Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Nov 15 19:46:33 2023
| Host         : LAPTOP-UV5HGDQN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flip_t_fil_timing_summary_routed.rpt -rpx flip_t_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : flip_t_fil
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.510        0.000                      0                 1746        0.093        0.000                      0                 1746        6.596        0.000                       0                   929  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
TCK                   {0.000 7.576}      15.152          65.998          
sysclk                {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         7.510        0.000                      0                  932        0.119        0.000                      0                  932        6.596        0.000                       0                   497  
sysclk                                                                                                                                                                  7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       11.215        0.000                      0                  814        0.093        0.000                      0                  814        8.750        0.000                       0                   428  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 3.094ns (43.484%)  route 4.021ns (56.516%))
  Logic Levels:           8  (CARRY4=4 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.073ns = ( 18.225 - 15.152 ) 
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.741     1.741    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.669     3.511    u_jtag_mac/TCK_BUFG
    SLICE_X10Y19         FDRE                                         r  u_jtag_mac/wr_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     4.029 r  u_jtag_mac/wr_len_reg[0]/Q
                         net (fo=1, routed)           1.212     5.241    u_jtag_mac/wr_len[0]
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.365 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.365    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.878 r  u_jtag_mac/ns1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.878    u_jtag_mac/ns1_inferred__3/i__carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.132 f  u_jtag_mac/ns1_inferred__3/i__carry__0/CO[0]
                         net (fo=10, routed)          1.149     7.280    u_jtag_mac/ns11_out
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.367     7.647 r  u_jtag_mac/sm_cnt1_carry_i_11/O
                         net (fo=1, routed)           0.599     8.246    u_jtag_mac/sm_cnt1_carry_i_11_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.370 r  u_jtag_mac/sm_cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.370    u_jtag_mac/sm_cnt1_carry_i_3_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.920 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.920    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.191 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.500     9.691    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X17Y18         LUT6 (Prop_lut6_I0_O)        0.373    10.064 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.563    10.626    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X18Y17         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.490    16.642    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.733 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.492    18.225    u_jtag_mac/TCK_BUFG
    SLICE_X18Y17         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
                         clock pessimism              0.376    18.601    
                         clock uncertainty           -0.035    18.566    
    SLICE_X18Y17         FDRE (Setup_fdre_C_R)       -0.429    18.137    u_jtag_mac/sm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.137    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 3.094ns (43.523%)  route 4.015ns (56.477%))
  Logic Levels:           8  (CARRY4=4 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 18.222 - 15.152 ) 
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.741     1.741    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.669     3.511    u_jtag_mac/TCK_BUFG
    SLICE_X10Y19         FDRE                                         r  u_jtag_mac/wr_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     4.029 r  u_jtag_mac/wr_len_reg[0]/Q
                         net (fo=1, routed)           1.212     5.241    u_jtag_mac/wr_len[0]
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.365 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.365    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.878 r  u_jtag_mac/ns1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.878    u_jtag_mac/ns1_inferred__3/i__carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.132 f  u_jtag_mac/ns1_inferred__3/i__carry__0/CO[0]
                         net (fo=10, routed)          1.149     7.280    u_jtag_mac/ns11_out
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.367     7.647 r  u_jtag_mac/sm_cnt1_carry_i_11/O
                         net (fo=1, routed)           0.599     8.246    u_jtag_mac/sm_cnt1_carry_i_11_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.370 r  u_jtag_mac/sm_cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.370    u_jtag_mac/sm_cnt1_carry_i_3_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.920 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.920    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.191 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.500     9.691    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X17Y18         LUT6 (Prop_lut6_I0_O)        0.373    10.064 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.556    10.620    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X21Y18         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.490    16.642    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.733 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.489    18.222    u_jtag_mac/TCK_BUFG
    SLICE_X21Y18         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
                         clock pessimism              0.376    18.598    
                         clock uncertainty           -0.035    18.563    
    SLICE_X21Y18         FDRE (Setup_fdre_C_R)       -0.429    18.134    u_jtag_mac/sm_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.134    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 3.094ns (43.523%)  route 4.015ns (56.477%))
  Logic Levels:           8  (CARRY4=4 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 18.222 - 15.152 ) 
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.741     1.741    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.669     3.511    u_jtag_mac/TCK_BUFG
    SLICE_X10Y19         FDRE                                         r  u_jtag_mac/wr_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     4.029 r  u_jtag_mac/wr_len_reg[0]/Q
                         net (fo=1, routed)           1.212     5.241    u_jtag_mac/wr_len[0]
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.365 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.365    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.878 r  u_jtag_mac/ns1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.878    u_jtag_mac/ns1_inferred__3/i__carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.132 f  u_jtag_mac/ns1_inferred__3/i__carry__0/CO[0]
                         net (fo=10, routed)          1.149     7.280    u_jtag_mac/ns11_out
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.367     7.647 r  u_jtag_mac/sm_cnt1_carry_i_11/O
                         net (fo=1, routed)           0.599     8.246    u_jtag_mac/sm_cnt1_carry_i_11_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.370 r  u_jtag_mac/sm_cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.370    u_jtag_mac/sm_cnt1_carry_i_3_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.920 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.920    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.191 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.500     9.691    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X17Y18         LUT6 (Prop_lut6_I0_O)        0.373    10.064 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.556    10.620    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X21Y18         FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.490    16.642    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.733 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.489    18.222    u_jtag_mac/TCK_BUFG
    SLICE_X21Y18         FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/C
                         clock pessimism              0.376    18.598    
                         clock uncertainty           -0.035    18.563    
    SLICE_X21Y18         FDRE (Setup_fdre_C_R)       -0.429    18.134    u_jtag_mac/sm_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.134    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 u_jtag_mac/wr_len_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 3.094ns (44.429%)  route 3.870ns (55.571%))
  Logic Levels:           8  (CARRY4=4 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 18.223 - 15.152 ) 
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.741     1.741    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.669     3.511    u_jtag_mac/TCK_BUFG
    SLICE_X10Y19         FDRE                                         r  u_jtag_mac/wr_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     4.029 r  u_jtag_mac/wr_len_reg[0]/Q
                         net (fo=1, routed)           1.212     5.241    u_jtag_mac/wr_len[0]
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.365 r  u_jtag_mac/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.365    u_jtag_mac/i__carry_i_4__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.878 r  u_jtag_mac/ns1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.878    u_jtag_mac/ns1_inferred__3/i__carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.132 f  u_jtag_mac/ns1_inferred__3/i__carry__0/CO[0]
                         net (fo=10, routed)          1.149     7.280    u_jtag_mac/ns11_out
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.367     7.647 r  u_jtag_mac/sm_cnt1_carry_i_11/O
                         net (fo=1, routed)           0.599     8.246    u_jtag_mac/sm_cnt1_carry_i_11_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.370 r  u_jtag_mac/sm_cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.370    u_jtag_mac/sm_cnt1_carry_i_3_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.920 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.920    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.191 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.500     9.691    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X17Y18         LUT6 (Prop_lut6_I0_O)        0.373    10.064 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.411    10.475    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X17Y18         FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.490    16.642    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.733 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.490    18.223    u_jtag_mac/TCK_BUFG
    SLICE_X17Y18         FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/C
                         clock pessimism              0.376    18.599    
                         clock uncertainty           -0.035    18.564    
    SLICE_X17Y18         FDRE (Setup_fdre_C_R)       -0.429    18.135    u_jtag_mac/sm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.135    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 1.312ns (19.932%)  route 5.270ns (80.068%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 18.218 - 15.152 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.741     1.741    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.662     3.504    u_jtag_mac/TCK_BUFG
    SLICE_X21Y18         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.456     3.960 f  u_jtag_mac/sm_cnt_reg[1]/Q
                         net (fo=26, routed)          1.185     5.145    u_jtag_mac/sm_cnt_reg_n_0_[1]
    SLICE_X17Y18         LUT5 (Prop_lut5_I0_O)        0.152     5.297 f  u_jtag_mac/sm_cnt1_carry_i_21/O
                         net (fo=21, routed)          1.511     6.808    u_jtag_mac/sm_cnt1_carry_i_21_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.332     7.140 f  u_jtag_mac/act_rd_len[12]_i_16/O
                         net (fo=1, routed)           0.689     7.830    u_jtag_mac/act_rd_len[12]_i_16_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.954 f  u_jtag_mac/act_rd_len[12]_i_9/O
                         net (fo=1, routed)           0.458     8.412    u_jtag_mac/act_rd_len[12]_i_9_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.536 f  u_jtag_mac/act_rd_len[12]_i_3/O
                         net (fo=28, routed)          0.805     9.341    u_jtag_mac/act_rd_len[12]_i_3_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.465 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.621    10.086    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X19Y26         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.490    16.642    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.733 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.485    18.218    u_jtag_mac/TCK_BUFG
    SLICE_X19Y26         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[0]/C
                         clock pessimism              0.376    18.594    
                         clock uncertainty           -0.035    18.559    
    SLICE_X19Y26         FDRE (Setup_fdre_C_R)       -0.429    18.130    u_jtag_mac/ver_output_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.130    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 1.312ns (19.932%)  route 5.270ns (80.068%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 18.218 - 15.152 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.741     1.741    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.662     3.504    u_jtag_mac/TCK_BUFG
    SLICE_X21Y18         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.456     3.960 f  u_jtag_mac/sm_cnt_reg[1]/Q
                         net (fo=26, routed)          1.185     5.145    u_jtag_mac/sm_cnt_reg_n_0_[1]
    SLICE_X17Y18         LUT5 (Prop_lut5_I0_O)        0.152     5.297 f  u_jtag_mac/sm_cnt1_carry_i_21/O
                         net (fo=21, routed)          1.511     6.808    u_jtag_mac/sm_cnt1_carry_i_21_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.332     7.140 f  u_jtag_mac/act_rd_len[12]_i_16/O
                         net (fo=1, routed)           0.689     7.830    u_jtag_mac/act_rd_len[12]_i_16_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.954 f  u_jtag_mac/act_rd_len[12]_i_9/O
                         net (fo=1, routed)           0.458     8.412    u_jtag_mac/act_rd_len[12]_i_9_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.536 f  u_jtag_mac/act_rd_len[12]_i_3/O
                         net (fo=28, routed)          0.805     9.341    u_jtag_mac/act_rd_len[12]_i_3_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.465 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.621    10.086    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X19Y26         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.490    16.642    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.733 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.485    18.218    u_jtag_mac/TCK_BUFG
    SLICE_X19Y26         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[1]/C
                         clock pessimism              0.376    18.594    
                         clock uncertainty           -0.035    18.559    
    SLICE_X19Y26         FDRE (Setup_fdre_C_R)       -0.429    18.130    u_jtag_mac/ver_output_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.130    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 1.312ns (19.932%)  route 5.270ns (80.068%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 18.218 - 15.152 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.741     1.741    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.662     3.504    u_jtag_mac/TCK_BUFG
    SLICE_X21Y18         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.456     3.960 f  u_jtag_mac/sm_cnt_reg[1]/Q
                         net (fo=26, routed)          1.185     5.145    u_jtag_mac/sm_cnt_reg_n_0_[1]
    SLICE_X17Y18         LUT5 (Prop_lut5_I0_O)        0.152     5.297 f  u_jtag_mac/sm_cnt1_carry_i_21/O
                         net (fo=21, routed)          1.511     6.808    u_jtag_mac/sm_cnt1_carry_i_21_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.332     7.140 f  u_jtag_mac/act_rd_len[12]_i_16/O
                         net (fo=1, routed)           0.689     7.830    u_jtag_mac/act_rd_len[12]_i_16_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.954 f  u_jtag_mac/act_rd_len[12]_i_9/O
                         net (fo=1, routed)           0.458     8.412    u_jtag_mac/act_rd_len[12]_i_9_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.536 f  u_jtag_mac/act_rd_len[12]_i_3/O
                         net (fo=28, routed)          0.805     9.341    u_jtag_mac/act_rd_len[12]_i_3_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.465 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.621    10.086    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X19Y26         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.490    16.642    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.733 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.485    18.218    u_jtag_mac/TCK_BUFG
    SLICE_X19Y26         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[8]/C
                         clock pessimism              0.376    18.594    
                         clock uncertainty           -0.035    18.559    
    SLICE_X19Y26         FDRE (Setup_fdre_C_R)       -0.429    18.130    u_jtag_mac/ver_output_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.130    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 1.312ns (19.932%)  route 5.270ns (80.068%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 18.218 - 15.152 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.741     1.741    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.662     3.504    u_jtag_mac/TCK_BUFG
    SLICE_X21Y18         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.456     3.960 f  u_jtag_mac/sm_cnt_reg[1]/Q
                         net (fo=26, routed)          1.185     5.145    u_jtag_mac/sm_cnt_reg_n_0_[1]
    SLICE_X17Y18         LUT5 (Prop_lut5_I0_O)        0.152     5.297 f  u_jtag_mac/sm_cnt1_carry_i_21/O
                         net (fo=21, routed)          1.511     6.808    u_jtag_mac/sm_cnt1_carry_i_21_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.332     7.140 f  u_jtag_mac/act_rd_len[12]_i_16/O
                         net (fo=1, routed)           0.689     7.830    u_jtag_mac/act_rd_len[12]_i_16_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.954 f  u_jtag_mac/act_rd_len[12]_i_9/O
                         net (fo=1, routed)           0.458     8.412    u_jtag_mac/act_rd_len[12]_i_9_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.536 f  u_jtag_mac/act_rd_len[12]_i_3/O
                         net (fo=28, routed)          0.805     9.341    u_jtag_mac/act_rd_len[12]_i_3_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.465 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.621    10.086    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X19Y26         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.490    16.642    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.733 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.485    18.218    u_jtag_mac/TCK_BUFG
    SLICE_X19Y26         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[9]/C
                         clock pessimism              0.376    18.594    
                         clock uncertainty           -0.035    18.559    
    SLICE_X19Y26         FDRE (Setup_fdre_C_R)       -0.429    18.130    u_jtag_mac/ver_output_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.130    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.081ns  (required time - arrival time)
  Source:                 u_jtag_mac/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/user_rst_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 0.952ns (13.488%)  route 6.106ns (86.512%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 18.227 - 15.152 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.741     1.741    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.665     3.507    u_jtag_mac/TCK_BUFG
    SLICE_X19Y17         FDRE                                         r  u_jtag_mac/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.456     3.963 r  u_jtag_mac/FSM_sequential_cs_reg[0]/Q
                         net (fo=138, routed)         3.523     7.486    u_jtag_mac/cs[0]
    SLICE_X18Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.610 f  u_jtag_mac/user_rst_cnt[7]_i_17/O
                         net (fo=1, routed)           0.667     8.277    u_jtag_mac/user_rst_cnt[7]_i_17_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.401 f  u_jtag_mac/user_rst_cnt[7]_i_12/O
                         net (fo=1, routed)           0.860     9.261    u_jtag_mac/user_rst_cnt[7]_i_12_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.385 f  u_jtag_mac/user_rst_cnt[7]_i_4/O
                         net (fo=9, routed)           1.056    10.441    u_jtag_mac/user_rst_cnt[7]_i_4_n_0
    SLICE_X20Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.565 r  u_jtag_mac/user_rst_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    10.565    u_jtag_mac/user_rst_cnt[7]
    SLICE_X20Y13         FDRE                                         r  u_jtag_mac/user_rst_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.490    16.642    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.733 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.494    18.227    u_jtag_mac/TCK_BUFG
    SLICE_X20Y13         FDRE                                         r  u_jtag_mac/user_rst_cnt_reg[7]/C
                         clock pessimism              0.376    18.603    
                         clock uncertainty           -0.035    18.568    
    SLICE_X20Y13         FDRE (Setup_fdre_C_D)        0.079    18.647    u_jtag_mac/user_rst_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  8.081    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 u_jtag_mac/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/user_rst_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.952ns (13.616%)  route 6.040ns (86.384%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 18.227 - 15.152 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.741     1.741    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.665     3.507    u_jtag_mac/TCK_BUFG
    SLICE_X19Y17         FDRE                                         r  u_jtag_mac/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.456     3.963 r  u_jtag_mac/FSM_sequential_cs_reg[0]/Q
                         net (fo=138, routed)         3.523     7.486    u_jtag_mac/cs[0]
    SLICE_X18Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.610 f  u_jtag_mac/user_rst_cnt[7]_i_17/O
                         net (fo=1, routed)           0.667     8.277    u_jtag_mac/user_rst_cnt[7]_i_17_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.401 f  u_jtag_mac/user_rst_cnt[7]_i_12/O
                         net (fo=1, routed)           0.860     9.261    u_jtag_mac/user_rst_cnt[7]_i_12_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.385 f  u_jtag_mac/user_rst_cnt[7]_i_4/O
                         net (fo=9, routed)           0.990    10.375    u_jtag_mac/user_rst_cnt[7]_i_4_n_0
    SLICE_X21Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.499 r  u_jtag_mac/user_rst_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    10.499    u_jtag_mac/user_rst_cnt[3]
    SLICE_X21Y14         FDRE                                         r  u_jtag_mac/user_rst_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.490    16.642    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.733 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         1.494    18.227    u_jtag_mac/TCK_BUFG
    SLICE_X21Y14         FDRE                                         r  u_jtag_mac/user_rst_cnt_reg[3]/C
                         clock pessimism              0.376    18.603    
                         clock uncertainty           -0.035    18.568    
    SLICE_X21Y14         FDRE (Setup_fdre_C_D)        0.029    18.597    u_jtag_mac/user_rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.597    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  8.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.688     0.688    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.554     1.268    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y26          FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.409 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.464    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X7Y26          FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.794     0.794    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.819     1.642    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y26          FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.374     1.268    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.078     1.346    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.688     0.688    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.554     1.268    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y26          FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.409 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.464    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X7Y26          FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.794     0.794    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.819     1.642    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y26          FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.374     1.268    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.076     1.344    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.688     0.688    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.563     1.277    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y12          FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     1.418 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.473    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X7Y12          FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.794     0.794    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.830     1.653    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y12          FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.376     1.277    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.076     1.353    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.688     0.688    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.556     1.270    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y28          FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.411 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.466    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X9Y28          FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.794     0.794    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.822     1.645    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y28          FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.375     1.270    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.075     1.345    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.688     0.688    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.562     1.276    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y13          FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.417 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.472    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X7Y13          FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.794     0.794    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.829     1.652    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y13          FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.376     1.276    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.075     1.351    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.688     0.688    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.562     1.276    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X13Y13         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.472    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X13Y13         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.794     0.794    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.829     1.652    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X13Y13         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.376     1.276    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.075     1.351    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/cs_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/cs_d2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.688     0.688    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.553     1.267    u_jtag_mac/TCK_BUFG
    SLICE_X17Y27         FDRE                                         r  u_jtag_mac/cs_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141     1.408 r  u_jtag_mac/cs_d1_reg[4]/Q
                         net (fo=1, routed)           0.056     1.463    u_jtag_mac/cs_d1[4]
    SLICE_X17Y27         FDRE                                         r  u_jtag_mac/cs_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.794     0.794    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.818     1.641    u_jtag_mac/TCK_BUFG
    SLICE_X17Y27         FDRE                                         r  u_jtag_mac/cs_d2_reg[4]/C
                         clock pessimism             -0.374     1.267    
    SLICE_X17Y27         FDRE (Hold_fdre_C_D)         0.075     1.342    u_jtag_mac/cs_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.688     0.688    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.557     1.271    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y29          FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.412 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.467    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X9Y29          FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.794     0.794    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.823     1.646    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y29          FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.375     1.271    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.075     1.346    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.688     0.688    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.578     1.292    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y18          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.433 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.488    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X3Y18          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.794     0.794    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.844     1.667    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y18          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.375     1.292    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.075     1.367    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.688     0.688    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.578     1.292    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y18          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.433 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.488    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X5Y18          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.794     0.794    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  TCK_BUFG_inst/O
                         net (fo=496, routed)         0.844     1.667    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y18          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.375     1.292    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.075     1.367    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X0Y4    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X0Y6    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X0Y5    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y0  TCK_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X14Y23   u_jtag_mac/act_rd_len_sft_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X15Y23   u_jtag_mac/act_rd_len_sft_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X15Y23   u_jtag_mac/act_rd_len_sft_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X15Y23   u_jtag_mac/act_rd_len_sft_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X14Y23   u_jtag_mac/act_rd_len_sft_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X14Y23   u_jtag_mac/act_rd_len_sft_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X0Y22    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X0Y22    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X12Y13   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X12Y13   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X12Y29   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X12Y29   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X12Y13   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X12Y13   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X13Y24   u_jtag_mac/act_rd_len_sft_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X13Y24   u_jtag_mac/act_rd_len_sft_reg[9]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X0Y22    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X0Y22    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X12Y13   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X12Y13   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X12Y13   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X12Y13   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X12Y29   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X12Y29   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X14Y23   u_jtag_mac/act_rd_len_sft_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X15Y23   u_jtag_mac/act_rd_len_sft_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.215ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 3.394ns (38.724%)  route 5.371ns (61.276%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.676    -0.658    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y14          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/Q
                         net (fo=4, routed)           1.152     1.012    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[4]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.124     1.136 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.680     1.816    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.124     1.940 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.681     2.620    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.744 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.744    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.276 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.276    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.390 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.390    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.724 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.665     4.389    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[9]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.303     4.692 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3/O
                         net (fo=2, routed)           0.817     5.510    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124     5.634 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.376     7.010    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_reg
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.124     7.134 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8/O
                         net (fo=1, routed)           0.000     7.134    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.667 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.667    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.784 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.784    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.107 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.107    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[15]_i_1_n_6
    SLICE_X8Y16          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.500    18.693    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y16          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[13]/C
                         clock pessimism              0.622    19.315    
                         clock uncertainty           -0.102    19.213    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)        0.109    19.322    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[13]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 11.215    

Slack (MET) :             11.223ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 3.386ns (38.668%)  route 5.371ns (61.332%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.676    -0.658    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y14          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/Q
                         net (fo=4, routed)           1.152     1.012    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[4]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.124     1.136 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.680     1.816    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.124     1.940 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.681     2.620    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.744 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.744    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.276 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.276    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.390 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.390    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.724 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.665     4.389    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[9]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.303     4.692 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3/O
                         net (fo=2, routed)           0.817     5.510    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124     5.634 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.376     7.010    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_reg
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.124     7.134 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8/O
                         net (fo=1, routed)           0.000     7.134    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.667 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.667    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.784 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.784    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.099 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.099    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[15]_i_1_n_4
    SLICE_X8Y16          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.500    18.693    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y16          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[15]/C
                         clock pessimism              0.622    19.315    
                         clock uncertainty           -0.102    19.213    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)        0.109    19.322    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[15]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                 11.223    

Slack (MET) :             11.299ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 3.310ns (38.131%)  route 5.371ns (61.869%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.676    -0.658    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y14          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/Q
                         net (fo=4, routed)           1.152     1.012    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[4]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.124     1.136 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.680     1.816    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.124     1.940 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.681     2.620    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.744 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.744    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.276 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.276    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.390 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.390    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.724 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.665     4.389    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[9]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.303     4.692 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3/O
                         net (fo=2, routed)           0.817     5.510    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124     5.634 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.376     7.010    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_reg
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.124     7.134 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8/O
                         net (fo=1, routed)           0.000     7.134    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.667 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.667    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.784 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.784    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.023 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.023    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[15]_i_1_n_5
    SLICE_X8Y16          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.500    18.693    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y16          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[14]/C
                         clock pessimism              0.622    19.315    
                         clock uncertainty           -0.102    19.213    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)        0.109    19.322    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[14]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                 11.299    

Slack (MET) :             11.319ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 3.290ns (37.988%)  route 5.371ns (62.012%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.676    -0.658    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y14          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/Q
                         net (fo=4, routed)           1.152     1.012    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[4]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.124     1.136 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.680     1.816    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.124     1.940 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.681     2.620    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.744 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.744    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.276 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.276    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.390 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.390    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.724 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.665     4.389    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[9]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.303     4.692 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3/O
                         net (fo=2, routed)           0.817     5.510    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124     5.634 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.376     7.010    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_reg
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.124     7.134 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8/O
                         net (fo=1, routed)           0.000     7.134    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.667 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.667    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.784 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.784    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.003 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.003    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[15]_i_1_n_7
    SLICE_X8Y16          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.500    18.693    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y16          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[12]/C
                         clock pessimism              0.622    19.315    
                         clock uncertainty           -0.102    19.213    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)        0.109    19.322    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[12]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                 11.319    

Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 3.277ns (37.895%)  route 5.371ns (62.105%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 18.694 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.676    -0.658    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y14          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/Q
                         net (fo=4, routed)           1.152     1.012    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[4]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.124     1.136 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.680     1.816    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.124     1.940 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.681     2.620    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.744 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.744    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.276 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.276    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.390 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.390    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.724 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.665     4.389    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[9]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.303     4.692 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3/O
                         net (fo=2, routed)           0.817     5.510    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124     5.634 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.376     7.010    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_reg
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.124     7.134 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8/O
                         net (fo=1, routed)           0.000     7.134    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.667 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.667    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.990 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.990    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1_n_6
    SLICE_X8Y15          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.501    18.694    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y15          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
                         clock pessimism              0.622    19.316    
                         clock uncertainty           -0.102    19.214    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.109    19.323    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]
  -------------------------------------------------------------------
                         required time                         19.323    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                 11.333    

Slack (MET) :             11.341ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 3.269ns (37.838%)  route 5.371ns (62.162%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 18.694 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.676    -0.658    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y14          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/Q
                         net (fo=4, routed)           1.152     1.012    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[4]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.124     1.136 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.680     1.816    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.124     1.940 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.681     2.620    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.744 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.744    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.276 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.276    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.390 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.390    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.724 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.665     4.389    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[9]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.303     4.692 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3/O
                         net (fo=2, routed)           0.817     5.510    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124     5.634 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.376     7.010    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_reg
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.124     7.134 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8/O
                         net (fo=1, routed)           0.000     7.134    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.667 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.667    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.982 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.982    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1_n_4
    SLICE_X8Y15          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.501    18.694    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y15          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]/C
                         clock pessimism              0.622    19.316    
                         clock uncertainty           -0.102    19.214    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.109    19.323    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]
  -------------------------------------------------------------------
                         required time                         19.323    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                 11.341    

Slack (MET) :             11.417ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 3.193ns (37.286%)  route 5.371ns (62.714%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 18.694 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.676    -0.658    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y14          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/Q
                         net (fo=4, routed)           1.152     1.012    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[4]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.124     1.136 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.680     1.816    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.124     1.940 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.681     2.620    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.744 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.744    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.276 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.276    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.390 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.390    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.724 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.665     4.389    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[9]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.303     4.692 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3/O
                         net (fo=2, routed)           0.817     5.510    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124     5.634 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.376     7.010    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_reg
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.124     7.134 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8/O
                         net (fo=1, routed)           0.000     7.134    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.667 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.667    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.906 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.906    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1_n_5
    SLICE_X8Y15          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.501    18.694    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y15          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[10]/C
                         clock pessimism              0.622    19.316    
                         clock uncertainty           -0.102    19.214    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.109    19.323    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[10]
  -------------------------------------------------------------------
                         required time                         19.323    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 11.417    

Slack (MET) :             11.437ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 3.173ns (37.139%)  route 5.371ns (62.861%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 18.694 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.676    -0.658    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y14          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/Q
                         net (fo=4, routed)           1.152     1.012    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[4]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.124     1.136 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.680     1.816    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.124     1.940 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.681     2.620    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.744 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.744    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.276 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.276    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.390 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.390    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.724 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.665     4.389    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[9]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.303     4.692 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3/O
                         net (fo=2, routed)           0.817     5.510    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124     5.634 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.376     7.010    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_reg
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.124     7.134 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8/O
                         net (fo=1, routed)           0.000     7.134    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.667 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.667    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.886 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.886    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[11]_i_1_n_7
    SLICE_X8Y15          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.501    18.694    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y15          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[8]/C
                         clock pessimism              0.622    19.316    
                         clock uncertainty           -0.102    19.214    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.109    19.323    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[8]
  -------------------------------------------------------------------
                         required time                         19.323    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                 11.437    

Slack (MET) :             11.572ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 3.064ns (36.327%)  route 5.371ns (63.673%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.676    -0.658    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y14          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/Q
                         net (fo=4, routed)           1.152     1.012    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[4]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.124     1.136 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.680     1.816    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.124     1.940 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.681     2.620    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.744 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.744    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.276 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.276    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.390 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.390    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.724 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.665     4.389    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[9]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.303     4.692 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3/O
                         net (fo=2, routed)           0.817     5.510    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124     5.634 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.376     7.010    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_reg
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.124     7.134 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8/O
                         net (fo=1, routed)           0.000     7.134    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.777 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.777    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1_n_4
    SLICE_X8Y14          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.502    18.695    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y14          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]/C
                         clock pessimism              0.647    19.342    
                         clock uncertainty           -0.102    19.240    
    SLICE_X8Y14          FDRE (Setup_fdre_C_D)        0.109    19.349    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]
  -------------------------------------------------------------------
                         required time                         19.349    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                 11.572    

Slack (MET) :             11.637ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.370ns  (logic 2.999ns (35.832%)  route 5.371ns (64.168%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.676    -0.658    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y14          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[4]/Q
                         net (fo=4, routed)           1.152     1.012    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[4]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.124     1.136 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.680     1.816    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.124     1.940 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.681     2.620    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.744 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.744    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.276 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.276    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.390 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.390    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.724 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.665     4.389    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[9]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.303     4.692 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3/O
                         net (fo=2, routed)           0.817     5.510    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_3_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124     5.634 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.376     7.010    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_reg
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.124     7.134 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8/O
                         net (fo=1, routed)           0.000     7.134    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[7]_i_8_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.712 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.712    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[7]_i_1_n_5
    SLICE_X8Y14          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         1.502    18.695    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X8Y14          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[6]/C
                         clock pessimism              0.647    19.342    
                         clock uncertainty           -0.102    19.240    
    SLICE_X8Y14          FDRE (Setup_fdre_C_D)        0.109    19.349    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[6]
  -------------------------------------------------------------------
                         required time                         19.349    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                 11.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.262%)  route 0.169ns (50.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.556    -0.470    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y28          FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=3, routed)           0.169    -0.137    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB36_X0Y5          RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.864    -0.663    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.249    -0.414    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.231    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.000%)  route 0.274ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.573    -0.453    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X1Y22          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=24, routed)          0.274    -0.039    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X0Y24          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.692    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X0Y24          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.249    -0.443    
    SLICE_X0Y24          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.133    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.000%)  route 0.274ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.573    -0.453    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X1Y22          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=24, routed)          0.274    -0.039    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X0Y24          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.692    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X0Y24          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.249    -0.443    
    SLICE_X0Y24          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.133    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.000%)  route 0.274ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.573    -0.453    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X1Y22          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=24, routed)          0.274    -0.039    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X0Y24          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.692    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X0Y24          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.249    -0.443    
    SLICE_X0Y24          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.133    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.000%)  route 0.274ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.573    -0.453    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X1Y22          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=24, routed)          0.274    -0.039    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X0Y24          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.692    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X0Y24          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.249    -0.443    
    SLICE_X0Y24          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.133    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.000%)  route 0.274ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.573    -0.453    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X1Y22          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=24, routed)          0.274    -0.039    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X0Y24          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.692    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X0Y24          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.249    -0.443    
    SLICE_X0Y24          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.133    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.000%)  route 0.274ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.573    -0.453    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X1Y22          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=24, routed)          0.274    -0.039    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X0Y24          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.692    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X0Y24          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.249    -0.443    
    SLICE_X0Y24          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.133    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.000%)  route 0.274ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.573    -0.453    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X1Y22          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=24, routed)          0.274    -0.039    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X0Y24          RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.692    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X0Y24          RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.249    -0.443    
    SLICE_X0Y24          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.133    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.000%)  route 0.274ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.573    -0.453    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X1Y22          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=24, routed)          0.274    -0.039    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X0Y24          RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.692    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X0Y24          RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.249    -0.443    
    SLICE_X0Y24          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.133    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.709%)  route 0.223ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.570    -0.456    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X1Y24          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=20, routed)          0.223    -0.092    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD2
    SLICE_X0Y24          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835    -0.692    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X0Y24          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.249    -0.443    
    SLICE_X0Y24          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.189    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4      u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y6      u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y28      u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y29      u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y27      u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y29      u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y28      u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y22      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



