{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582544836585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582544836592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 11:47:16 2020 " "Processing started: Mon Feb 24 11:47:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582544836592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544836592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Computer -c Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Computer -c Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544836593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582544837171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582544837171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/comms_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/comms_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comms_processor " "Found entity 1: comms_processor" {  } { { "../src/comms_processor.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/comms_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../src/ROM.v" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../src/RAM.v" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "../src/Multiplexer.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/jump_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/jump_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Jump_Logic " "Found entity 1: Jump_Logic" {  } { { "../src/Jump_Logic.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Jump_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/gpp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/gpp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPP " "Found entity 1: GPP" {  } { { "../src/GPP.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/GPP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/general_purpose_register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/general_purpose_register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 General_Purpose_Register_File " "Found entity 1: General_Purpose_Register_File" {  } { { "../src/General_Purpose_Register_File.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/General_Purpose_Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/flags_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/flags_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flags_Register " "Found entity 1: Flags_Register" {  } { { "../src/Flags_Register.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Flags_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../src/Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/data_plane_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/data_plane_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_plane_tx " "Found entity 1: data_plane_tx" {  } { { "../src/data_plane_tx.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/data_plane_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/data_plane_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_plane_rx " "Found entity 1: data_plane_rx" {  } { { "../src/data_plane_rx.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/data_plane.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/data_plane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_plane " "Found entity 1: data_plane" {  } { { "../src/data_plane.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/Data_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../src/Control_Unit.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/control_plane.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/control_plane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Plane " "Found entity 1: Control_Plane" {  } { { "../src/Control_Plane.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/alu_advanced.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/alu_advanced.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_advanced " "Found entity 1: ALU_advanced" {  } { { "../src/ALU_advanced.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/ALU_advanced.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer " "Found entity 1: Computer" {  } { { "Computer.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Computer/Computer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544845972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544845972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computer " "Elaborating entity \"Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582544846035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPP GPP:cpu " "Elaborating entity \"GPP\" for hierarchy \"GPP:cpu\"" {  } { { "Computer.sv" "cpu" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Computer/Computer.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath GPP:cpu\|Datapath:datapath_processor " "Elaborating entity \"Datapath\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\"" {  } { { "../src/GPP.sv" "datapath_processor" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/GPP.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846038 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pc_control_data_mux\[3\] 0 Datapath.sv(65) " "Net \"pc_control_data_mux\[3\]\" at Datapath.sv(65) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582544846040 "|Computer|GPP:cpu|Datapath:datapath_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "WD_control_data_mux\[3\] 0 Datapath.sv(72) " "Net \"WD_control_data_mux\[3\]\" at Datapath.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582544846040 "|Computer|GPP:cpu|Datapath:datapath_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALU_source_2_data_mux\[3\] 0 Datapath.sv(73) " "Net \"ALU_source_2_data_mux\[3\]\" at Datapath.sv(73) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582544846040 "|Computer|GPP:cpu|Datapath:datapath_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALU_source_1_data_mux\[3\] 0 Datapath.sv(86) " "Net \"ALU_source_1_data_mux\[3\]\" at Datapath.sv(86) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582544846040 "|Computer|GPP:cpu|Datapath:datapath_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer GPP:cpu\|Datapath:datapath_processor\|Multiplexer:branch_multiplexer " "Elaborating entity \"Multiplexer\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|Multiplexer:branch_multiplexer\"" {  } { { "../src/Datapath.sv" "branch_multiplexer" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer GPP:cpu\|Datapath:datapath_processor\|Multiplexer:pc_control_multiplexer " "Elaborating entity \"Multiplexer\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|Multiplexer:pc_control_multiplexer\"" {  } { { "../src/Datapath.sv" "pc_control_multiplexer" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register GPP:cpu\|Datapath:datapath_processor\|Register:pc_register " "Elaborating entity \"Register\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|Register:pc_register\"" {  } { { "../src/Datapath.sv" "pc_register" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU GPP:cpu\|Datapath:datapath_processor\|ALU:pc_adder " "Elaborating entity \"ALU\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|ALU:pc_adder\"" {  } { { "../src/Datapath.sv" "pc_adder" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "General_Purpose_Register_File GPP:cpu\|Datapath:datapath_processor\|General_Purpose_Register_File:register_file_0 " "Elaborating entity \"General_Purpose_Register_File\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|General_Purpose_Register_File:register_file_0\"" {  } { { "../src/Datapath.sv" "register_file_0" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_advanced GPP:cpu\|Datapath:datapath_processor\|ALU_advanced:ALU_0 " "Elaborating entity \"ALU_advanced\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|ALU_advanced:ALU_0\"" {  } { { "../src/Datapath.sv" "ALU_0" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags_Register GPP:cpu\|Datapath:datapath_processor\|Flags_Register:flag_reg " "Elaborating entity \"Flags_Register\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|Flags_Register:flag_reg\"" {  } { { "../src/Datapath.sv" "flag_reg" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jump_Logic GPP:cpu\|Datapath:datapath_processor\|Jump_Logic:jump_logic_0 " "Elaborating entity \"Jump_Logic\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|Jump_Logic:jump_logic_0\"" {  } { { "../src/Datapath.sv" "jump_logic_0" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit GPP:cpu\|Control_Unit:cu_processor " "Elaborating entity \"Control_Unit\" for hierarchy \"GPP:cpu\|Control_Unit:cu_processor\"" {  } { { "../src/GPP.sv" "cu_processor" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/GPP.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comms_processor comms_processor:cp " "Elaborating entity \"comms_processor\" for hierarchy \"comms_processor:cp\"" {  } { { "Computer.sv" "cp" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Computer/Computer.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Plane comms_processor:cp\|Control_Plane:cp " "Elaborating entity \"Control_Plane\" for hierarchy \"comms_processor:cp\|Control_Plane:cp\"" {  } { { "../src/comms_processor.sv" "cp" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/comms_processor.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846063 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpp_rtr Control_Plane.sv(157) " "Verilog HDL or VHDL warning at Control_Plane.sv(157): object \"gpp_rtr\" assigned a value but never read" {  } { { "../src/Control_Plane.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582544846066 "|Computer|comms_processor:cp|Control_Plane:cp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Control_Plane.sv(201) " "Verilog HDL assignment warning at Control_Plane.sv(201): truncated value with size 32 to match size of target (16)" {  } { { "../src/Control_Plane.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582544846067 "|Computer|comms_processor:cp|Control_Plane:cp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Control_Plane.sv(209) " "Verilog HDL assignment warning at Control_Plane.sv(209): truncated value with size 32 to match size of target (2)" {  } { { "../src/Control_Plane.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582544846067 "|Computer|comms_processor:cp|Control_Plane:cp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Control_Plane.sv(353) " "Verilog HDL assignment warning at Control_Plane.sv(353): truncated value with size 32 to match size of target (16)" {  } { { "../src/Control_Plane.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582544846067 "|Computer|comms_processor:cp|Control_Plane:cp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Control_Plane.sv(357) " "Verilog HDL assignment warning at Control_Plane.sv(357): truncated value with size 32 to match size of target (16)" {  } { { "../src/Control_Plane.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582544846067 "|Computer|comms_processor:cp|Control_Plane:cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_plane comms_processor:cp\|data_plane:dp " "Elaborating entity \"data_plane\" for hierarchy \"comms_processor:cp\|data_plane:dp\"" {  } { { "../src/comms_processor.sv" "dp" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/comms_processor.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_plane_tx comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx " "Elaborating entity \"data_plane_tx\" for hierarchy \"comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\"" {  } { { "../src/data_plane.sv" "dp_tx" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 data_plane_tx.sv(190) " "Verilog HDL assignment warning at data_plane_tx.sv(190): truncated value with size 32 to match size of target (3)" {  } { { "../src/data_plane_tx.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582544846073 "|Computer|comms_processor:cp|data_plane:dp|data_plane_tx:dp_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sp_tx_mux_data\[3\] 0 data_plane_tx.sv(50) " "Net \"sp_tx_mux_data\[3\]\" at data_plane_tx.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "../src/data_plane_tx.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582544846073 "|Computer|comms_processor:cp|data_plane:dp|data_plane_tx:dp_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx " "Elaborating entity \"RAM\" for hierarchy \"comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\"" {  } { { "../src/data_plane_tx.sv" "RAM_tx" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\"" {  } { { "../src/RAM.v" "altsyncram_component" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\"" {  } { { "../src/RAM.v" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component " "Instantiated megafunction \"comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846128 ""}  } { { "../src/RAM.v" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582544846128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbg1 " "Found entity 1: altsyncram_hbg1" {  } { { "db/altsyncram_hbg1.tdf" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Computer/db/altsyncram_hbg1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544846198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544846198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbg1 comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated " "Elaborating entity \"altsyncram_hbg1\" for hierarchy \"comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Computer/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544846242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544846242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_hbg1.tdf" "decode3" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Computer/db/altsyncram_hbg1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Computer/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544846284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544846284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_hbg1.tdf" "rden_decode" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Computer/db/altsyncram_hbg1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Computer/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544846329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544846329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"comms_processor:cp\|data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_hbg1.tdf" "mux2" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Computer/db/altsyncram_hbg1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_plane_rx comms_processor:cp\|data_plane:dp\|data_plane_rx:dp_rx " "Elaborating entity \"data_plane_rx\" for hierarchy \"comms_processor:cp\|data_plane:dp\|data_plane_rx:dp_rx\"" {  } { { "../src/data_plane.sv" "dp_rx" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 data_plane_rx.sv(136) " "Verilog HDL assignment warning at data_plane_rx.sv(136): truncated value with size 32 to match size of target (3)" {  } { { "../src/data_plane_rx.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_rx.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582544846334 "|Computer|comms_processor:cp|data_plane:dp|data_plane_rx:dp_rx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sp_rx_mux_data\[3\] 0 data_plane_rx.sv(50) " "Net \"sp_rx_mux_data\[3\]\" at data_plane_rx.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "../src/data_plane_rx.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_rx.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582544846334 "|Computer|comms_processor:cp|data_plane:dp|data_plane_rx:dp_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:im_computer " "Elaborating entity \"ROM\" for hierarchy \"ROM:im_computer\"" {  } { { "Computer.sv" "im_computer" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Computer/Computer.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:im_computer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:im_computer\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM.v" "altsyncram_component" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/ROM.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:im_computer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:im_computer\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM.v" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/ROM.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:im_computer\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:im_computer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Users/Aravi/Desktop/test.hex " "Parameter \"init_file\" = \"../../Users/Aravi/Desktop/test.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582544846357 ""}  } { { "../src/ROM.v" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/ROM.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582544846357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gk52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gk52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gk52 " "Found entity 1: altsyncram_gk52" {  } { { "db/altsyncram_gk52.tdf" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Computer/db/altsyncram_gk52.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582544846436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544846436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gk52 ROM:im_computer\|altsyncram:altsyncram_component\|altsyncram_gk52:auto_generated " "Elaborating entity \"altsyncram_gk52\" for hierarchy \"ROM:im_computer\|altsyncram:altsyncram_component\|altsyncram_gk52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544846436 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582544850308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582544853014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582544853014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3102 " "Implemented 3102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Implemented 98 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582544853393 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582544853393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2412 " "Implemented 2412 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582544853393 ""} { "Info" "ICUT_CUT_TM_RAMS" "512 " "Implemented 512 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1582544853393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582544853393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582544853418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 11:47:33 2020 " "Processing ended: Mon Feb 24 11:47:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582544853418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582544853418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582544853418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582544853418 ""}
