
Clock Cycle 1:
 Current CPU Blocking 

sub$t4,$t0,$t2
$t4 = 0

Clock Cycle 2:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 396 $t3 on Line 2

Clock Cycle 3:
 Current CPU Blocking 
(lw, 396, $t3, 0, 0, 2, )
Started lw 396 $t3 on Line 2
Row 0 will be activated
Completed 1/12
addi$t0,$t4,1888
$t0 = 1888

Clock Cycle 4:
 Current CPU Blocking 
(lw, 396, $t3, 1, 12, 2, )
Completed 2/12
sub$t1,$t1,$t4
$t1 = 0

Clock Cycle 5:
 Current CPU Blocking 
(lw, 396, $t3, 2, 12, 2, )
Completed 3/12
DRAM Request(Read) Issued for lw 2548 $t1 on Line 5

Clock Cycle 6:
 Current CPU Blocking 
(lw, 396, $t3, 3, 12, 2, )(lw, 2548, $t1, 0, 0, 5, )
Completed 4/12

Clock Cycle 7:
 Current CPU Blocking $t1
(lw, 396, $t3, 4, 12, 2, )(lw, 2548, $t1, 0, 0, 5, )
Completed 5/12

Clock Cycle 8:
 Current CPU Blocking $t1
(lw, 396, $t3, 5, 12, 2, )(lw, 2548, $t1, 0, 0, 5, )
Completed 6/12

Clock Cycle 9:
 Current CPU Blocking $t1
(lw, 396, $t3, 6, 12, 2, )(lw, 2548, $t1, 0, 0, 5, )
Completed 7/12

Clock Cycle 10:
 Current CPU Blocking $t1
(lw, 396, $t3, 7, 12, 2, )(lw, 2548, $t1, 0, 0, 5, )
Completed 8/12

Clock Cycle 11:
 Current CPU Blocking $t1
(lw, 396, $t3, 8, 12, 2, )(lw, 2548, $t1, 0, 0, 5, )
Completed 9/12

Clock Cycle 12:
 Current CPU Blocking $t1
(lw, 396, $t3, 9, 12, 2, )(lw, 2548, $t1, 0, 0, 5, )
Completed 10/12

Clock Cycle 13:
 Current CPU Blocking $t1
(lw, 396, $t3, 10, 12, 2, )(lw, 2548, $t1, 0, 0, 5, )
Completed 11/12

Clock Cycle 14:
 Current CPU Blocking $t1
(lw, 396, $t3, 11, 12, 2, )(lw, 2548, $t1, 0, 0, 5, )
Completed 12/12
$t3 = 0
Finished Instruction lw 396 $t3 on Line 2

Clock Cycle 15:
 Current CPU Blocking $t1
(lw, 2548, $t1, 0, 0, 5, )
Started lw 2548 $t1 on Line 5
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 16:
 Current CPU Blocking $t1
(lw, 2548, $t1, 1, 12, 5, )
Completed 2/12

Clock Cycle 17:
 Current CPU Blocking $t1
(lw, 2548, $t1, 2, 12, 5, )
Completed 3/12

Clock Cycle 18:
 Current CPU Blocking $t1
(lw, 2548, $t1, 3, 12, 5, )
Completed 4/12

Clock Cycle 19:
 Current CPU Blocking $t1
(lw, 2548, $t1, 4, 12, 5, )
Completed 5/12

Clock Cycle 20:
 Current CPU Blocking $t1
(lw, 2548, $t1, 5, 12, 5, )
Completed 6/12

Clock Cycle 21:
 Current CPU Blocking $t1
(lw, 2548, $t1, 6, 12, 5, )
Completed 7/12

Clock Cycle 22:
 Current CPU Blocking $t1
(lw, 2548, $t1, 7, 12, 5, )
Completed 8/12

Clock Cycle 23:
 Current CPU Blocking $t1
(lw, 2548, $t1, 8, 12, 5, )
Completed 9/12

Clock Cycle 24:
 Current CPU Blocking $t1
(lw, 2548, $t1, 9, 12, 5, )
Completed 10/12

Clock Cycle 25:
 Current CPU Blocking $t1
(lw, 2548, $t1, 10, 12, 5, )
Completed 11/12

Clock Cycle 26:
 Current CPU Blocking $t1
(lw, 2548, $t1, 11, 12, 5, )
Completed 12/12
$t1 = 0
Finished Instruction lw 2548 $t1 on Line 5

Clock Cycle 27:
 Current CPU Blocking $t1

sub$t0,$t1,$t1
$t0 = 0

Clock Cycle 28:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3748 $t3 on Line 7

Clock Cycle 29:
 Current CPU Blocking 
(lw, 3748, $t3, 0, 0, 7, )
Started lw 3748 $t3 on Line 7
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 30:
 Current CPU Blocking $t3
(lw, 3748, $t3, 1, 12, 7, )
Completed 2/12

Clock Cycle 31:
 Current CPU Blocking $t3
(lw, 3748, $t3, 2, 12, 7, )
Completed 3/12

Clock Cycle 32:
 Current CPU Blocking $t3
(lw, 3748, $t3, 3, 12, 7, )
Completed 4/12

Clock Cycle 33:
 Current CPU Blocking $t3
(lw, 3748, $t3, 4, 12, 7, )
Completed 5/12

Clock Cycle 34:
 Current CPU Blocking $t3
(lw, 3748, $t3, 5, 12, 7, )
Completed 6/12

Clock Cycle 35:
 Current CPU Blocking $t3
(lw, 3748, $t3, 6, 12, 7, )
Completed 7/12

Clock Cycle 36:
 Current CPU Blocking $t3
(lw, 3748, $t3, 7, 12, 7, )
Completed 8/12

Clock Cycle 37:
 Current CPU Blocking $t3
(lw, 3748, $t3, 8, 12, 7, )
Completed 9/12

Clock Cycle 38:
 Current CPU Blocking $t3
(lw, 3748, $t3, 9, 12, 7, )
Completed 10/12

Clock Cycle 39:
 Current CPU Blocking $t3
(lw, 3748, $t3, 10, 12, 7, )
Completed 11/12

Clock Cycle 40:
 Current CPU Blocking $t3
(lw, 3748, $t3, 11, 12, 7, )
Completed 12/12
$t3 = 0
Finished Instruction lw 3748 $t3 on Line 7

Clock Cycle 41:
 Current CPU Blocking $t3

slt$t3,$t4,$t1
$t3 = 0

Clock Cycle 42:
 Current CPU Blocking 

slt$t2,$t2,$t3
$t2 = 0

Clock Cycle 43:
 Current CPU Blocking 

add$t2,$t4,$t1
$t2 = 0

Clock Cycle 44:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1544 0 on Line 11

Clock Cycle 45:
 Current CPU Blocking 
(sw, 1544, 0, 0, 0, 11, )
Started sw 1544 0 on Line 11
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
mul$t4,$t0,$t0
$t4 = 0

Clock Cycle 46:
 Current CPU Blocking 
(sw, 1544, 0, 1, 12, 11, )
Completed 2/12
DRAM Request(Read) Issued for lw 2996 $t1 on Line 13

Clock Cycle 47:
 Current CPU Blocking 
(sw, 1544, 0, 2, 12, 11, )(lw, 2996, $t1, 0, 0, 13, )
Completed 3/12
addi$t3,$t4,3760
$t3 = 3760

Clock Cycle 48:
 Current CPU Blocking 
(sw, 1544, 0, 3, 12, 11, )(lw, 2996, $t1, 0, 0, 13, )
Completed 4/12

Clock Cycle 49:
 Current CPU Blocking $t1
(sw, 1544, 0, 4, 12, 11, )(lw, 2996, $t1, 0, 0, 13, )
Completed 5/12

Clock Cycle 50:
 Current CPU Blocking $t1
(sw, 1544, 0, 5, 12, 11, )(lw, 2996, $t1, 0, 0, 13, )
Completed 6/12

Clock Cycle 51:
 Current CPU Blocking $t1
(sw, 1544, 0, 6, 12, 11, )(lw, 2996, $t1, 0, 0, 13, )
Completed 7/12

Clock Cycle 52:
 Current CPU Blocking $t1
(sw, 1544, 0, 7, 12, 11, )(lw, 2996, $t1, 0, 0, 13, )
Completed 8/12

Clock Cycle 53:
 Current CPU Blocking $t1
(sw, 1544, 0, 8, 12, 11, )(lw, 2996, $t1, 0, 0, 13, )
Completed 9/12

Clock Cycle 54:
 Current CPU Blocking $t1
(sw, 1544, 0, 9, 12, 11, )(lw, 2996, $t1, 0, 0, 13, )
Completed 10/12

Clock Cycle 55:
 Current CPU Blocking $t1
(sw, 1544, 0, 10, 12, 11, )(lw, 2996, $t1, 0, 0, 13, )
Completed 11/12

Clock Cycle 56:
 Current CPU Blocking $t1
(sw, 1544, 0, 11, 12, 11, )(lw, 2996, $t1, 0, 0, 13, )
Completed 12/12
Finished Instruction sw 1544 0 on Line 11

Clock Cycle 57:
 Current CPU Blocking $t1
(lw, 2996, $t1, 0, 0, 13, )
Started lw 2996 $t1 on Line 13
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 58:
 Current CPU Blocking $t1
(lw, 2996, $t1, 1, 22, 13, )
Completed 2/22

Clock Cycle 59:
 Current CPU Blocking $t1
(lw, 2996, $t1, 2, 22, 13, )
Completed 3/22

Clock Cycle 60:
 Current CPU Blocking $t1
(lw, 2996, $t1, 3, 22, 13, )
Completed 4/22

Clock Cycle 61:
 Current CPU Blocking $t1
(lw, 2996, $t1, 4, 22, 13, )
Completed 5/22

Clock Cycle 62:
 Current CPU Blocking $t1
(lw, 2996, $t1, 5, 22, 13, )
Completed 6/22

Clock Cycle 63:
 Current CPU Blocking $t1
(lw, 2996, $t1, 6, 22, 13, )
Completed 7/22

Clock Cycle 64:
 Current CPU Blocking $t1
(lw, 2996, $t1, 7, 22, 13, )
Completed 8/22

Clock Cycle 65:
 Current CPU Blocking $t1
(lw, 2996, $t1, 8, 22, 13, )
Completed 9/22

Clock Cycle 66:
 Current CPU Blocking $t1
(lw, 2996, $t1, 9, 22, 13, )
Completed 10/22

Clock Cycle 67:
 Current CPU Blocking $t1
(lw, 2996, $t1, 10, 22, 13, )
Completed 11/22

Clock Cycle 68:
 Current CPU Blocking $t1
(lw, 2996, $t1, 11, 22, 13, )
Completed 12/22

Clock Cycle 69:
 Current CPU Blocking $t1
(lw, 2996, $t1, 12, 22, 13, )
Completed 13/22

Clock Cycle 70:
 Current CPU Blocking $t1
(lw, 2996, $t1, 13, 22, 13, )
Completed 14/22

Clock Cycle 71:
 Current CPU Blocking $t1
(lw, 2996, $t1, 14, 22, 13, )
Completed 15/22

Clock Cycle 72:
 Current CPU Blocking $t1
(lw, 2996, $t1, 15, 22, 13, )
Completed 16/22

Clock Cycle 73:
 Current CPU Blocking $t1
(lw, 2996, $t1, 16, 22, 13, )
Completed 17/22

Clock Cycle 74:
 Current CPU Blocking $t1
(lw, 2996, $t1, 17, 22, 13, )
Completed 18/22

Clock Cycle 75:
 Current CPU Blocking $t1
(lw, 2996, $t1, 18, 22, 13, )
Completed 19/22

Clock Cycle 76:
 Current CPU Blocking $t1
(lw, 2996, $t1, 19, 22, 13, )
Completed 20/22

Clock Cycle 77:
 Current CPU Blocking $t1
(lw, 2996, $t1, 20, 22, 13, )
Completed 21/22

Clock Cycle 78:
 Current CPU Blocking $t1
(lw, 2996, $t1, 21, 22, 13, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2996 $t1 on Line 13

Clock Cycle 79:
 Current CPU Blocking $t1

sub$t3,$t1,$t4
$t3 = 0

Clock Cycle 80:
 Current CPU Blocking 

add$t4,$t3,$t2
$t4 = 0

Clock Cycle 81:
 Current CPU Blocking 

add$t4,$t4,$t0
$t4 = 0

Clock Cycle 82:
 Current CPU Blocking 

add$t3,$t3,$t3
$t3 = 0

Clock Cycle 83:
 Current CPU Blocking 

mul$t0,$t0,$t2
$t0 = 0

Clock Cycle 84:
 Current CPU Blocking 

add$t1,$t4,$t0
$t1 = 0

Clock Cycle 85:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1088 $t3 on Line 21

Clock Cycle 86:
 Current CPU Blocking 
(lw, 1088, $t3, 0, 0, 21, )
Started lw 1088 $t3 on Line 21
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 87:
 Current CPU Blocking $t3
(lw, 1088, $t3, 1, 12, 21, )
Completed 2/12

Clock Cycle 88:
 Current CPU Blocking $t3
(lw, 1088, $t3, 2, 12, 21, )
Completed 3/12

Clock Cycle 89:
 Current CPU Blocking $t3
(lw, 1088, $t3, 3, 12, 21, )
Completed 4/12

Clock Cycle 90:
 Current CPU Blocking $t3
(lw, 1088, $t3, 4, 12, 21, )
Completed 5/12

Clock Cycle 91:
 Current CPU Blocking $t3
(lw, 1088, $t3, 5, 12, 21, )
Completed 6/12

Clock Cycle 92:
 Current CPU Blocking $t3
(lw, 1088, $t3, 6, 12, 21, )
Completed 7/12

Clock Cycle 93:
 Current CPU Blocking $t3
(lw, 1088, $t3, 7, 12, 21, )
Completed 8/12

Clock Cycle 94:
 Current CPU Blocking $t3
(lw, 1088, $t3, 8, 12, 21, )
Completed 9/12

Clock Cycle 95:
 Current CPU Blocking $t3
(lw, 1088, $t3, 9, 12, 21, )
Completed 10/12

Clock Cycle 96:
 Current CPU Blocking $t3
(lw, 1088, $t3, 10, 12, 21, )
Completed 11/12

Clock Cycle 97:
 Current CPU Blocking $t3
(lw, 1088, $t3, 11, 12, 21, )
Completed 12/12
$t3 = 0
Finished Instruction lw 1088 $t3 on Line 21

Clock Cycle 98:
 Current CPU Blocking $t3

addi$t3,$t0,2748
$t3 = 2748

Clock Cycle 99:
 Current CPU Blocking 

slt$t3,$t2,$t2
$t3 = 0

Clock Cycle 100:
 Current CPU Blocking 

mul$t0,$t1,$t3
$t0 = 0

Clock Cycle 101:
 Current CPU Blocking 

mul$t4,$t0,$t0
$t4 = 0

Clock Cycle 102:
 Current CPU Blocking 

slt$t3,$t3,$t3
$t3 = 0

Clock Cycle 103:
 Current CPU Blocking 

mul$t1,$t3,$t2
$t1 = 0

Clock Cycle 104:
 Current CPU Blocking 

mul$t3,$t0,$t0
$t3 = 0

Clock Cycle 105:
 Current CPU Blocking 

slt$t3,$t1,$t2
$t3 = 0

Clock Cycle 106:
 Current CPU Blocking 

mul$t1,$t0,$t1
$t1 = 0

Clock Cycle 107:
 Current CPU Blocking 

sub$t0,$t4,$t2
$t0 = 0

Clock Cycle 108:
 Current CPU Blocking 

addi$t0,$t2,2392
$t0 = 2392

Clock Cycle 109:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3056 0 on Line 33

Clock Cycle 110:
 Current CPU Blocking 
(sw, 3056, 0, 0, 0, 33, )
Started sw 3056 0 on Line 33
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2100 0 on Line 34

Clock Cycle 111:
 Current CPU Blocking 
(sw, 3056, 0, 1, 12, 33, )(sw, 2100, 0, 0, 0, 34, )
Completed 2/12
DRAM Request(Read) Issued for lw 1668 $t4 on Line 35

Clock Cycle 112:
 Current CPU Blocking 
(sw, 3056, 0, 2, 12, 33, )(sw, 2100, 0, 0, 0, 34, )(lw, 1668, $t4, 0, 0, 35, )
Completed 3/12
mul$t3,$t1,$t0
$t3 = 0

Clock Cycle 113:
 Current CPU Blocking 
(sw, 3056, 0, 3, 12, 33, )(sw, 2100, 0, 0, 0, 34, )(lw, 1668, $t4, 0, 0, 35, )
Completed 4/12
slt$t2,$t3,$t1
$t2 = 0

Clock Cycle 114:
 Current CPU Blocking 
(sw, 3056, 0, 4, 12, 33, )(sw, 2100, 0, 0, 0, 34, )(lw, 1668, $t4, 0, 0, 35, )
Completed 5/12
addi$t2,$t1,908
$t2 = 908

Clock Cycle 115:
 Current CPU Blocking 
(sw, 3056, 0, 5, 12, 33, )(sw, 2100, 0, 0, 0, 34, )(lw, 1668, $t4, 0, 0, 35, )
Completed 6/12
mul$t1,$t1,$t3
$t1 = 0

Clock Cycle 116:
 Current CPU Blocking 
(sw, 3056, 0, 6, 12, 33, )(sw, 2100, 0, 0, 0, 34, )(lw, 1668, $t4, 0, 0, 35, )
Completed 7/12
DRAM Request(Write) Issued for sw 1400 2392 on Line 40

Clock Cycle 117:
 Current CPU Blocking 
(sw, 3056, 0, 7, 12, 33, )(sw, 2100, 0, 0, 0, 34, )(lw, 1668, $t4, 0, 0, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 8/12

Clock Cycle 118:
 Current CPU Blocking $t4
(sw, 3056, 0, 8, 12, 33, )(sw, 2100, 0, 0, 0, 34, )(lw, 1668, $t4, 0, 0, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 9/12

Clock Cycle 119:
 Current CPU Blocking $t4
(sw, 3056, 0, 9, 12, 33, )(sw, 2100, 0, 0, 0, 34, )(lw, 1668, $t4, 0, 0, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 10/12

Clock Cycle 120:
 Current CPU Blocking $t4
(sw, 3056, 0, 10, 12, 33, )(sw, 2100, 0, 0, 0, 34, )(lw, 1668, $t4, 0, 0, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 11/12

Clock Cycle 121:
 Current CPU Blocking $t4
(sw, 3056, 0, 11, 12, 33, )(sw, 2100, 0, 0, 0, 34, )(lw, 1668, $t4, 0, 0, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 12/12
Finished Instruction sw 3056 0 on Line 33

Clock Cycle 122:
 Current CPU Blocking $t4
(sw, 2100, 0, 0, 0, 34, )(lw, 1668, $t4, 0, 0, 35, )(sw, 1400, 2392, 0, 0, 40, )
Started sw 2100 0 on Line 34
Completed 1/2

Clock Cycle 123:
 Current CPU Blocking $t4
(sw, 2100, 0, 1, 2, 34, )(lw, 1668, $t4, 0, 0, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 2/2
Finished Instruction sw 2100 0 on Line 34

Clock Cycle 124:
 Current CPU Blocking $t4
(lw, 1668, $t4, 0, 0, 35, )(sw, 1400, 2392, 0, 0, 40, )
Started lw 1668 $t4 on Line 35
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 125:
 Current CPU Blocking $t4
(lw, 1668, $t4, 1, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 2/22

Clock Cycle 126:
 Current CPU Blocking $t4
(lw, 1668, $t4, 2, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 3/22

Clock Cycle 127:
 Current CPU Blocking $t4
(lw, 1668, $t4, 3, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 4/22

Clock Cycle 128:
 Current CPU Blocking $t4
(lw, 1668, $t4, 4, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 5/22

Clock Cycle 129:
 Current CPU Blocking $t4
(lw, 1668, $t4, 5, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 6/22

Clock Cycle 130:
 Current CPU Blocking $t4
(lw, 1668, $t4, 6, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 7/22

Clock Cycle 131:
 Current CPU Blocking $t4
(lw, 1668, $t4, 7, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 8/22

Clock Cycle 132:
 Current CPU Blocking $t4
(lw, 1668, $t4, 8, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 9/22

Clock Cycle 133:
 Current CPU Blocking $t4
(lw, 1668, $t4, 9, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 10/22

Clock Cycle 134:
 Current CPU Blocking $t4
(lw, 1668, $t4, 10, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 11/22

Clock Cycle 135:
 Current CPU Blocking $t4
(lw, 1668, $t4, 11, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 12/22

Clock Cycle 136:
 Current CPU Blocking $t4
(lw, 1668, $t4, 12, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 13/22

Clock Cycle 137:
 Current CPU Blocking $t4
(lw, 1668, $t4, 13, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 14/22

Clock Cycle 138:
 Current CPU Blocking $t4
(lw, 1668, $t4, 14, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 15/22

Clock Cycle 139:
 Current CPU Blocking $t4
(lw, 1668, $t4, 15, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 16/22

Clock Cycle 140:
 Current CPU Blocking $t4
(lw, 1668, $t4, 16, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 17/22

Clock Cycle 141:
 Current CPU Blocking $t4
(lw, 1668, $t4, 17, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 18/22

Clock Cycle 142:
 Current CPU Blocking $t4
(lw, 1668, $t4, 18, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 19/22

Clock Cycle 143:
 Current CPU Blocking $t4
(lw, 1668, $t4, 19, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 20/22

Clock Cycle 144:
 Current CPU Blocking $t4
(lw, 1668, $t4, 20, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 21/22

Clock Cycle 145:
 Current CPU Blocking $t4
(lw, 1668, $t4, 21, 22, 35, )(sw, 1400, 2392, 0, 0, 40, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1668 $t4 on Line 35

Clock Cycle 146:
 Current CPU Blocking $t4
(sw, 1400, 2392, 0, 0, 40, )
Started sw 1400 2392 on Line 40
Completed 1/2
sub$t1,$t4,$t3
$t1 = 0

Clock Cycle 147:
 Current CPU Blocking 
(sw, 1400, 2392, 1, 2, 40, )
Completed 2/2
Finished Instruction sw 1400 2392 on Line 40
DRAM Request(Read) Issued for lw 1056 $t1 on Line 42

Clock Cycle 148:
 Current CPU Blocking 
(lw, 1056, $t1, 0, 0, 42, )
Started lw 1056 $t1 on Line 42
Completed 1/2
DRAM Request(Read) Issued for lw 284 $t4 on Line 43

Clock Cycle 149:
 Current CPU Blocking 
(lw, 1056, $t1, 1, 2, 42, )(lw, 284, $t4, 0, 0, 43, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1056 $t1 on Line 42
DRAM Request(Read) Issued for lw 1952 $t2 on Line 44

Clock Cycle 150:
 Current CPU Blocking 
(lw, 284, $t4, 0, 0, 43, )(lw, 1952, $t2, 0, 0, 44, )
Started lw 284 $t4 on Line 43
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 151:
 Current CPU Blocking $t2
(lw, 284, $t4, 1, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 2/22

Clock Cycle 152:
 Current CPU Blocking $t2
(lw, 284, $t4, 2, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 3/22

Clock Cycle 153:
 Current CPU Blocking $t2
(lw, 284, $t4, 3, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 4/22

Clock Cycle 154:
 Current CPU Blocking $t2
(lw, 284, $t4, 4, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 5/22

Clock Cycle 155:
 Current CPU Blocking $t2
(lw, 284, $t4, 5, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 6/22

Clock Cycle 156:
 Current CPU Blocking $t2
(lw, 284, $t4, 6, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 7/22

Clock Cycle 157:
 Current CPU Blocking $t2
(lw, 284, $t4, 7, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 8/22

Clock Cycle 158:
 Current CPU Blocking $t2
(lw, 284, $t4, 8, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 9/22

Clock Cycle 159:
 Current CPU Blocking $t2
(lw, 284, $t4, 9, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 10/22
Memory at 1400 = 2392

Clock Cycle 160:
 Current CPU Blocking $t2
(lw, 284, $t4, 10, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 11/22

Clock Cycle 161:
 Current CPU Blocking $t2
(lw, 284, $t4, 11, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 12/22

Clock Cycle 162:
 Current CPU Blocking $t2
(lw, 284, $t4, 12, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 13/22

Clock Cycle 163:
 Current CPU Blocking $t2
(lw, 284, $t4, 13, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 14/22

Clock Cycle 164:
 Current CPU Blocking $t2
(lw, 284, $t4, 14, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 15/22

Clock Cycle 165:
 Current CPU Blocking $t2
(lw, 284, $t4, 15, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 16/22

Clock Cycle 166:
 Current CPU Blocking $t2
(lw, 284, $t4, 16, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 17/22

Clock Cycle 167:
 Current CPU Blocking $t2
(lw, 284, $t4, 17, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 18/22

Clock Cycle 168:
 Current CPU Blocking $t2
(lw, 284, $t4, 18, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 19/22

Clock Cycle 169:
 Current CPU Blocking $t2
(lw, 284, $t4, 19, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 20/22

Clock Cycle 170:
 Current CPU Blocking $t2
(lw, 284, $t4, 20, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 21/22

Clock Cycle 171:
 Current CPU Blocking $t2
(lw, 284, $t4, 21, 22, 43, )(lw, 1952, $t2, 0, 0, 44, )
Completed 22/22
$t4 = 0
Finished Instruction lw 284 $t4 on Line 43

Clock Cycle 172:
 Current CPU Blocking $t2
(lw, 1952, $t2, 0, 0, 44, )
Started lw 1952 $t2 on Line 44
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 173:
 Current CPU Blocking $t2
(lw, 1952, $t2, 1, 12, 44, )
Completed 2/12

Clock Cycle 174:
 Current CPU Blocking $t2
(lw, 1952, $t2, 2, 12, 44, )
Completed 3/12

Clock Cycle 175:
 Current CPU Blocking $t2
(lw, 1952, $t2, 3, 12, 44, )
Completed 4/12

Clock Cycle 176:
 Current CPU Blocking $t2
(lw, 1952, $t2, 4, 12, 44, )
Completed 5/12

Clock Cycle 177:
 Current CPU Blocking $t2
(lw, 1952, $t2, 5, 12, 44, )
Completed 6/12

Clock Cycle 178:
 Current CPU Blocking $t2
(lw, 1952, $t2, 6, 12, 44, )
Completed 7/12

Clock Cycle 179:
 Current CPU Blocking $t2
(lw, 1952, $t2, 7, 12, 44, )
Completed 8/12

Clock Cycle 180:
 Current CPU Blocking $t2
(lw, 1952, $t2, 8, 12, 44, )
Completed 9/12

Clock Cycle 181:
 Current CPU Blocking $t2
(lw, 1952, $t2, 9, 12, 44, )
Completed 10/12

Clock Cycle 182:
 Current CPU Blocking $t2
(lw, 1952, $t2, 10, 12, 44, )
Completed 11/12

Clock Cycle 183:
 Current CPU Blocking $t2
(lw, 1952, $t2, 11, 12, 44, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1952 $t2 on Line 44

Clock Cycle 184:
 Current CPU Blocking $t2

slt$t3,$t2,$t0
$t3 = 1

Clock Cycle 185:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1104 1 on Line 46

Clock Cycle 186:
 Current CPU Blocking 
(sw, 1104, 1, 0, 0, 46, )
Started sw 1104 1 on Line 46
Completed 1/2
add$t4,$t4,$t4
$t4 = 0

Clock Cycle 187:
 Current CPU Blocking 
(sw, 1104, 1, 1, 2, 46, )
Completed 2/2
Finished Instruction sw 1104 1 on Line 46
add$t0,$t3,$t1
$t0 = 1

Clock Cycle 188:
 Current CPU Blocking 

mul$t2,$t3,$t2
$t2 = 0

Clock Cycle 189:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3828 $t2 on Line 50

Clock Cycle 190:
 Current CPU Blocking 
(lw, 3828, $t2, 0, 0, 50, )
Started lw 3828 $t2 on Line 50
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 191:
 Current CPU Blocking $t2
(lw, 3828, $t2, 1, 22, 50, )
Completed 2/22

Clock Cycle 192:
 Current CPU Blocking $t2
(lw, 3828, $t2, 2, 22, 50, )
Completed 3/22

Clock Cycle 193:
 Current CPU Blocking $t2
(lw, 3828, $t2, 3, 22, 50, )
Completed 4/22

Clock Cycle 194:
 Current CPU Blocking $t2
(lw, 3828, $t2, 4, 22, 50, )
Completed 5/22

Clock Cycle 195:
 Current CPU Blocking $t2
(lw, 3828, $t2, 5, 22, 50, )
Completed 6/22

Clock Cycle 196:
 Current CPU Blocking $t2
(lw, 3828, $t2, 6, 22, 50, )
Completed 7/22

Clock Cycle 197:
 Current CPU Blocking $t2
(lw, 3828, $t2, 7, 22, 50, )
Completed 8/22

Clock Cycle 198:
 Current CPU Blocking $t2
(lw, 3828, $t2, 8, 22, 50, )
Completed 9/22

Clock Cycle 199:
 Current CPU Blocking $t2
(lw, 3828, $t2, 9, 22, 50, )
Completed 10/22
Memory at 1104 = 1

Clock Cycle 200:
 Current CPU Blocking $t2
(lw, 3828, $t2, 10, 22, 50, )
Completed 11/22

Clock Cycle 201:
 Current CPU Blocking $t2
(lw, 3828, $t2, 11, 22, 50, )
Completed 12/22

Clock Cycle 202:
 Current CPU Blocking $t2
(lw, 3828, $t2, 12, 22, 50, )
Completed 13/22

Clock Cycle 203:
 Current CPU Blocking $t2
(lw, 3828, $t2, 13, 22, 50, )
Completed 14/22

Clock Cycle 204:
 Current CPU Blocking $t2
(lw, 3828, $t2, 14, 22, 50, )
Completed 15/22

Clock Cycle 205:
 Current CPU Blocking $t2
(lw, 3828, $t2, 15, 22, 50, )
Completed 16/22

Clock Cycle 206:
 Current CPU Blocking $t2
(lw, 3828, $t2, 16, 22, 50, )
Completed 17/22

Clock Cycle 207:
 Current CPU Blocking $t2
(lw, 3828, $t2, 17, 22, 50, )
Completed 18/22

Clock Cycle 208:
 Current CPU Blocking $t2
(lw, 3828, $t2, 18, 22, 50, )
Completed 19/22

Clock Cycle 209:
 Current CPU Blocking $t2
(lw, 3828, $t2, 19, 22, 50, )
Completed 20/22

Clock Cycle 210:
 Current CPU Blocking $t2
(lw, 3828, $t2, 20, 22, 50, )
Completed 21/22

Clock Cycle 211:
 Current CPU Blocking $t2
(lw, 3828, $t2, 21, 22, 50, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3828 $t2 on Line 50

Clock Cycle 212:
 Current CPU Blocking $t2

mul$t2,$t4,$t0
$t2 = 0

Clock Cycle 213:
 Current CPU Blocking 

add$t2,$t4,$t4
$t2 = 0

Clock Cycle 214:
 Current CPU Blocking 

sub$t1,$t4,$t1
$t1 = 0

Clock Cycle 215:
 Current CPU Blocking 

sub$t3,$t0,$t2
$t3 = 1

Clock Cycle 216:
 Current CPU Blocking 

addi$t1,$t2,2352
$t1 = 2352

Clock Cycle 217:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3580 0 on Line 56

Clock Cycle 218:
 Current CPU Blocking 
(sw, 3580, 0, 0, 0, 56, )
Started sw 3580 0 on Line 56
Completed 1/2
sub$t2,$t3,$t3
$t2 = 0

Clock Cycle 219:
 Current CPU Blocking 
(sw, 3580, 0, 1, 2, 56, )
Completed 2/2
Finished Instruction sw 3580 0 on Line 56
sub$t2,$t1,$t3
$t2 = 2351

Clock Cycle 220:
 Current CPU Blocking 

slt$t1,$t4,$t3
$t1 = 1

Clock Cycle 221:
 Current CPU Blocking 

sub$t4,$t4,$t1
$t4 = -1

Clock Cycle 222:
 Current CPU Blocking 

sub$t1,$t2,$t1
$t1 = 2350

Clock Cycle 223:
 Current CPU Blocking 

mul$t0,$t3,$t4
$t0 = -1

Clock Cycle 224:
 Current CPU Blocking 

mul$t3,$t1,$t3
$t3 = 2350

Clock Cycle 225:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2304 -1 on Line 64

Clock Cycle 226:
 Current CPU Blocking 
(sw, 2304, -1, 0, 0, 64, )
Started sw 2304 -1 on Line 64
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 227:
 Current CPU Blocking 
(sw, 2304, -1, 1, 22, 64, )
Completed 2/22
DRAM Request(Read) Issued for lw 2148 $t2 on Line 66

Clock Cycle 228:
 Current CPU Blocking 
(sw, 2304, -1, 2, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 3/22

Clock Cycle 229:
 Current CPU Blocking $t2
(sw, 2304, -1, 3, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 4/22

Clock Cycle 230:
 Current CPU Blocking $t2
(sw, 2304, -1, 4, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 5/22

Clock Cycle 231:
 Current CPU Blocking $t2
(sw, 2304, -1, 5, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 6/22

Clock Cycle 232:
 Current CPU Blocking $t2
(sw, 2304, -1, 6, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 7/22

Clock Cycle 233:
 Current CPU Blocking $t2
(sw, 2304, -1, 7, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 8/22

Clock Cycle 234:
 Current CPU Blocking $t2
(sw, 2304, -1, 8, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 9/22

Clock Cycle 235:
 Current CPU Blocking $t2
(sw, 2304, -1, 9, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 10/22

Clock Cycle 236:
 Current CPU Blocking $t2
(sw, 2304, -1, 10, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 11/22

Clock Cycle 237:
 Current CPU Blocking $t2
(sw, 2304, -1, 11, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 12/22

Clock Cycle 238:
 Current CPU Blocking $t2
(sw, 2304, -1, 12, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 13/22

Clock Cycle 239:
 Current CPU Blocking $t2
(sw, 2304, -1, 13, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 14/22

Clock Cycle 240:
 Current CPU Blocking $t2
(sw, 2304, -1, 14, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 15/22

Clock Cycle 241:
 Current CPU Blocking $t2
(sw, 2304, -1, 15, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 16/22

Clock Cycle 242:
 Current CPU Blocking $t2
(sw, 2304, -1, 16, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 17/22

Clock Cycle 243:
 Current CPU Blocking $t2
(sw, 2304, -1, 17, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 18/22

Clock Cycle 244:
 Current CPU Blocking $t2
(sw, 2304, -1, 18, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 19/22

Clock Cycle 245:
 Current CPU Blocking $t2
(sw, 2304, -1, 19, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 20/22

Clock Cycle 246:
 Current CPU Blocking $t2
(sw, 2304, -1, 20, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 21/22

Clock Cycle 247:
 Current CPU Blocking $t2
(sw, 2304, -1, 21, 22, 64, )(lw, 2148, $t2, 0, 0, 66, )
Completed 22/22
Finished Instruction sw 2304 -1 on Line 64

Clock Cycle 248:
 Current CPU Blocking $t2
(lw, 2148, $t2, 0, 0, 66, )
Started lw 2148 $t2 on Line 66
Completed 1/2

Clock Cycle 249:
 Current CPU Blocking $t2
(lw, 2148, $t2, 1, 2, 66, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2148 $t2 on Line 66

Clock Cycle 250:
 Current CPU Blocking $t2

slt$t0,$t1,$t2
$t0 = 0

Clock Cycle 251:
 Current CPU Blocking 

addi$t0,$t0,3028
$t0 = 3028

Clock Cycle 252:
 Current CPU Blocking 

mul$t0,$t3,$t0
$t0 = 0

Clock Cycle 253:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2264 -1 on Line 70

Clock Cycle 254:
 Current CPU Blocking 
(sw, 2264, -1, 0, 0, 70, )
Started sw 2264 -1 on Line 70
Completed 1/2
slt$t2,$t4,$t1
$t2 = 1

Clock Cycle 255:
 Current CPU Blocking 
(sw, 2264, -1, 1, 2, 70, )
Completed 2/2
Finished Instruction sw 2264 -1 on Line 70
sub$t4,$t0,$t1
$t4 = -2350

Clock Cycle 256:
 Current CPU Blocking 

sub$t3,$t3,$t0
$t3 = 0

Clock Cycle 257:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 960 $t4 on Line 74

Clock Cycle 258:
 Current CPU Blocking 
(lw, 960, $t4, 0, 0, 74, )
Started lw 960 $t4 on Line 74
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 259:
 Current CPU Blocking $t4
(lw, 960, $t4, 1, 22, 74, )
Completed 2/22

Clock Cycle 260:
 Current CPU Blocking $t4
(lw, 960, $t4, 2, 22, 74, )
Completed 3/22

Clock Cycle 261:
 Current CPU Blocking $t4
(lw, 960, $t4, 3, 22, 74, )
Completed 4/22

Clock Cycle 262:
 Current CPU Blocking $t4
(lw, 960, $t4, 4, 22, 74, )
Completed 5/22

Clock Cycle 263:
 Current CPU Blocking $t4
(lw, 960, $t4, 5, 22, 74, )
Completed 6/22

Clock Cycle 264:
 Current CPU Blocking $t4
(lw, 960, $t4, 6, 22, 74, )
Completed 7/22

Clock Cycle 265:
 Current CPU Blocking $t4
(lw, 960, $t4, 7, 22, 74, )
Completed 8/22

Clock Cycle 266:
 Current CPU Blocking $t4
(lw, 960, $t4, 8, 22, 74, )
Completed 9/22

Clock Cycle 267:
 Current CPU Blocking $t4
(lw, 960, $t4, 9, 22, 74, )
Completed 10/22
Memory at 2264 = -1
Memory at 2304 = -1

Clock Cycle 268:
 Current CPU Blocking $t4
(lw, 960, $t4, 10, 22, 74, )
Completed 11/22

Clock Cycle 269:
 Current CPU Blocking $t4
(lw, 960, $t4, 11, 22, 74, )
Completed 12/22

Clock Cycle 270:
 Current CPU Blocking $t4
(lw, 960, $t4, 12, 22, 74, )
Completed 13/22

Clock Cycle 271:
 Current CPU Blocking $t4
(lw, 960, $t4, 13, 22, 74, )
Completed 14/22

Clock Cycle 272:
 Current CPU Blocking $t4
(lw, 960, $t4, 14, 22, 74, )
Completed 15/22

Clock Cycle 273:
 Current CPU Blocking $t4
(lw, 960, $t4, 15, 22, 74, )
Completed 16/22

Clock Cycle 274:
 Current CPU Blocking $t4
(lw, 960, $t4, 16, 22, 74, )
Completed 17/22

Clock Cycle 275:
 Current CPU Blocking $t4
(lw, 960, $t4, 17, 22, 74, )
Completed 18/22

Clock Cycle 276:
 Current CPU Blocking $t4
(lw, 960, $t4, 18, 22, 74, )
Completed 19/22

Clock Cycle 277:
 Current CPU Blocking $t4
(lw, 960, $t4, 19, 22, 74, )
Completed 20/22

Clock Cycle 278:
 Current CPU Blocking $t4
(lw, 960, $t4, 20, 22, 74, )
Completed 21/22

Clock Cycle 279:
 Current CPU Blocking $t4
(lw, 960, $t4, 21, 22, 74, )
Completed 22/22
$t4 = 0
Finished Instruction lw 960 $t4 on Line 74

Clock Cycle 280:
 Current CPU Blocking $t4

slt$t2,$t4,$t3
$t2 = 0

Clock Cycle 281:
 Current CPU Blocking 

sub$t2,$t3,$t1
$t2 = -2350

Clock Cycle 282:
 Current CPU Blocking 

slt$t2,$t3,$t1
$t2 = 1

Clock Cycle 283:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 316 $t3 on Line 78

Clock Cycle 284:
 Current CPU Blocking 
(lw, 316, $t3, 0, 0, 78, )
Started lw 316 $t3 on Line 78
Completed 1/2

Clock Cycle 285:
 Current CPU Blocking $t3
(lw, 316, $t3, 1, 2, 78, )
Completed 2/2
$t3 = 0
Finished Instruction lw 316 $t3 on Line 78

Clock Cycle 286:
 Current CPU Blocking $t3

add$t2,$t2,$t3
$t2 = 1

Clock Cycle 287:
 Current CPU Blocking 

sub$t1,$t4,$t3
$t1 = 0

Clock Cycle 288:
 Current CPU Blocking 

add$t0,$t2,$t4
$t0 = 1

Clock Cycle 289:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 80 0 on Line 82

Clock Cycle 290:
 Current CPU Blocking 
(sw, 80, 0, 0, 0, 82, )
Started sw 80 0 on Line 82
Completed 1/2
DRAM Request(Read) Issued for lw 3460 $t0 on Line 83

Clock Cycle 291:
 Current CPU Blocking 
(sw, 80, 0, 1, 2, 82, )(lw, 3460, $t0, 0, 0, 83, )
Completed 2/2
Finished Instruction sw 80 0 on Line 82
DRAM Request(Read) Issued for lw 2096 $t1 on Line 84

Clock Cycle 292:
 Current CPU Blocking 
(lw, 3460, $t0, 0, 0, 83, )(lw, 2096, $t1, 0, 0, 84, )
Started lw 3460 $t0 on Line 83
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 293:
 Current CPU Blocking $t0
(lw, 3460, $t0, 1, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 2/22

Clock Cycle 294:
 Current CPU Blocking $t0
(lw, 3460, $t0, 2, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 3/22

Clock Cycle 295:
 Current CPU Blocking $t0
(lw, 3460, $t0, 3, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 4/22

Clock Cycle 296:
 Current CPU Blocking $t0
(lw, 3460, $t0, 4, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 5/22

Clock Cycle 297:
 Current CPU Blocking $t0
(lw, 3460, $t0, 5, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 6/22

Clock Cycle 298:
 Current CPU Blocking $t0
(lw, 3460, $t0, 6, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 7/22

Clock Cycle 299:
 Current CPU Blocking $t0
(lw, 3460, $t0, 7, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 8/22

Clock Cycle 300:
 Current CPU Blocking $t0
(lw, 3460, $t0, 8, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 9/22

Clock Cycle 301:
 Current CPU Blocking $t0
(lw, 3460, $t0, 9, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 10/22

Clock Cycle 302:
 Current CPU Blocking $t0
(lw, 3460, $t0, 10, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 11/22

Clock Cycle 303:
 Current CPU Blocking $t0
(lw, 3460, $t0, 11, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 12/22

Clock Cycle 304:
 Current CPU Blocking $t0
(lw, 3460, $t0, 12, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 13/22

Clock Cycle 305:
 Current CPU Blocking $t0
(lw, 3460, $t0, 13, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 14/22

Clock Cycle 306:
 Current CPU Blocking $t0
(lw, 3460, $t0, 14, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 15/22

Clock Cycle 307:
 Current CPU Blocking $t0
(lw, 3460, $t0, 15, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 16/22

Clock Cycle 308:
 Current CPU Blocking $t0
(lw, 3460, $t0, 16, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 17/22

Clock Cycle 309:
 Current CPU Blocking $t0
(lw, 3460, $t0, 17, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 18/22

Clock Cycle 310:
 Current CPU Blocking $t0
(lw, 3460, $t0, 18, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 19/22

Clock Cycle 311:
 Current CPU Blocking $t0
(lw, 3460, $t0, 19, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 20/22

Clock Cycle 312:
 Current CPU Blocking $t0
(lw, 3460, $t0, 20, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 21/22

Clock Cycle 313:
 Current CPU Blocking $t0
(lw, 3460, $t0, 21, 22, 83, )(lw, 2096, $t1, 0, 0, 84, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3460 $t0 on Line 83

Clock Cycle 314:
 Current CPU Blocking $t0
(lw, 2096, $t1, 0, 0, 84, )
Started lw 2096 $t1 on Line 84
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t2,$t3,$t0
$t2 = 0

Clock Cycle 315:
 Current CPU Blocking 
(lw, 2096, $t1, 1, 12, 84, )
Completed 2/12

Clock Cycle 316:
 Current CPU Blocking $t1
(lw, 2096, $t1, 2, 12, 84, )
Completed 3/12

Clock Cycle 317:
 Current CPU Blocking $t1
(lw, 2096, $t1, 3, 12, 84, )
Completed 4/12

Clock Cycle 318:
 Current CPU Blocking $t1
(lw, 2096, $t1, 4, 12, 84, )
Completed 5/12

Clock Cycle 319:
 Current CPU Blocking $t1
(lw, 2096, $t1, 5, 12, 84, )
Completed 6/12

Clock Cycle 320:
 Current CPU Blocking $t1
(lw, 2096, $t1, 6, 12, 84, )
Completed 7/12

Clock Cycle 321:
 Current CPU Blocking $t1
(lw, 2096, $t1, 7, 12, 84, )
Completed 8/12

Clock Cycle 322:
 Current CPU Blocking $t1
(lw, 2096, $t1, 8, 12, 84, )
Completed 9/12

Clock Cycle 323:
 Current CPU Blocking $t1
(lw, 2096, $t1, 9, 12, 84, )
Completed 10/12

Clock Cycle 324:
 Current CPU Blocking $t1
(lw, 2096, $t1, 10, 12, 84, )
Completed 11/12

Clock Cycle 325:
 Current CPU Blocking $t1
(lw, 2096, $t1, 11, 12, 84, )
Completed 12/12
$t1 = 0
Finished Instruction lw 2096 $t1 on Line 84

Clock Cycle 326:
 Current CPU Blocking $t1

mul$t1,$t3,$t3
$t1 = 0

Clock Cycle 327:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1956 $t0 on Line 87

Clock Cycle 328:
 Current CPU Blocking 
(lw, 1956, $t0, 0, 0, 87, )
Started lw 1956 $t0 on Line 87
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t4,1392
$t2 = 1392

Clock Cycle 329:
 Current CPU Blocking 
(lw, 1956, $t0, 1, 12, 87, )
Completed 2/12
DRAM Request(Read) Issued for lw 1560 $t4 on Line 89

Clock Cycle 330:
 Current CPU Blocking 
(lw, 1956, $t0, 2, 12, 87, )(lw, 1560, $t4, 0, 0, 89, )
Completed 3/12

Clock Cycle 331:
 Current CPU Blocking $t4
(lw, 1956, $t0, 3, 12, 87, )(lw, 1560, $t4, 0, 0, 89, )
Completed 4/12

Clock Cycle 332:
 Current CPU Blocking $t4
(lw, 1956, $t0, 4, 12, 87, )(lw, 1560, $t4, 0, 0, 89, )
Completed 5/12

Clock Cycle 333:
 Current CPU Blocking $t4
(lw, 1956, $t0, 5, 12, 87, )(lw, 1560, $t4, 0, 0, 89, )
Completed 6/12

Clock Cycle 334:
 Current CPU Blocking $t4
(lw, 1956, $t0, 6, 12, 87, )(lw, 1560, $t4, 0, 0, 89, )
Completed 7/12

Clock Cycle 335:
 Current CPU Blocking $t4
(lw, 1956, $t0, 7, 12, 87, )(lw, 1560, $t4, 0, 0, 89, )
Completed 8/12

Clock Cycle 336:
 Current CPU Blocking $t4
(lw, 1956, $t0, 8, 12, 87, )(lw, 1560, $t4, 0, 0, 89, )
Completed 9/12

Clock Cycle 337:
 Current CPU Blocking $t4
(lw, 1956, $t0, 9, 12, 87, )(lw, 1560, $t4, 0, 0, 89, )
Completed 10/12

Clock Cycle 338:
 Current CPU Blocking $t4
(lw, 1956, $t0, 10, 12, 87, )(lw, 1560, $t4, 0, 0, 89, )
Completed 11/12

Clock Cycle 339:
 Current CPU Blocking $t4
(lw, 1956, $t0, 11, 12, 87, )(lw, 1560, $t4, 0, 0, 89, )
Completed 12/12
$t0 = 0
Finished Instruction lw 1956 $t0 on Line 87

Clock Cycle 340:
 Current CPU Blocking $t4
(lw, 1560, $t4, 0, 0, 89, )
Started lw 1560 $t4 on Line 89
Completed 1/2

Clock Cycle 341:
 Current CPU Blocking $t4
(lw, 1560, $t4, 1, 2, 89, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1560 $t4 on Line 89

Clock Cycle 342:
 Current CPU Blocking $t4

add$t4,$t1,$t0
$t4 = 0

Clock Cycle 343:
 Current CPU Blocking 

slt$t2,$t3,$t3
$t2 = 0

Clock Cycle 344:
 Current CPU Blocking 

mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 345:
 Current CPU Blocking 

sub$t2,$t2,$t0
$t2 = 0

Clock Cycle 346:
 Current CPU Blocking 

sub$t2,$t2,$t0
$t2 = 0

Clock Cycle 347:
 Current CPU Blocking 

addi$t3,$t2,1140
$t3 = 1140

Clock Cycle 348:
 Current CPU Blocking 

slt$t2,$t2,$t0
$t2 = 0

Clock Cycle 349:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1932 0 on Line 97

Clock Cycle 350:
 Current CPU Blocking 
(sw, 1932, 0, 0, 0, 97, )
Started sw 1932 0 on Line 97
Completed 1/2
mul$t4,$t1,$t4
$t4 = 0

Clock Cycle 351:
 Current CPU Blocking 
(sw, 1932, 0, 1, 2, 97, )
Completed 2/2
Finished Instruction sw 1932 0 on Line 97
DRAM Request(Write) Issued for sw 2120 0 on Line 99

Clock Cycle 352:
 Current CPU Blocking 
(sw, 2120, 0, 0, 0, 99, )
Started sw 2120 0 on Line 99
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1844 0 on Line 100

Clock Cycle 353:
 Current CPU Blocking 
(sw, 2120, 0, 1, 22, 99, )(sw, 1844, 0, 0, 0, 100, )
Completed 2/22
DRAM Request(Read) Issued for lw 3324 $t3 on Line 101

Clock Cycle 354:
 Current CPU Blocking 
(sw, 2120, 0, 2, 22, 99, )(sw, 1844, 0, 0, 0, 100, )(lw, 3324, $t3, 0, 0, 101, )
Completed 3/22

Clock Cycle 355:
 Current CPU Blocking $t3
(sw, 2120, 0, 3, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 4/22

Clock Cycle 356:
 Current CPU Blocking $t3
(sw, 2120, 0, 4, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 5/22

Clock Cycle 357:
 Current CPU Blocking $t3
(sw, 2120, 0, 5, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 6/22

Clock Cycle 358:
 Current CPU Blocking $t3
(sw, 2120, 0, 6, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 7/22

Clock Cycle 359:
 Current CPU Blocking $t3
(sw, 2120, 0, 7, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 8/22

Clock Cycle 360:
 Current CPU Blocking $t3
(sw, 2120, 0, 8, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 9/22

Clock Cycle 361:
 Current CPU Blocking $t3
(sw, 2120, 0, 9, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 10/22

Clock Cycle 362:
 Current CPU Blocking $t3
(sw, 2120, 0, 10, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 11/22

Clock Cycle 363:
 Current CPU Blocking $t3
(sw, 2120, 0, 11, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 12/22

Clock Cycle 364:
 Current CPU Blocking $t3
(sw, 2120, 0, 12, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 13/22

Clock Cycle 365:
 Current CPU Blocking $t3
(sw, 2120, 0, 13, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 14/22

Clock Cycle 366:
 Current CPU Blocking $t3
(sw, 2120, 0, 14, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 15/22

Clock Cycle 367:
 Current CPU Blocking $t3
(sw, 2120, 0, 15, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 16/22

Clock Cycle 368:
 Current CPU Blocking $t3
(sw, 2120, 0, 16, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 17/22

Clock Cycle 369:
 Current CPU Blocking $t3
(sw, 2120, 0, 17, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 18/22

Clock Cycle 370:
 Current CPU Blocking $t3
(sw, 2120, 0, 18, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 19/22

Clock Cycle 371:
 Current CPU Blocking $t3
(sw, 2120, 0, 19, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 20/22

Clock Cycle 372:
 Current CPU Blocking $t3
(sw, 2120, 0, 20, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 21/22

Clock Cycle 373:
 Current CPU Blocking $t3
(sw, 2120, 0, 21, 22, 99, )(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 22/22
Finished Instruction sw 2120 0 on Line 99

Clock Cycle 374:
 Current CPU Blocking $t3
(lw, 3324, $t3, 0, 0, 101, )(sw, 1844, 0, 0, 0, 100, )
Started lw 3324 $t3 on Line 101
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 375:
 Current CPU Blocking $t3
(lw, 3324, $t3, 1, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 2/22

Clock Cycle 376:
 Current CPU Blocking $t3
(lw, 3324, $t3, 2, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 3/22

Clock Cycle 377:
 Current CPU Blocking $t3
(lw, 3324, $t3, 3, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 4/22

Clock Cycle 378:
 Current CPU Blocking $t3
(lw, 3324, $t3, 4, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 5/22

Clock Cycle 379:
 Current CPU Blocking $t3
(lw, 3324, $t3, 5, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 6/22

Clock Cycle 380:
 Current CPU Blocking $t3
(lw, 3324, $t3, 6, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 7/22

Clock Cycle 381:
 Current CPU Blocking $t3
(lw, 3324, $t3, 7, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 8/22

Clock Cycle 382:
 Current CPU Blocking $t3
(lw, 3324, $t3, 8, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 9/22

Clock Cycle 383:
 Current CPU Blocking $t3
(lw, 3324, $t3, 9, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 10/22

Clock Cycle 384:
 Current CPU Blocking $t3
(lw, 3324, $t3, 10, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 11/22

Clock Cycle 385:
 Current CPU Blocking $t3
(lw, 3324, $t3, 11, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 12/22

Clock Cycle 386:
 Current CPU Blocking $t3
(lw, 3324, $t3, 12, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 13/22

Clock Cycle 387:
 Current CPU Blocking $t3
(lw, 3324, $t3, 13, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 14/22

Clock Cycle 388:
 Current CPU Blocking $t3
(lw, 3324, $t3, 14, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 15/22

Clock Cycle 389:
 Current CPU Blocking $t3
(lw, 3324, $t3, 15, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 16/22

Clock Cycle 390:
 Current CPU Blocking $t3
(lw, 3324, $t3, 16, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 17/22

Clock Cycle 391:
 Current CPU Blocking $t3
(lw, 3324, $t3, 17, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 18/22

Clock Cycle 392:
 Current CPU Blocking $t3
(lw, 3324, $t3, 18, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 19/22

Clock Cycle 393:
 Current CPU Blocking $t3
(lw, 3324, $t3, 19, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 20/22

Clock Cycle 394:
 Current CPU Blocking $t3
(lw, 3324, $t3, 20, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 21/22

Clock Cycle 395:
 Current CPU Blocking $t3
(lw, 3324, $t3, 21, 22, 101, )(sw, 1844, 0, 0, 0, 100, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3324 $t3 on Line 101

Clock Cycle 396:
 Current CPU Blocking $t3
(sw, 1844, 0, 0, 0, 100, )
Started sw 1844 0 on Line 100
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
add$t3,$t0,$t0
$t3 = 0

Clock Cycle 397:
 Current CPU Blocking 
(sw, 1844, 0, 1, 12, 100, )
Completed 2/12
mul$t3,$t4,$t1
$t3 = 0

Clock Cycle 398:
 Current CPU Blocking 
(sw, 1844, 0, 2, 12, 100, )
Completed 3/12
addi$t3,$t2,2132
$t3 = 2132

Clock Cycle 399:
 Current CPU Blocking 
(sw, 1844, 0, 3, 12, 100, )
Completed 4/12
add$t0,$t4,$t3
$t0 = 2132

Clock Cycle 400:
 Current CPU Blocking 
(sw, 1844, 0, 4, 12, 100, )
Completed 5/12
addi$t0,$t4,1552
$t0 = 1552

Clock Cycle 401:
 Current CPU Blocking 
(sw, 1844, 0, 5, 12, 100, )
Completed 6/12
DRAM Request(Read) Issued for lw 2780 $t1 on Line 107

Clock Cycle 402:
 Current CPU Blocking 
(sw, 1844, 0, 6, 12, 100, )(lw, 2780, $t1, 0, 0, 107, )
Completed 7/12
DRAM Request(Write) Issued for sw 2264 0 on Line 108

Clock Cycle 403:
 Current CPU Blocking 
(sw, 1844, 0, 7, 12, 100, )(lw, 2780, $t1, 0, 0, 107, )(sw, 2264, 0, 0, 0, 108, )
Completed 8/12
DRAM Request(Read) Issued for lw 2064 $t3 on Line 109

Clock Cycle 404:
 Current CPU Blocking 
(sw, 1844, 0, 8, 12, 100, )(lw, 2780, $t1, 0, 0, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 9/12

Clock Cycle 405:
 Current CPU Blocking $t1
(sw, 1844, 0, 9, 12, 100, )(lw, 2780, $t1, 0, 0, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 10/12

Clock Cycle 406:
 Current CPU Blocking $t1
(sw, 1844, 0, 10, 12, 100, )(lw, 2780, $t1, 0, 0, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 11/12

Clock Cycle 407:
 Current CPU Blocking $t1
(sw, 1844, 0, 11, 12, 100, )(lw, 2780, $t1, 0, 0, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 12/12
Finished Instruction sw 1844 0 on Line 100

Clock Cycle 408:
 Current CPU Blocking $t1
(lw, 2780, $t1, 0, 0, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Started lw 2780 $t1 on Line 107
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 409:
 Current CPU Blocking $t1
(lw, 2780, $t1, 1, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 2/22

Clock Cycle 410:
 Current CPU Blocking $t1
(lw, 2780, $t1, 2, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 3/22

Clock Cycle 411:
 Current CPU Blocking $t1
(lw, 2780, $t1, 3, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 4/22

Clock Cycle 412:
 Current CPU Blocking $t1
(lw, 2780, $t1, 4, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 5/22

Clock Cycle 413:
 Current CPU Blocking $t1
(lw, 2780, $t1, 5, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 6/22

Clock Cycle 414:
 Current CPU Blocking $t1
(lw, 2780, $t1, 6, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 7/22

Clock Cycle 415:
 Current CPU Blocking $t1
(lw, 2780, $t1, 7, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 8/22

Clock Cycle 416:
 Current CPU Blocking $t1
(lw, 2780, $t1, 8, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 9/22

Clock Cycle 417:
 Current CPU Blocking $t1
(lw, 2780, $t1, 9, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 10/22

Clock Cycle 418:
 Current CPU Blocking $t1
(lw, 2780, $t1, 10, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 11/22

Clock Cycle 419:
 Current CPU Blocking $t1
(lw, 2780, $t1, 11, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 12/22

Clock Cycle 420:
 Current CPU Blocking $t1
(lw, 2780, $t1, 12, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 13/22

Clock Cycle 421:
 Current CPU Blocking $t1
(lw, 2780, $t1, 13, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 14/22

Clock Cycle 422:
 Current CPU Blocking $t1
(lw, 2780, $t1, 14, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 15/22

Clock Cycle 423:
 Current CPU Blocking $t1
(lw, 2780, $t1, 15, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 16/22

Clock Cycle 424:
 Current CPU Blocking $t1
(lw, 2780, $t1, 16, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 17/22

Clock Cycle 425:
 Current CPU Blocking $t1
(lw, 2780, $t1, 17, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 18/22

Clock Cycle 426:
 Current CPU Blocking $t1
(lw, 2780, $t1, 18, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 19/22

Clock Cycle 427:
 Current CPU Blocking $t1
(lw, 2780, $t1, 19, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 20/22

Clock Cycle 428:
 Current CPU Blocking $t1
(lw, 2780, $t1, 20, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 21/22

Clock Cycle 429:
 Current CPU Blocking $t1
(lw, 2780, $t1, 21, 22, 107, )(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2780 $t1 on Line 107

Clock Cycle 430:
 Current CPU Blocking $t1
(sw, 2264, 0, 0, 0, 108, )(lw, 2064, $t3, 0, 0, 109, )
Started sw 2264 0 on Line 108
Completed 1/2
sub$t1,$t4,$t2
$t1 = 0

Clock Cycle 431:
 Current CPU Blocking 
(sw, 2264, 0, 1, 2, 108, )(lw, 2064, $t3, 0, 0, 109, )
Completed 2/2
Finished Instruction sw 2264 0 on Line 108
DRAM Request(Read) Issued for lw 1140 $t2 on Line 111

Clock Cycle 432:
 Current CPU Blocking 
(lw, 2064, $t3, 0, 0, 109, )(lw, 1140, $t2, 0, 0, 111, )
Started lw 2064 $t3 on Line 109
Completed 1/2

Clock Cycle 433:
 Current CPU Blocking $t3
(lw, 2064, $t3, 1, 2, 109, )(lw, 1140, $t2, 0, 0, 111, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2064 $t3 on Line 109

Clock Cycle 434:
 Current CPU Blocking $t3
(lw, 1140, $t2, 0, 0, 111, )
Started lw 1140 $t2 on Line 111
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub$t0,$t3,$t0
$t0 = -1552

Clock Cycle 435:
 Current CPU Blocking 
(lw, 1140, $t2, 1, 22, 111, )
Completed 2/22

Clock Cycle 436:
 Current CPU Blocking $t2
(lw, 1140, $t2, 2, 22, 111, )
Completed 3/22

Clock Cycle 437:
 Current CPU Blocking $t2
(lw, 1140, $t2, 3, 22, 111, )
Completed 4/22

Clock Cycle 438:
 Current CPU Blocking $t2
(lw, 1140, $t2, 4, 22, 111, )
Completed 5/22

Clock Cycle 439:
 Current CPU Blocking $t2
(lw, 1140, $t2, 5, 22, 111, )
Completed 6/22

Clock Cycle 440:
 Current CPU Blocking $t2
(lw, 1140, $t2, 6, 22, 111, )
Completed 7/22

Clock Cycle 441:
 Current CPU Blocking $t2
(lw, 1140, $t2, 7, 22, 111, )
Completed 8/22

Clock Cycle 442:
 Current CPU Blocking $t2
(lw, 1140, $t2, 8, 22, 111, )
Completed 9/22

Clock Cycle 443:
 Current CPU Blocking $t2
(lw, 1140, $t2, 9, 22, 111, )
Completed 10/22
Memory at 2264 = 0

Clock Cycle 444:
 Current CPU Blocking $t2
(lw, 1140, $t2, 10, 22, 111, )
Completed 11/22

Clock Cycle 445:
 Current CPU Blocking $t2
(lw, 1140, $t2, 11, 22, 111, )
Completed 12/22

Clock Cycle 446:
 Current CPU Blocking $t2
(lw, 1140, $t2, 12, 22, 111, )
Completed 13/22

Clock Cycle 447:
 Current CPU Blocking $t2
(lw, 1140, $t2, 13, 22, 111, )
Completed 14/22

Clock Cycle 448:
 Current CPU Blocking $t2
(lw, 1140, $t2, 14, 22, 111, )
Completed 15/22

Clock Cycle 449:
 Current CPU Blocking $t2
(lw, 1140, $t2, 15, 22, 111, )
Completed 16/22

Clock Cycle 450:
 Current CPU Blocking $t2
(lw, 1140, $t2, 16, 22, 111, )
Completed 17/22

Clock Cycle 451:
 Current CPU Blocking $t2
(lw, 1140, $t2, 17, 22, 111, )
Completed 18/22

Clock Cycle 452:
 Current CPU Blocking $t2
(lw, 1140, $t2, 18, 22, 111, )
Completed 19/22

Clock Cycle 453:
 Current CPU Blocking $t2
(lw, 1140, $t2, 19, 22, 111, )
Completed 20/22

Clock Cycle 454:
 Current CPU Blocking $t2
(lw, 1140, $t2, 20, 22, 111, )
Completed 21/22

Clock Cycle 455:
 Current CPU Blocking $t2
(lw, 1140, $t2, 21, 22, 111, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1140 $t2 on Line 111

Clock Cycle 456:
 Current CPU Blocking $t2

slt$t4,$t2,$t4
$t4 = 0

Clock Cycle 457:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3476 $t0 on Line 114

Clock Cycle 458:
 Current CPU Blocking 
(lw, 3476, $t0, 0, 0, 114, )
Started lw 3476 $t0 on Line 114
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 459:
 Current CPU Blocking $t0
(lw, 3476, $t0, 1, 12, 114, )
Completed 2/12

Clock Cycle 460:
 Current CPU Blocking $t0
(lw, 3476, $t0, 2, 12, 114, )
Completed 3/12

Clock Cycle 461:
 Current CPU Blocking $t0
(lw, 3476, $t0, 3, 12, 114, )
Completed 4/12

Clock Cycle 462:
 Current CPU Blocking $t0
(lw, 3476, $t0, 4, 12, 114, )
Completed 5/12

Clock Cycle 463:
 Current CPU Blocking $t0
(lw, 3476, $t0, 5, 12, 114, )
Completed 6/12

Clock Cycle 464:
 Current CPU Blocking $t0
(lw, 3476, $t0, 6, 12, 114, )
Completed 7/12

Clock Cycle 465:
 Current CPU Blocking $t0
(lw, 3476, $t0, 7, 12, 114, )
Completed 8/12

Clock Cycle 466:
 Current CPU Blocking $t0
(lw, 3476, $t0, 8, 12, 114, )
Completed 9/12

Clock Cycle 467:
 Current CPU Blocking $t0
(lw, 3476, $t0, 9, 12, 114, )
Completed 10/12

Clock Cycle 468:
 Current CPU Blocking $t0
(lw, 3476, $t0, 10, 12, 114, )
Completed 11/12

Clock Cycle 469:
 Current CPU Blocking $t0
(lw, 3476, $t0, 11, 12, 114, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3476 $t0 on Line 114

Clock Cycle 470:
 Current CPU Blocking $t0

slt$t0,$t3,$t2
$t0 = 0

Clock Cycle 471:
 Current CPU Blocking 

mul$t0,$t1,$t2
$t0 = 0

Clock Cycle 472:
 Current CPU Blocking 

mul$t0,$t1,$t0
$t0 = 0

Clock Cycle 473:
 Current CPU Blocking 

sub$t2,$t0,$t0
$t2 = 0

Clock Cycle 474:
 Current CPU Blocking 

addi$t0,$t2,572
$t0 = 572

Clock Cycle 475:
 Current CPU Blocking 

slt$t0,$t1,$t0
$t0 = 1

Clock Cycle 476:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1188 $t3 on Line 121

Clock Cycle 477:
 Current CPU Blocking 
(lw, 1188, $t3, 0, 0, 121, )
Started lw 1188 $t3 on Line 121
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 478:
 Current CPU Blocking $t3
(lw, 1188, $t3, 1, 12, 121, )
Completed 2/12

Clock Cycle 479:
 Current CPU Blocking $t3
(lw, 1188, $t3, 2, 12, 121, )
Completed 3/12

Clock Cycle 480:
 Current CPU Blocking $t3
(lw, 1188, $t3, 3, 12, 121, )
Completed 4/12

Clock Cycle 481:
 Current CPU Blocking $t3
(lw, 1188, $t3, 4, 12, 121, )
Completed 5/12

Clock Cycle 482:
 Current CPU Blocking $t3
(lw, 1188, $t3, 5, 12, 121, )
Completed 6/12

Clock Cycle 483:
 Current CPU Blocking $t3
(lw, 1188, $t3, 6, 12, 121, )
Completed 7/12

Clock Cycle 484:
 Current CPU Blocking $t3
(lw, 1188, $t3, 7, 12, 121, )
Completed 8/12

Clock Cycle 485:
 Current CPU Blocking $t3
(lw, 1188, $t3, 8, 12, 121, )
Completed 9/12

Clock Cycle 486:
 Current CPU Blocking $t3
(lw, 1188, $t3, 9, 12, 121, )
Completed 10/12

Clock Cycle 487:
 Current CPU Blocking $t3
(lw, 1188, $t3, 10, 12, 121, )
Completed 11/12

Clock Cycle 488:
 Current CPU Blocking $t3
(lw, 1188, $t3, 11, 12, 121, )
Completed 12/12
$t3 = 0
Finished Instruction lw 1188 $t3 on Line 121

Clock Cycle 489:
 Current CPU Blocking $t3

addi$t3,$t0,3252
$t3 = 3253

Clock Cycle 490:
 Current CPU Blocking 

add$t2,$t2,$t2
$t2 = 0

Clock Cycle 491:
 Current CPU Blocking 

sub$t2,$t2,$t4
$t2 = 0

Clock Cycle 492:
 Current CPU Blocking 

add$t4,$t2,$t0
$t4 = 1

Clock Cycle 493:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1800 $t0 on Line 126

Clock Cycle 494:
 Current CPU Blocking 
(lw, 1800, $t0, 0, 0, 126, )
Started lw 1800 $t0 on Line 126
Completed 1/2
sub$t2,$t3,$t1
$t2 = 3253

Clock Cycle 495:
 Current CPU Blocking 
(lw, 1800, $t0, 1, 2, 126, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1800 $t0 on Line 126

Clock Cycle 496:
 Current CPU Blocking $t0

addi$t0,$t0,2596
$t0 = 2596

Clock Cycle 497:
 Current CPU Blocking 

mul$t4,$t2,$t3
$t4 = 10582009

Clock Cycle 498:
 Current CPU Blocking 

add$t4,$t2,$t2
$t4 = 6506

Clock Cycle 499:
 Current CPU Blocking 

addi$t4,$t2,2668
$t4 = 5921

Clock Cycle 500:
 Current CPU Blocking 

sub$t1,$t2,$t4
$t1 = -2668

Clock Cycle 501:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 260 $t2 on Line 133

Clock Cycle 502:
 Current CPU Blocking 
(lw, 260, $t2, 0, 0, 133, )
Started lw 260 $t2 on Line 133
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1480 $t4 on Line 134

Clock Cycle 503:
 Current CPU Blocking 
(lw, 260, $t2, 1, 12, 133, )(lw, 1480, $t4, 0, 0, 134, )
Completed 2/12

Clock Cycle 504:
 Current CPU Blocking $t2
(lw, 260, $t2, 2, 12, 133, )(lw, 1480, $t4, 0, 0, 134, )
Completed 3/12

Clock Cycle 505:
 Current CPU Blocking $t2
(lw, 260, $t2, 3, 12, 133, )(lw, 1480, $t4, 0, 0, 134, )
Completed 4/12

Clock Cycle 506:
 Current CPU Blocking $t2
(lw, 260, $t2, 4, 12, 133, )(lw, 1480, $t4, 0, 0, 134, )
Completed 5/12

Clock Cycle 507:
 Current CPU Blocking $t2
(lw, 260, $t2, 5, 12, 133, )(lw, 1480, $t4, 0, 0, 134, )
Completed 6/12

Clock Cycle 508:
 Current CPU Blocking $t2
(lw, 260, $t2, 6, 12, 133, )(lw, 1480, $t4, 0, 0, 134, )
Completed 7/12

Clock Cycle 509:
 Current CPU Blocking $t2
(lw, 260, $t2, 7, 12, 133, )(lw, 1480, $t4, 0, 0, 134, )
Completed 8/12

Clock Cycle 510:
 Current CPU Blocking $t2
(lw, 260, $t2, 8, 12, 133, )(lw, 1480, $t4, 0, 0, 134, )
Completed 9/12

Clock Cycle 511:
 Current CPU Blocking $t2
(lw, 260, $t2, 9, 12, 133, )(lw, 1480, $t4, 0, 0, 134, )
Completed 10/12

Clock Cycle 512:
 Current CPU Blocking $t2
(lw, 260, $t2, 10, 12, 133, )(lw, 1480, $t4, 0, 0, 134, )
Completed 11/12

Clock Cycle 513:
 Current CPU Blocking $t2
(lw, 260, $t2, 11, 12, 133, )(lw, 1480, $t4, 0, 0, 134, )
Completed 12/12
$t2 = 0
Finished Instruction lw 260 $t2 on Line 133

Clock Cycle 514:
 Current CPU Blocking $t2
(lw, 1480, $t4, 0, 0, 134, )
Started lw 1480 $t4 on Line 134
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub$t2,$t0,$t3
$t2 = -657

Clock Cycle 515:
 Current CPU Blocking 
(lw, 1480, $t4, 1, 12, 134, )
Completed 2/12

Clock Cycle 516:
 Current CPU Blocking $t4
(lw, 1480, $t4, 2, 12, 134, )
Completed 3/12

Clock Cycle 517:
 Current CPU Blocking $t4
(lw, 1480, $t4, 3, 12, 134, )
Completed 4/12

Clock Cycle 518:
 Current CPU Blocking $t4
(lw, 1480, $t4, 4, 12, 134, )
Completed 5/12

Clock Cycle 519:
 Current CPU Blocking $t4
(lw, 1480, $t4, 5, 12, 134, )
Completed 6/12

Clock Cycle 520:
 Current CPU Blocking $t4
(lw, 1480, $t4, 6, 12, 134, )
Completed 7/12

Clock Cycle 521:
 Current CPU Blocking $t4
(lw, 1480, $t4, 7, 12, 134, )
Completed 8/12

Clock Cycle 522:
 Current CPU Blocking $t4
(lw, 1480, $t4, 8, 12, 134, )
Completed 9/12

Clock Cycle 523:
 Current CPU Blocking $t4
(lw, 1480, $t4, 9, 12, 134, )
Completed 10/12

Clock Cycle 524:
 Current CPU Blocking $t4
(lw, 1480, $t4, 10, 12, 134, )
Completed 11/12

Clock Cycle 525:
 Current CPU Blocking $t4
(lw, 1480, $t4, 11, 12, 134, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1480 $t4 on Line 134

Clock Cycle 526:
 Current CPU Blocking $t4

addi$t4,$t4,3340
$t4 = 3340

Clock Cycle 527:
 Current CPU Blocking 

slt$t4,$t4,$t3
$t4 = 0

Clock Cycle 528:
 Current CPU Blocking 

add$t0,$t4,$t0
$t0 = 2596

Clock Cycle 529:
 Current CPU Blocking 

addi$t4,$t0,3120
$t4 = 5716

Clock Cycle 530:
 Current CPU Blocking 

mul$t2,$t4,$t3
$t2 = 18594148

Clock Cycle 531:
 Current CPU Blocking 

add$t4,$t0,$t0
$t4 = 5192

Clock Cycle 532:
 Current CPU Blocking 

add$t3,$t3,$t1
$t3 = 585

Clock Cycle 533:
 Current CPU Blocking 

mul$t2,$t1,$t0
$t2 = -6926128

Clock Cycle 534:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 148 -2668 on Line 144

Clock Cycle 535:
 Current CPU Blocking 
(sw, 148, -2668, 0, 0, 144, )
Started sw 148 -2668 on Line 144
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add$t1,$t2,$t0
$t1 = -6923532

Clock Cycle 536:
 Current CPU Blocking 
(sw, 148, -2668, 1, 12, 144, )
Completed 2/12
DRAM Request(Write) Issued for sw 828 585 on Line 146

Clock Cycle 537:
 Current CPU Blocking 
(sw, 148, -2668, 2, 12, 144, )(sw, 828, 585, 0, 0, 146, )
Completed 3/12
DRAM Request(Write) Issued for sw 2104 5192 on Line 147

Clock Cycle 538:
 Current CPU Blocking 
(sw, 148, -2668, 3, 12, 144, )(sw, 828, 585, 0, 0, 146, )(sw, 2104, 5192, 0, 0, 147, )
Completed 4/12
addi$t0,$t3,2032
$t0 = 2617

Clock Cycle 539:
 Current CPU Blocking 
(sw, 148, -2668, 4, 12, 144, )(sw, 828, 585, 0, 0, 146, )(sw, 2104, 5192, 0, 0, 147, )
Completed 5/12
DRAM Request(Write) Issued for sw 984 -6923532 on Line 149

Clock Cycle 540:
 Current CPU Blocking 
(sw, 148, -2668, 5, 12, 144, )(sw, 828, 585, 0, 0, 146, )(sw, 984, -6923532, 0, 0, 149, )(sw, 2104, 5192, 0, 0, 147, )
Completed 6/12
slt$t1,$t1,$t4
$t1 = 1

Clock Cycle 541:
 Current CPU Blocking 
(sw, 148, -2668, 6, 12, 144, )(sw, 828, 585, 0, 0, 146, )(sw, 984, -6923532, 0, 0, 149, )(sw, 2104, 5192, 0, 0, 147, )
Completed 7/12
mul$t2,$t1,$t3
$t2 = 585

Clock Cycle 542:
 Current CPU Blocking 
(sw, 148, -2668, 7, 12, 144, )(sw, 828, 585, 0, 0, 146, )(sw, 984, -6923532, 0, 0, 149, )(sw, 2104, 5192, 0, 0, 147, )
Completed 8/12
slt$t2,$t2,$t4
$t2 = 1

Clock Cycle 543:
 Current CPU Blocking 
(sw, 148, -2668, 8, 12, 144, )(sw, 828, 585, 0, 0, 146, )(sw, 984, -6923532, 0, 0, 149, )(sw, 2104, 5192, 0, 0, 147, )
Completed 9/12
DRAM Request(Read) Issued for lw 516 $t1 on Line 153

Clock Cycle 544:
 Current CPU Blocking 
(sw, 148, -2668, 9, 12, 144, )(sw, 828, 585, 0, 0, 146, )(sw, 984, -6923532, 0, 0, 149, )(lw, 516, $t1, 0, 0, 153, )(sw, 2104, 5192, 0, 0, 147, )
Completed 10/12

Clock Cycle 545:
 Current CPU Blocking $t1
(sw, 148, -2668, 10, 12, 144, )(lw, 516, $t1, 0, 0, 153, )(sw, 828, 585, 0, 0, 146, )(sw, 984, -6923532, 0, 0, 149, )(sw, 2104, 5192, 0, 0, 147, )
Completed 11/12

Clock Cycle 546:
 Current CPU Blocking $t1
(sw, 148, -2668, 11, 12, 144, )(lw, 516, $t1, 0, 0, 153, )(sw, 828, 585, 0, 0, 146, )(sw, 984, -6923532, 0, 0, 149, )(sw, 2104, 5192, 0, 0, 147, )
Completed 12/12
Finished Instruction sw 148 -2668 on Line 144

Clock Cycle 547:
 Current CPU Blocking $t1
(lw, 516, $t1, 0, 0, 153, )(sw, 828, 585, 0, 0, 146, )(sw, 984, -6923532, 0, 0, 149, )(sw, 2104, 5192, 0, 0, 147, )
Started lw 516 $t1 on Line 153
Completed 1/2

Clock Cycle 548:
 Current CPU Blocking $t1
(lw, 516, $t1, 1, 2, 153, )(sw, 828, 585, 0, 0, 146, )(sw, 984, -6923532, 0, 0, 149, )(sw, 2104, 5192, 0, 0, 147, )
Completed 2/2
$t1 = 0
Finished Instruction lw 516 $t1 on Line 153

Clock Cycle 549:
 Current CPU Blocking $t1
(sw, 828, 585, 0, 0, 146, )(sw, 984, -6923532, 0, 0, 149, )(sw, 2104, 5192, 0, 0, 147, )
Started sw 828 585 on Line 146
Completed 1/2
DRAM Request(Write) Issued for sw 1384 0 on Line 154

Clock Cycle 550:
 Current CPU Blocking 
(sw, 828, 585, 1, 2, 146, )(sw, 984, -6923532, 0, 0, 149, )(sw, 2104, 5192, 0, 0, 147, )(sw, 1384, 0, 0, 0, 154, )
Completed 2/2
Finished Instruction sw 828 585 on Line 146
addi$t3,$t0,3196
$t3 = 5813

Clock Cycle 551:
 Current CPU Blocking 
(sw, 984, -6923532, 0, 0, 149, )(sw, 2104, 5192, 0, 0, 147, )(sw, 1384, 0, 0, 0, 154, )
Started sw 984 -6923532 on Line 149
Completed 1/2
mul$t4,$t2,$t0
$t4 = 2617

Clock Cycle 552:
 Current CPU Blocking 
(sw, 984, -6923532, 1, 2, 149, )(sw, 2104, 5192, 0, 0, 147, )(sw, 1384, 0, 0, 0, 154, )
Completed 2/2
Finished Instruction sw 984 -6923532 on Line 149
slt$t4,$t3,$t3
$t4 = 0

Clock Cycle 553:
 Current CPU Blocking 
(sw, 2104, 5192, 0, 0, 147, )(sw, 1384, 0, 0, 0, 154, )
Started sw 2104 5192 on Line 147
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub$t3,$t4,$t3
$t3 = -5813

Clock Cycle 554:
 Current CPU Blocking 
(sw, 2104, 5192, 1, 22, 147, )(sw, 1384, 0, 0, 0, 154, )
Completed 2/22
slt$t2,$t0,$t3
$t2 = 0

Clock Cycle 555:
 Current CPU Blocking 
(sw, 2104, 5192, 2, 22, 147, )(sw, 1384, 0, 0, 0, 154, )
Completed 3/22
slt$t4,$t3,$t2
$t4 = 1

Clock Cycle 556:
 Current CPU Blocking 
(sw, 2104, 5192, 3, 22, 147, )(sw, 1384, 0, 0, 0, 154, )
Completed 4/22
addi$t1,$t1,3060
$t1 = 3060

Clock Cycle 557:
 Current CPU Blocking 
(sw, 2104, 5192, 4, 22, 147, )(sw, 1384, 0, 0, 0, 154, )
Completed 5/22
DRAM Request(Read) Issued for lw 360 $t0 on Line 162

Clock Cycle 558:
 Current CPU Blocking 
(sw, 2104, 5192, 5, 22, 147, )(sw, 1384, 0, 0, 0, 154, )(lw, 360, $t0, 0, 0, 162, )
Completed 6/22

Clock Cycle 559:
 Current CPU Blocking $t0
(sw, 2104, 5192, 6, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 7/22

Clock Cycle 560:
 Current CPU Blocking $t0
(sw, 2104, 5192, 7, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 8/22

Clock Cycle 561:
 Current CPU Blocking $t0
(sw, 2104, 5192, 8, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 9/22

Clock Cycle 562:
 Current CPU Blocking $t0
(sw, 2104, 5192, 9, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 10/22
Memory at 148 = -2668
Memory at 828 = 585
Memory at 984 = -6923532

Clock Cycle 563:
 Current CPU Blocking $t0
(sw, 2104, 5192, 10, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 11/22

Clock Cycle 564:
 Current CPU Blocking $t0
(sw, 2104, 5192, 11, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 12/22

Clock Cycle 565:
 Current CPU Blocking $t0
(sw, 2104, 5192, 12, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 13/22

Clock Cycle 566:
 Current CPU Blocking $t0
(sw, 2104, 5192, 13, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 14/22

Clock Cycle 567:
 Current CPU Blocking $t0
(sw, 2104, 5192, 14, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 15/22

Clock Cycle 568:
 Current CPU Blocking $t0
(sw, 2104, 5192, 15, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 16/22

Clock Cycle 569:
 Current CPU Blocking $t0
(sw, 2104, 5192, 16, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 17/22

Clock Cycle 570:
 Current CPU Blocking $t0
(sw, 2104, 5192, 17, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 18/22

Clock Cycle 571:
 Current CPU Blocking $t0
(sw, 2104, 5192, 18, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 19/22

Clock Cycle 572:
 Current CPU Blocking $t0
(sw, 2104, 5192, 19, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 20/22

Clock Cycle 573:
 Current CPU Blocking $t0
(sw, 2104, 5192, 20, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 21/22

Clock Cycle 574:
 Current CPU Blocking $t0
(sw, 2104, 5192, 21, 22, 147, )(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 22/22
Finished Instruction sw 2104 5192 on Line 147

Clock Cycle 575:
 Current CPU Blocking $t0
(lw, 360, $t0, 0, 0, 162, )(sw, 1384, 0, 0, 0, 154, )
Started lw 360 $t0 on Line 162
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 576:
 Current CPU Blocking $t0
(lw, 360, $t0, 1, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 2/22

Clock Cycle 577:
 Current CPU Blocking $t0
(lw, 360, $t0, 2, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 3/22

Clock Cycle 578:
 Current CPU Blocking $t0
(lw, 360, $t0, 3, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 4/22

Clock Cycle 579:
 Current CPU Blocking $t0
(lw, 360, $t0, 4, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 5/22

Clock Cycle 580:
 Current CPU Blocking $t0
(lw, 360, $t0, 5, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 6/22

Clock Cycle 581:
 Current CPU Blocking $t0
(lw, 360, $t0, 6, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 7/22

Clock Cycle 582:
 Current CPU Blocking $t0
(lw, 360, $t0, 7, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 8/22

Clock Cycle 583:
 Current CPU Blocking $t0
(lw, 360, $t0, 8, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 9/22

Clock Cycle 584:
 Current CPU Blocking $t0
(lw, 360, $t0, 9, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 10/22
Memory at 2104 = 5192

Clock Cycle 585:
 Current CPU Blocking $t0
(lw, 360, $t0, 10, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 11/22

Clock Cycle 586:
 Current CPU Blocking $t0
(lw, 360, $t0, 11, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 12/22

Clock Cycle 587:
 Current CPU Blocking $t0
(lw, 360, $t0, 12, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 13/22

Clock Cycle 588:
 Current CPU Blocking $t0
(lw, 360, $t0, 13, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 14/22

Clock Cycle 589:
 Current CPU Blocking $t0
(lw, 360, $t0, 14, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 15/22

Clock Cycle 590:
 Current CPU Blocking $t0
(lw, 360, $t0, 15, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 16/22

Clock Cycle 591:
 Current CPU Blocking $t0
(lw, 360, $t0, 16, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 17/22

Clock Cycle 592:
 Current CPU Blocking $t0
(lw, 360, $t0, 17, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 18/22

Clock Cycle 593:
 Current CPU Blocking $t0
(lw, 360, $t0, 18, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 19/22

Clock Cycle 594:
 Current CPU Blocking $t0
(lw, 360, $t0, 19, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 20/22

Clock Cycle 595:
 Current CPU Blocking $t0
(lw, 360, $t0, 20, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 21/22

Clock Cycle 596:
 Current CPU Blocking $t0
(lw, 360, $t0, 21, 22, 162, )(sw, 1384, 0, 0, 0, 154, )
Completed 22/22
$t0 = 0
Finished Instruction lw 360 $t0 on Line 162

Clock Cycle 597:
 Current CPU Blocking $t0
(sw, 1384, 0, 0, 0, 154, )
Started sw 1384 0 on Line 154
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
add$t0,$t2,$t3
$t0 = -5813

Clock Cycle 598:
 Current CPU Blocking 
(sw, 1384, 0, 1, 12, 154, )
Completed 2/12
DRAM Request(Write) Issued for sw 1124 0 on Line 164

Clock Cycle 599:
 Current CPU Blocking 
(sw, 1384, 0, 2, 12, 154, )(sw, 1124, 0, 0, 0, 164, )
Completed 3/12
slt$t0,$t0,$t2
$t0 = 1

Clock Cycle 600:
 Current CPU Blocking 
(sw, 1384, 0, 3, 12, 154, )(sw, 1124, 0, 0, 0, 164, )
Completed 4/12
add$t1,$t2,$t3
$t1 = -5813

Clock Cycle 601:
 Current CPU Blocking 
(sw, 1384, 0, 4, 12, 154, )(sw, 1124, 0, 0, 0, 164, )
Completed 5/12
mul$t3,$t0,$t0
$t3 = 1

Clock Cycle 602:
 Current CPU Blocking 
(sw, 1384, 0, 5, 12, 154, )(sw, 1124, 0, 0, 0, 164, )
Completed 6/12
DRAM Request(Read) Issued for lw 3440 $t2 on Line 168

Clock Cycle 603:
 Current CPU Blocking 
(sw, 1384, 0, 6, 12, 154, )(sw, 1124, 0, 0, 0, 164, )(lw, 3440, $t2, 0, 0, 168, )
Completed 7/12
addi$t3,$t1,2008
$t3 = -3805

Clock Cycle 604:
 Current CPU Blocking 
(sw, 1384, 0, 7, 12, 154, )(sw, 1124, 0, 0, 0, 164, )(lw, 3440, $t2, 0, 0, 168, )
Completed 8/12

Clock Cycle 605:
 Current CPU Blocking $t2
(sw, 1384, 0, 8, 12, 154, )(sw, 1124, 0, 0, 0, 164, )(lw, 3440, $t2, 0, 0, 168, )
Completed 9/12

Clock Cycle 606:
 Current CPU Blocking $t2
(sw, 1384, 0, 9, 12, 154, )(sw, 1124, 0, 0, 0, 164, )(lw, 3440, $t2, 0, 0, 168, )
Completed 10/12

Clock Cycle 607:
 Current CPU Blocking $t2
(sw, 1384, 0, 10, 12, 154, )(sw, 1124, 0, 0, 0, 164, )(lw, 3440, $t2, 0, 0, 168, )
Completed 11/12

Clock Cycle 608:
 Current CPU Blocking $t2
(sw, 1384, 0, 11, 12, 154, )(sw, 1124, 0, 0, 0, 164, )(lw, 3440, $t2, 0, 0, 168, )
Completed 12/12
Finished Instruction sw 1384 0 on Line 154

Clock Cycle 609:
 Current CPU Blocking $t2
(sw, 1124, 0, 0, 0, 164, )(lw, 3440, $t2, 0, 0, 168, )
Started sw 1124 0 on Line 164
Completed 1/2

Clock Cycle 610:
 Current CPU Blocking $t2
(sw, 1124, 0, 1, 2, 164, )(lw, 3440, $t2, 0, 0, 168, )
Completed 2/2
Finished Instruction sw 1124 0 on Line 164

Clock Cycle 611:
 Current CPU Blocking $t2
(lw, 3440, $t2, 0, 0, 168, )
Started lw 3440 $t2 on Line 168
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 612:
 Current CPU Blocking $t2
(lw, 3440, $t2, 1, 22, 168, )
Completed 2/22

Clock Cycle 613:
 Current CPU Blocking $t2
(lw, 3440, $t2, 2, 22, 168, )
Completed 3/22

Clock Cycle 614:
 Current CPU Blocking $t2
(lw, 3440, $t2, 3, 22, 168, )
Completed 4/22

Clock Cycle 615:
 Current CPU Blocking $t2
(lw, 3440, $t2, 4, 22, 168, )
Completed 5/22

Clock Cycle 616:
 Current CPU Blocking $t2
(lw, 3440, $t2, 5, 22, 168, )
Completed 6/22

Clock Cycle 617:
 Current CPU Blocking $t2
(lw, 3440, $t2, 6, 22, 168, )
Completed 7/22

Clock Cycle 618:
 Current CPU Blocking $t2
(lw, 3440, $t2, 7, 22, 168, )
Completed 8/22

Clock Cycle 619:
 Current CPU Blocking $t2
(lw, 3440, $t2, 8, 22, 168, )
Completed 9/22

Clock Cycle 620:
 Current CPU Blocking $t2
(lw, 3440, $t2, 9, 22, 168, )
Completed 10/22

Clock Cycle 621:
 Current CPU Blocking $t2
(lw, 3440, $t2, 10, 22, 168, )
Completed 11/22

Clock Cycle 622:
 Current CPU Blocking $t2
(lw, 3440, $t2, 11, 22, 168, )
Completed 12/22

Clock Cycle 623:
 Current CPU Blocking $t2
(lw, 3440, $t2, 12, 22, 168, )
Completed 13/22

Clock Cycle 624:
 Current CPU Blocking $t2
(lw, 3440, $t2, 13, 22, 168, )
Completed 14/22

Clock Cycle 625:
 Current CPU Blocking $t2
(lw, 3440, $t2, 14, 22, 168, )
Completed 15/22

Clock Cycle 626:
 Current CPU Blocking $t2
(lw, 3440, $t2, 15, 22, 168, )
Completed 16/22

Clock Cycle 627:
 Current CPU Blocking $t2
(lw, 3440, $t2, 16, 22, 168, )
Completed 17/22

Clock Cycle 628:
 Current CPU Blocking $t2
(lw, 3440, $t2, 17, 22, 168, )
Completed 18/22

Clock Cycle 629:
 Current CPU Blocking $t2
(lw, 3440, $t2, 18, 22, 168, )
Completed 19/22

Clock Cycle 630:
 Current CPU Blocking $t2
(lw, 3440, $t2, 19, 22, 168, )
Completed 20/22

Clock Cycle 631:
 Current CPU Blocking $t2
(lw, 3440, $t2, 20, 22, 168, )
Completed 21/22

Clock Cycle 632:
 Current CPU Blocking $t2
(lw, 3440, $t2, 21, 22, 168, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3440 $t2 on Line 168

Clock Cycle 633:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 1748 0 on Line 170

Clock Cycle 634:
 Current CPU Blocking 
(sw, 1748, 0, 0, 0, 170, )
Started sw 1748 0 on Line 170
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t0,3032
$t1 = 3033

Clock Cycle 635:
 Current CPU Blocking 
(sw, 1748, 0, 1, 12, 170, )
Completed 2/12
slt$t2,$t0,$t0
$t2 = 0

Clock Cycle 636:
 Current CPU Blocking 
(sw, 1748, 0, 2, 12, 170, )
Completed 3/12
slt$t4,$t1,$t0
$t4 = 0

Clock Cycle 637:
 Current CPU Blocking 
(sw, 1748, 0, 3, 12, 170, )
Completed 4/12
slt$t1,$t0,$t4
$t1 = 0

Clock Cycle 638:
 Current CPU Blocking 
(sw, 1748, 0, 4, 12, 170, )
Completed 5/12
mul$t0,$t3,$t3
$t0 = 14478025

Clock Cycle 639:
 Current CPU Blocking 
(sw, 1748, 0, 5, 12, 170, )
Completed 6/12
DRAM Request(Read) Issued for lw 1004 $t3 on Line 176

Clock Cycle 640:
 Current CPU Blocking 
(sw, 1748, 0, 6, 12, 170, )(lw, 1004, $t3, 0, 0, 176, )
Completed 7/12
mul$t0,$t1,$t4
$t0 = 0

Clock Cycle 641:
 Current CPU Blocking 
(sw, 1748, 0, 7, 12, 170, )(lw, 1004, $t3, 0, 0, 176, )
Completed 8/12

Clock Cycle 642:
 Current CPU Blocking $t3
(sw, 1748, 0, 8, 12, 170, )(lw, 1004, $t3, 0, 0, 176, )
Completed 9/12

Clock Cycle 643:
 Current CPU Blocking $t3
(sw, 1748, 0, 9, 12, 170, )(lw, 1004, $t3, 0, 0, 176, )
Completed 10/12

Clock Cycle 644:
 Current CPU Blocking $t3
(sw, 1748, 0, 10, 12, 170, )(lw, 1004, $t3, 0, 0, 176, )
Completed 11/12

Clock Cycle 645:
 Current CPU Blocking $t3
(sw, 1748, 0, 11, 12, 170, )(lw, 1004, $t3, 0, 0, 176, )
Completed 12/12
Finished Instruction sw 1748 0 on Line 170

Clock Cycle 646:
 Current CPU Blocking $t3
(lw, 1004, $t3, 0, 0, 176, )
Started lw 1004 $t3 on Line 176
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 647:
 Current CPU Blocking $t3
(lw, 1004, $t3, 1, 22, 176, )
Completed 2/22

Clock Cycle 648:
 Current CPU Blocking $t3
(lw, 1004, $t3, 2, 22, 176, )
Completed 3/22

Clock Cycle 649:
 Current CPU Blocking $t3
(lw, 1004, $t3, 3, 22, 176, )
Completed 4/22

Clock Cycle 650:
 Current CPU Blocking $t3
(lw, 1004, $t3, 4, 22, 176, )
Completed 5/22

Clock Cycle 651:
 Current CPU Blocking $t3
(lw, 1004, $t3, 5, 22, 176, )
Completed 6/22

Clock Cycle 652:
 Current CPU Blocking $t3
(lw, 1004, $t3, 6, 22, 176, )
Completed 7/22

Clock Cycle 653:
 Current CPU Blocking $t3
(lw, 1004, $t3, 7, 22, 176, )
Completed 8/22

Clock Cycle 654:
 Current CPU Blocking $t3
(lw, 1004, $t3, 8, 22, 176, )
Completed 9/22

Clock Cycle 655:
 Current CPU Blocking $t3
(lw, 1004, $t3, 9, 22, 176, )
Completed 10/22

Clock Cycle 656:
 Current CPU Blocking $t3
(lw, 1004, $t3, 10, 22, 176, )
Completed 11/22

Clock Cycle 657:
 Current CPU Blocking $t3
(lw, 1004, $t3, 11, 22, 176, )
Completed 12/22

Clock Cycle 658:
 Current CPU Blocking $t3
(lw, 1004, $t3, 12, 22, 176, )
Completed 13/22

Clock Cycle 659:
 Current CPU Blocking $t3
(lw, 1004, $t3, 13, 22, 176, )
Completed 14/22

Clock Cycle 660:
 Current CPU Blocking $t3
(lw, 1004, $t3, 14, 22, 176, )
Completed 15/22

Clock Cycle 661:
 Current CPU Blocking $t3
(lw, 1004, $t3, 15, 22, 176, )
Completed 16/22

Clock Cycle 662:
 Current CPU Blocking $t3
(lw, 1004, $t3, 16, 22, 176, )
Completed 17/22

Clock Cycle 663:
 Current CPU Blocking $t3
(lw, 1004, $t3, 17, 22, 176, )
Completed 18/22

Clock Cycle 664:
 Current CPU Blocking $t3
(lw, 1004, $t3, 18, 22, 176, )
Completed 19/22

Clock Cycle 665:
 Current CPU Blocking $t3
(lw, 1004, $t3, 19, 22, 176, )
Completed 20/22

Clock Cycle 666:
 Current CPU Blocking $t3
(lw, 1004, $t3, 20, 22, 176, )
Completed 21/22

Clock Cycle 667:
 Current CPU Blocking $t3
(lw, 1004, $t3, 21, 22, 176, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1004 $t3 on Line 176

Clock Cycle 668:
 Current CPU Blocking $t3

add$t1,$t3,$t1
$t1 = 0

Clock Cycle 669:
 Current CPU Blocking 

sub$t1,$t1,$t3
$t1 = 0

Clock Cycle 670:
 Current CPU Blocking 

sub$t4,$t4,$t2
$t4 = 0

Clock Cycle 671:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3488 $t0 on Line 181

Clock Cycle 672:
 Current CPU Blocking 
(lw, 3488, $t0, 0, 0, 181, )
Started lw 3488 $t0 on Line 181
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 673:
 Current CPU Blocking $t0
(lw, 3488, $t0, 1, 12, 181, )
Completed 2/12

Clock Cycle 674:
 Current CPU Blocking $t0
(lw, 3488, $t0, 2, 12, 181, )
Completed 3/12

Clock Cycle 675:
 Current CPU Blocking $t0
(lw, 3488, $t0, 3, 12, 181, )
Completed 4/12

Clock Cycle 676:
 Current CPU Blocking $t0
(lw, 3488, $t0, 4, 12, 181, )
Completed 5/12

Clock Cycle 677:
 Current CPU Blocking $t0
(lw, 3488, $t0, 5, 12, 181, )
Completed 6/12

Clock Cycle 678:
 Current CPU Blocking $t0
(lw, 3488, $t0, 6, 12, 181, )
Completed 7/12

Clock Cycle 679:
 Current CPU Blocking $t0
(lw, 3488, $t0, 7, 12, 181, )
Completed 8/12

Clock Cycle 680:
 Current CPU Blocking $t0
(lw, 3488, $t0, 8, 12, 181, )
Completed 9/12

Clock Cycle 681:
 Current CPU Blocking $t0
(lw, 3488, $t0, 9, 12, 181, )
Completed 10/12

Clock Cycle 682:
 Current CPU Blocking $t0
(lw, 3488, $t0, 10, 12, 181, )
Completed 11/12

Clock Cycle 683:
 Current CPU Blocking $t0
(lw, 3488, $t0, 11, 12, 181, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3488 $t0 on Line 181

Clock Cycle 684:
 Current CPU Blocking $t0

addi$t0,$t1,0
$t0 = 0

Clock Cycle 685:
 Current CPU Blocking 

addi$t4,$t4,1644
$t4 = 1644

Clock Cycle 686:
 Current CPU Blocking 

add$t3,$t3,$t1
$t3 = 0

Clock Cycle 687:
 Current CPU Blocking 

slt$t3,$t4,$t0
$t3 = 0

Clock Cycle 688:
 Current CPU Blocking 

slt$t3,$t3,$t0
$t3 = 0

Clock Cycle 689:
 Current CPU Blocking 

add$t0,$t4,$t1
$t0 = 1644

Clock Cycle 690:
 Current CPU Blocking 

sub$t0,$t2,$t3
$t0 = 0

Clock Cycle 691:
 Current CPU Blocking 

add$t4,$t0,$t0
$t4 = 0

Clock Cycle 692:
 Current CPU Blocking 

sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 693:
 Current CPU Blocking 

sub$t1,$t3,$t0
$t1 = 0

Clock Cycle 694:
 Current CPU Blocking 

sub$t1,$t4,$t2
$t1 = 0

Clock Cycle 695:
 Current CPU Blocking 

slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 696:
 Current CPU Blocking 

mul$t2,$t4,$t0
$t2 = 0

Clock Cycle 697:
 Current CPU Blocking 

add$t4,$t4,$t3
$t4 = 0

Clock Cycle 698:
 Current CPU Blocking 

slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 699:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1988 0 on Line 197

Clock Cycle 700:
 Current CPU Blocking 
(sw, 1988, 0, 0, 0, 197, )
Started sw 1988 0 on Line 197
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt$t0,$t4,$t2
$t0 = 0

Clock Cycle 701:
 Current CPU Blocking 
(sw, 1988, 0, 1, 12, 197, )
Completed 2/12
sub$t3,$t2,$t2
$t3 = 0

Clock Cycle 702:
 Current CPU Blocking 
(sw, 1988, 0, 2, 12, 197, )
Completed 3/12
DRAM Request(Write) Issued for sw 788 0 on Line 200

Clock Cycle 703:
 Current CPU Blocking 
(sw, 1988, 0, 3, 12, 197, )(sw, 788, 0, 0, 0, 200, )
Completed 4/12
add$t2,$t3,$t1
$t2 = 0

Clock Cycle 704:
 Current CPU Blocking 
(sw, 1988, 0, 4, 12, 197, )(sw, 788, 0, 0, 0, 200, )
Completed 5/12
add$t4,$t1,$t1
$t4 = 0

Clock Cycle 705:
 Current CPU Blocking 
(sw, 1988, 0, 5, 12, 197, )(sw, 788, 0, 0, 0, 200, )
Completed 6/12
DRAM Request(Read) Issued for lw 236 $t0 on Line 203

Clock Cycle 706:
 Current CPU Blocking 
(sw, 1988, 0, 6, 12, 197, )(sw, 788, 0, 0, 0, 200, )(lw, 236, $t0, 0, 0, 203, )
Completed 7/12
DRAM Request(Read) Issued for lw 868 $t3 on Line 204

Clock Cycle 707:
 Current CPU Blocking 
(sw, 1988, 0, 7, 12, 197, )(sw, 788, 0, 0, 0, 200, )(lw, 236, $t0, 0, 0, 203, )(lw, 868, $t3, 0, 0, 204, )
Completed 8/12

Clock Cycle 708:
 Current CPU Blocking $t3
(sw, 1988, 0, 8, 12, 197, )(sw, 788, 0, 0, 0, 200, )(lw, 236, $t0, 0, 0, 203, )(lw, 868, $t3, 0, 0, 204, )
Completed 9/12

Clock Cycle 709:
 Current CPU Blocking $t3
(sw, 1988, 0, 9, 12, 197, )(sw, 788, 0, 0, 0, 200, )(lw, 236, $t0, 0, 0, 203, )(lw, 868, $t3, 0, 0, 204, )
Completed 10/12

Clock Cycle 710:
 Current CPU Blocking $t3
(sw, 1988, 0, 10, 12, 197, )(sw, 788, 0, 0, 0, 200, )(lw, 236, $t0, 0, 0, 203, )(lw, 868, $t3, 0, 0, 204, )
Completed 11/12

Clock Cycle 711:
 Current CPU Blocking $t3
(sw, 1988, 0, 11, 12, 197, )(sw, 788, 0, 0, 0, 200, )(lw, 236, $t0, 0, 0, 203, )(lw, 868, $t3, 0, 0, 204, )
Completed 12/12
Finished Instruction sw 1988 0 on Line 197

Clock Cycle 712:
 Current CPU Blocking $t3
(sw, 788, 0, 0, 0, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Started sw 788 0 on Line 200
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 713:
 Current CPU Blocking $t3
(sw, 788, 0, 1, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 2/22

Clock Cycle 714:
 Current CPU Blocking $t3
(sw, 788, 0, 2, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 3/22

Clock Cycle 715:
 Current CPU Blocking $t3
(sw, 788, 0, 3, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 4/22

Clock Cycle 716:
 Current CPU Blocking $t3
(sw, 788, 0, 4, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 5/22

Clock Cycle 717:
 Current CPU Blocking $t3
(sw, 788, 0, 5, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 6/22

Clock Cycle 718:
 Current CPU Blocking $t3
(sw, 788, 0, 6, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 7/22

Clock Cycle 719:
 Current CPU Blocking $t3
(sw, 788, 0, 7, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 8/22

Clock Cycle 720:
 Current CPU Blocking $t3
(sw, 788, 0, 8, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 9/22

Clock Cycle 721:
 Current CPU Blocking $t3
(sw, 788, 0, 9, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 10/22

Clock Cycle 722:
 Current CPU Blocking $t3
(sw, 788, 0, 10, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 11/22

Clock Cycle 723:
 Current CPU Blocking $t3
(sw, 788, 0, 11, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 12/22

Clock Cycle 724:
 Current CPU Blocking $t3
(sw, 788, 0, 12, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 13/22

Clock Cycle 725:
 Current CPU Blocking $t3
(sw, 788, 0, 13, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 14/22

Clock Cycle 726:
 Current CPU Blocking $t3
(sw, 788, 0, 14, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 15/22

Clock Cycle 727:
 Current CPU Blocking $t3
(sw, 788, 0, 15, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 16/22

Clock Cycle 728:
 Current CPU Blocking $t3
(sw, 788, 0, 16, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 17/22

Clock Cycle 729:
 Current CPU Blocking $t3
(sw, 788, 0, 17, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 18/22

Clock Cycle 730:
 Current CPU Blocking $t3
(sw, 788, 0, 18, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 19/22

Clock Cycle 731:
 Current CPU Blocking $t3
(sw, 788, 0, 19, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 20/22

Clock Cycle 732:
 Current CPU Blocking $t3
(sw, 788, 0, 20, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 21/22

Clock Cycle 733:
 Current CPU Blocking $t3
(sw, 788, 0, 21, 22, 200, )(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 22/22
Finished Instruction sw 788 0 on Line 200

Clock Cycle 734:
 Current CPU Blocking $t3
(lw, 868, $t3, 0, 0, 204, )(lw, 236, $t0, 0, 0, 203, )
Started lw 868 $t3 on Line 204
Completed 1/2

Clock Cycle 735:
 Current CPU Blocking $t3
(lw, 868, $t3, 1, 2, 204, )(lw, 236, $t0, 0, 0, 203, )
Completed 2/2
$t3 = 0
Finished Instruction lw 868 $t3 on Line 204

Clock Cycle 736:
 Current CPU Blocking $t3
(lw, 236, $t0, 0, 0, 203, )
Started lw 236 $t0 on Line 203
Completed 1/2
DRAM Request(Write) Issued for sw 2952 0 on Line 205

Clock Cycle 737:
 Current CPU Blocking 
(lw, 236, $t0, 1, 2, 203, )(sw, 2952, 0, 0, 0, 205, )
Completed 2/2
$t0 = 0
Finished Instruction lw 236 $t0 on Line 203
sub$t2,$t4,$t1
$t2 = 0

Clock Cycle 738:
 Current CPU Blocking 
(sw, 2952, 0, 0, 0, 205, )
Started sw 2952 0 on Line 205
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t0,1500
$t2 = 1500

Clock Cycle 739:
 Current CPU Blocking 
(sw, 2952, 0, 1, 22, 205, )
Completed 2/22
add$t0,$t3,$t0
$t0 = 0

Clock Cycle 740:
 Current CPU Blocking 
(sw, 2952, 0, 2, 22, 205, )
Completed 3/22
mul$t2,$t1,$t4
$t2 = 0

Clock Cycle 741:
 Current CPU Blocking 
(sw, 2952, 0, 3, 22, 205, )
Completed 4/22
addi$t1,$t3,1704
$t1 = 1704

Clock Cycle 742:
 Current CPU Blocking 
(sw, 2952, 0, 4, 22, 205, )
Completed 5/22
sub$t3,$t0,$t1
$t3 = -1704

Clock Cycle 743:
 Current CPU Blocking 
(sw, 2952, 0, 5, 22, 205, )
Completed 6/22
addi$t4,$t1,1852
$t4 = 3556

Clock Cycle 744:
 Current CPU Blocking 
(sw, 2952, 0, 6, 22, 205, )
Completed 7/22
slt$t1,$t0,$t2
$t1 = 0

Clock Cycle 745:
 Current CPU Blocking 
(sw, 2952, 0, 7, 22, 205, )
Completed 8/22
sub$t1,$t3,$t3
$t1 = 0

Clock Cycle 746:
 Current CPU Blocking 
(sw, 2952, 0, 8, 22, 205, )
Completed 9/22
DRAM Request(Write) Issued for sw 916 0 on Line 215

Clock Cycle 747:
 Current CPU Blocking 
(sw, 2952, 0, 9, 22, 205, )(sw, 916, 0, 0, 0, 215, )
Completed 10/22
DRAM Request(Write) Issued for sw 2888 3556 on Line 216

Clock Cycle 748:
 Current CPU Blocking 
(sw, 2952, 0, 10, 22, 205, )(sw, 2888, 3556, 0, 0, 216, )(sw, 916, 0, 0, 0, 215, )
Completed 11/22
sub$t0,$t1,$t1
$t0 = 0

Clock Cycle 749:
 Current CPU Blocking 
(sw, 2952, 0, 11, 22, 205, )(sw, 2888, 3556, 0, 0, 216, )(sw, 916, 0, 0, 0, 215, )
Completed 12/22
add$t3,$t1,$t3
$t3 = -1704

Clock Cycle 750:
 Current CPU Blocking 
(sw, 2952, 0, 12, 22, 205, )(sw, 2888, 3556, 0, 0, 216, )(sw, 916, 0, 0, 0, 215, )
Completed 13/22
sub$t1,$t2,$t4
$t1 = -3556

Clock Cycle 751:
 Current CPU Blocking 
(sw, 2952, 0, 13, 22, 205, )(sw, 2888, 3556, 0, 0, 216, )(sw, 916, 0, 0, 0, 215, )
Completed 14/22
DRAM Request(Write) Issued for sw 2108 -1704 on Line 220

Clock Cycle 752:
 Current CPU Blocking 
(sw, 2952, 0, 14, 22, 205, )(sw, 2888, 3556, 0, 0, 216, )(sw, 2108, -1704, 0, 0, 220, )(sw, 916, 0, 0, 0, 215, )
Completed 15/22
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 753:
 Current CPU Blocking 
(sw, 2952, 0, 15, 22, 205, )(sw, 2888, 3556, 0, 0, 216, )(sw, 2108, -1704, 0, 0, 220, )(sw, 916, 0, 0, 0, 215, )
Completed 16/22
addi$t0,$t3,3216
$t0 = 1512

Clock Cycle 754:
 Current CPU Blocking 
(sw, 2952, 0, 16, 22, 205, )(sw, 2888, 3556, 0, 0, 216, )(sw, 2108, -1704, 0, 0, 220, )(sw, 916, 0, 0, 0, 215, )
Completed 17/22
DRAM Request(Read) Issued for lw 2340 $t4 on Line 223

Clock Cycle 755:
 Current CPU Blocking 
(sw, 2952, 0, 17, 22, 205, )(sw, 2888, 3556, 0, 0, 216, )(sw, 2108, -1704, 0, 0, 220, )(lw, 2340, $t4, 0, 0, 223, )(sw, 916, 0, 0, 0, 215, )
Completed 18/22
sub$t3,$t1,$t0
$t3 = -1512

Clock Cycle 756:
 Current CPU Blocking 
(sw, 2952, 0, 18, 22, 205, )(sw, 2888, 3556, 0, 0, 216, )(sw, 2108, -1704, 0, 0, 220, )(lw, 2340, $t4, 0, 0, 223, )(sw, 916, 0, 0, 0, 215, )
Completed 19/22
DRAM Request(Read) Issued for lw 2312 $t3 on Line 225

Clock Cycle 757:
 Current CPU Blocking 
(sw, 2952, 0, 19, 22, 205, )(sw, 2888, 3556, 0, 0, 216, )(sw, 2108, -1704, 0, 0, 220, )(lw, 2340, $t4, 0, 0, 223, )(lw, 2312, $t3, 0, 0, 225, )(sw, 916, 0, 0, 0, 215, )
Completed 20/22

Clock Cycle 758:
 Current CPU Blocking $t3
(sw, 2952, 0, 20, 22, 205, )(lw, 2312, $t3, 0, 0, 225, )(sw, 2888, 3556, 0, 0, 216, )(sw, 2108, -1704, 0, 0, 220, )(lw, 2340, $t4, 0, 0, 223, )(sw, 916, 0, 0, 0, 215, )
Completed 21/22

Clock Cycle 759:
 Current CPU Blocking $t3
(sw, 2952, 0, 21, 22, 205, )(lw, 2312, $t3, 0, 0, 225, )(sw, 2888, 3556, 0, 0, 216, )(sw, 2108, -1704, 0, 0, 220, )(lw, 2340, $t4, 0, 0, 223, )(sw, 916, 0, 0, 0, 215, )
Completed 22/22
Finished Instruction sw 2952 0 on Line 205

Clock Cycle 760:
 Current CPU Blocking $t3
(lw, 2312, $t3, 0, 0, 225, )(sw, 2888, 3556, 0, 0, 216, )(sw, 2108, -1704, 0, 0, 220, )(lw, 2340, $t4, 0, 0, 223, )(sw, 916, 0, 0, 0, 215, )
Started lw 2312 $t3 on Line 225
Completed 1/2

Clock Cycle 761:
 Current CPU Blocking $t3
(lw, 2312, $t3, 1, 2, 225, )(sw, 2888, 3556, 0, 0, 216, )(sw, 2108, -1704, 0, 0, 220, )(lw, 2340, $t4, 0, 0, 223, )(sw, 916, 0, 0, 0, 215, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2312 $t3 on Line 225

Clock Cycle 762:
 Current CPU Blocking $t3
(sw, 2888, 3556, 0, 0, 216, )(sw, 2108, -1704, 0, 0, 220, )(lw, 2340, $t4, 0, 0, 223, )(sw, 916, 0, 0, 0, 215, )
Started sw 2888 3556 on Line 216
Completed 1/2
add$t3,$t2,$t3
$t3 = 0

Clock Cycle 763:
 Current CPU Blocking 
(sw, 2888, 3556, 1, 2, 216, )(sw, 2108, -1704, 0, 0, 220, )(lw, 2340, $t4, 0, 0, 223, )(sw, 916, 0, 0, 0, 215, )
Completed 2/2
Finished Instruction sw 2888 3556 on Line 216

Clock Cycle 764:
 Current CPU Blocking $t4
(sw, 2108, -1704, 0, 0, 220, )(lw, 2340, $t4, 0, 0, 223, )(sw, 916, 0, 0, 0, 215, )
Started sw 2108 -1704 on Line 220
Completed 1/2

Clock Cycle 765:
 Current CPU Blocking $t4
(sw, 2108, -1704, 1, 2, 220, )(lw, 2340, $t4, 0, 0, 223, )(sw, 916, 0, 0, 0, 215, )
Completed 2/2
Finished Instruction sw 2108 -1704 on Line 220

Clock Cycle 766:
 Current CPU Blocking $t4
(lw, 2340, $t4, 0, 0, 223, )(sw, 916, 0, 0, 0, 215, )
Started lw 2340 $t4 on Line 223
Completed 1/2

Clock Cycle 767:
 Current CPU Blocking $t4
(lw, 2340, $t4, 1, 2, 223, )(sw, 916, 0, 0, 0, 215, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2340 $t4 on Line 223

Clock Cycle 768:
 Current CPU Blocking $t4
(sw, 916, 0, 0, 0, 215, )
Started sw 916 0 on Line 215
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
slt$t2,$t4,$t4
$t2 = 0

Clock Cycle 769:
 Current CPU Blocking 
(sw, 916, 0, 1, 22, 215, )
Completed 2/22
mul$t1,$t1,$t2
$t1 = 0

Clock Cycle 770:
 Current CPU Blocking 
(sw, 916, 0, 2, 22, 215, )
Completed 3/22
slt$t0,$t3,$t3
$t0 = 0

Clock Cycle 771:
 Current CPU Blocking 
(sw, 916, 0, 3, 22, 215, )
Completed 4/22
sub$t2,$t4,$t2
$t2 = 0

Clock Cycle 772:
 Current CPU Blocking 
(sw, 916, 0, 4, 22, 215, )
Completed 5/22
add$t4,$t1,$t0
$t4 = 0

Clock Cycle 773:
 Current CPU Blocking 
(sw, 916, 0, 5, 22, 215, )
Completed 6/22
DRAM Request(Write) Issued for sw 3016 0 on Line 232

Clock Cycle 774:
 Current CPU Blocking 
(sw, 916, 0, 6, 22, 215, )(sw, 3016, 0, 0, 0, 232, )
Completed 7/22
addi$t3,$t2,2340
$t3 = 2340

Clock Cycle 775:
 Current CPU Blocking 
(sw, 916, 0, 7, 22, 215, )(sw, 3016, 0, 0, 0, 232, )
Completed 8/22
slt$t1,$t4,$t4
$t1 = 0

Clock Cycle 776:
 Current CPU Blocking 
(sw, 916, 0, 8, 22, 215, )(sw, 3016, 0, 0, 0, 232, )
Completed 9/22
DRAM Request(Read) Issued for lw 2868 $t4 on Line 235

Clock Cycle 777:
 Current CPU Blocking 
(sw, 916, 0, 9, 22, 215, )(sw, 3016, 0, 0, 0, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 10/22
Memory at 2108 = -1704
Memory at 2888 = 3556

Clock Cycle 778:
 Current CPU Blocking $t4
(sw, 916, 0, 10, 22, 215, )(sw, 3016, 0, 0, 0, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 11/22

Clock Cycle 779:
 Current CPU Blocking $t4
(sw, 916, 0, 11, 22, 215, )(sw, 3016, 0, 0, 0, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 12/22

Clock Cycle 780:
 Current CPU Blocking $t4
(sw, 916, 0, 12, 22, 215, )(sw, 3016, 0, 0, 0, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 13/22

Clock Cycle 781:
 Current CPU Blocking $t4
(sw, 916, 0, 13, 22, 215, )(sw, 3016, 0, 0, 0, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 14/22

Clock Cycle 782:
 Current CPU Blocking $t4
(sw, 916, 0, 14, 22, 215, )(sw, 3016, 0, 0, 0, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 15/22

Clock Cycle 783:
 Current CPU Blocking $t4
(sw, 916, 0, 15, 22, 215, )(sw, 3016, 0, 0, 0, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 16/22

Clock Cycle 784:
 Current CPU Blocking $t4
(sw, 916, 0, 16, 22, 215, )(sw, 3016, 0, 0, 0, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 17/22

Clock Cycle 785:
 Current CPU Blocking $t4
(sw, 916, 0, 17, 22, 215, )(sw, 3016, 0, 0, 0, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 18/22

Clock Cycle 786:
 Current CPU Blocking $t4
(sw, 916, 0, 18, 22, 215, )(sw, 3016, 0, 0, 0, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 19/22

Clock Cycle 787:
 Current CPU Blocking $t4
(sw, 916, 0, 19, 22, 215, )(sw, 3016, 0, 0, 0, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 20/22

Clock Cycle 788:
 Current CPU Blocking $t4
(sw, 916, 0, 20, 22, 215, )(sw, 3016, 0, 0, 0, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 21/22

Clock Cycle 789:
 Current CPU Blocking $t4
(sw, 916, 0, 21, 22, 215, )(sw, 3016, 0, 0, 0, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 22/22
Finished Instruction sw 916 0 on Line 215

Clock Cycle 790:
 Current CPU Blocking $t4
(sw, 3016, 0, 0, 0, 232, )(lw, 2868, $t4, 0, 0, 235, )
Started sw 3016 0 on Line 232
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 791:
 Current CPU Blocking $t4
(sw, 3016, 0, 1, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 2/22

Clock Cycle 792:
 Current CPU Blocking $t4
(sw, 3016, 0, 2, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 3/22

Clock Cycle 793:
 Current CPU Blocking $t4
(sw, 3016, 0, 3, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 4/22

Clock Cycle 794:
 Current CPU Blocking $t4
(sw, 3016, 0, 4, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 5/22

Clock Cycle 795:
 Current CPU Blocking $t4
(sw, 3016, 0, 5, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 6/22

Clock Cycle 796:
 Current CPU Blocking $t4
(sw, 3016, 0, 6, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 7/22

Clock Cycle 797:
 Current CPU Blocking $t4
(sw, 3016, 0, 7, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 8/22

Clock Cycle 798:
 Current CPU Blocking $t4
(sw, 3016, 0, 8, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 9/22

Clock Cycle 799:
 Current CPU Blocking $t4
(sw, 3016, 0, 9, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 10/22

Clock Cycle 800:
 Current CPU Blocking $t4
(sw, 3016, 0, 10, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 11/22

Clock Cycle 801:
 Current CPU Blocking $t4
(sw, 3016, 0, 11, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 12/22

Clock Cycle 802:
 Current CPU Blocking $t4
(sw, 3016, 0, 12, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 13/22

Clock Cycle 803:
 Current CPU Blocking $t4
(sw, 3016, 0, 13, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 14/22

Clock Cycle 804:
 Current CPU Blocking $t4
(sw, 3016, 0, 14, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 15/22

Clock Cycle 805:
 Current CPU Blocking $t4
(sw, 3016, 0, 15, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 16/22

Clock Cycle 806:
 Current CPU Blocking $t4
(sw, 3016, 0, 16, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 17/22

Clock Cycle 807:
 Current CPU Blocking $t4
(sw, 3016, 0, 17, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 18/22

Clock Cycle 808:
 Current CPU Blocking $t4
(sw, 3016, 0, 18, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 19/22

Clock Cycle 809:
 Current CPU Blocking $t4
(sw, 3016, 0, 19, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 20/22

Clock Cycle 810:
 Current CPU Blocking $t4
(sw, 3016, 0, 20, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 21/22

Clock Cycle 811:
 Current CPU Blocking $t4
(sw, 3016, 0, 21, 22, 232, )(lw, 2868, $t4, 0, 0, 235, )
Completed 22/22
Finished Instruction sw 3016 0 on Line 232

Clock Cycle 812:
 Current CPU Blocking $t4
(lw, 2868, $t4, 0, 0, 235, )
Started lw 2868 $t4 on Line 235
Completed 1/2

Clock Cycle 813:
 Current CPU Blocking $t4
(lw, 2868, $t4, 1, 2, 235, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2868 $t4 on Line 235

Clock Cycle 814:
 Current CPU Blocking $t4

add$t4,$t4,$t2
$t4 = 0

Clock Cycle 815:
 Current CPU Blocking 

sub$t0,$t2,$t1
$t0 = 0

Clock Cycle 816:
 Current CPU Blocking 

add$t4,$t1,$t2
$t4 = 0

Clock Cycle 817:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2308 0 on Line 239

Clock Cycle 818:
 Current CPU Blocking 
(sw, 2308, 0, 0, 0, 239, )
Started sw 2308 0 on Line 239
Completed 1/2
addi$t0,$t1,2596
$t0 = 2596

Clock Cycle 819:
 Current CPU Blocking 
(sw, 2308, 0, 1, 2, 239, )
Completed 2/2
Finished Instruction sw 2308 0 on Line 239
slt$t3,$t0,$t3
$t3 = 0

Clock Cycle 820:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1764 0 on Line 242

Clock Cycle 821:
 Current CPU Blocking 
(sw, 1764, 0, 0, 0, 242, )
Started sw 1764 0 on Line 242
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1380 2596 on Line 243

Clock Cycle 822:
 Current CPU Blocking 
(sw, 1764, 0, 1, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )
Completed 2/22
DRAM Request(Read) Issued for lw 3720 $t4 on Line 244

Clock Cycle 823:
 Current CPU Blocking 
(sw, 1764, 0, 2, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 3/22

Clock Cycle 824:
 Current CPU Blocking $t4
(sw, 1764, 0, 3, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 4/22

Clock Cycle 825:
 Current CPU Blocking $t4
(sw, 1764, 0, 4, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 5/22

Clock Cycle 826:
 Current CPU Blocking $t4
(sw, 1764, 0, 5, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 6/22

Clock Cycle 827:
 Current CPU Blocking $t4
(sw, 1764, 0, 6, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 7/22

Clock Cycle 828:
 Current CPU Blocking $t4
(sw, 1764, 0, 7, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 8/22

Clock Cycle 829:
 Current CPU Blocking $t4
(sw, 1764, 0, 8, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 9/22

Clock Cycle 830:
 Current CPU Blocking $t4
(sw, 1764, 0, 9, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 10/22

Clock Cycle 831:
 Current CPU Blocking $t4
(sw, 1764, 0, 10, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 11/22

Clock Cycle 832:
 Current CPU Blocking $t4
(sw, 1764, 0, 11, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 12/22

Clock Cycle 833:
 Current CPU Blocking $t4
(sw, 1764, 0, 12, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 13/22

Clock Cycle 834:
 Current CPU Blocking $t4
(sw, 1764, 0, 13, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 14/22

Clock Cycle 835:
 Current CPU Blocking $t4
(sw, 1764, 0, 14, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 15/22

Clock Cycle 836:
 Current CPU Blocking $t4
(sw, 1764, 0, 15, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 16/22

Clock Cycle 837:
 Current CPU Blocking $t4
(sw, 1764, 0, 16, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 17/22

Clock Cycle 838:
 Current CPU Blocking $t4
(sw, 1764, 0, 17, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 18/22

Clock Cycle 839:
 Current CPU Blocking $t4
(sw, 1764, 0, 18, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 19/22

Clock Cycle 840:
 Current CPU Blocking $t4
(sw, 1764, 0, 19, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 20/22

Clock Cycle 841:
 Current CPU Blocking $t4
(sw, 1764, 0, 20, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 21/22

Clock Cycle 842:
 Current CPU Blocking $t4
(sw, 1764, 0, 21, 22, 242, )(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 22/22
Finished Instruction sw 1764 0 on Line 242

Clock Cycle 843:
 Current CPU Blocking $t4
(sw, 1380, 2596, 0, 0, 243, )(lw, 3720, $t4, 0, 0, 244, )
Started sw 1380 2596 on Line 243
Completed 1/2

Clock Cycle 844:
 Current CPU Blocking $t4
(sw, 1380, 2596, 1, 2, 243, )(lw, 3720, $t4, 0, 0, 244, )
Completed 2/2
Finished Instruction sw 1380 2596 on Line 243

Clock Cycle 845:
 Current CPU Blocking $t4
(lw, 3720, $t4, 0, 0, 244, )
Started lw 3720 $t4 on Line 244
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 846:
 Current CPU Blocking $t4
(lw, 3720, $t4, 1, 22, 244, )
Completed 2/22

Clock Cycle 847:
 Current CPU Blocking $t4
(lw, 3720, $t4, 2, 22, 244, )
Completed 3/22

Clock Cycle 848:
 Current CPU Blocking $t4
(lw, 3720, $t4, 3, 22, 244, )
Completed 4/22

Clock Cycle 849:
 Current CPU Blocking $t4
(lw, 3720, $t4, 4, 22, 244, )
Completed 5/22

Clock Cycle 850:
 Current CPU Blocking $t4
(lw, 3720, $t4, 5, 22, 244, )
Completed 6/22

Clock Cycle 851:
 Current CPU Blocking $t4
(lw, 3720, $t4, 6, 22, 244, )
Completed 7/22

Clock Cycle 852:
 Current CPU Blocking $t4
(lw, 3720, $t4, 7, 22, 244, )
Completed 8/22

Clock Cycle 853:
 Current CPU Blocking $t4
(lw, 3720, $t4, 8, 22, 244, )
Completed 9/22

Clock Cycle 854:
 Current CPU Blocking $t4
(lw, 3720, $t4, 9, 22, 244, )
Completed 10/22
Memory at 1380 = 2596

Clock Cycle 855:
 Current CPU Blocking $t4
(lw, 3720, $t4, 10, 22, 244, )
Completed 11/22

Clock Cycle 856:
 Current CPU Blocking $t4
(lw, 3720, $t4, 11, 22, 244, )
Completed 12/22

Clock Cycle 857:
 Current CPU Blocking $t4
(lw, 3720, $t4, 12, 22, 244, )
Completed 13/22

Clock Cycle 858:
 Current CPU Blocking $t4
(lw, 3720, $t4, 13, 22, 244, )
Completed 14/22

Clock Cycle 859:
 Current CPU Blocking $t4
(lw, 3720, $t4, 14, 22, 244, )
Completed 15/22

Clock Cycle 860:
 Current CPU Blocking $t4
(lw, 3720, $t4, 15, 22, 244, )
Completed 16/22

Clock Cycle 861:
 Current CPU Blocking $t4
(lw, 3720, $t4, 16, 22, 244, )
Completed 17/22

Clock Cycle 862:
 Current CPU Blocking $t4
(lw, 3720, $t4, 17, 22, 244, )
Completed 18/22

Clock Cycle 863:
 Current CPU Blocking $t4
(lw, 3720, $t4, 18, 22, 244, )
Completed 19/22

Clock Cycle 864:
 Current CPU Blocking $t4
(lw, 3720, $t4, 19, 22, 244, )
Completed 20/22

Clock Cycle 865:
 Current CPU Blocking $t4
(lw, 3720, $t4, 20, 22, 244, )
Completed 21/22

Clock Cycle 866:
 Current CPU Blocking $t4
(lw, 3720, $t4, 21, 22, 244, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3720 $t4 on Line 244

Clock Cycle 867:
 Current CPU Blocking $t4

DRAM Request(Read) Issued for lw 2868 $t4 on Line 245

Clock Cycle 868:
 Current CPU Blocking 
(lw, 2868, $t4, 0, 0, 245, )
Started lw 2868 $t4 on Line 245
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 869:
 Current CPU Blocking $t4
(lw, 2868, $t4, 1, 12, 245, )
Completed 2/12

Clock Cycle 870:
 Current CPU Blocking $t4
(lw, 2868, $t4, 2, 12, 245, )
Completed 3/12

Clock Cycle 871:
 Current CPU Blocking $t4
(lw, 2868, $t4, 3, 12, 245, )
Completed 4/12

Clock Cycle 872:
 Current CPU Blocking $t4
(lw, 2868, $t4, 4, 12, 245, )
Completed 5/12

Clock Cycle 873:
 Current CPU Blocking $t4
(lw, 2868, $t4, 5, 12, 245, )
Completed 6/12

Clock Cycle 874:
 Current CPU Blocking $t4
(lw, 2868, $t4, 6, 12, 245, )
Completed 7/12

Clock Cycle 875:
 Current CPU Blocking $t4
(lw, 2868, $t4, 7, 12, 245, )
Completed 8/12

Clock Cycle 876:
 Current CPU Blocking $t4
(lw, 2868, $t4, 8, 12, 245, )
Completed 9/12

Clock Cycle 877:
 Current CPU Blocking $t4
(lw, 2868, $t4, 9, 12, 245, )
Completed 10/12

Clock Cycle 878:
 Current CPU Blocking $t4
(lw, 2868, $t4, 10, 12, 245, )
Completed 11/12

Clock Cycle 879:
 Current CPU Blocking $t4
(lw, 2868, $t4, 11, 12, 245, )
Completed 12/12
$t4 = 0
Finished Instruction lw 2868 $t4 on Line 245

Clock Cycle 880:
 Current CPU Blocking $t4

DRAM Request(Read) Issued for lw 804 $t4 on Line 246

Clock Cycle 881:
 Current CPU Blocking 
(lw, 804, $t4, 0, 0, 246, )
Started lw 804 $t4 on Line 246
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t2,$t2,$t1
$t2 = 0

Clock Cycle 882:
 Current CPU Blocking 
(lw, 804, $t4, 1, 12, 246, )
Completed 2/12
DRAM Request(Read) Issued for lw 3956 $t0 on Line 248

Clock Cycle 883:
 Current CPU Blocking 
(lw, 804, $t4, 2, 12, 246, )(lw, 3956, $t0, 0, 0, 248, )
Completed 3/12
add$t2,$t1,$t3
$t2 = 0

Clock Cycle 884:
 Current CPU Blocking 
(lw, 804, $t4, 3, 12, 246, )(lw, 3956, $t0, 0, 0, 248, )
Completed 4/12
DRAM Request(Read) Issued for lw 3264 $t1 on Line 250

Clock Cycle 885:
 Current CPU Blocking 
(lw, 804, $t4, 4, 12, 246, )(lw, 3956, $t0, 0, 0, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 5/12

Clock Cycle 886:
 Current CPU Blocking $t1
(lw, 804, $t4, 5, 12, 246, )(lw, 3956, $t0, 0, 0, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 6/12

Clock Cycle 887:
 Current CPU Blocking $t1
(lw, 804, $t4, 6, 12, 246, )(lw, 3956, $t0, 0, 0, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 7/12

Clock Cycle 888:
 Current CPU Blocking $t1
(lw, 804, $t4, 7, 12, 246, )(lw, 3956, $t0, 0, 0, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 8/12

Clock Cycle 889:
 Current CPU Blocking $t1
(lw, 804, $t4, 8, 12, 246, )(lw, 3956, $t0, 0, 0, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 9/12

Clock Cycle 890:
 Current CPU Blocking $t1
(lw, 804, $t4, 9, 12, 246, )(lw, 3956, $t0, 0, 0, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 10/12

Clock Cycle 891:
 Current CPU Blocking $t1
(lw, 804, $t4, 10, 12, 246, )(lw, 3956, $t0, 0, 0, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 11/12

Clock Cycle 892:
 Current CPU Blocking $t1
(lw, 804, $t4, 11, 12, 246, )(lw, 3956, $t0, 0, 0, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 12/12
$t4 = 0
Finished Instruction lw 804 $t4 on Line 246

Clock Cycle 893:
 Current CPU Blocking $t1
(lw, 3956, $t0, 0, 0, 248, )(lw, 3264, $t1, 0, 0, 250, )
Started lw 3956 $t0 on Line 248
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 894:
 Current CPU Blocking $t1
(lw, 3956, $t0, 1, 12, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 2/12

Clock Cycle 895:
 Current CPU Blocking $t1
(lw, 3956, $t0, 2, 12, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 3/12

Clock Cycle 896:
 Current CPU Blocking $t1
(lw, 3956, $t0, 3, 12, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 4/12

Clock Cycle 897:
 Current CPU Blocking $t1
(lw, 3956, $t0, 4, 12, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 5/12

Clock Cycle 898:
 Current CPU Blocking $t1
(lw, 3956, $t0, 5, 12, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 6/12

Clock Cycle 899:
 Current CPU Blocking $t1
(lw, 3956, $t0, 6, 12, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 7/12

Clock Cycle 900:
 Current CPU Blocking $t1
(lw, 3956, $t0, 7, 12, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 8/12

Clock Cycle 901:
 Current CPU Blocking $t1
(lw, 3956, $t0, 8, 12, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 9/12

Clock Cycle 902:
 Current CPU Blocking $t1
(lw, 3956, $t0, 9, 12, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 10/12

Clock Cycle 903:
 Current CPU Blocking $t1
(lw, 3956, $t0, 10, 12, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 11/12

Clock Cycle 904:
 Current CPU Blocking $t1
(lw, 3956, $t0, 11, 12, 248, )(lw, 3264, $t1, 0, 0, 250, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3956 $t0 on Line 248

Clock Cycle 905:
 Current CPU Blocking $t1
(lw, 3264, $t1, 0, 0, 250, )
Started lw 3264 $t1 on Line 250
Completed 1/2

Clock Cycle 906:
 Current CPU Blocking $t1
(lw, 3264, $t1, 1, 2, 250, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3264 $t1 on Line 250

Clock Cycle 907:
 Current CPU Blocking $t1

sub$t1,$t1,$t4
$t1 = 0

Clock Cycle 908:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2296 0 on Line 252

Clock Cycle 909:
 Current CPU Blocking 
(sw, 2296, 0, 0, 0, 252, )
Started sw 2296 0 on Line 252
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t3,$t1,2120
$t3 = 2120

Clock Cycle 910:
 Current CPU Blocking 
(sw, 2296, 0, 1, 12, 252, )
Completed 2/12
mul$t0,$t4,$t0
$t0 = 0

Clock Cycle 911:
 Current CPU Blocking 
(sw, 2296, 0, 2, 12, 252, )
Completed 3/12
add$t3,$t0,$t1
$t3 = 0

Clock Cycle 912:
 Current CPU Blocking 
(sw, 2296, 0, 3, 12, 252, )
Completed 4/12
DRAM Request(Read) Issued for lw 3040 $t0 on Line 256

Clock Cycle 913:
 Current CPU Blocking 
(sw, 2296, 0, 4, 12, 252, )(lw, 3040, $t0, 0, 0, 256, )
Completed 5/12
addi$t2,$t3,2444
$t2 = 2444

Clock Cycle 914:
 Current CPU Blocking 
(sw, 2296, 0, 5, 12, 252, )(lw, 3040, $t0, 0, 0, 256, )
Completed 6/12
mul$t4,$t4,$t4
$t4 = 0

Clock Cycle 915:
 Current CPU Blocking 
(sw, 2296, 0, 6, 12, 252, )(lw, 3040, $t0, 0, 0, 256, )
Completed 7/12
add$t1,$t4,$t2
$t1 = 2444

Clock Cycle 916:
 Current CPU Blocking 
(sw, 2296, 0, 7, 12, 252, )(lw, 3040, $t0, 0, 0, 256, )
Completed 8/12
slt$t2,$t2,$t3
$t2 = 0

Clock Cycle 917:
 Current CPU Blocking 
(sw, 2296, 0, 8, 12, 252, )(lw, 3040, $t0, 0, 0, 256, )
Completed 9/12

Clock Cycle 918:
 Current CPU Blocking $t0
(sw, 2296, 0, 9, 12, 252, )(lw, 3040, $t0, 0, 0, 256, )
Completed 10/12

Clock Cycle 919:
 Current CPU Blocking $t0
(sw, 2296, 0, 10, 12, 252, )(lw, 3040, $t0, 0, 0, 256, )
Completed 11/12

Clock Cycle 920:
 Current CPU Blocking $t0
(sw, 2296, 0, 11, 12, 252, )(lw, 3040, $t0, 0, 0, 256, )
Completed 12/12
Finished Instruction sw 2296 0 on Line 252

Clock Cycle 921:
 Current CPU Blocking $t0
(lw, 3040, $t0, 0, 0, 256, )
Started lw 3040 $t0 on Line 256
Completed 1/2

Clock Cycle 922:
 Current CPU Blocking $t0
(lw, 3040, $t0, 1, 2, 256, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3040 $t0 on Line 256

Clock Cycle 923:
 Current CPU Blocking $t0

slt$t1,$t1,$t0
$t1 = 0

Clock Cycle 924:
 Current CPU Blocking 

sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 925:
 Current CPU Blocking 

mul$t3,$t1,$t4
$t3 = 0

Clock Cycle 926:
 Current CPU Blocking 

mul$t1,$t4,$t3
$t1 = 0

Clock Cycle 927:
 Current CPU Blocking 

mul$t1,$t4,$t1
$t1 = 0

Clock Cycle 928:
 Current CPU Blocking 

slt$t1,$t2,$t1
$t1 = 0

Clock Cycle 929:
 Current CPU Blocking 

addi$t0,$t0,464
$t0 = 464

Clock Cycle 930:
 Current CPU Blocking 

addi$t0,$t2,2632
$t0 = 2632

Clock Cycle 931:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3128 $t0 on Line 269

Clock Cycle 932:
 Current CPU Blocking 
(lw, 3128, $t0, 0, 0, 269, )
Started lw 3128 $t0 on Line 269
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t3,$t1,876
$t3 = 876

Clock Cycle 933:
 Current CPU Blocking 
(lw, 3128, $t0, 1, 22, 269, )
Completed 2/22
add$t4,$t3,$t3
$t4 = 1752

Clock Cycle 934:
 Current CPU Blocking 
(lw, 3128, $t0, 2, 22, 269, )
Completed 3/22
DRAM Request(Read) Issued for lw 3360 $t4 on Line 272

Clock Cycle 935:
 Current CPU Blocking 
(lw, 3128, $t0, 3, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 4/22

Clock Cycle 936:
 Current CPU Blocking $t0
(lw, 3128, $t0, 4, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 5/22

Clock Cycle 937:
 Current CPU Blocking $t0
(lw, 3128, $t0, 5, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 6/22

Clock Cycle 938:
 Current CPU Blocking $t0
(lw, 3128, $t0, 6, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 7/22

Clock Cycle 939:
 Current CPU Blocking $t0
(lw, 3128, $t0, 7, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 8/22

Clock Cycle 940:
 Current CPU Blocking $t0
(lw, 3128, $t0, 8, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 9/22

Clock Cycle 941:
 Current CPU Blocking $t0
(lw, 3128, $t0, 9, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 10/22

Clock Cycle 942:
 Current CPU Blocking $t0
(lw, 3128, $t0, 10, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 11/22

Clock Cycle 943:
 Current CPU Blocking $t0
(lw, 3128, $t0, 11, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 12/22

Clock Cycle 944:
 Current CPU Blocking $t0
(lw, 3128, $t0, 12, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 13/22

Clock Cycle 945:
 Current CPU Blocking $t0
(lw, 3128, $t0, 13, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 14/22

Clock Cycle 946:
 Current CPU Blocking $t0
(lw, 3128, $t0, 14, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 15/22

Clock Cycle 947:
 Current CPU Blocking $t0
(lw, 3128, $t0, 15, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 16/22

Clock Cycle 948:
 Current CPU Blocking $t0
(lw, 3128, $t0, 16, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 17/22

Clock Cycle 949:
 Current CPU Blocking $t0
(lw, 3128, $t0, 17, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 18/22

Clock Cycle 950:
 Current CPU Blocking $t0
(lw, 3128, $t0, 18, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 19/22

Clock Cycle 951:
 Current CPU Blocking $t0
(lw, 3128, $t0, 19, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 20/22

Clock Cycle 952:
 Current CPU Blocking $t0
(lw, 3128, $t0, 20, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 21/22

Clock Cycle 953:
 Current CPU Blocking $t0
(lw, 3128, $t0, 21, 22, 269, )(lw, 3360, $t4, 0, 0, 272, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3128 $t0 on Line 269

Clock Cycle 954:
 Current CPU Blocking $t0
(lw, 3360, $t4, 0, 0, 272, )
Started lw 3360 $t4 on Line 272
Completed 1/2

Clock Cycle 955:
 Current CPU Blocking $t4
(lw, 3360, $t4, 1, 2, 272, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3360 $t4 on Line 272

Clock Cycle 956:
 Current CPU Blocking $t4

add$t1,$t0,$t4
$t1 = 0

Clock Cycle 957:
 Current CPU Blocking 

mul$t4,$t3,$t1
$t4 = 0

Clock Cycle 958:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1472 0 on Line 275

Clock Cycle 959:
 Current CPU Blocking 
(sw, 1472, 0, 0, 0, 275, )
Started sw 1472 0 on Line 275
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
mul$t1,$t1,$t1
$t1 = 0

Clock Cycle 960:
 Current CPU Blocking 
(sw, 1472, 0, 1, 12, 275, )
Completed 2/12
DRAM Request(Read) Issued for lw 760 $t1 on Line 277

Clock Cycle 961:
 Current CPU Blocking 
(sw, 1472, 0, 2, 12, 275, )(lw, 760, $t1, 0, 0, 277, )
Completed 3/12
sub$t3,$t4,$t3
$t3 = -876

Clock Cycle 962:
 Current CPU Blocking 
(sw, 1472, 0, 3, 12, 275, )(lw, 760, $t1, 0, 0, 277, )
Completed 4/12

Clock Cycle 963:
 Current CPU Blocking $t1
(sw, 1472, 0, 4, 12, 275, )(lw, 760, $t1, 0, 0, 277, )
Completed 5/12

Clock Cycle 964:
 Current CPU Blocking $t1
(sw, 1472, 0, 5, 12, 275, )(lw, 760, $t1, 0, 0, 277, )
Completed 6/12

Clock Cycle 965:
 Current CPU Blocking $t1
(sw, 1472, 0, 6, 12, 275, )(lw, 760, $t1, 0, 0, 277, )
Completed 7/12

Clock Cycle 966:
 Current CPU Blocking $t1
(sw, 1472, 0, 7, 12, 275, )(lw, 760, $t1, 0, 0, 277, )
Completed 8/12

Clock Cycle 967:
 Current CPU Blocking $t1
(sw, 1472, 0, 8, 12, 275, )(lw, 760, $t1, 0, 0, 277, )
Completed 9/12

Clock Cycle 968:
 Current CPU Blocking $t1
(sw, 1472, 0, 9, 12, 275, )(lw, 760, $t1, 0, 0, 277, )
Completed 10/12

Clock Cycle 969:
 Current CPU Blocking $t1
(sw, 1472, 0, 10, 12, 275, )(lw, 760, $t1, 0, 0, 277, )
Completed 11/12

Clock Cycle 970:
 Current CPU Blocking $t1
(sw, 1472, 0, 11, 12, 275, )(lw, 760, $t1, 0, 0, 277, )
Completed 12/12
Finished Instruction sw 1472 0 on Line 275

Clock Cycle 971:
 Current CPU Blocking $t1
(lw, 760, $t1, 0, 0, 277, )
Started lw 760 $t1 on Line 277
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 972:
 Current CPU Blocking $t1
(lw, 760, $t1, 1, 22, 277, )
Completed 2/22

Clock Cycle 973:
 Current CPU Blocking $t1
(lw, 760, $t1, 2, 22, 277, )
Completed 3/22

Clock Cycle 974:
 Current CPU Blocking $t1
(lw, 760, $t1, 3, 22, 277, )
Completed 4/22

Clock Cycle 975:
 Current CPU Blocking $t1
(lw, 760, $t1, 4, 22, 277, )
Completed 5/22

Clock Cycle 976:
 Current CPU Blocking $t1
(lw, 760, $t1, 5, 22, 277, )
Completed 6/22

Clock Cycle 977:
 Current CPU Blocking $t1
(lw, 760, $t1, 6, 22, 277, )
Completed 7/22

Clock Cycle 978:
 Current CPU Blocking $t1
(lw, 760, $t1, 7, 22, 277, )
Completed 8/22

Clock Cycle 979:
 Current CPU Blocking $t1
(lw, 760, $t1, 8, 22, 277, )
Completed 9/22

Clock Cycle 980:
 Current CPU Blocking $t1
(lw, 760, $t1, 9, 22, 277, )
Completed 10/22

Clock Cycle 981:
 Current CPU Blocking $t1
(lw, 760, $t1, 10, 22, 277, )
Completed 11/22

Clock Cycle 982:
 Current CPU Blocking $t1
(lw, 760, $t1, 11, 22, 277, )
Completed 12/22

Clock Cycle 983:
 Current CPU Blocking $t1
(lw, 760, $t1, 12, 22, 277, )
Completed 13/22

Clock Cycle 984:
 Current CPU Blocking $t1
(lw, 760, $t1, 13, 22, 277, )
Completed 14/22

Clock Cycle 985:
 Current CPU Blocking $t1
(lw, 760, $t1, 14, 22, 277, )
Completed 15/22

Clock Cycle 986:
 Current CPU Blocking $t1
(lw, 760, $t1, 15, 22, 277, )
Completed 16/22

Clock Cycle 987:
 Current CPU Blocking $t1
(lw, 760, $t1, 16, 22, 277, )
Completed 17/22

Clock Cycle 988:
 Current CPU Blocking $t1
(lw, 760, $t1, 17, 22, 277, )
Completed 18/22

Clock Cycle 989:
 Current CPU Blocking $t1
(lw, 760, $t1, 18, 22, 277, )
Completed 19/22

Clock Cycle 990:
 Current CPU Blocking $t1
(lw, 760, $t1, 19, 22, 277, )
Completed 20/22

Clock Cycle 991:
 Current CPU Blocking $t1
(lw, 760, $t1, 20, 22, 277, )
Completed 21/22

Clock Cycle 992:
 Current CPU Blocking $t1
(lw, 760, $t1, 21, 22, 277, )
Completed 22/22
$t1 = 0
Finished Instruction lw 760 $t1 on Line 277

Clock Cycle 993:
 Current CPU Blocking $t1

mul$t3,$t4,$t1
$t3 = 0

Clock Cycle 994:
 Current CPU Blocking 

sub$t0,$t4,$t0
$t0 = 0

Clock Cycle 995:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3360 $t1 on Line 281

Clock Cycle 996:
 Current CPU Blocking 
(lw, 3360, $t1, 0, 0, 281, )
Started lw 3360 $t1 on Line 281
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3800 0 on Line 282

Clock Cycle 997:
 Current CPU Blocking 
(lw, 3360, $t1, 1, 12, 281, )(sw, 3800, 0, 0, 0, 282, )
Completed 2/12
DRAM Request(Write) Issued for sw 2196 0 on Line 283

Clock Cycle 998:
 Current CPU Blocking 
(lw, 3360, $t1, 2, 12, 281, )(sw, 3800, 0, 0, 0, 282, )(sw, 2196, 0, 0, 0, 283, )
Completed 3/12

Clock Cycle 999:
 Current CPU Blocking $t1
(lw, 3360, $t1, 3, 12, 281, )(sw, 3800, 0, 0, 0, 282, )(sw, 2196, 0, 0, 0, 283, )
Completed 4/12

Clock Cycle 1000:
 Current CPU Blocking $t1
(lw, 3360, $t1, 4, 12, 281, )(sw, 3800, 0, 0, 0, 282, )(sw, 2196, 0, 0, 0, 283, )
Completed 5/12

Clock Cycle 1001:
 Current CPU Blocking $t1
(lw, 3360, $t1, 5, 12, 281, )(sw, 3800, 0, 0, 0, 282, )(sw, 2196, 0, 0, 0, 283, )
Completed 6/12

Clock Cycle 1002:
 Current CPU Blocking $t1
(lw, 3360, $t1, 6, 12, 281, )(sw, 3800, 0, 0, 0, 282, )(sw, 2196, 0, 0, 0, 283, )
Completed 7/12

Clock Cycle 1003:
 Current CPU Blocking $t1
(lw, 3360, $t1, 7, 12, 281, )(sw, 3800, 0, 0, 0, 282, )(sw, 2196, 0, 0, 0, 283, )
Completed 8/12

Clock Cycle 1004:
 Current CPU Blocking $t1
(lw, 3360, $t1, 8, 12, 281, )(sw, 3800, 0, 0, 0, 282, )(sw, 2196, 0, 0, 0, 283, )
Completed 9/12

Clock Cycle 1005:
 Current CPU Blocking $t1
(lw, 3360, $t1, 9, 12, 281, )(sw, 3800, 0, 0, 0, 282, )(sw, 2196, 0, 0, 0, 283, )
Completed 10/12

Clock Cycle 1006:
 Current CPU Blocking $t1
(lw, 3360, $t1, 10, 12, 281, )(sw, 3800, 0, 0, 0, 282, )(sw, 2196, 0, 0, 0, 283, )
Completed 11/12

Clock Cycle 1007:
 Current CPU Blocking $t1
(lw, 3360, $t1, 11, 12, 281, )(sw, 3800, 0, 0, 0, 282, )(sw, 2196, 0, 0, 0, 283, )
Completed 12/12
$t1 = 0
Finished Instruction lw 3360 $t1 on Line 281

Clock Cycle 1008:
 Current CPU Blocking $t1
(sw, 3800, 0, 0, 0, 282, )(sw, 2196, 0, 0, 0, 283, )
Started sw 3800 0 on Line 282
Completed 1/2
sub$t1,$t1,$t3
$t1 = 0

Clock Cycle 1009:
 Current CPU Blocking 
(sw, 3800, 0, 1, 2, 282, )(sw, 2196, 0, 0, 0, 283, )
Completed 2/2
Finished Instruction sw 3800 0 on Line 282
sub$t3,$t1,$t0
$t3 = 0

Clock Cycle 1010:
 Current CPU Blocking 
(sw, 2196, 0, 0, 0, 283, )
Started sw 2196 0 on Line 283
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t0,692
$t2 = 692

Clock Cycle 1011:
 Current CPU Blocking 
(sw, 2196, 0, 1, 22, 283, )
Completed 2/22
DRAM Request(Read) Issued for lw 852 $t3 on Line 287

Clock Cycle 1012:
 Current CPU Blocking 
(sw, 2196, 0, 2, 22, 283, )(lw, 852, $t3, 0, 0, 287, )
Completed 3/22
DRAM Request(Write) Issued for sw 3152 0 on Line 288

Clock Cycle 1013:
 Current CPU Blocking 
(sw, 2196, 0, 3, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 4/22

Clock Cycle 1014:
 Current CPU Blocking $t3
(sw, 2196, 0, 4, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 5/22

Clock Cycle 1015:
 Current CPU Blocking $t3
(sw, 2196, 0, 5, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 6/22

Clock Cycle 1016:
 Current CPU Blocking $t3
(sw, 2196, 0, 6, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 7/22

Clock Cycle 1017:
 Current CPU Blocking $t3
(sw, 2196, 0, 7, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 8/22

Clock Cycle 1018:
 Current CPU Blocking $t3
(sw, 2196, 0, 8, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 9/22

Clock Cycle 1019:
 Current CPU Blocking $t3
(sw, 2196, 0, 9, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 10/22

Clock Cycle 1020:
 Current CPU Blocking $t3
(sw, 2196, 0, 10, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 11/22

Clock Cycle 1021:
 Current CPU Blocking $t3
(sw, 2196, 0, 11, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 12/22

Clock Cycle 1022:
 Current CPU Blocking $t3
(sw, 2196, 0, 12, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 13/22

Clock Cycle 1023:
 Current CPU Blocking $t3
(sw, 2196, 0, 13, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 14/22

Clock Cycle 1024:
 Current CPU Blocking $t3
(sw, 2196, 0, 14, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 15/22

Clock Cycle 1025:
 Current CPU Blocking $t3
(sw, 2196, 0, 15, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 16/22

Clock Cycle 1026:
 Current CPU Blocking $t3
(sw, 2196, 0, 16, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 17/22

Clock Cycle 1027:
 Current CPU Blocking $t3
(sw, 2196, 0, 17, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 18/22

Clock Cycle 1028:
 Current CPU Blocking $t3
(sw, 2196, 0, 18, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 19/22

Clock Cycle 1029:
 Current CPU Blocking $t3
(sw, 2196, 0, 19, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 20/22

Clock Cycle 1030:
 Current CPU Blocking $t3
(sw, 2196, 0, 20, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 21/22

Clock Cycle 1031:
 Current CPU Blocking $t3
(sw, 2196, 0, 21, 22, 283, )(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 22/22
Finished Instruction sw 2196 0 on Line 283

Clock Cycle 1032:
 Current CPU Blocking $t3
(lw, 852, $t3, 0, 0, 287, )(sw, 3152, 0, 0, 0, 288, )
Started lw 852 $t3 on Line 287
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1033:
 Current CPU Blocking $t3
(lw, 852, $t3, 1, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 2/22

Clock Cycle 1034:
 Current CPU Blocking $t3
(lw, 852, $t3, 2, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 3/22

Clock Cycle 1035:
 Current CPU Blocking $t3
(lw, 852, $t3, 3, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 4/22

Clock Cycle 1036:
 Current CPU Blocking $t3
(lw, 852, $t3, 4, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 5/22

Clock Cycle 1037:
 Current CPU Blocking $t3
(lw, 852, $t3, 5, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 6/22

Clock Cycle 1038:
 Current CPU Blocking $t3
(lw, 852, $t3, 6, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 7/22

Clock Cycle 1039:
 Current CPU Blocking $t3
(lw, 852, $t3, 7, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 8/22

Clock Cycle 1040:
 Current CPU Blocking $t3
(lw, 852, $t3, 8, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 9/22

Clock Cycle 1041:
 Current CPU Blocking $t3
(lw, 852, $t3, 9, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 10/22

Clock Cycle 1042:
 Current CPU Blocking $t3
(lw, 852, $t3, 10, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 11/22

Clock Cycle 1043:
 Current CPU Blocking $t3
(lw, 852, $t3, 11, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 12/22

Clock Cycle 1044:
 Current CPU Blocking $t3
(lw, 852, $t3, 12, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 13/22

Clock Cycle 1045:
 Current CPU Blocking $t3
(lw, 852, $t3, 13, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 14/22

Clock Cycle 1046:
 Current CPU Blocking $t3
(lw, 852, $t3, 14, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 15/22

Clock Cycle 1047:
 Current CPU Blocking $t3
(lw, 852, $t3, 15, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 16/22

Clock Cycle 1048:
 Current CPU Blocking $t3
(lw, 852, $t3, 16, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 17/22

Clock Cycle 1049:
 Current CPU Blocking $t3
(lw, 852, $t3, 17, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 18/22

Clock Cycle 1050:
 Current CPU Blocking $t3
(lw, 852, $t3, 18, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 19/22

Clock Cycle 1051:
 Current CPU Blocking $t3
(lw, 852, $t3, 19, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 20/22

Clock Cycle 1052:
 Current CPU Blocking $t3
(lw, 852, $t3, 20, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 21/22

Clock Cycle 1053:
 Current CPU Blocking $t3
(lw, 852, $t3, 21, 22, 287, )(sw, 3152, 0, 0, 0, 288, )
Completed 22/22
$t3 = 0
Finished Instruction lw 852 $t3 on Line 287

Clock Cycle 1054:
 Current CPU Blocking $t3
(sw, 3152, 0, 0, 0, 288, )
Started sw 3152 0 on Line 288
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
slt$t0,$t3,$t4
$t0 = 0

Clock Cycle 1055:
 Current CPU Blocking 
(sw, 3152, 0, 1, 12, 288, )
Completed 2/12
add$t4,$t1,$t1
$t4 = 0

Clock Cycle 1056:
 Current CPU Blocking 
(sw, 3152, 0, 2, 12, 288, )
Completed 3/12
sub$t4,$t2,$t2
$t4 = 0

Clock Cycle 1057:
 Current CPU Blocking 
(sw, 3152, 0, 3, 12, 288, )
Completed 4/12
addi$t2,$t4,3320
$t2 = 3320

Clock Cycle 1058:
 Current CPU Blocking 
(sw, 3152, 0, 4, 12, 288, )
Completed 5/12
DRAM Request(Read) Issued for lw 928 $t1 on Line 293

Clock Cycle 1059:
 Current CPU Blocking 
(sw, 3152, 0, 5, 12, 288, )(lw, 928, $t1, 0, 0, 293, )
Completed 6/12

Clock Cycle 1060:
 Current CPU Blocking $t1
(sw, 3152, 0, 6, 12, 288, )(lw, 928, $t1, 0, 0, 293, )
Completed 7/12

Clock Cycle 1061:
 Current CPU Blocking $t1
(sw, 3152, 0, 7, 12, 288, )(lw, 928, $t1, 0, 0, 293, )
Completed 8/12

Clock Cycle 1062:
 Current CPU Blocking $t1
(sw, 3152, 0, 8, 12, 288, )(lw, 928, $t1, 0, 0, 293, )
Completed 9/12

Clock Cycle 1063:
 Current CPU Blocking $t1
(sw, 3152, 0, 9, 12, 288, )(lw, 928, $t1, 0, 0, 293, )
Completed 10/12

Clock Cycle 1064:
 Current CPU Blocking $t1
(sw, 3152, 0, 10, 12, 288, )(lw, 928, $t1, 0, 0, 293, )
Completed 11/12

Clock Cycle 1065:
 Current CPU Blocking $t1
(sw, 3152, 0, 11, 12, 288, )(lw, 928, $t1, 0, 0, 293, )
Completed 12/12
Finished Instruction sw 3152 0 on Line 288

Clock Cycle 1066:
 Current CPU Blocking $t1
(lw, 928, $t1, 0, 0, 293, )
Started lw 928 $t1 on Line 293
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1067:
 Current CPU Blocking $t1
(lw, 928, $t1, 1, 22, 293, )
Completed 2/22

Clock Cycle 1068:
 Current CPU Blocking $t1
(lw, 928, $t1, 2, 22, 293, )
Completed 3/22

Clock Cycle 1069:
 Current CPU Blocking $t1
(lw, 928, $t1, 3, 22, 293, )
Completed 4/22

Clock Cycle 1070:
 Current CPU Blocking $t1
(lw, 928, $t1, 4, 22, 293, )
Completed 5/22

Clock Cycle 1071:
 Current CPU Blocking $t1
(lw, 928, $t1, 5, 22, 293, )
Completed 6/22

Clock Cycle 1072:
 Current CPU Blocking $t1
(lw, 928, $t1, 6, 22, 293, )
Completed 7/22

Clock Cycle 1073:
 Current CPU Blocking $t1
(lw, 928, $t1, 7, 22, 293, )
Completed 8/22

Clock Cycle 1074:
 Current CPU Blocking $t1
(lw, 928, $t1, 8, 22, 293, )
Completed 9/22

Clock Cycle 1075:
 Current CPU Blocking $t1
(lw, 928, $t1, 9, 22, 293, )
Completed 10/22

Clock Cycle 1076:
 Current CPU Blocking $t1
(lw, 928, $t1, 10, 22, 293, )
Completed 11/22

Clock Cycle 1077:
 Current CPU Blocking $t1
(lw, 928, $t1, 11, 22, 293, )
Completed 12/22

Clock Cycle 1078:
 Current CPU Blocking $t1
(lw, 928, $t1, 12, 22, 293, )
Completed 13/22

Clock Cycle 1079:
 Current CPU Blocking $t1
(lw, 928, $t1, 13, 22, 293, )
Completed 14/22

Clock Cycle 1080:
 Current CPU Blocking $t1
(lw, 928, $t1, 14, 22, 293, )
Completed 15/22

Clock Cycle 1081:
 Current CPU Blocking $t1
(lw, 928, $t1, 15, 22, 293, )
Completed 16/22

Clock Cycle 1082:
 Current CPU Blocking $t1
(lw, 928, $t1, 16, 22, 293, )
Completed 17/22

Clock Cycle 1083:
 Current CPU Blocking $t1
(lw, 928, $t1, 17, 22, 293, )
Completed 18/22

Clock Cycle 1084:
 Current CPU Blocking $t1
(lw, 928, $t1, 18, 22, 293, )
Completed 19/22

Clock Cycle 1085:
 Current CPU Blocking $t1
(lw, 928, $t1, 19, 22, 293, )
Completed 20/22

Clock Cycle 1086:
 Current CPU Blocking $t1
(lw, 928, $t1, 20, 22, 293, )
Completed 21/22

Clock Cycle 1087:
 Current CPU Blocking $t1
(lw, 928, $t1, 21, 22, 293, )
Completed 22/22
$t1 = 0
Finished Instruction lw 928 $t1 on Line 293

Clock Cycle 1088:
 Current CPU Blocking $t1

slt$t1,$t2,$t0
$t1 = 0

Clock Cycle 1089:
 Current CPU Blocking 

add$t2,$t4,$t4
$t2 = 0

Clock Cycle 1090:
 Current CPU Blocking 

slt$t2,$t0,$t4
$t2 = 0

Clock Cycle 1091:
 Current CPU Blocking 

mul$t3,$t0,$t3
$t3 = 0

Clock Cycle 1092:
 Current CPU Blocking 

mul$t1,$t4,$t0
$t1 = 0

Clock Cycle 1093:
 Current CPU Blocking 

add$t3,$t1,$t1
$t3 = 0

Clock Cycle 1094:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3376 0 on Line 300

Clock Cycle 1095:
 Current CPU Blocking 
(sw, 3376, 0, 0, 0, 300, )
Started sw 3376 0 on Line 300
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 992 0 on Line 301

Clock Cycle 1096:
 Current CPU Blocking 
(sw, 3376, 0, 1, 12, 300, )(sw, 992, 0, 0, 0, 301, )
Completed 2/12
sub$t3,$t3,$t2
$t3 = 0

Clock Cycle 1097:
 Current CPU Blocking 
(sw, 3376, 0, 2, 12, 300, )(sw, 992, 0, 0, 0, 301, )
Completed 3/12
mul$t1,$t4,$t3
$t1 = 0

Clock Cycle 1098:
 Current CPU Blocking 
(sw, 3376, 0, 3, 12, 300, )(sw, 992, 0, 0, 0, 301, )
Completed 4/12
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 1099:
 Current CPU Blocking 
(sw, 3376, 0, 4, 12, 300, )(sw, 992, 0, 0, 0, 301, )
Completed 5/12
DRAM Request(Write) Issued for sw 1252 0 on Line 305

Clock Cycle 1100:
 Current CPU Blocking 
(sw, 3376, 0, 5, 12, 300, )(sw, 992, 0, 0, 0, 301, )(sw, 1252, 0, 0, 0, 305, )
Completed 6/12
mul$t0,$t2,$t4
$t0 = 0

Clock Cycle 1101:
 Current CPU Blocking 
(sw, 3376, 0, 6, 12, 300, )(sw, 992, 0, 0, 0, 301, )(sw, 1252, 0, 0, 0, 305, )
Completed 7/12
sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 1102:
 Current CPU Blocking 
(sw, 3376, 0, 7, 12, 300, )(sw, 992, 0, 0, 0, 301, )(sw, 1252, 0, 0, 0, 305, )
Completed 8/12
mul$t3,$t1,$t1
$t3 = 0

Clock Cycle 1103:
 Current CPU Blocking 
(sw, 3376, 0, 8, 12, 300, )(sw, 992, 0, 0, 0, 301, )(sw, 1252, 0, 0, 0, 305, )
Completed 9/12
add$t4,$t4,$t0
$t4 = 0

Clock Cycle 1104:
 Current CPU Blocking 
(sw, 3376, 0, 9, 12, 300, )(sw, 992, 0, 0, 0, 301, )(sw, 1252, 0, 0, 0, 305, )
Completed 10/12
DRAM Request(Write) Issued for sw 2028 0 on Line 310

Clock Cycle 1105:
 Current CPU Blocking 
(sw, 3376, 0, 10, 12, 300, )(sw, 992, 0, 0, 0, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )
Completed 11/12
DRAM Request(Write) Issued for sw 3268 0 on Line 311

Clock Cycle 1106:
 Current CPU Blocking 
(sw, 3376, 0, 11, 12, 300, )(sw, 3268, 0, 0, 0, 311, )(sw, 992, 0, 0, 0, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )
Completed 12/12
Finished Instruction sw 3376 0 on Line 300
mul$t0,$t2,$t0
$t0 = 0

Clock Cycle 1107:
 Current CPU Blocking 
(sw, 3268, 0, 0, 0, 311, )(sw, 992, 0, 0, 0, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )
Started sw 3268 0 on Line 311
Completed 1/2
DRAM Request(Read) Issued for lw 1240 $t3 on Line 313

Clock Cycle 1108:
 Current CPU Blocking 
(sw, 3268, 0, 1, 2, 311, )(sw, 992, 0, 0, 0, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 2/2
Finished Instruction sw 3268 0 on Line 311

Clock Cycle 1109:
 Current CPU Blocking $t3
(sw, 992, 0, 0, 0, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Started sw 992 0 on Line 301
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1110:
 Current CPU Blocking $t3
(sw, 992, 0, 1, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 2/22

Clock Cycle 1111:
 Current CPU Blocking $t3
(sw, 992, 0, 2, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 3/22

Clock Cycle 1112:
 Current CPU Blocking $t3
(sw, 992, 0, 3, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 4/22

Clock Cycle 1113:
 Current CPU Blocking $t3
(sw, 992, 0, 4, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 5/22

Clock Cycle 1114:
 Current CPU Blocking $t3
(sw, 992, 0, 5, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 6/22

Clock Cycle 1115:
 Current CPU Blocking $t3
(sw, 992, 0, 6, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 7/22

Clock Cycle 1116:
 Current CPU Blocking $t3
(sw, 992, 0, 7, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 8/22

Clock Cycle 1117:
 Current CPU Blocking $t3
(sw, 992, 0, 8, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 9/22

Clock Cycle 1118:
 Current CPU Blocking $t3
(sw, 992, 0, 9, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 10/22

Clock Cycle 1119:
 Current CPU Blocking $t3
(sw, 992, 0, 10, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 11/22

Clock Cycle 1120:
 Current CPU Blocking $t3
(sw, 992, 0, 11, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 12/22

Clock Cycle 1121:
 Current CPU Blocking $t3
(sw, 992, 0, 12, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 13/22

Clock Cycle 1122:
 Current CPU Blocking $t3
(sw, 992, 0, 13, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 14/22

Clock Cycle 1123:
 Current CPU Blocking $t3
(sw, 992, 0, 14, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 15/22

Clock Cycle 1124:
 Current CPU Blocking $t3
(sw, 992, 0, 15, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 16/22

Clock Cycle 1125:
 Current CPU Blocking $t3
(sw, 992, 0, 16, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 17/22

Clock Cycle 1126:
 Current CPU Blocking $t3
(sw, 992, 0, 17, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 18/22

Clock Cycle 1127:
 Current CPU Blocking $t3
(sw, 992, 0, 18, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 19/22

Clock Cycle 1128:
 Current CPU Blocking $t3
(sw, 992, 0, 19, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 20/22

Clock Cycle 1129:
 Current CPU Blocking $t3
(sw, 992, 0, 20, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 21/22

Clock Cycle 1130:
 Current CPU Blocking $t3
(sw, 992, 0, 21, 22, 301, )(sw, 1252, 0, 0, 0, 305, )(sw, 2028, 0, 0, 0, 310, )(lw, 1240, $t3, 0, 0, 313, )
Completed 22/22
Finished Instruction sw 992 0 on Line 301

Clock Cycle 1131:
 Current CPU Blocking $t3
(sw, 1252, 0, 0, 0, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Started sw 1252 0 on Line 305
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1132:
 Current CPU Blocking $t3
(sw, 1252, 0, 1, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 2/22

Clock Cycle 1133:
 Current CPU Blocking $t3
(sw, 1252, 0, 2, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 3/22

Clock Cycle 1134:
 Current CPU Blocking $t3
(sw, 1252, 0, 3, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 4/22

Clock Cycle 1135:
 Current CPU Blocking $t3
(sw, 1252, 0, 4, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 5/22

Clock Cycle 1136:
 Current CPU Blocking $t3
(sw, 1252, 0, 5, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 6/22

Clock Cycle 1137:
 Current CPU Blocking $t3
(sw, 1252, 0, 6, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 7/22

Clock Cycle 1138:
 Current CPU Blocking $t3
(sw, 1252, 0, 7, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 8/22

Clock Cycle 1139:
 Current CPU Blocking $t3
(sw, 1252, 0, 8, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 9/22

Clock Cycle 1140:
 Current CPU Blocking $t3
(sw, 1252, 0, 9, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 10/22

Clock Cycle 1141:
 Current CPU Blocking $t3
(sw, 1252, 0, 10, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 11/22

Clock Cycle 1142:
 Current CPU Blocking $t3
(sw, 1252, 0, 11, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 12/22

Clock Cycle 1143:
 Current CPU Blocking $t3
(sw, 1252, 0, 12, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 13/22

Clock Cycle 1144:
 Current CPU Blocking $t3
(sw, 1252, 0, 13, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 14/22

Clock Cycle 1145:
 Current CPU Blocking $t3
(sw, 1252, 0, 14, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 15/22

Clock Cycle 1146:
 Current CPU Blocking $t3
(sw, 1252, 0, 15, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 16/22

Clock Cycle 1147:
 Current CPU Blocking $t3
(sw, 1252, 0, 16, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 17/22

Clock Cycle 1148:
 Current CPU Blocking $t3
(sw, 1252, 0, 17, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 18/22

Clock Cycle 1149:
 Current CPU Blocking $t3
(sw, 1252, 0, 18, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 19/22

Clock Cycle 1150:
 Current CPU Blocking $t3
(sw, 1252, 0, 19, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 20/22

Clock Cycle 1151:
 Current CPU Blocking $t3
(sw, 1252, 0, 20, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 21/22

Clock Cycle 1152:
 Current CPU Blocking $t3
(sw, 1252, 0, 21, 22, 305, )(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 22/22
Finished Instruction sw 1252 0 on Line 305

Clock Cycle 1153:
 Current CPU Blocking $t3
(lw, 1240, $t3, 0, 0, 313, )(sw, 2028, 0, 0, 0, 310, )
Started lw 1240 $t3 on Line 313
Completed 1/2

Clock Cycle 1154:
 Current CPU Blocking $t3
(lw, 1240, $t3, 1, 2, 313, )(sw, 2028, 0, 0, 0, 310, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1240 $t3 on Line 313

Clock Cycle 1155:
 Current CPU Blocking $t3
(sw, 2028, 0, 0, 0, 310, )
Started sw 2028 0 on Line 310
Completed 1/2
sub$t0,$t3,$t0
$t0 = 0

Clock Cycle 1156:
 Current CPU Blocking 
(sw, 2028, 0, 1, 2, 310, )
Completed 2/2
Finished Instruction sw 2028 0 on Line 310
DRAM Request(Read) Issued for lw 3064 $t4 on Line 315

Clock Cycle 1157:
 Current CPU Blocking 
(lw, 3064, $t4, 0, 0, 315, )
Started lw 3064 $t4 on Line 315
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add$t2,$t1,$t1
$t2 = 0

Clock Cycle 1158:
 Current CPU Blocking 
(lw, 3064, $t4, 1, 22, 315, )
Completed 2/22
mul$t0,$t0,$t0
$t0 = 0

Clock Cycle 1159:
 Current CPU Blocking 
(lw, 3064, $t4, 2, 22, 315, )
Completed 3/22
slt$t0,$t1,$t3
$t0 = 0

Clock Cycle 1160:
 Current CPU Blocking 
(lw, 3064, $t4, 3, 22, 315, )
Completed 4/22
addi$t1,$t2,3016
$t1 = 3016

Clock Cycle 1161:
 Current CPU Blocking 
(lw, 3064, $t4, 4, 22, 315, )
Completed 5/22
slt$t0,$t3,$t0
$t0 = 0

Clock Cycle 1162:
 Current CPU Blocking 
(lw, 3064, $t4, 5, 22, 315, )
Completed 6/22

Clock Cycle 1163:
 Current CPU Blocking $t4
(lw, 3064, $t4, 6, 22, 315, )
Completed 7/22

Clock Cycle 1164:
 Current CPU Blocking $t4
(lw, 3064, $t4, 7, 22, 315, )
Completed 8/22

Clock Cycle 1165:
 Current CPU Blocking $t4
(lw, 3064, $t4, 8, 22, 315, )
Completed 9/22

Clock Cycle 1166:
 Current CPU Blocking $t4
(lw, 3064, $t4, 9, 22, 315, )
Completed 10/22

Clock Cycle 1167:
 Current CPU Blocking $t4
(lw, 3064, $t4, 10, 22, 315, )
Completed 11/22

Clock Cycle 1168:
 Current CPU Blocking $t4
(lw, 3064, $t4, 11, 22, 315, )
Completed 12/22

Clock Cycle 1169:
 Current CPU Blocking $t4
(lw, 3064, $t4, 12, 22, 315, )
Completed 13/22

Clock Cycle 1170:
 Current CPU Blocking $t4
(lw, 3064, $t4, 13, 22, 315, )
Completed 14/22

Clock Cycle 1171:
 Current CPU Blocking $t4
(lw, 3064, $t4, 14, 22, 315, )
Completed 15/22

Clock Cycle 1172:
 Current CPU Blocking $t4
(lw, 3064, $t4, 15, 22, 315, )
Completed 16/22

Clock Cycle 1173:
 Current CPU Blocking $t4
(lw, 3064, $t4, 16, 22, 315, )
Completed 17/22

Clock Cycle 1174:
 Current CPU Blocking $t4
(lw, 3064, $t4, 17, 22, 315, )
Completed 18/22

Clock Cycle 1175:
 Current CPU Blocking $t4
(lw, 3064, $t4, 18, 22, 315, )
Completed 19/22

Clock Cycle 1176:
 Current CPU Blocking $t4
(lw, 3064, $t4, 19, 22, 315, )
Completed 20/22

Clock Cycle 1177:
 Current CPU Blocking $t4
(lw, 3064, $t4, 20, 22, 315, )
Completed 21/22

Clock Cycle 1178:
 Current CPU Blocking $t4
(lw, 3064, $t4, 21, 22, 315, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3064 $t4 on Line 315

Clock Cycle 1179:
 Current CPU Blocking $t4

add$t4,$t4,$t2
$t4 = 0

Clock Cycle 1180:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2916 0 on Line 322

Clock Cycle 1181:
 Current CPU Blocking 
(sw, 2916, 0, 0, 0, 322, )
Started sw 2916 0 on Line 322
Completed 1/2
addi$t4,$t4,1780
$t4 = 1780

Clock Cycle 1182:
 Current CPU Blocking 
(sw, 2916, 0, 1, 2, 322, )
Completed 2/2
Finished Instruction sw 2916 0 on Line 322
sub$t1,$t1,$t0
$t1 = 3016

Clock Cycle 1183:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1792 0 on Line 325

Clock Cycle 1184:
 Current CPU Blocking 
(sw, 1792, 0, 0, 0, 325, )
Started sw 1792 0 on Line 325
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
slt$t3,$t4,$t2
$t3 = 0

Clock Cycle 1185:
 Current CPU Blocking 
(sw, 1792, 0, 1, 22, 325, )
Completed 2/22
DRAM Request(Read) Issued for lw 3632 $t3 on Line 327

Clock Cycle 1186:
 Current CPU Blocking 
(sw, 1792, 0, 2, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 3/22

Clock Cycle 1187:
 Current CPU Blocking $t3
(sw, 1792, 0, 3, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 4/22

Clock Cycle 1188:
 Current CPU Blocking $t3
(sw, 1792, 0, 4, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 5/22

Clock Cycle 1189:
 Current CPU Blocking $t3
(sw, 1792, 0, 5, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 6/22

Clock Cycle 1190:
 Current CPU Blocking $t3
(sw, 1792, 0, 6, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 7/22

Clock Cycle 1191:
 Current CPU Blocking $t3
(sw, 1792, 0, 7, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 8/22

Clock Cycle 1192:
 Current CPU Blocking $t3
(sw, 1792, 0, 8, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 9/22

Clock Cycle 1193:
 Current CPU Blocking $t3
(sw, 1792, 0, 9, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 10/22

Clock Cycle 1194:
 Current CPU Blocking $t3
(sw, 1792, 0, 10, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 11/22

Clock Cycle 1195:
 Current CPU Blocking $t3
(sw, 1792, 0, 11, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 12/22

Clock Cycle 1196:
 Current CPU Blocking $t3
(sw, 1792, 0, 12, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 13/22

Clock Cycle 1197:
 Current CPU Blocking $t3
(sw, 1792, 0, 13, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 14/22

Clock Cycle 1198:
 Current CPU Blocking $t3
(sw, 1792, 0, 14, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 15/22

Clock Cycle 1199:
 Current CPU Blocking $t3
(sw, 1792, 0, 15, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 16/22

Clock Cycle 1200:
 Current CPU Blocking $t3
(sw, 1792, 0, 16, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 17/22

Clock Cycle 1201:
 Current CPU Blocking $t3
(sw, 1792, 0, 17, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 18/22

Clock Cycle 1202:
 Current CPU Blocking $t3
(sw, 1792, 0, 18, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 19/22

Clock Cycle 1203:
 Current CPU Blocking $t3
(sw, 1792, 0, 19, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 20/22

Clock Cycle 1204:
 Current CPU Blocking $t3
(sw, 1792, 0, 20, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 21/22

Clock Cycle 1205:
 Current CPU Blocking $t3
(sw, 1792, 0, 21, 22, 325, )(lw, 3632, $t3, 0, 0, 327, )
Completed 22/22
Finished Instruction sw 1792 0 on Line 325

Clock Cycle 1206:
 Current CPU Blocking $t3
(lw, 3632, $t3, 0, 0, 327, )
Started lw 3632 $t3 on Line 327
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1207:
 Current CPU Blocking $t3
(lw, 3632, $t3, 1, 22, 327, )
Completed 2/22

Clock Cycle 1208:
 Current CPU Blocking $t3
(lw, 3632, $t3, 2, 22, 327, )
Completed 3/22

Clock Cycle 1209:
 Current CPU Blocking $t3
(lw, 3632, $t3, 3, 22, 327, )
Completed 4/22

Clock Cycle 1210:
 Current CPU Blocking $t3
(lw, 3632, $t3, 4, 22, 327, )
Completed 5/22

Clock Cycle 1211:
 Current CPU Blocking $t3
(lw, 3632, $t3, 5, 22, 327, )
Completed 6/22

Clock Cycle 1212:
 Current CPU Blocking $t3
(lw, 3632, $t3, 6, 22, 327, )
Completed 7/22

Clock Cycle 1213:
 Current CPU Blocking $t3
(lw, 3632, $t3, 7, 22, 327, )
Completed 8/22

Clock Cycle 1214:
 Current CPU Blocking $t3
(lw, 3632, $t3, 8, 22, 327, )
Completed 9/22

Clock Cycle 1215:
 Current CPU Blocking $t3
(lw, 3632, $t3, 9, 22, 327, )
Completed 10/22

Clock Cycle 1216:
 Current CPU Blocking $t3
(lw, 3632, $t3, 10, 22, 327, )
Completed 11/22

Clock Cycle 1217:
 Current CPU Blocking $t3
(lw, 3632, $t3, 11, 22, 327, )
Completed 12/22

Clock Cycle 1218:
 Current CPU Blocking $t3
(lw, 3632, $t3, 12, 22, 327, )
Completed 13/22

Clock Cycle 1219:
 Current CPU Blocking $t3
(lw, 3632, $t3, 13, 22, 327, )
Completed 14/22

Clock Cycle 1220:
 Current CPU Blocking $t3
(lw, 3632, $t3, 14, 22, 327, )
Completed 15/22

Clock Cycle 1221:
 Current CPU Blocking $t3
(lw, 3632, $t3, 15, 22, 327, )
Completed 16/22

Clock Cycle 1222:
 Current CPU Blocking $t3
(lw, 3632, $t3, 16, 22, 327, )
Completed 17/22

Clock Cycle 1223:
 Current CPU Blocking $t3
(lw, 3632, $t3, 17, 22, 327, )
Completed 18/22

Clock Cycle 1224:
 Current CPU Blocking $t3
(lw, 3632, $t3, 18, 22, 327, )
Completed 19/22

Clock Cycle 1225:
 Current CPU Blocking $t3
(lw, 3632, $t3, 19, 22, 327, )
Completed 20/22

Clock Cycle 1226:
 Current CPU Blocking $t3
(lw, 3632, $t3, 20, 22, 327, )
Completed 21/22

Clock Cycle 1227:
 Current CPU Blocking $t3
(lw, 3632, $t3, 21, 22, 327, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3632 $t3 on Line 327

Clock Cycle 1228:
 Current CPU Blocking $t3

add$t0,$t0,$t3
$t0 = 0

Clock Cycle 1229:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3308 3016 on Line 329

Clock Cycle 1230:
 Current CPU Blocking 
(sw, 3308, 3016, 0, 0, 329, )
Started sw 3308 3016 on Line 329
Completed 1/2
DRAM Request(Read) Issued for lw 1828 $t2 on Line 330

Clock Cycle 1231:
 Current CPU Blocking 
(sw, 3308, 3016, 1, 2, 329, )(lw, 1828, $t2, 0, 0, 330, )
Completed 2/2
Finished Instruction sw 3308 3016 on Line 329
addi$t1,$t3,192
$t1 = 192

Clock Cycle 1232:
 Current CPU Blocking 
(lw, 1828, $t2, 0, 0, 330, )
Started lw 1828 $t2 on Line 330
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add$t3,$t0,$t4
$t3 = 1780

Clock Cycle 1233:
 Current CPU Blocking 
(lw, 1828, $t2, 1, 22, 330, )
Completed 2/22
DRAM Request(Write) Issued for sw 1644 192 on Line 333

Clock Cycle 1234:
 Current CPU Blocking 
(lw, 1828, $t2, 2, 22, 330, )(sw, 1644, 192, 0, 0, 333, )
Completed 3/22
DRAM Request(Read) Issued for lw 2892 $t4 on Line 334

Clock Cycle 1235:
 Current CPU Blocking 
(lw, 1828, $t2, 3, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 4/22

Clock Cycle 1236:
 Current CPU Blocking $t2
(lw, 1828, $t2, 4, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 5/22

Clock Cycle 1237:
 Current CPU Blocking $t2
(lw, 1828, $t2, 5, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 6/22

Clock Cycle 1238:
 Current CPU Blocking $t2
(lw, 1828, $t2, 6, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 7/22

Clock Cycle 1239:
 Current CPU Blocking $t2
(lw, 1828, $t2, 7, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 8/22

Clock Cycle 1240:
 Current CPU Blocking $t2
(lw, 1828, $t2, 8, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 9/22

Clock Cycle 1241:
 Current CPU Blocking $t2
(lw, 1828, $t2, 9, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 10/22
Memory at 3308 = 3016

Clock Cycle 1242:
 Current CPU Blocking $t2
(lw, 1828, $t2, 10, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 11/22

Clock Cycle 1243:
 Current CPU Blocking $t2
(lw, 1828, $t2, 11, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 12/22

Clock Cycle 1244:
 Current CPU Blocking $t2
(lw, 1828, $t2, 12, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 13/22

Clock Cycle 1245:
 Current CPU Blocking $t2
(lw, 1828, $t2, 13, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 14/22

Clock Cycle 1246:
 Current CPU Blocking $t2
(lw, 1828, $t2, 14, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 15/22

Clock Cycle 1247:
 Current CPU Blocking $t2
(lw, 1828, $t2, 15, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 16/22

Clock Cycle 1248:
 Current CPU Blocking $t2
(lw, 1828, $t2, 16, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 17/22

Clock Cycle 1249:
 Current CPU Blocking $t2
(lw, 1828, $t2, 17, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 18/22

Clock Cycle 1250:
 Current CPU Blocking $t2
(lw, 1828, $t2, 18, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 19/22

Clock Cycle 1251:
 Current CPU Blocking $t2
(lw, 1828, $t2, 19, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 20/22

Clock Cycle 1252:
 Current CPU Blocking $t2
(lw, 1828, $t2, 20, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 21/22

Clock Cycle 1253:
 Current CPU Blocking $t2
(lw, 1828, $t2, 21, 22, 330, )(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1828 $t2 on Line 330

Clock Cycle 1254:
 Current CPU Blocking $t2
(sw, 1644, 192, 0, 0, 333, )(lw, 2892, $t4, 0, 0, 334, )
Started sw 1644 192 on Line 333
Completed 1/2
slt$t2,$t2,$t3
$t2 = 1

Clock Cycle 1255:
 Current CPU Blocking 
(sw, 1644, 192, 1, 2, 333, )(lw, 2892, $t4, 0, 0, 334, )
Completed 2/2
Finished Instruction sw 1644 192 on Line 333
DRAM Request(Write) Issued for sw 3492 192 on Line 336

Clock Cycle 1256:
 Current CPU Blocking 
(lw, 2892, $t4, 0, 0, 334, )(sw, 3492, 192, 0, 0, 336, )
Started lw 2892 $t4 on Line 334
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t0,$t0,1704
$t0 = 1704

Clock Cycle 1257:
 Current CPU Blocking 
(lw, 2892, $t4, 1, 22, 334, )(sw, 3492, 192, 0, 0, 336, )
Completed 2/22
slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 1258:
 Current CPU Blocking 
(lw, 2892, $t4, 2, 22, 334, )(sw, 3492, 192, 0, 0, 336, )
Completed 3/22
addi$t3,$t0,288
$t3 = 288

Clock Cycle 1259:
 Current CPU Blocking 
(lw, 2892, $t4, 3, 22, 334, )(sw, 3492, 192, 0, 0, 336, )
Completed 4/22
DRAM Request(Write) Issued for sw 3492 192 on Line 340

Clock Cycle 1260:
 Current CPU Blocking 
(lw, 2892, $t4, 4, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 5/22

Clock Cycle 1261:
 Current CPU Blocking $t4
(lw, 2892, $t4, 5, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 6/22

Clock Cycle 1262:
 Current CPU Blocking $t4
(lw, 2892, $t4, 6, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 7/22

Clock Cycle 1263:
 Current CPU Blocking $t4
(lw, 2892, $t4, 7, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 8/22

Clock Cycle 1264:
 Current CPU Blocking $t4
(lw, 2892, $t4, 8, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 9/22

Clock Cycle 1265:
 Current CPU Blocking $t4
(lw, 2892, $t4, 9, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 10/22
Memory at 1644 = 192

Clock Cycle 1266:
 Current CPU Blocking $t4
(lw, 2892, $t4, 10, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 11/22

Clock Cycle 1267:
 Current CPU Blocking $t4
(lw, 2892, $t4, 11, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 12/22

Clock Cycle 1268:
 Current CPU Blocking $t4
(lw, 2892, $t4, 12, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 13/22

Clock Cycle 1269:
 Current CPU Blocking $t4
(lw, 2892, $t4, 13, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 14/22

Clock Cycle 1270:
 Current CPU Blocking $t4
(lw, 2892, $t4, 14, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 15/22

Clock Cycle 1271:
 Current CPU Blocking $t4
(lw, 2892, $t4, 15, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 16/22

Clock Cycle 1272:
 Current CPU Blocking $t4
(lw, 2892, $t4, 16, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 17/22

Clock Cycle 1273:
 Current CPU Blocking $t4
(lw, 2892, $t4, 17, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 18/22

Clock Cycle 1274:
 Current CPU Blocking $t4
(lw, 2892, $t4, 18, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 19/22

Clock Cycle 1275:
 Current CPU Blocking $t4
(lw, 2892, $t4, 19, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 20/22

Clock Cycle 1276:
 Current CPU Blocking $t4
(lw, 2892, $t4, 20, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 21/22

Clock Cycle 1277:
 Current CPU Blocking $t4
(lw, 2892, $t4, 21, 22, 334, )(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2892 $t4 on Line 334

Clock Cycle 1278:
 Current CPU Blocking $t4
(sw, 3492, 192, 0, 0, 336, )(sw, 3492, 192, 0, 0, 340, )
Started sw 3492 192 on Line 336
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sub$t4,$t3,$t2
$t4 = 287

Clock Cycle 1279:
 Current CPU Blocking 
(sw, 3492, 192, 1, 12, 336, )(sw, 3492, 192, 0, 0, 340, )
Completed 2/12
DRAM Request(Read) Issued for lw 3888 $t2 on Line 342

Clock Cycle 1280:
 Current CPU Blocking 
(sw, 3492, 192, 2, 12, 336, )(sw, 3492, 192, 0, 0, 340, )(lw, 3888, $t2, 0, 0, 342, )
Completed 3/12

Clock Cycle 1281:
 Current CPU Blocking $t2
(sw, 3492, 192, 3, 12, 336, )(lw, 3888, $t2, 0, 0, 342, )(sw, 3492, 192, 0, 0, 340, )
Completed 4/12

Clock Cycle 1282:
 Current CPU Blocking $t2
(sw, 3492, 192, 4, 12, 336, )(lw, 3888, $t2, 0, 0, 342, )(sw, 3492, 192, 0, 0, 340, )
Completed 5/12

Clock Cycle 1283:
 Current CPU Blocking $t2
(sw, 3492, 192, 5, 12, 336, )(lw, 3888, $t2, 0, 0, 342, )(sw, 3492, 192, 0, 0, 340, )
Completed 6/12

Clock Cycle 1284:
 Current CPU Blocking $t2
(sw, 3492, 192, 6, 12, 336, )(lw, 3888, $t2, 0, 0, 342, )(sw, 3492, 192, 0, 0, 340, )
Completed 7/12

Clock Cycle 1285:
 Current CPU Blocking $t2
(sw, 3492, 192, 7, 12, 336, )(lw, 3888, $t2, 0, 0, 342, )(sw, 3492, 192, 0, 0, 340, )
Completed 8/12

Clock Cycle 1286:
 Current CPU Blocking $t2
(sw, 3492, 192, 8, 12, 336, )(lw, 3888, $t2, 0, 0, 342, )(sw, 3492, 192, 0, 0, 340, )
Completed 9/12

Clock Cycle 1287:
 Current CPU Blocking $t2
(sw, 3492, 192, 9, 12, 336, )(lw, 3888, $t2, 0, 0, 342, )(sw, 3492, 192, 0, 0, 340, )
Completed 10/12

Clock Cycle 1288:
 Current CPU Blocking $t2
(sw, 3492, 192, 10, 12, 336, )(lw, 3888, $t2, 0, 0, 342, )(sw, 3492, 192, 0, 0, 340, )
Completed 11/12

Clock Cycle 1289:
 Current CPU Blocking $t2
(sw, 3492, 192, 11, 12, 336, )(lw, 3888, $t2, 0, 0, 342, )(sw, 3492, 192, 0, 0, 340, )
Completed 12/12
Finished Instruction sw 3492 192 on Line 336

Clock Cycle 1290:
 Current CPU Blocking $t2
(lw, 3888, $t2, 0, 0, 342, )(sw, 3492, 192, 0, 0, 340, )
Started lw 3888 $t2 on Line 342
Completed 1/2

Clock Cycle 1291:
 Current CPU Blocking $t2
(lw, 3888, $t2, 1, 2, 342, )(sw, 3492, 192, 0, 0, 340, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3888 $t2 on Line 342

Clock Cycle 1292:
 Current CPU Blocking $t2
(sw, 3492, 192, 0, 0, 340, )
Started sw 3492 192 on Line 340
Completed 1/2
add$t1,$t2,$t3
$t1 = 288

Clock Cycle 1293:
 Current CPU Blocking 
(sw, 3492, 192, 1, 2, 340, )
Completed 2/2
Finished Instruction sw 3492 192 on Line 340
slt$t4,$t2,$t1
$t4 = 1

Clock Cycle 1294:
 Current CPU Blocking 

add$t4,$t2,$t2
$t4 = 0

Clock Cycle 1295:
 Current CPU Blocking 

addi$t2,$t0,3996
$t2 = 3996

Clock Cycle 1296:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 836 $t3 on Line 347

Clock Cycle 1297:
 Current CPU Blocking 
(lw, 836, $t3, 0, 0, 347, )
Started lw 836 $t3 on Line 347
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2352 0 on Line 348

Clock Cycle 1298:
 Current CPU Blocking 
(lw, 836, $t3, 1, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 2/22
add$t1,$t4,$t4
$t1 = 0

Clock Cycle 1299:
 Current CPU Blocking 
(lw, 836, $t3, 2, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 3/22

Clock Cycle 1300:
 Current CPU Blocking $t3
(lw, 836, $t3, 3, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 4/22

Clock Cycle 1301:
 Current CPU Blocking $t3
(lw, 836, $t3, 4, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 5/22

Clock Cycle 1302:
 Current CPU Blocking $t3
(lw, 836, $t3, 5, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 6/22

Clock Cycle 1303:
 Current CPU Blocking $t3
(lw, 836, $t3, 6, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 7/22

Clock Cycle 1304:
 Current CPU Blocking $t3
(lw, 836, $t3, 7, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 8/22

Clock Cycle 1305:
 Current CPU Blocking $t3
(lw, 836, $t3, 8, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 9/22

Clock Cycle 1306:
 Current CPU Blocking $t3
(lw, 836, $t3, 9, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 10/22
Memory at 3492 = 192

Clock Cycle 1307:
 Current CPU Blocking $t3
(lw, 836, $t3, 10, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 11/22

Clock Cycle 1308:
 Current CPU Blocking $t3
(lw, 836, $t3, 11, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 12/22

Clock Cycle 1309:
 Current CPU Blocking $t3
(lw, 836, $t3, 12, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 13/22

Clock Cycle 1310:
 Current CPU Blocking $t3
(lw, 836, $t3, 13, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 14/22

Clock Cycle 1311:
 Current CPU Blocking $t3
(lw, 836, $t3, 14, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 15/22

Clock Cycle 1312:
 Current CPU Blocking $t3
(lw, 836, $t3, 15, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 16/22

Clock Cycle 1313:
 Current CPU Blocking $t3
(lw, 836, $t3, 16, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 17/22

Clock Cycle 1314:
 Current CPU Blocking $t3
(lw, 836, $t3, 17, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 18/22

Clock Cycle 1315:
 Current CPU Blocking $t3
(lw, 836, $t3, 18, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 19/22

Clock Cycle 1316:
 Current CPU Blocking $t3
(lw, 836, $t3, 19, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 20/22

Clock Cycle 1317:
 Current CPU Blocking $t3
(lw, 836, $t3, 20, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 21/22

Clock Cycle 1318:
 Current CPU Blocking $t3
(lw, 836, $t3, 21, 22, 347, )(sw, 2352, 0, 0, 0, 348, )
Completed 22/22
$t3 = 0
Finished Instruction lw 836 $t3 on Line 347

Clock Cycle 1319:
 Current CPU Blocking $t3
(sw, 2352, 0, 0, 0, 348, )
Started sw 2352 0 on Line 348
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t1,$t2,$t3
$t1 = 0

Clock Cycle 1320:
 Current CPU Blocking 
(sw, 2352, 0, 1, 12, 348, )
Completed 2/12
mul$t3,$t1,$t0
$t3 = 0

Clock Cycle 1321:
 Current CPU Blocking 
(sw, 2352, 0, 2, 12, 348, )
Completed 3/12
addi$t0,$t4,28
$t0 = 28

Clock Cycle 1322:
 Current CPU Blocking 
(sw, 2352, 0, 3, 12, 348, )
Completed 4/12
add$t0,$t2,$t0
$t0 = 4024

Clock Cycle 1323:
 Current CPU Blocking 
(sw, 2352, 0, 4, 12, 348, )
Completed 5/12
slt$t4,$t1,$t2
$t4 = 1

Clock Cycle 1324:
 Current CPU Blocking 
(sw, 2352, 0, 5, 12, 348, )
Completed 6/12
addi$t3,$t4,1860
$t3 = 1861

Clock Cycle 1325:
 Current CPU Blocking 
(sw, 2352, 0, 6, 12, 348, )
Completed 7/12
DRAM Request(Write) Issued for sw 2740 4024 on Line 356

Clock Cycle 1326:
 Current CPU Blocking 
(sw, 2352, 0, 7, 12, 348, )(sw, 2740, 4024, 0, 0, 356, )
Completed 8/12
slt$t4,$t4,$t4
$t4 = 0

Clock Cycle 1327:
 Current CPU Blocking 
(sw, 2352, 0, 8, 12, 348, )(sw, 2740, 4024, 0, 0, 356, )
Completed 9/12
DRAM Request(Read) Issued for lw 2780 $t3 on Line 358

Clock Cycle 1328:
 Current CPU Blocking 
(sw, 2352, 0, 9, 12, 348, )(sw, 2740, 4024, 0, 0, 356, )(lw, 2780, $t3, 0, 0, 358, )
Completed 10/12
addi$t0,$t4,3440
$t0 = 3440

Clock Cycle 1329:
 Current CPU Blocking 
(sw, 2352, 0, 10, 12, 348, )(sw, 2740, 4024, 0, 0, 356, )(lw, 2780, $t3, 0, 0, 358, )
Completed 11/12
addi$t1,$t4,3144
$t1 = 3144

Clock Cycle 1330:
 Current CPU Blocking 
(sw, 2352, 0, 11, 12, 348, )(sw, 2740, 4024, 0, 0, 356, )(lw, 2780, $t3, 0, 0, 358, )
Completed 12/12
Finished Instruction sw 2352 0 on Line 348

Clock Cycle 1331:
 Current CPU Blocking $t3
(sw, 2740, 4024, 0, 0, 356, )(lw, 2780, $t3, 0, 0, 358, )
Started sw 2740 4024 on Line 356
Completed 1/2

Clock Cycle 1332:
 Current CPU Blocking $t3
(sw, 2740, 4024, 1, 2, 356, )(lw, 2780, $t3, 0, 0, 358, )
Completed 2/2
Finished Instruction sw 2740 4024 on Line 356

Clock Cycle 1333:
 Current CPU Blocking $t3
(lw, 2780, $t3, 0, 0, 358, )
Started lw 2780 $t3 on Line 358
Completed 1/2

Clock Cycle 1334:
 Current CPU Blocking $t3
(lw, 2780, $t3, 1, 2, 358, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2780 $t3 on Line 358

Clock Cycle 1335:
 Current CPU Blocking $t3

mul$t3,$t2,$t3
$t3 = 0

Clock Cycle 1336:
 Current CPU Blocking 

sub$t0,$t1,$t2
$t0 = -852

Clock Cycle 1337:
 Current CPU Blocking 

slt$t0,$t4,$t2
$t0 = 1

Clock Cycle 1338:
 Current CPU Blocking 

sub$t1,$t4,$t2
$t1 = -3996

Clock Cycle 1339:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 788 -3996 on Line 365

Clock Cycle 1340:
 Current CPU Blocking 
(sw, 788, -3996, 0, 0, 365, )
Started sw 788 -3996 on Line 365
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
slt$t2,$t3,$t3
$t2 = 0

Clock Cycle 1341:
 Current CPU Blocking 
(sw, 788, -3996, 1, 22, 365, )
Completed 2/22
addi$t2,$t4,3048
$t2 = 3048

Clock Cycle 1342:
 Current CPU Blocking 
(sw, 788, -3996, 2, 22, 365, )
Completed 3/22
add$t3,$t3,$t3
$t3 = 0

Clock Cycle 1343:
 Current CPU Blocking 
(sw, 788, -3996, 3, 22, 365, )
Completed 4/22
add$t0,$t4,$t1
$t0 = -3996

Clock Cycle 1344:
 Current CPU Blocking 
(sw, 788, -3996, 4, 22, 365, )
Completed 5/22
sub$t4,$t4,$t2
$t4 = -3048

Clock Cycle 1345:
 Current CPU Blocking 
(sw, 788, -3996, 5, 22, 365, )
Completed 6/22
mul$t4,$t3,$t3
$t4 = 0

Clock Cycle 1346:
 Current CPU Blocking 
(sw, 788, -3996, 6, 22, 365, )
Completed 7/22
DRAM Request(Read) Issued for lw 3188 $t2 on Line 372

Clock Cycle 1347:
 Current CPU Blocking 
(sw, 788, -3996, 7, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 8/22
slt$t3,$t0,$t0
$t3 = 0

Clock Cycle 1348:
 Current CPU Blocking 
(sw, 788, -3996, 8, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 9/22

Clock Cycle 1349:
 Current CPU Blocking $t2
(sw, 788, -3996, 9, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 10/22
Memory at 2740 = 4024

Clock Cycle 1350:
 Current CPU Blocking $t2
(sw, 788, -3996, 10, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 11/22

Clock Cycle 1351:
 Current CPU Blocking $t2
(sw, 788, -3996, 11, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 12/22

Clock Cycle 1352:
 Current CPU Blocking $t2
(sw, 788, -3996, 12, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 13/22

Clock Cycle 1353:
 Current CPU Blocking $t2
(sw, 788, -3996, 13, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 14/22

Clock Cycle 1354:
 Current CPU Blocking $t2
(sw, 788, -3996, 14, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 15/22

Clock Cycle 1355:
 Current CPU Blocking $t2
(sw, 788, -3996, 15, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 16/22

Clock Cycle 1356:
 Current CPU Blocking $t2
(sw, 788, -3996, 16, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 17/22

Clock Cycle 1357:
 Current CPU Blocking $t2
(sw, 788, -3996, 17, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 18/22

Clock Cycle 1358:
 Current CPU Blocking $t2
(sw, 788, -3996, 18, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 19/22

Clock Cycle 1359:
 Current CPU Blocking $t2
(sw, 788, -3996, 19, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 20/22

Clock Cycle 1360:
 Current CPU Blocking $t2
(sw, 788, -3996, 20, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 21/22

Clock Cycle 1361:
 Current CPU Blocking $t2
(sw, 788, -3996, 21, 22, 365, )(lw, 3188, $t2, 0, 0, 372, )
Completed 22/22
Finished Instruction sw 788 -3996 on Line 365

Clock Cycle 1362:
 Current CPU Blocking $t2
(lw, 3188, $t2, 0, 0, 372, )
Started lw 3188 $t2 on Line 372
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1363:
 Current CPU Blocking $t2
(lw, 3188, $t2, 1, 22, 372, )
Completed 2/22

Clock Cycle 1364:
 Current CPU Blocking $t2
(lw, 3188, $t2, 2, 22, 372, )
Completed 3/22

Clock Cycle 1365:
 Current CPU Blocking $t2
(lw, 3188, $t2, 3, 22, 372, )
Completed 4/22

Clock Cycle 1366:
 Current CPU Blocking $t2
(lw, 3188, $t2, 4, 22, 372, )
Completed 5/22

Clock Cycle 1367:
 Current CPU Blocking $t2
(lw, 3188, $t2, 5, 22, 372, )
Completed 6/22

Clock Cycle 1368:
 Current CPU Blocking $t2
(lw, 3188, $t2, 6, 22, 372, )
Completed 7/22

Clock Cycle 1369:
 Current CPU Blocking $t2
(lw, 3188, $t2, 7, 22, 372, )
Completed 8/22

Clock Cycle 1370:
 Current CPU Blocking $t2
(lw, 3188, $t2, 8, 22, 372, )
Completed 9/22

Clock Cycle 1371:
 Current CPU Blocking $t2
(lw, 3188, $t2, 9, 22, 372, )
Completed 10/22
Memory at 788 = -3996

Clock Cycle 1372:
 Current CPU Blocking $t2
(lw, 3188, $t2, 10, 22, 372, )
Completed 11/22

Clock Cycle 1373:
 Current CPU Blocking $t2
(lw, 3188, $t2, 11, 22, 372, )
Completed 12/22

Clock Cycle 1374:
 Current CPU Blocking $t2
(lw, 3188, $t2, 12, 22, 372, )
Completed 13/22

Clock Cycle 1375:
 Current CPU Blocking $t2
(lw, 3188, $t2, 13, 22, 372, )
Completed 14/22

Clock Cycle 1376:
 Current CPU Blocking $t2
(lw, 3188, $t2, 14, 22, 372, )
Completed 15/22

Clock Cycle 1377:
 Current CPU Blocking $t2
(lw, 3188, $t2, 15, 22, 372, )
Completed 16/22

Clock Cycle 1378:
 Current CPU Blocking $t2
(lw, 3188, $t2, 16, 22, 372, )
Completed 17/22

Clock Cycle 1379:
 Current CPU Blocking $t2
(lw, 3188, $t2, 17, 22, 372, )
Completed 18/22

Clock Cycle 1380:
 Current CPU Blocking $t2
(lw, 3188, $t2, 18, 22, 372, )
Completed 19/22

Clock Cycle 1381:
 Current CPU Blocking $t2
(lw, 3188, $t2, 19, 22, 372, )
Completed 20/22

Clock Cycle 1382:
 Current CPU Blocking $t2
(lw, 3188, $t2, 20, 22, 372, )
Completed 21/22

Clock Cycle 1383:
 Current CPU Blocking $t2
(lw, 3188, $t2, 21, 22, 372, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3188 $t2 on Line 372

Clock Cycle 1384:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 3128 0 on Line 374

Clock Cycle 1385:
 Current CPU Blocking 
(sw, 3128, 0, 0, 0, 374, )
Started sw 3128 0 on Line 374
Completed 1/2
DRAM Request(Read) Issued for lw 3512 $t1 on Line 375

Clock Cycle 1386:
 Current CPU Blocking 
(sw, 3128, 0, 1, 2, 374, )(lw, 3512, $t1, 0, 0, 375, )
Completed 2/2
Finished Instruction sw 3128 0 on Line 374

Clock Cycle 1387:
 Current CPU Blocking $t1
(lw, 3512, $t1, 0, 0, 375, )
Started lw 3512 $t1 on Line 375
Completed 1/2

Clock Cycle 1388:
 Current CPU Blocking $t1
(lw, 3512, $t1, 1, 2, 375, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3512 $t1 on Line 375

Clock Cycle 1389:
 Current CPU Blocking $t1

mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 1390:
 Current CPU Blocking 

mul$t4,$t2,$t1
$t4 = 0

Clock Cycle 1391:
 Current CPU Blocking 

slt$t1,$t3,$t1
$t1 = 0

Clock Cycle 1392:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1248 $t2 on Line 379

Clock Cycle 1393:
 Current CPU Blocking 
(lw, 1248, $t2, 0, 0, 379, )
Started lw 1248 $t2 on Line 379
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
mul$t4,$t3,$t0
$t4 = 0

Clock Cycle 1394:
 Current CPU Blocking 
(lw, 1248, $t2, 1, 22, 379, )
Completed 2/22
DRAM Request(Read) Issued for lw 2628 $t0 on Line 381

Clock Cycle 1395:
 Current CPU Blocking 
(lw, 1248, $t2, 2, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )
Completed 3/22
DRAM Request(Write) Issued for sw 3696 0 on Line 382

Clock Cycle 1396:
 Current CPU Blocking 
(lw, 1248, $t2, 3, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 4/22

Clock Cycle 1397:
 Current CPU Blocking $t0
(lw, 1248, $t2, 4, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 5/22

Clock Cycle 1398:
 Current CPU Blocking $t0
(lw, 1248, $t2, 5, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 6/22

Clock Cycle 1399:
 Current CPU Blocking $t0
(lw, 1248, $t2, 6, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 7/22

Clock Cycle 1400:
 Current CPU Blocking $t0
(lw, 1248, $t2, 7, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 8/22

Clock Cycle 1401:
 Current CPU Blocking $t0
(lw, 1248, $t2, 8, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 9/22

Clock Cycle 1402:
 Current CPU Blocking $t0
(lw, 1248, $t2, 9, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 10/22

Clock Cycle 1403:
 Current CPU Blocking $t0
(lw, 1248, $t2, 10, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 11/22

Clock Cycle 1404:
 Current CPU Blocking $t0
(lw, 1248, $t2, 11, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 12/22

Clock Cycle 1405:
 Current CPU Blocking $t0
(lw, 1248, $t2, 12, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 13/22

Clock Cycle 1406:
 Current CPU Blocking $t0
(lw, 1248, $t2, 13, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 14/22

Clock Cycle 1407:
 Current CPU Blocking $t0
(lw, 1248, $t2, 14, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 15/22

Clock Cycle 1408:
 Current CPU Blocking $t0
(lw, 1248, $t2, 15, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 16/22

Clock Cycle 1409:
 Current CPU Blocking $t0
(lw, 1248, $t2, 16, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 17/22

Clock Cycle 1410:
 Current CPU Blocking $t0
(lw, 1248, $t2, 17, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 18/22

Clock Cycle 1411:
 Current CPU Blocking $t0
(lw, 1248, $t2, 18, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 19/22

Clock Cycle 1412:
 Current CPU Blocking $t0
(lw, 1248, $t2, 19, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 20/22

Clock Cycle 1413:
 Current CPU Blocking $t0
(lw, 1248, $t2, 20, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 21/22

Clock Cycle 1414:
 Current CPU Blocking $t0
(lw, 1248, $t2, 21, 22, 379, )(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1248 $t2 on Line 379

Clock Cycle 1415:
 Current CPU Blocking $t0
(lw, 2628, $t0, 0, 0, 381, )(sw, 3696, 0, 0, 0, 382, )
Started lw 2628 $t0 on Line 381
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 1416:
 Current CPU Blocking $t0
(lw, 2628, $t0, 1, 12, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 2/12

Clock Cycle 1417:
 Current CPU Blocking $t0
(lw, 2628, $t0, 2, 12, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 3/12

Clock Cycle 1418:
 Current CPU Blocking $t0
(lw, 2628, $t0, 3, 12, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 4/12

Clock Cycle 1419:
 Current CPU Blocking $t0
(lw, 2628, $t0, 4, 12, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 5/12

Clock Cycle 1420:
 Current CPU Blocking $t0
(lw, 2628, $t0, 5, 12, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 6/12

Clock Cycle 1421:
 Current CPU Blocking $t0
(lw, 2628, $t0, 6, 12, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 7/12

Clock Cycle 1422:
 Current CPU Blocking $t0
(lw, 2628, $t0, 7, 12, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 8/12

Clock Cycle 1423:
 Current CPU Blocking $t0
(lw, 2628, $t0, 8, 12, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 9/12

Clock Cycle 1424:
 Current CPU Blocking $t0
(lw, 2628, $t0, 9, 12, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 10/12

Clock Cycle 1425:
 Current CPU Blocking $t0
(lw, 2628, $t0, 10, 12, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 11/12

Clock Cycle 1426:
 Current CPU Blocking $t0
(lw, 2628, $t0, 11, 12, 381, )(sw, 3696, 0, 0, 0, 382, )
Completed 12/12
$t0 = 0
Finished Instruction lw 2628 $t0 on Line 381

Clock Cycle 1427:
 Current CPU Blocking $t0
(sw, 3696, 0, 0, 0, 382, )
Started sw 3696 0 on Line 382
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t1,$t0,2992
$t1 = 2992

Clock Cycle 1428:
 Current CPU Blocking 
(sw, 3696, 0, 1, 12, 382, )
Completed 2/12
slt$t1,$t3,$t1
$t1 = 1

Clock Cycle 1429:
 Current CPU Blocking 
(sw, 3696, 0, 2, 12, 382, )
Completed 3/12
mul$t0,$t2,$t3
$t0 = 0

Clock Cycle 1430:
 Current CPU Blocking 
(sw, 3696, 0, 3, 12, 382, )
Completed 4/12
mul$t0,$t2,$t4
$t0 = 0

Clock Cycle 1431:
 Current CPU Blocking 
(sw, 3696, 0, 4, 12, 382, )
Completed 5/12
addi$t2,$t3,1072
$t2 = 1072

Clock Cycle 1432:
 Current CPU Blocking 
(sw, 3696, 0, 5, 12, 382, )
Completed 6/12
slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 1433:
 Current CPU Blocking 
(sw, 3696, 0, 6, 12, 382, )
Completed 7/12
mul$t3,$t0,$t4
$t3 = 0

Clock Cycle 1434:
 Current CPU Blocking 
(sw, 3696, 0, 7, 12, 382, )
Completed 8/12
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 1435:
 Current CPU Blocking 
(sw, 3696, 0, 8, 12, 382, )
Completed 9/12
slt$t2,$t1,$t2
$t2 = 1

Clock Cycle 1436:
 Current CPU Blocking 
(sw, 3696, 0, 9, 12, 382, )
Completed 10/12
mul$t3,$t3,$t0
$t3 = 0

Clock Cycle 1437:
 Current CPU Blocking 
(sw, 3696, 0, 10, 12, 382, )
Completed 11/12
add$t3,$t2,$t0
$t3 = 1

Clock Cycle 1438:
 Current CPU Blocking 
(sw, 3696, 0, 11, 12, 382, )
Completed 12/12
Finished Instruction sw 3696 0 on Line 382
DRAM Request(Read) Issued for lw 2492 $t0 on Line 394

Clock Cycle 1439:
 Current CPU Blocking 
(lw, 2492, $t0, 0, 0, 394, )
Started lw 2492 $t0 on Line 394
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1440:
 Current CPU Blocking $t0
(lw, 2492, $t0, 1, 22, 394, )
Completed 2/22

Clock Cycle 1441:
 Current CPU Blocking $t0
(lw, 2492, $t0, 2, 22, 394, )
Completed 3/22

Clock Cycle 1442:
 Current CPU Blocking $t0
(lw, 2492, $t0, 3, 22, 394, )
Completed 4/22

Clock Cycle 1443:
 Current CPU Blocking $t0
(lw, 2492, $t0, 4, 22, 394, )
Completed 5/22

Clock Cycle 1444:
 Current CPU Blocking $t0
(lw, 2492, $t0, 5, 22, 394, )
Completed 6/22

Clock Cycle 1445:
 Current CPU Blocking $t0
(lw, 2492, $t0, 6, 22, 394, )
Completed 7/22

Clock Cycle 1446:
 Current CPU Blocking $t0
(lw, 2492, $t0, 7, 22, 394, )
Completed 8/22

Clock Cycle 1447:
 Current CPU Blocking $t0
(lw, 2492, $t0, 8, 22, 394, )
Completed 9/22

Clock Cycle 1448:
 Current CPU Blocking $t0
(lw, 2492, $t0, 9, 22, 394, )
Completed 10/22

Clock Cycle 1449:
 Current CPU Blocking $t0
(lw, 2492, $t0, 10, 22, 394, )
Completed 11/22

Clock Cycle 1450:
 Current CPU Blocking $t0
(lw, 2492, $t0, 11, 22, 394, )
Completed 12/22

Clock Cycle 1451:
 Current CPU Blocking $t0
(lw, 2492, $t0, 12, 22, 394, )
Completed 13/22

Clock Cycle 1452:
 Current CPU Blocking $t0
(lw, 2492, $t0, 13, 22, 394, )
Completed 14/22

Clock Cycle 1453:
 Current CPU Blocking $t0
(lw, 2492, $t0, 14, 22, 394, )
Completed 15/22

Clock Cycle 1454:
 Current CPU Blocking $t0
(lw, 2492, $t0, 15, 22, 394, )
Completed 16/22

Clock Cycle 1455:
 Current CPU Blocking $t0
(lw, 2492, $t0, 16, 22, 394, )
Completed 17/22

Clock Cycle 1456:
 Current CPU Blocking $t0
(lw, 2492, $t0, 17, 22, 394, )
Completed 18/22

Clock Cycle 1457:
 Current CPU Blocking $t0
(lw, 2492, $t0, 18, 22, 394, )
Completed 19/22

Clock Cycle 1458:
 Current CPU Blocking $t0
(lw, 2492, $t0, 19, 22, 394, )
Completed 20/22

Clock Cycle 1459:
 Current CPU Blocking $t0
(lw, 2492, $t0, 20, 22, 394, )
Completed 21/22

Clock Cycle 1460:
 Current CPU Blocking $t0
(lw, 2492, $t0, 21, 22, 394, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2492 $t0 on Line 394

Clock Cycle 1461:
 Current CPU Blocking $t0

add$t1,$t4,$t0
$t1 = 0

Clock Cycle 1462:
 Current CPU Blocking 

add$t3,$t0,$t2
$t3 = 1

Clock Cycle 1463:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2880 0 on Line 397

Clock Cycle 1464:
 Current CPU Blocking 
(sw, 2880, 0, 0, 0, 397, )
Started sw 2880 0 on Line 397
Completed 1/2
mul$t1,$t0,$t3
$t1 = 0

Clock Cycle 1465:
 Current CPU Blocking 
(sw, 2880, 0, 1, 2, 397, )
Completed 2/2
Finished Instruction sw 2880 0 on Line 397
addi$t1,$t1,3784
$t1 = 3784

Clock Cycle 1466:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 884 3784 on Line 400

Clock Cycle 1467:
 Current CPU Blocking 
(sw, 884, 3784, 0, 0, 400, )
Started sw 884 3784 on Line 400
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1348 1 on Line 401

Clock Cycle 1468:
 Current CPU Blocking 
(sw, 884, 3784, 1, 22, 400, )(sw, 1348, 1, 0, 0, 401, )
Completed 2/22
addi$t1,$t3,492
$t1 = 493

Clock Cycle 1469:
 Current CPU Blocking 
(sw, 884, 3784, 2, 22, 400, )(sw, 1348, 1, 0, 0, 401, )
Completed 3/22
DRAM Request(Write) Issued for sw 392 0 on Line 403

Clock Cycle 1470:
 Current CPU Blocking 
(sw, 884, 3784, 3, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 1348, 1, 0, 0, 401, )
Completed 4/22
add$t0,$t4,$t0
$t0 = 0

Clock Cycle 1471:
 Current CPU Blocking 
(sw, 884, 3784, 4, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 1348, 1, 0, 0, 401, )
Completed 5/22
sub$t4,$t0,$t1
$t4 = -493

Clock Cycle 1472:
 Current CPU Blocking 
(sw, 884, 3784, 5, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 1348, 1, 0, 0, 401, )
Completed 6/22
sub$t2,$t0,$t4
$t2 = 493

Clock Cycle 1473:
 Current CPU Blocking 
(sw, 884, 3784, 6, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 1348, 1, 0, 0, 401, )
Completed 7/22
add$t2,$t0,$t4
$t2 = -493

Clock Cycle 1474:
 Current CPU Blocking 
(sw, 884, 3784, 7, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 1348, 1, 0, 0, 401, )
Completed 8/22
DRAM Request(Write) Issued for sw 964 1 on Line 408

Clock Cycle 1475:
 Current CPU Blocking 
(sw, 884, 3784, 8, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(sw, 1348, 1, 0, 0, 401, )
Completed 9/22
mul$t2,$t1,$t0
$t2 = 0

Clock Cycle 1476:
 Current CPU Blocking 
(sw, 884, 3784, 9, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(sw, 1348, 1, 0, 0, 401, )
Completed 10/22
slt$t2,$t1,$t4
$t2 = 0

Clock Cycle 1477:
 Current CPU Blocking 
(sw, 884, 3784, 10, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(sw, 1348, 1, 0, 0, 401, )
Completed 11/22
mul$t4,$t3,$t2
$t4 = 0

Clock Cycle 1478:
 Current CPU Blocking 
(sw, 884, 3784, 11, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(sw, 1348, 1, 0, 0, 401, )
Completed 12/22
sub$t0,$t2,$t0
$t0 = 0

Clock Cycle 1479:
 Current CPU Blocking 
(sw, 884, 3784, 12, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(sw, 1348, 1, 0, 0, 401, )
Completed 13/22
DRAM Request(Write) Issued for sw 2340 0 on Line 413

Clock Cycle 1480:
 Current CPU Blocking 
(sw, 884, 3784, 13, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )
Completed 14/22
add$t0,$t0,$t3
$t0 = 1

Clock Cycle 1481:
 Current CPU Blocking 
(sw, 884, 3784, 14, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )
Completed 15/22
sub$t0,$t1,$t1
$t0 = 0

Clock Cycle 1482:
 Current CPU Blocking 
(sw, 884, 3784, 15, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )
Completed 16/22
mul$t1,$t3,$t3
$t1 = 1

Clock Cycle 1483:
 Current CPU Blocking 
(sw, 884, 3784, 16, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )
Completed 17/22
DRAM Request(Read) Issued for lw 1116 $t4 on Line 417

Clock Cycle 1484:
 Current CPU Blocking 
(sw, 884, 3784, 17, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )(lw, 1116, $t4, 0, 0, 417, )
Completed 18/22
DRAM Request(Read) Issued for lw 444 $t3 on Line 418

Clock Cycle 1485:
 Current CPU Blocking 
(sw, 884, 3784, 18, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(lw, 444, $t3, 0, 0, 418, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )(lw, 1116, $t4, 0, 0, 417, )
Completed 19/22

Clock Cycle 1486:
 Current CPU Blocking $t4
(sw, 884, 3784, 19, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(lw, 444, $t3, 0, 0, 418, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )(lw, 1116, $t4, 0, 0, 417, )
Completed 20/22

Clock Cycle 1487:
 Current CPU Blocking $t4
(sw, 884, 3784, 20, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(lw, 444, $t3, 0, 0, 418, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )(lw, 1116, $t4, 0, 0, 417, )
Completed 21/22

Clock Cycle 1488:
 Current CPU Blocking $t4
(sw, 884, 3784, 21, 22, 400, )(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(lw, 444, $t3, 0, 0, 418, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )(lw, 1116, $t4, 0, 0, 417, )
Completed 22/22
Finished Instruction sw 884 3784 on Line 400

Clock Cycle 1489:
 Current CPU Blocking $t4
(sw, 392, 0, 0, 0, 403, )(sw, 964, 1, 0, 0, 408, )(lw, 444, $t3, 0, 0, 418, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )(lw, 1116, $t4, 0, 0, 417, )
Started sw 392 0 on Line 403
Completed 1/2

Clock Cycle 1490:
 Current CPU Blocking $t4
(sw, 392, 0, 1, 2, 403, )(sw, 964, 1, 0, 0, 408, )(lw, 444, $t3, 0, 0, 418, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )(lw, 1116, $t4, 0, 0, 417, )
Completed 2/2
Finished Instruction sw 392 0 on Line 403

Clock Cycle 1491:
 Current CPU Blocking $t4
(sw, 964, 1, 0, 0, 408, )(lw, 444, $t3, 0, 0, 418, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )(lw, 1116, $t4, 0, 0, 417, )
Started sw 964 1 on Line 408
Completed 1/2

Clock Cycle 1492:
 Current CPU Blocking $t4
(sw, 964, 1, 1, 2, 408, )(lw, 444, $t3, 0, 0, 418, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )(lw, 1116, $t4, 0, 0, 417, )
Completed 2/2
Finished Instruction sw 964 1 on Line 408

Clock Cycle 1493:
 Current CPU Blocking $t4
(lw, 444, $t3, 0, 0, 418, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )(lw, 1116, $t4, 0, 0, 417, )
Started lw 444 $t3 on Line 418
Completed 1/2

Clock Cycle 1494:
 Current CPU Blocking $t4
(lw, 444, $t3, 1, 2, 418, )(sw, 1348, 1, 0, 0, 401, )(sw, 2340, 0, 0, 0, 413, )(lw, 1116, $t4, 0, 0, 417, )
Completed 2/2
$t3 = 0
Finished Instruction lw 444 $t3 on Line 418

Clock Cycle 1495:
 Current CPU Blocking $t4
(sw, 1348, 1, 0, 0, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Started sw 1348 1 on Line 401
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1496:
 Current CPU Blocking $t4
(sw, 1348, 1, 1, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 2/22

Clock Cycle 1497:
 Current CPU Blocking $t4
(sw, 1348, 1, 2, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 3/22

Clock Cycle 1498:
 Current CPU Blocking $t4
(sw, 1348, 1, 3, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 4/22

Clock Cycle 1499:
 Current CPU Blocking $t4
(sw, 1348, 1, 4, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 5/22

Clock Cycle 1500:
 Current CPU Blocking $t4
(sw, 1348, 1, 5, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 6/22

Clock Cycle 1501:
 Current CPU Blocking $t4
(sw, 1348, 1, 6, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 7/22

Clock Cycle 1502:
 Current CPU Blocking $t4
(sw, 1348, 1, 7, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 8/22

Clock Cycle 1503:
 Current CPU Blocking $t4
(sw, 1348, 1, 8, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 9/22

Clock Cycle 1504:
 Current CPU Blocking $t4
(sw, 1348, 1, 9, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 10/22
Memory at 884 = 3784
Memory at 964 = 1

Clock Cycle 1505:
 Current CPU Blocking $t4
(sw, 1348, 1, 10, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 11/22

Clock Cycle 1506:
 Current CPU Blocking $t4
(sw, 1348, 1, 11, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 12/22

Clock Cycle 1507:
 Current CPU Blocking $t4
(sw, 1348, 1, 12, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 13/22

Clock Cycle 1508:
 Current CPU Blocking $t4
(sw, 1348, 1, 13, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 14/22

Clock Cycle 1509:
 Current CPU Blocking $t4
(sw, 1348, 1, 14, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 15/22

Clock Cycle 1510:
 Current CPU Blocking $t4
(sw, 1348, 1, 15, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 16/22

Clock Cycle 1511:
 Current CPU Blocking $t4
(sw, 1348, 1, 16, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 17/22

Clock Cycle 1512:
 Current CPU Blocking $t4
(sw, 1348, 1, 17, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 18/22

Clock Cycle 1513:
 Current CPU Blocking $t4
(sw, 1348, 1, 18, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 19/22

Clock Cycle 1514:
 Current CPU Blocking $t4
(sw, 1348, 1, 19, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 20/22

Clock Cycle 1515:
 Current CPU Blocking $t4
(sw, 1348, 1, 20, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 21/22

Clock Cycle 1516:
 Current CPU Blocking $t4
(sw, 1348, 1, 21, 22, 401, )(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 22/22
Finished Instruction sw 1348 1 on Line 401

Clock Cycle 1517:
 Current CPU Blocking $t4
(lw, 1116, $t4, 0, 0, 417, )(sw, 2340, 0, 0, 0, 413, )
Started lw 1116 $t4 on Line 417
Completed 1/2

Clock Cycle 1518:
 Current CPU Blocking $t4
(lw, 1116, $t4, 1, 2, 417, )(sw, 2340, 0, 0, 0, 413, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1116 $t4 on Line 417

Clock Cycle 1519:
 Current CPU Blocking $t4
(sw, 2340, 0, 0, 0, 413, )
Started sw 2340 0 on Line 413
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub$t4,$t1,$t2
$t4 = 1

Clock Cycle 1520:
 Current CPU Blocking 
(sw, 2340, 0, 1, 22, 413, )
Completed 2/22
DRAM Request(Read) Issued for lw 204 $t4 on Line 420

Clock Cycle 1521:
 Current CPU Blocking 
(sw, 2340, 0, 2, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 3/22

Clock Cycle 1522:
 Current CPU Blocking $t4
(sw, 2340, 0, 3, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 4/22

Clock Cycle 1523:
 Current CPU Blocking $t4
(sw, 2340, 0, 4, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 5/22

Clock Cycle 1524:
 Current CPU Blocking $t4
(sw, 2340, 0, 5, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 6/22

Clock Cycle 1525:
 Current CPU Blocking $t4
(sw, 2340, 0, 6, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 7/22

Clock Cycle 1526:
 Current CPU Blocking $t4
(sw, 2340, 0, 7, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 8/22

Clock Cycle 1527:
 Current CPU Blocking $t4
(sw, 2340, 0, 8, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 9/22

Clock Cycle 1528:
 Current CPU Blocking $t4
(sw, 2340, 0, 9, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 10/22
Memory at 1348 = 1

Clock Cycle 1529:
 Current CPU Blocking $t4
(sw, 2340, 0, 10, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 11/22

Clock Cycle 1530:
 Current CPU Blocking $t4
(sw, 2340, 0, 11, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 12/22

Clock Cycle 1531:
 Current CPU Blocking $t4
(sw, 2340, 0, 12, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 13/22

Clock Cycle 1532:
 Current CPU Blocking $t4
(sw, 2340, 0, 13, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 14/22

Clock Cycle 1533:
 Current CPU Blocking $t4
(sw, 2340, 0, 14, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 15/22

Clock Cycle 1534:
 Current CPU Blocking $t4
(sw, 2340, 0, 15, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 16/22

Clock Cycle 1535:
 Current CPU Blocking $t4
(sw, 2340, 0, 16, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 17/22

Clock Cycle 1536:
 Current CPU Blocking $t4
(sw, 2340, 0, 17, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 18/22

Clock Cycle 1537:
 Current CPU Blocking $t4
(sw, 2340, 0, 18, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 19/22

Clock Cycle 1538:
 Current CPU Blocking $t4
(sw, 2340, 0, 19, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 20/22

Clock Cycle 1539:
 Current CPU Blocking $t4
(sw, 2340, 0, 20, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 21/22

Clock Cycle 1540:
 Current CPU Blocking $t4
(sw, 2340, 0, 21, 22, 413, )(lw, 204, $t4, 0, 0, 420, )
Completed 22/22
Finished Instruction sw 2340 0 on Line 413

Clock Cycle 1541:
 Current CPU Blocking $t4
(lw, 204, $t4, 0, 0, 420, )
Started lw 204 $t4 on Line 420
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1542:
 Current CPU Blocking $t4
(lw, 204, $t4, 1, 22, 420, )
Completed 2/22

Clock Cycle 1543:
 Current CPU Blocking $t4
(lw, 204, $t4, 2, 22, 420, )
Completed 3/22

Clock Cycle 1544:
 Current CPU Blocking $t4
(lw, 204, $t4, 3, 22, 420, )
Completed 4/22

Clock Cycle 1545:
 Current CPU Blocking $t4
(lw, 204, $t4, 4, 22, 420, )
Completed 5/22

Clock Cycle 1546:
 Current CPU Blocking $t4
(lw, 204, $t4, 5, 22, 420, )
Completed 6/22

Clock Cycle 1547:
 Current CPU Blocking $t4
(lw, 204, $t4, 6, 22, 420, )
Completed 7/22

Clock Cycle 1548:
 Current CPU Blocking $t4
(lw, 204, $t4, 7, 22, 420, )
Completed 8/22

Clock Cycle 1549:
 Current CPU Blocking $t4
(lw, 204, $t4, 8, 22, 420, )
Completed 9/22

Clock Cycle 1550:
 Current CPU Blocking $t4
(lw, 204, $t4, 9, 22, 420, )
Completed 10/22

Clock Cycle 1551:
 Current CPU Blocking $t4
(lw, 204, $t4, 10, 22, 420, )
Completed 11/22

Clock Cycle 1552:
 Current CPU Blocking $t4
(lw, 204, $t4, 11, 22, 420, )
Completed 12/22

Clock Cycle 1553:
 Current CPU Blocking $t4
(lw, 204, $t4, 12, 22, 420, )
Completed 13/22

Clock Cycle 1554:
 Current CPU Blocking $t4
(lw, 204, $t4, 13, 22, 420, )
Completed 14/22

Clock Cycle 1555:
 Current CPU Blocking $t4
(lw, 204, $t4, 14, 22, 420, )
Completed 15/22

Clock Cycle 1556:
 Current CPU Blocking $t4
(lw, 204, $t4, 15, 22, 420, )
Completed 16/22

Clock Cycle 1557:
 Current CPU Blocking $t4
(lw, 204, $t4, 16, 22, 420, )
Completed 17/22

Clock Cycle 1558:
 Current CPU Blocking $t4
(lw, 204, $t4, 17, 22, 420, )
Completed 18/22

Clock Cycle 1559:
 Current CPU Blocking $t4
(lw, 204, $t4, 18, 22, 420, )
Completed 19/22

Clock Cycle 1560:
 Current CPU Blocking $t4
(lw, 204, $t4, 19, 22, 420, )
Completed 20/22

Clock Cycle 1561:
 Current CPU Blocking $t4
(lw, 204, $t4, 20, 22, 420, )
Completed 21/22

Clock Cycle 1562:
 Current CPU Blocking $t4
(lw, 204, $t4, 21, 22, 420, )
Completed 22/22
$t4 = 0
Finished Instruction lw 204 $t4 on Line 420

Clock Cycle 1563:
 Current CPU Blocking $t4

slt$t3,$t3,$t4
$t3 = 0

Clock Cycle 1564:
 Current CPU Blocking 

sub$t4,$t4,$t1
$t4 = -1

Clock Cycle 1565:
 Current CPU Blocking 

slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 1566:
 Current CPU Blocking 

sub$t4,$t3,$t4
$t4 = 0

Clock Cycle 1567:
 Current CPU Blocking 

sub$t4,$t1,$t2
$t4 = 1

Clock Cycle 1568:
 Current CPU Blocking 

add$t0,$t0,$t3
$t0 = 0

Clock Cycle 1569:
 Current CPU Blocking 

add$t2,$t4,$t4
$t2 = 2

Clock Cycle 1570:
 Current CPU Blocking 

mul$t4,$t3,$t3
$t4 = 0

Clock Cycle 1571:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 340 1 on Line 429

Clock Cycle 1572:
 Current CPU Blocking 
(sw, 340, 1, 0, 0, 429, )
Started sw 340 1 on Line 429
Completed 1/2
DRAM Request(Read) Issued for lw 2428 $t2 on Line 430

Clock Cycle 1573:
 Current CPU Blocking 
(sw, 340, 1, 1, 2, 429, )(lw, 2428, $t2, 0, 0, 430, )
Completed 2/2
Finished Instruction sw 340 1 on Line 429
add$t4,$t0,$t4
$t4 = 0

Clock Cycle 1574:
 Current CPU Blocking 
(lw, 2428, $t2, 0, 0, 430, )
Started lw 2428 $t2 on Line 430
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2724 $t1 on Line 432

Clock Cycle 1575:
 Current CPU Blocking 
(lw, 2428, $t2, 1, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 2/22

Clock Cycle 1576:
 Current CPU Blocking $t1
(lw, 2428, $t2, 2, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 3/22

Clock Cycle 1577:
 Current CPU Blocking $t1
(lw, 2428, $t2, 3, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 4/22

Clock Cycle 1578:
 Current CPU Blocking $t1
(lw, 2428, $t2, 4, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 5/22

Clock Cycle 1579:
 Current CPU Blocking $t1
(lw, 2428, $t2, 5, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 6/22

Clock Cycle 1580:
 Current CPU Blocking $t1
(lw, 2428, $t2, 6, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 7/22

Clock Cycle 1581:
 Current CPU Blocking $t1
(lw, 2428, $t2, 7, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 8/22

Clock Cycle 1582:
 Current CPU Blocking $t1
(lw, 2428, $t2, 8, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 9/22

Clock Cycle 1583:
 Current CPU Blocking $t1
(lw, 2428, $t2, 9, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 10/22
Memory at 340 = 1

Clock Cycle 1584:
 Current CPU Blocking $t1
(lw, 2428, $t2, 10, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 11/22

Clock Cycle 1585:
 Current CPU Blocking $t1
(lw, 2428, $t2, 11, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 12/22

Clock Cycle 1586:
 Current CPU Blocking $t1
(lw, 2428, $t2, 12, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 13/22

Clock Cycle 1587:
 Current CPU Blocking $t1
(lw, 2428, $t2, 13, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 14/22

Clock Cycle 1588:
 Current CPU Blocking $t1
(lw, 2428, $t2, 14, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 15/22

Clock Cycle 1589:
 Current CPU Blocking $t1
(lw, 2428, $t2, 15, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 16/22

Clock Cycle 1590:
 Current CPU Blocking $t1
(lw, 2428, $t2, 16, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 17/22

Clock Cycle 1591:
 Current CPU Blocking $t1
(lw, 2428, $t2, 17, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 18/22

Clock Cycle 1592:
 Current CPU Blocking $t1
(lw, 2428, $t2, 18, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 19/22

Clock Cycle 1593:
 Current CPU Blocking $t1
(lw, 2428, $t2, 19, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 20/22

Clock Cycle 1594:
 Current CPU Blocking $t1
(lw, 2428, $t2, 20, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 21/22

Clock Cycle 1595:
 Current CPU Blocking $t1
(lw, 2428, $t2, 21, 22, 430, )(lw, 2724, $t1, 0, 0, 432, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2428 $t2 on Line 430

Clock Cycle 1596:
 Current CPU Blocking $t1
(lw, 2724, $t1, 0, 0, 432, )
Started lw 2724 $t1 on Line 432
Completed 1/2

Clock Cycle 1597:
 Current CPU Blocking $t1
(lw, 2724, $t1, 1, 2, 432, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2724 $t1 on Line 432

Clock Cycle 1598:
 Current CPU Blocking $t1

mul$t0,$t3,$t1
$t0 = 0

Clock Cycle 1599:
 Current CPU Blocking 

add$t4,$t2,$t3
$t4 = 0

Clock Cycle 1600:
 Current CPU Blocking 

sub$t0,$t4,$t3
$t0 = 0

Clock Cycle 1601:
 Current CPU Blocking 

mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 1602:
 Current CPU Blocking 

sub$t4,$t4,$t1
$t4 = 0

Clock Cycle 1603:
 Current CPU Blocking 

addi$t0,$t4,3800
$t0 = 3800

Clock Cycle 1604:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3736 $t4 on Line 439

Clock Cycle 1605:
 Current CPU Blocking 
(lw, 3736, $t4, 0, 0, 439, )
Started lw 3736 $t4 on Line 439
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1480 $t1 on Line 440

Clock Cycle 1606:
 Current CPU Blocking 
(lw, 3736, $t4, 1, 12, 439, )(lw, 1480, $t1, 0, 0, 440, )
Completed 2/12

Clock Cycle 1607:
 Current CPU Blocking $t1
(lw, 3736, $t4, 2, 12, 439, )(lw, 1480, $t1, 0, 0, 440, )
Completed 3/12

Clock Cycle 1608:
 Current CPU Blocking $t1
(lw, 3736, $t4, 3, 12, 439, )(lw, 1480, $t1, 0, 0, 440, )
Completed 4/12

Clock Cycle 1609:
 Current CPU Blocking $t1
(lw, 3736, $t4, 4, 12, 439, )(lw, 1480, $t1, 0, 0, 440, )
Completed 5/12

Clock Cycle 1610:
 Current CPU Blocking $t1
(lw, 3736, $t4, 5, 12, 439, )(lw, 1480, $t1, 0, 0, 440, )
Completed 6/12

Clock Cycle 1611:
 Current CPU Blocking $t1
(lw, 3736, $t4, 6, 12, 439, )(lw, 1480, $t1, 0, 0, 440, )
Completed 7/12

Clock Cycle 1612:
 Current CPU Blocking $t1
(lw, 3736, $t4, 7, 12, 439, )(lw, 1480, $t1, 0, 0, 440, )
Completed 8/12

Clock Cycle 1613:
 Current CPU Blocking $t1
(lw, 3736, $t4, 8, 12, 439, )(lw, 1480, $t1, 0, 0, 440, )
Completed 9/12

Clock Cycle 1614:
 Current CPU Blocking $t1
(lw, 3736, $t4, 9, 12, 439, )(lw, 1480, $t1, 0, 0, 440, )
Completed 10/12

Clock Cycle 1615:
 Current CPU Blocking $t1
(lw, 3736, $t4, 10, 12, 439, )(lw, 1480, $t1, 0, 0, 440, )
Completed 11/12

Clock Cycle 1616:
 Current CPU Blocking $t1
(lw, 3736, $t4, 11, 12, 439, )(lw, 1480, $t1, 0, 0, 440, )
Completed 12/12
$t4 = 0
Finished Instruction lw 3736 $t4 on Line 439

Clock Cycle 1617:
 Current CPU Blocking $t1
(lw, 1480, $t1, 0, 0, 440, )
Started lw 1480 $t1 on Line 440
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 1618:
 Current CPU Blocking $t1
(lw, 1480, $t1, 1, 12, 440, )
Completed 2/12

Clock Cycle 1619:
 Current CPU Blocking $t1
(lw, 1480, $t1, 2, 12, 440, )
Completed 3/12

Clock Cycle 1620:
 Current CPU Blocking $t1
(lw, 1480, $t1, 3, 12, 440, )
Completed 4/12

Clock Cycle 1621:
 Current CPU Blocking $t1
(lw, 1480, $t1, 4, 12, 440, )
Completed 5/12

Clock Cycle 1622:
 Current CPU Blocking $t1
(lw, 1480, $t1, 5, 12, 440, )
Completed 6/12

Clock Cycle 1623:
 Current CPU Blocking $t1
(lw, 1480, $t1, 6, 12, 440, )
Completed 7/12

Clock Cycle 1624:
 Current CPU Blocking $t1
(lw, 1480, $t1, 7, 12, 440, )
Completed 8/12

Clock Cycle 1625:
 Current CPU Blocking $t1
(lw, 1480, $t1, 8, 12, 440, )
Completed 9/12

Clock Cycle 1626:
 Current CPU Blocking $t1
(lw, 1480, $t1, 9, 12, 440, )
Completed 10/12

Clock Cycle 1627:
 Current CPU Blocking $t1
(lw, 1480, $t1, 10, 12, 440, )
Completed 11/12

Clock Cycle 1628:
 Current CPU Blocking $t1
(lw, 1480, $t1, 11, 12, 440, )
Completed 12/12
$t1 = 0
Finished Instruction lw 1480 $t1 on Line 440

Clock Cycle 1629:
 Current CPU Blocking $t1

sub$t1,$t4,$t2
$t1 = 0

Clock Cycle 1630:
 Current CPU Blocking 

addi$t3,$t1,3544
$t3 = 3544

Clock Cycle 1631:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 292 0 on Line 443

Clock Cycle 1632:
 Current CPU Blocking 
(sw, 292, 0, 0, 0, 443, )
Started sw 292 0 on Line 443
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 1633:
 Current CPU Blocking 
(sw, 292, 0, 1, 12, 443, )
Completed 2/12
DRAM Request(Read) Issued for lw 3376 $t1 on Line 445

Clock Cycle 1634:
 Current CPU Blocking 
(sw, 292, 0, 2, 12, 443, )(lw, 3376, $t1, 0, 0, 445, )
Completed 3/12

Clock Cycle 1635:
 Current CPU Blocking $t1
(sw, 292, 0, 3, 12, 443, )(lw, 3376, $t1, 0, 0, 445, )
Completed 4/12

Clock Cycle 1636:
 Current CPU Blocking $t1
(sw, 292, 0, 4, 12, 443, )(lw, 3376, $t1, 0, 0, 445, )
Completed 5/12

Clock Cycle 1637:
 Current CPU Blocking $t1
(sw, 292, 0, 5, 12, 443, )(lw, 3376, $t1, 0, 0, 445, )
Completed 6/12

Clock Cycle 1638:
 Current CPU Blocking $t1
(sw, 292, 0, 6, 12, 443, )(lw, 3376, $t1, 0, 0, 445, )
Completed 7/12

Clock Cycle 1639:
 Current CPU Blocking $t1
(sw, 292, 0, 7, 12, 443, )(lw, 3376, $t1, 0, 0, 445, )
Completed 8/12

Clock Cycle 1640:
 Current CPU Blocking $t1
(sw, 292, 0, 8, 12, 443, )(lw, 3376, $t1, 0, 0, 445, )
Completed 9/12

Clock Cycle 1641:
 Current CPU Blocking $t1
(sw, 292, 0, 9, 12, 443, )(lw, 3376, $t1, 0, 0, 445, )
Completed 10/12

Clock Cycle 1642:
 Current CPU Blocking $t1
(sw, 292, 0, 10, 12, 443, )(lw, 3376, $t1, 0, 0, 445, )
Completed 11/12

Clock Cycle 1643:
 Current CPU Blocking $t1
(sw, 292, 0, 11, 12, 443, )(lw, 3376, $t1, 0, 0, 445, )
Completed 12/12
Finished Instruction sw 292 0 on Line 443

Clock Cycle 1644:
 Current CPU Blocking $t1
(lw, 3376, $t1, 0, 0, 445, )
Started lw 3376 $t1 on Line 445
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1645:
 Current CPU Blocking $t1
(lw, 3376, $t1, 1, 22, 445, )
Completed 2/22

Clock Cycle 1646:
 Current CPU Blocking $t1
(lw, 3376, $t1, 2, 22, 445, )
Completed 3/22

Clock Cycle 1647:
 Current CPU Blocking $t1
(lw, 3376, $t1, 3, 22, 445, )
Completed 4/22

Clock Cycle 1648:
 Current CPU Blocking $t1
(lw, 3376, $t1, 4, 22, 445, )
Completed 5/22

Clock Cycle 1649:
 Current CPU Blocking $t1
(lw, 3376, $t1, 5, 22, 445, )
Completed 6/22

Clock Cycle 1650:
 Current CPU Blocking $t1
(lw, 3376, $t1, 6, 22, 445, )
Completed 7/22

Clock Cycle 1651:
 Current CPU Blocking $t1
(lw, 3376, $t1, 7, 22, 445, )
Completed 8/22

Clock Cycle 1652:
 Current CPU Blocking $t1
(lw, 3376, $t1, 8, 22, 445, )
Completed 9/22

Clock Cycle 1653:
 Current CPU Blocking $t1
(lw, 3376, $t1, 9, 22, 445, )
Completed 10/22

Clock Cycle 1654:
 Current CPU Blocking $t1
(lw, 3376, $t1, 10, 22, 445, )
Completed 11/22

Clock Cycle 1655:
 Current CPU Blocking $t1
(lw, 3376, $t1, 11, 22, 445, )
Completed 12/22

Clock Cycle 1656:
 Current CPU Blocking $t1
(lw, 3376, $t1, 12, 22, 445, )
Completed 13/22

Clock Cycle 1657:
 Current CPU Blocking $t1
(lw, 3376, $t1, 13, 22, 445, )
Completed 14/22

Clock Cycle 1658:
 Current CPU Blocking $t1
(lw, 3376, $t1, 14, 22, 445, )
Completed 15/22

Clock Cycle 1659:
 Current CPU Blocking $t1
(lw, 3376, $t1, 15, 22, 445, )
Completed 16/22

Clock Cycle 1660:
 Current CPU Blocking $t1
(lw, 3376, $t1, 16, 22, 445, )
Completed 17/22

Clock Cycle 1661:
 Current CPU Blocking $t1
(lw, 3376, $t1, 17, 22, 445, )
Completed 18/22

Clock Cycle 1662:
 Current CPU Blocking $t1
(lw, 3376, $t1, 18, 22, 445, )
Completed 19/22

Clock Cycle 1663:
 Current CPU Blocking $t1
(lw, 3376, $t1, 19, 22, 445, )
Completed 20/22

Clock Cycle 1664:
 Current CPU Blocking $t1
(lw, 3376, $t1, 20, 22, 445, )
Completed 21/22

Clock Cycle 1665:
 Current CPU Blocking $t1
(lw, 3376, $t1, 21, 22, 445, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3376 $t1 on Line 445

Clock Cycle 1666:
 Current CPU Blocking $t1

slt$t3,$t2,$t1
$t3 = 0

Clock Cycle 1667:
 Current CPU Blocking 

slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 1668:
 Current CPU Blocking 

sub$t0,$t4,$t0
$t0 = 0

Clock Cycle 1669:
 Current CPU Blocking 

add$t2,$t4,$t4
$t2 = 0

Clock Cycle 1670:
 Current CPU Blocking 

sub$t1,$t4,$t2
$t1 = 0

Clock Cycle 1671:
 Current CPU Blocking 

addi$t2,$t1,1148
$t2 = 1148

Clock Cycle 1672:
 Current CPU Blocking 

slt$t4,$t4,$t2
$t4 = 1

Clock Cycle 1673:
 Current CPU Blocking 

addi$t1,$t3,1512
$t1 = 1512

Clock Cycle 1674:
 Current CPU Blocking 

add$t2,$t3,$t2
$t2 = 1148

Clock Cycle 1675:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2756 0 on Line 455

Clock Cycle 1676:
 Current CPU Blocking 
(sw, 2756, 0, 0, 0, 455, )
Started sw 2756 0 on Line 455
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
mul$t2,$t3,$t4
$t2 = 0

Clock Cycle 1677:
 Current CPU Blocking 
(sw, 2756, 0, 1, 12, 455, )
Completed 2/12
addi$t1,$t1,1100
$t1 = 2612

Clock Cycle 1678:
 Current CPU Blocking 
(sw, 2756, 0, 2, 12, 455, )
Completed 3/12
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 1679:
 Current CPU Blocking 
(sw, 2756, 0, 3, 12, 455, )
Completed 4/12
slt$t1,$t4,$t1
$t1 = 1

Clock Cycle 1680:
 Current CPU Blocking 
(sw, 2756, 0, 4, 12, 455, )
Completed 5/12
add$t4,$t3,$t3
$t4 = 0

Clock Cycle 1681:
 Current CPU Blocking 
(sw, 2756, 0, 5, 12, 455, )
Completed 6/12
DRAM Request(Read) Issued for lw 2536 $t2 on Line 461

Clock Cycle 1682:
 Current CPU Blocking 
(sw, 2756, 0, 6, 12, 455, )(lw, 2536, $t2, 0, 0, 461, )
Completed 7/12
DRAM Request(Read) Issued for lw 344 $t4 on Line 462

Clock Cycle 1683:
 Current CPU Blocking 
(sw, 2756, 0, 7, 12, 455, )(lw, 2536, $t2, 0, 0, 461, )(lw, 344, $t4, 0, 0, 462, )
Completed 8/12

Clock Cycle 1684:
 Current CPU Blocking $t2
(sw, 2756, 0, 8, 12, 455, )(lw, 2536, $t2, 0, 0, 461, )(lw, 344, $t4, 0, 0, 462, )
Completed 9/12

Clock Cycle 1685:
 Current CPU Blocking $t2
(sw, 2756, 0, 9, 12, 455, )(lw, 2536, $t2, 0, 0, 461, )(lw, 344, $t4, 0, 0, 462, )
Completed 10/12

Clock Cycle 1686:
 Current CPU Blocking $t2
(sw, 2756, 0, 10, 12, 455, )(lw, 2536, $t2, 0, 0, 461, )(lw, 344, $t4, 0, 0, 462, )
Completed 11/12

Clock Cycle 1687:
 Current CPU Blocking $t2
(sw, 2756, 0, 11, 12, 455, )(lw, 2536, $t2, 0, 0, 461, )(lw, 344, $t4, 0, 0, 462, )
Completed 12/12
Finished Instruction sw 2756 0 on Line 455

Clock Cycle 1688:
 Current CPU Blocking $t2
(lw, 2536, $t2, 0, 0, 461, )(lw, 344, $t4, 0, 0, 462, )
Started lw 2536 $t2 on Line 461
Completed 1/2

Clock Cycle 1689:
 Current CPU Blocking $t2
(lw, 2536, $t2, 1, 2, 461, )(lw, 344, $t4, 0, 0, 462, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2536 $t2 on Line 461

Clock Cycle 1690:
 Current CPU Blocking $t2
(lw, 344, $t4, 0, 0, 462, )
Started lw 344 $t4 on Line 462
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul$t1,$t2,$t2
$t1 = 0

Clock Cycle 1691:
 Current CPU Blocking 
(lw, 344, $t4, 1, 22, 462, )
Completed 2/22
add$t0,$t1,$t0
$t0 = 0

Clock Cycle 1692:
 Current CPU Blocking 
(lw, 344, $t4, 2, 22, 462, )
Completed 3/22
addi$t2,$t1,772
$t2 = 772

Clock Cycle 1693:
 Current CPU Blocking 
(lw, 344, $t4, 3, 22, 462, )
Completed 4/22

Clock Cycle 1694:
 Current CPU Blocking $t4
(lw, 344, $t4, 4, 22, 462, )
Completed 5/22

Clock Cycle 1695:
 Current CPU Blocking $t4
(lw, 344, $t4, 5, 22, 462, )
Completed 6/22

Clock Cycle 1696:
 Current CPU Blocking $t4
(lw, 344, $t4, 6, 22, 462, )
Completed 7/22

Clock Cycle 1697:
 Current CPU Blocking $t4
(lw, 344, $t4, 7, 22, 462, )
Completed 8/22

Clock Cycle 1698:
 Current CPU Blocking $t4
(lw, 344, $t4, 8, 22, 462, )
Completed 9/22

Clock Cycle 1699:
 Current CPU Blocking $t4
(lw, 344, $t4, 9, 22, 462, )
Completed 10/22

Clock Cycle 1700:
 Current CPU Blocking $t4
(lw, 344, $t4, 10, 22, 462, )
Completed 11/22

Clock Cycle 1701:
 Current CPU Blocking $t4
(lw, 344, $t4, 11, 22, 462, )
Completed 12/22

Clock Cycle 1702:
 Current CPU Blocking $t4
(lw, 344, $t4, 12, 22, 462, )
Completed 13/22

Clock Cycle 1703:
 Current CPU Blocking $t4
(lw, 344, $t4, 13, 22, 462, )
Completed 14/22

Clock Cycle 1704:
 Current CPU Blocking $t4
(lw, 344, $t4, 14, 22, 462, )
Completed 15/22

Clock Cycle 1705:
 Current CPU Blocking $t4
(lw, 344, $t4, 15, 22, 462, )
Completed 16/22

Clock Cycle 1706:
 Current CPU Blocking $t4
(lw, 344, $t4, 16, 22, 462, )
Completed 17/22

Clock Cycle 1707:
 Current CPU Blocking $t4
(lw, 344, $t4, 17, 22, 462, )
Completed 18/22

Clock Cycle 1708:
 Current CPU Blocking $t4
(lw, 344, $t4, 18, 22, 462, )
Completed 19/22

Clock Cycle 1709:
 Current CPU Blocking $t4
(lw, 344, $t4, 19, 22, 462, )
Completed 20/22

Clock Cycle 1710:
 Current CPU Blocking $t4
(lw, 344, $t4, 20, 22, 462, )
Completed 21/22

Clock Cycle 1711:
 Current CPU Blocking $t4
(lw, 344, $t4, 21, 22, 462, )
Completed 22/22
$t4 = 0
Finished Instruction lw 344 $t4 on Line 462

Clock Cycle 1712:
 Current CPU Blocking $t4

DRAM Request(Read) Issued for lw 2648 $t4 on Line 466

Clock Cycle 1713:
 Current CPU Blocking 
(lw, 2648, $t4, 0, 0, 466, )
Started lw 2648 $t4 on Line 466
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t3,$t2,$t2
$t3 = 0

Clock Cycle 1714:
 Current CPU Blocking 
(lw, 2648, $t4, 1, 12, 466, )
Completed 2/12

Clock Cycle 1715:
 Current CPU Blocking $t4
(lw, 2648, $t4, 2, 12, 466, )
Completed 3/12

Clock Cycle 1716:
 Current CPU Blocking $t4
(lw, 2648, $t4, 3, 12, 466, )
Completed 4/12

Clock Cycle 1717:
 Current CPU Blocking $t4
(lw, 2648, $t4, 4, 12, 466, )
Completed 5/12

Clock Cycle 1718:
 Current CPU Blocking $t4
(lw, 2648, $t4, 5, 12, 466, )
Completed 6/12

Clock Cycle 1719:
 Current CPU Blocking $t4
(lw, 2648, $t4, 6, 12, 466, )
Completed 7/12

Clock Cycle 1720:
 Current CPU Blocking $t4
(lw, 2648, $t4, 7, 12, 466, )
Completed 8/12

Clock Cycle 1721:
 Current CPU Blocking $t4
(lw, 2648, $t4, 8, 12, 466, )
Completed 9/12

Clock Cycle 1722:
 Current CPU Blocking $t4
(lw, 2648, $t4, 9, 12, 466, )
Completed 10/12

Clock Cycle 1723:
 Current CPU Blocking $t4
(lw, 2648, $t4, 10, 12, 466, )
Completed 11/12

Clock Cycle 1724:
 Current CPU Blocking $t4
(lw, 2648, $t4, 11, 12, 466, )
Completed 12/12
$t4 = 0
Finished Instruction lw 2648 $t4 on Line 466

Clock Cycle 1725:
 Current CPU Blocking $t4

slt$t4,$t0,$t1
$t4 = 0

Clock Cycle 1726:
 Current CPU Blocking 

addi$t0,$t0,3864
$t0 = 3864

Clock Cycle 1727:
 Current CPU Blocking 

add$t3,$t4,$t3
$t3 = 0

Clock Cycle 1728:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1996 0 on Line 471

Clock Cycle 1729:
 Current CPU Blocking 
(sw, 1996, 0, 0, 0, 471, )
Started sw 1996 0 on Line 471
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3536 $t4 on Line 472

Clock Cycle 1730:
 Current CPU Blocking 
(sw, 1996, 0, 1, 12, 471, )(lw, 3536, $t4, 0, 0, 472, )
Completed 2/12
DRAM Request(Read) Issued for lw 2116 $t0 on Line 473

Clock Cycle 1731:
 Current CPU Blocking 
(sw, 1996, 0, 2, 12, 471, )(lw, 3536, $t4, 0, 0, 472, )(lw, 2116, $t0, 0, 0, 473, )
Completed 3/12
sub$t1,$t2,$t3
$t1 = 772

Clock Cycle 1732:
 Current CPU Blocking 
(sw, 1996, 0, 3, 12, 471, )(lw, 3536, $t4, 0, 0, 472, )(lw, 2116, $t0, 0, 0, 473, )
Completed 4/12

Clock Cycle 1733:
 Current CPU Blocking $t0
(sw, 1996, 0, 4, 12, 471, )(lw, 2116, $t0, 0, 0, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 5/12

Clock Cycle 1734:
 Current CPU Blocking $t0
(sw, 1996, 0, 5, 12, 471, )(lw, 2116, $t0, 0, 0, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 6/12

Clock Cycle 1735:
 Current CPU Blocking $t0
(sw, 1996, 0, 6, 12, 471, )(lw, 2116, $t0, 0, 0, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 7/12

Clock Cycle 1736:
 Current CPU Blocking $t0
(sw, 1996, 0, 7, 12, 471, )(lw, 2116, $t0, 0, 0, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 8/12

Clock Cycle 1737:
 Current CPU Blocking $t0
(sw, 1996, 0, 8, 12, 471, )(lw, 2116, $t0, 0, 0, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 9/12

Clock Cycle 1738:
 Current CPU Blocking $t0
(sw, 1996, 0, 9, 12, 471, )(lw, 2116, $t0, 0, 0, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 10/12

Clock Cycle 1739:
 Current CPU Blocking $t0
(sw, 1996, 0, 10, 12, 471, )(lw, 2116, $t0, 0, 0, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 11/12

Clock Cycle 1740:
 Current CPU Blocking $t0
(sw, 1996, 0, 11, 12, 471, )(lw, 2116, $t0, 0, 0, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 12/12
Finished Instruction sw 1996 0 on Line 471

Clock Cycle 1741:
 Current CPU Blocking $t0
(lw, 2116, $t0, 0, 0, 473, )(lw, 3536, $t4, 0, 0, 472, )
Started lw 2116 $t0 on Line 473
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1742:
 Current CPU Blocking $t0
(lw, 2116, $t0, 1, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 2/22

Clock Cycle 1743:
 Current CPU Blocking $t0
(lw, 2116, $t0, 2, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 3/22

Clock Cycle 1744:
 Current CPU Blocking $t0
(lw, 2116, $t0, 3, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 4/22

Clock Cycle 1745:
 Current CPU Blocking $t0
(lw, 2116, $t0, 4, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 5/22

Clock Cycle 1746:
 Current CPU Blocking $t0
(lw, 2116, $t0, 5, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 6/22

Clock Cycle 1747:
 Current CPU Blocking $t0
(lw, 2116, $t0, 6, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 7/22

Clock Cycle 1748:
 Current CPU Blocking $t0
(lw, 2116, $t0, 7, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 8/22

Clock Cycle 1749:
 Current CPU Blocking $t0
(lw, 2116, $t0, 8, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 9/22

Clock Cycle 1750:
 Current CPU Blocking $t0
(lw, 2116, $t0, 9, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 10/22

Clock Cycle 1751:
 Current CPU Blocking $t0
(lw, 2116, $t0, 10, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 11/22

Clock Cycle 1752:
 Current CPU Blocking $t0
(lw, 2116, $t0, 11, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 12/22

Clock Cycle 1753:
 Current CPU Blocking $t0
(lw, 2116, $t0, 12, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 13/22

Clock Cycle 1754:
 Current CPU Blocking $t0
(lw, 2116, $t0, 13, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 14/22

Clock Cycle 1755:
 Current CPU Blocking $t0
(lw, 2116, $t0, 14, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 15/22

Clock Cycle 1756:
 Current CPU Blocking $t0
(lw, 2116, $t0, 15, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 16/22

Clock Cycle 1757:
 Current CPU Blocking $t0
(lw, 2116, $t0, 16, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 17/22

Clock Cycle 1758:
 Current CPU Blocking $t0
(lw, 2116, $t0, 17, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 18/22

Clock Cycle 1759:
 Current CPU Blocking $t0
(lw, 2116, $t0, 18, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 19/22

Clock Cycle 1760:
 Current CPU Blocking $t0
(lw, 2116, $t0, 19, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 20/22

Clock Cycle 1761:
 Current CPU Blocking $t0
(lw, 2116, $t0, 20, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 21/22

Clock Cycle 1762:
 Current CPU Blocking $t0
(lw, 2116, $t0, 21, 22, 473, )(lw, 3536, $t4, 0, 0, 472, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2116 $t0 on Line 473

Clock Cycle 1763:
 Current CPU Blocking $t0
(lw, 3536, $t4, 0, 0, 472, )
Started lw 3536 $t4 on Line 472
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
slt$t3,$t0,$t2
$t3 = 1

Clock Cycle 1764:
 Current CPU Blocking 
(lw, 3536, $t4, 1, 12, 472, )
Completed 2/12
add$t0,$t1,$t2
$t0 = 1544

Clock Cycle 1765:
 Current CPU Blocking 
(lw, 3536, $t4, 2, 12, 472, )
Completed 3/12

Clock Cycle 1766:
 Current CPU Blocking $t4
(lw, 3536, $t4, 3, 12, 472, )
Completed 4/12

Clock Cycle 1767:
 Current CPU Blocking $t4
(lw, 3536, $t4, 4, 12, 472, )
Completed 5/12

Clock Cycle 1768:
 Current CPU Blocking $t4
(lw, 3536, $t4, 5, 12, 472, )
Completed 6/12

Clock Cycle 1769:
 Current CPU Blocking $t4
(lw, 3536, $t4, 6, 12, 472, )
Completed 7/12

Clock Cycle 1770:
 Current CPU Blocking $t4
(lw, 3536, $t4, 7, 12, 472, )
Completed 8/12

Clock Cycle 1771:
 Current CPU Blocking $t4
(lw, 3536, $t4, 8, 12, 472, )
Completed 9/12

Clock Cycle 1772:
 Current CPU Blocking $t4
(lw, 3536, $t4, 9, 12, 472, )
Completed 10/12

Clock Cycle 1773:
 Current CPU Blocking $t4
(lw, 3536, $t4, 10, 12, 472, )
Completed 11/12

Clock Cycle 1774:
 Current CPU Blocking $t4
(lw, 3536, $t4, 11, 12, 472, )
Completed 12/12
$t4 = 0
Finished Instruction lw 3536 $t4 on Line 472

Clock Cycle 1775:
 Current CPU Blocking $t4

addi$t4,$t1,2760
$t4 = 3532

Clock Cycle 1776:
 Current CPU Blocking 

slt$t1,$t2,$t3
$t1 = 0

Clock Cycle 1777:
 Current CPU Blocking 

addi$t3,$t0,3808
$t3 = 5352

Clock Cycle 1778:
 Current CPU Blocking 

add$t0,$t4,$t4
$t0 = 7064

Clock Cycle 1779:
 Current CPU Blocking 

sub$t2,$t1,$t4
$t2 = -3532

Clock Cycle 1780:
 Current CPU Blocking 

slt$t2,$t3,$t0
$t2 = 1

Clock Cycle 1781:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1132 1 on Line 483

Clock Cycle 1782:
 Current CPU Blocking 
(sw, 1132, 1, 0, 0, 483, )
Started sw 1132 1 on Line 483
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
add$t2,$t0,$t4
$t2 = 10596

Clock Cycle 1783:
 Current CPU Blocking 
(sw, 1132, 1, 1, 12, 483, )
Completed 2/12
DRAM Request(Read) Issued for lw 2548 $t4 on Line 485

Clock Cycle 1784:
 Current CPU Blocking 
(sw, 1132, 1, 2, 12, 483, )(lw, 2548, $t4, 0, 0, 485, )
Completed 3/12

Clock Cycle 1785:
 Current CPU Blocking $t4
(sw, 1132, 1, 3, 12, 483, )(lw, 2548, $t4, 0, 0, 485, )
Completed 4/12

Clock Cycle 1786:
 Current CPU Blocking $t4
(sw, 1132, 1, 4, 12, 483, )(lw, 2548, $t4, 0, 0, 485, )
Completed 5/12

Clock Cycle 1787:
 Current CPU Blocking $t4
(sw, 1132, 1, 5, 12, 483, )(lw, 2548, $t4, 0, 0, 485, )
Completed 6/12

Clock Cycle 1788:
 Current CPU Blocking $t4
(sw, 1132, 1, 6, 12, 483, )(lw, 2548, $t4, 0, 0, 485, )
Completed 7/12

Clock Cycle 1789:
 Current CPU Blocking $t4
(sw, 1132, 1, 7, 12, 483, )(lw, 2548, $t4, 0, 0, 485, )
Completed 8/12

Clock Cycle 1790:
 Current CPU Blocking $t4
(sw, 1132, 1, 8, 12, 483, )(lw, 2548, $t4, 0, 0, 485, )
Completed 9/12

Clock Cycle 1791:
 Current CPU Blocking $t4
(sw, 1132, 1, 9, 12, 483, )(lw, 2548, $t4, 0, 0, 485, )
Completed 10/12

Clock Cycle 1792:
 Current CPU Blocking $t4
(sw, 1132, 1, 10, 12, 483, )(lw, 2548, $t4, 0, 0, 485, )
Completed 11/12

Clock Cycle 1793:
 Current CPU Blocking $t4
(sw, 1132, 1, 11, 12, 483, )(lw, 2548, $t4, 0, 0, 485, )
Completed 12/12
Finished Instruction sw 1132 1 on Line 483

Clock Cycle 1794:
 Current CPU Blocking $t4
(lw, 2548, $t4, 0, 0, 485, )
Started lw 2548 $t4 on Line 485
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1795:
 Current CPU Blocking $t4
(lw, 2548, $t4, 1, 22, 485, )
Completed 2/22

Clock Cycle 1796:
 Current CPU Blocking $t4
(lw, 2548, $t4, 2, 22, 485, )
Completed 3/22

Clock Cycle 1797:
 Current CPU Blocking $t4
(lw, 2548, $t4, 3, 22, 485, )
Completed 4/22

Clock Cycle 1798:
 Current CPU Blocking $t4
(lw, 2548, $t4, 4, 22, 485, )
Completed 5/22

Clock Cycle 1799:
 Current CPU Blocking $t4
(lw, 2548, $t4, 5, 22, 485, )
Completed 6/22

Clock Cycle 1800:
 Current CPU Blocking $t4
(lw, 2548, $t4, 6, 22, 485, )
Completed 7/22

Clock Cycle 1801:
 Current CPU Blocking $t4
(lw, 2548, $t4, 7, 22, 485, )
Completed 8/22

Clock Cycle 1802:
 Current CPU Blocking $t4
(lw, 2548, $t4, 8, 22, 485, )
Completed 9/22

Clock Cycle 1803:
 Current CPU Blocking $t4
(lw, 2548, $t4, 9, 22, 485, )
Completed 10/22
Memory at 1132 = 1

Clock Cycle 1804:
 Current CPU Blocking $t4
(lw, 2548, $t4, 10, 22, 485, )
Completed 11/22

Clock Cycle 1805:
 Current CPU Blocking $t4
(lw, 2548, $t4, 11, 22, 485, )
Completed 12/22

Clock Cycle 1806:
 Current CPU Blocking $t4
(lw, 2548, $t4, 12, 22, 485, )
Completed 13/22

Clock Cycle 1807:
 Current CPU Blocking $t4
(lw, 2548, $t4, 13, 22, 485, )
Completed 14/22

Clock Cycle 1808:
 Current CPU Blocking $t4
(lw, 2548, $t4, 14, 22, 485, )
Completed 15/22

Clock Cycle 1809:
 Current CPU Blocking $t4
(lw, 2548, $t4, 15, 22, 485, )
Completed 16/22

Clock Cycle 1810:
 Current CPU Blocking $t4
(lw, 2548, $t4, 16, 22, 485, )
Completed 17/22

Clock Cycle 1811:
 Current CPU Blocking $t4
(lw, 2548, $t4, 17, 22, 485, )
Completed 18/22

Clock Cycle 1812:
 Current CPU Blocking $t4
(lw, 2548, $t4, 18, 22, 485, )
Completed 19/22

Clock Cycle 1813:
 Current CPU Blocking $t4
(lw, 2548, $t4, 19, 22, 485, )
Completed 20/22

Clock Cycle 1814:
 Current CPU Blocking $t4
(lw, 2548, $t4, 20, 22, 485, )
Completed 21/22

Clock Cycle 1815:
 Current CPU Blocking $t4
(lw, 2548, $t4, 21, 22, 485, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2548 $t4 on Line 485

Clock Cycle 1816:
 Current CPU Blocking $t4

mul$t4,$t0,$t3
$t4 = 37806528

Clock Cycle 1817:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1488 $t4 on Line 487

Clock Cycle 1818:
 Current CPU Blocking 
(lw, 1488, $t4, 0, 0, 487, )
Started lw 1488 $t4 on Line 487
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
add$t1,$t2,$t2
$t1 = 21192

Clock Cycle 1819:
 Current CPU Blocking 
(lw, 1488, $t4, 1, 12, 487, )
Completed 2/12
DRAM Request(Write) Issued for sw 2308 10596 on Line 489

Clock Cycle 1820:
 Current CPU Blocking 
(lw, 1488, $t4, 2, 12, 487, )(sw, 2308, 10596, 0, 0, 489, )
Completed 3/12
slt$t2,$t2,$t2
$t2 = 0

Clock Cycle 1821:
 Current CPU Blocking 
(lw, 1488, $t4, 3, 12, 487, )(sw, 2308, 10596, 0, 0, 489, )
Completed 4/12
add$t3,$t0,$t0
$t3 = 14128

Clock Cycle 1822:
 Current CPU Blocking 
(lw, 1488, $t4, 4, 12, 487, )(sw, 2308, 10596, 0, 0, 489, )
Completed 5/12

Clock Cycle 1823:
 Current CPU Blocking $t4
(lw, 1488, $t4, 5, 12, 487, )(sw, 2308, 10596, 0, 0, 489, )
Completed 6/12

Clock Cycle 1824:
 Current CPU Blocking $t4
(lw, 1488, $t4, 6, 12, 487, )(sw, 2308, 10596, 0, 0, 489, )
Completed 7/12

Clock Cycle 1825:
 Current CPU Blocking $t4
(lw, 1488, $t4, 7, 12, 487, )(sw, 2308, 10596, 0, 0, 489, )
Completed 8/12

Clock Cycle 1826:
 Current CPU Blocking $t4
(lw, 1488, $t4, 8, 12, 487, )(sw, 2308, 10596, 0, 0, 489, )
Completed 9/12

Clock Cycle 1827:
 Current CPU Blocking $t4
(lw, 1488, $t4, 9, 12, 487, )(sw, 2308, 10596, 0, 0, 489, )
Completed 10/12

Clock Cycle 1828:
 Current CPU Blocking $t4
(lw, 1488, $t4, 10, 12, 487, )(sw, 2308, 10596, 0, 0, 489, )
Completed 11/12

Clock Cycle 1829:
 Current CPU Blocking $t4
(lw, 1488, $t4, 11, 12, 487, )(sw, 2308, 10596, 0, 0, 489, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1488 $t4 on Line 487

Clock Cycle 1830:
 Current CPU Blocking $t4
(sw, 2308, 10596, 0, 0, 489, )
Started sw 2308 10596 on Line 489
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2364 0 on Line 492

Clock Cycle 1831:
 Current CPU Blocking 
(sw, 2308, 10596, 1, 12, 489, )(sw, 2364, 0, 0, 0, 492, )
Completed 2/12
slt$t4,$t4,$t1
$t4 = 1

Clock Cycle 1832:
 Current CPU Blocking 
(sw, 2308, 10596, 2, 12, 489, )(sw, 2364, 0, 0, 0, 492, )
Completed 3/12
addi$t1,$t4,2560
$t1 = 2561

Clock Cycle 1833:
 Current CPU Blocking 
(sw, 2308, 10596, 3, 12, 489, )(sw, 2364, 0, 0, 0, 492, )
Completed 4/12
slt$t2,$t2,$t3
$t2 = 1

Clock Cycle 1834:
 Current CPU Blocking 
(sw, 2308, 10596, 4, 12, 489, )(sw, 2364, 0, 0, 0, 492, )
Completed 5/12
DRAM Request(Write) Issued for sw 1972 7064 on Line 496

Clock Cycle 1835:
 Current CPU Blocking 
(sw, 2308, 10596, 5, 12, 489, )(sw, 2364, 0, 0, 0, 492, )(sw, 1972, 7064, 0, 0, 496, )
Completed 6/12
DRAM Request(Read) Issued for lw 3812 $t1 on Line 497

Clock Cycle 1836:
 Current CPU Blocking 
(sw, 2308, 10596, 6, 12, 489, )(sw, 2364, 0, 0, 0, 492, )(sw, 1972, 7064, 0, 0, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 7/12
DRAM Request(Write) Issued for sw 2832 7064 on Line 498

Clock Cycle 1837:
 Current CPU Blocking 
(sw, 2308, 10596, 7, 12, 489, )(sw, 2364, 0, 0, 0, 492, )(sw, 2832, 7064, 0, 0, 498, )(sw, 1972, 7064, 0, 0, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 8/12
addi$t4,$t4,1876
$t4 = 1877

Clock Cycle 1838:
 Current CPU Blocking 
(sw, 2308, 10596, 8, 12, 489, )(sw, 2364, 0, 0, 0, 492, )(sw, 2832, 7064, 0, 0, 498, )(sw, 1972, 7064, 0, 0, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 9/12
addi$t4,$t4,3456
$t4 = 5333

Clock Cycle 1839:
 Current CPU Blocking 
(sw, 2308, 10596, 9, 12, 489, )(sw, 2364, 0, 0, 0, 492, )(sw, 2832, 7064, 0, 0, 498, )(sw, 1972, 7064, 0, 0, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 10/12

Clock Cycle 1840:
 Current CPU Blocking 
(sw, 2308, 10596, 10, 12, 489, )(sw, 2364, 0, 0, 0, 492, )(sw, 2832, 7064, 0, 0, 498, )(sw, 1972, 7064, 0, 0, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 11/12

Clock Cycle 1841:
 Current CPU Blocking 
(sw, 2308, 10596, 11, 12, 489, )(sw, 2364, 0, 0, 0, 492, )(sw, 2832, 7064, 0, 0, 498, )(sw, 1972, 7064, 0, 0, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 12/12
Finished Instruction sw 2308 10596 on Line 489

Clock Cycle 1842:
 Current CPU Blocking 
(sw, 2364, 0, 0, 0, 492, )(sw, 2832, 7064, 0, 0, 498, )(sw, 1972, 7064, 0, 0, 496, )(lw, 3812, $t1, 0, 0, 497, )
Started sw 2364 0 on Line 492
Completed 1/2

Clock Cycle 1843:
 Current CPU Blocking 
(sw, 2364, 0, 1, 2, 492, )(sw, 2832, 7064, 0, 0, 498, )(sw, 1972, 7064, 0, 0, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 2/2
Finished Instruction sw 2364 0 on Line 492

Clock Cycle 1844:
 Current CPU Blocking 
(sw, 2832, 7064, 0, 0, 498, )(sw, 1972, 7064, 0, 0, 496, )(lw, 3812, $t1, 0, 0, 497, )
Started sw 2832 7064 on Line 498
Completed 1/2

Clock Cycle 1845:
 Current CPU Blocking 
(sw, 2832, 7064, 1, 2, 498, )(sw, 1972, 7064, 0, 0, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 2/2
Finished Instruction sw 2832 7064 on Line 498

Clock Cycle 1846:
 Current CPU Blocking 
(sw, 1972, 7064, 0, 0, 496, )(lw, 3812, $t1, 0, 0, 497, )
Started sw 1972 7064 on Line 496
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1847:
 Current CPU Blocking 
(sw, 1972, 7064, 1, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 2/22

Clock Cycle 1848:
 Current CPU Blocking 
(sw, 1972, 7064, 2, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 3/22

Clock Cycle 1849:
 Current CPU Blocking 
(sw, 1972, 7064, 3, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 4/22

Clock Cycle 1850:
 Current CPU Blocking 
(sw, 1972, 7064, 4, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 5/22

Clock Cycle 1851:
 Current CPU Blocking 
(sw, 1972, 7064, 5, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 6/22

Clock Cycle 1852:
 Current CPU Blocking 
(sw, 1972, 7064, 6, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 7/22

Clock Cycle 1853:
 Current CPU Blocking 
(sw, 1972, 7064, 7, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 8/22

Clock Cycle 1854:
 Current CPU Blocking 
(sw, 1972, 7064, 8, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 9/22

Clock Cycle 1855:
 Current CPU Blocking 
(sw, 1972, 7064, 9, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 10/22
Memory at 2308 = 10596
Memory at 2832 = 7064

Clock Cycle 1856:
 Current CPU Blocking 
(sw, 1972, 7064, 10, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 11/22

Clock Cycle 1857:
 Current CPU Blocking 
(sw, 1972, 7064, 11, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 12/22

Clock Cycle 1858:
 Current CPU Blocking 
(sw, 1972, 7064, 12, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 13/22

Clock Cycle 1859:
 Current CPU Blocking 
(sw, 1972, 7064, 13, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 14/22

Clock Cycle 1860:
 Current CPU Blocking 
(sw, 1972, 7064, 14, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 15/22

Clock Cycle 1861:
 Current CPU Blocking 
(sw, 1972, 7064, 15, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 16/22

Clock Cycle 1862:
 Current CPU Blocking 
(sw, 1972, 7064, 16, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 17/22

Clock Cycle 1863:
 Current CPU Blocking 
(sw, 1972, 7064, 17, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 18/22

Clock Cycle 1864:
 Current CPU Blocking 
(sw, 1972, 7064, 18, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 19/22

Clock Cycle 1865:
 Current CPU Blocking 
(sw, 1972, 7064, 19, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 20/22

Clock Cycle 1866:
 Current CPU Blocking 
(sw, 1972, 7064, 20, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 21/22

Clock Cycle 1867:
 Current CPU Blocking 
(sw, 1972, 7064, 21, 22, 496, )(lw, 3812, $t1, 0, 0, 497, )
Completed 22/22
Finished Instruction sw 1972 7064 on Line 496

Clock Cycle 1868:
 Current CPU Blocking 
(lw, 3812, $t1, 0, 0, 497, )
Started lw 3812 $t1 on Line 497
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1869:
 Current CPU Blocking 
(lw, 3812, $t1, 1, 22, 497, )
Completed 2/22

Clock Cycle 1870:
 Current CPU Blocking 
(lw, 3812, $t1, 2, 22, 497, )
Completed 3/22

Clock Cycle 1871:
 Current CPU Blocking 
(lw, 3812, $t1, 3, 22, 497, )
Completed 4/22

Clock Cycle 1872:
 Current CPU Blocking 
(lw, 3812, $t1, 4, 22, 497, )
Completed 5/22

Clock Cycle 1873:
 Current CPU Blocking 
(lw, 3812, $t1, 5, 22, 497, )
Completed 6/22

Clock Cycle 1874:
 Current CPU Blocking 
(lw, 3812, $t1, 6, 22, 497, )
Completed 7/22

Clock Cycle 1875:
 Current CPU Blocking 
(lw, 3812, $t1, 7, 22, 497, )
Completed 8/22

Clock Cycle 1876:
 Current CPU Blocking 
(lw, 3812, $t1, 8, 22, 497, )
Completed 9/22

Clock Cycle 1877:
 Current CPU Blocking 
(lw, 3812, $t1, 9, 22, 497, )
Completed 10/22
Memory at 1972 = 7064

Clock Cycle 1878:
 Current CPU Blocking 
(lw, 3812, $t1, 10, 22, 497, )
Completed 11/22

Clock Cycle 1879:
 Current CPU Blocking 
(lw, 3812, $t1, 11, 22, 497, )
Completed 12/22

Clock Cycle 1880:
 Current CPU Blocking 
(lw, 3812, $t1, 12, 22, 497, )
Completed 13/22

Clock Cycle 1881:
 Current CPU Blocking 
(lw, 3812, $t1, 13, 22, 497, )
Completed 14/22

Clock Cycle 1882:
 Current CPU Blocking 
(lw, 3812, $t1, 14, 22, 497, )
Completed 15/22

Clock Cycle 1883:
 Current CPU Blocking 
(lw, 3812, $t1, 15, 22, 497, )
Completed 16/22

Clock Cycle 1884:
 Current CPU Blocking 
(lw, 3812, $t1, 16, 22, 497, )
Completed 17/22

Clock Cycle 1885:
 Current CPU Blocking 
(lw, 3812, $t1, 17, 22, 497, )
Completed 18/22

Clock Cycle 1886:
 Current CPU Blocking 
(lw, 3812, $t1, 18, 22, 497, )
Completed 19/22

Clock Cycle 1887:
 Current CPU Blocking 
(lw, 3812, $t1, 19, 22, 497, )
Completed 20/22

Clock Cycle 1888:
 Current CPU Blocking 
(lw, 3812, $t1, 20, 22, 497, )
Completed 21/22

Clock Cycle 1889:
 Current CPU Blocking 
(lw, 3812, $t1, 21, 22, 497, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3812 $t1 on Line 497
Total Number of cycles taken = 1889
Total Number of Row Buffer Updates = 156

DRAM memory structure :
Memory at row 0 column 37 address 148 = -2668
Memory at row 0 column 85 address 340 = 1
Memory at row 0 column 197 address 788 = -3996
Memory at row 0 column 207 address 828 = 585
Memory at row 0 column 221 address 884 = 3784
Memory at row 0 column 241 address 964 = 1
Memory at row 0 column 246 address 984 = -6923532
Memory at row 1 column 20 address 1104 = 1
Memory at row 1 column 27 address 1132 = 1
Memory at row 1 column 81 address 1348 = 1
Memory at row 1 column 89 address 1380 = 2596
Memory at row 1 column 94 address 1400 = 2392
Memory at row 1 column 155 address 1644 = 192
Memory at row 1 column 237 address 1972 = 7064
Memory at row 2 column 14 address 2104 = 5192
Memory at row 2 column 15 address 2108 = -1704
Memory at row 2 column 64 address 2304 = -1
Memory at row 2 column 65 address 2308 = 10596
Memory at row 2 column 173 address 2740 = 4024
Memory at row 2 column 196 address 2832 = 7064
Memory at row 2 column 210 address 2888 = 3556
Memory at row 3 column 59 address 3308 = 3016
Memory at row 3 column 105 address 3492 = 192

Integer Register Values :
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 7064
t1 = 0
t2 = 1
t3 = 14128
t4 = 5333
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0
