# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do hw01_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/hw01 {D:/hw01/SEG_HEX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:20 on Apr 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/hw01" D:/hw01/SEG_HEX.v 
# -- Compiling module SEG_HEX
# 
# Top level modules:
# 	SEG_HEX
# End time: 23:10:20 on Apr 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/hw01 {D:/hw01/hw01.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:20 on Apr 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/hw01" D:/hw01/hw01.v 
# -- Compiling module hw01
# 
# Top level modules:
# 	hw01
# End time: 23:10:20 on Apr 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/hw01 {D:/hw01/Freq_Divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:20 on Apr 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/hw01" D:/hw01/Freq_Divider.v 
# -- Compiling module Freq_Divider
# 
# Top level modules:
# 	Freq_Divider
# End time: 23:10:21 on Apr 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/hw01 {D:/hw01/debounce.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Apr 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/hw01" D:/hw01/debounce.v 
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# End time: 23:10:21 on Apr 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/hw01 {D:/hw01/hw01_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Apr 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/hw01" D:/hw01/hw01_tb.v 
# -- Compiling module hw01_tb
# 
# Top level modules:
# 	hw01_tb
# End time: 23:10:21 on Apr 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  hw01_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" hw01_tb 
# Start time: 23:10:21 on Apr 10,2018
# Loading work.hw01_tb
# Loading work.hw01
# Loading work.Freq_Divider
# Loading work.debounce
# Loading work.SEG_HEX
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/hw01/hw01_tb.v(29)
#    Time: 112200200 ns  Iteration: 0  Instance: /hw01_tb
# 1
# Break in Module hw01_tb at D:/hw01/hw01_tb.v line 29
restart -f
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Note: $finish    : D:/hw01/hw01_tb.v(29)
#    Time: 112200200 ns  Iteration: 0  Instance: /hw01_tb
# 1
# Break in Module hw01_tb at D:/hw01/hw01_tb.v line 29
restart -f
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Note: $finish    : D:/hw01/hw01_tb.v(29)
#    Time: 112200200 ns  Iteration: 0  Instance: /hw01_tb
# 1
# Break in Module hw01_tb at D:/hw01/hw01_tb.v line 29
restart -f
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Note: $finish    : D:/hw01/hw01_tb.v(29)
#    Time: 112200200 ns  Iteration: 0  Instance: /hw01_tb
# 1
# Break in Module hw01_tb at D:/hw01/hw01_tb.v line 29
restart -f
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Note: $finish    : D:/hw01/hw01_tb.v(29)
#    Time: 112200200 ns  Iteration: 0  Instance: /hw01_tb
# End time: 23:16:37 on Apr 10,2018, Elapsed time: 0:06:16
# Errors: 0, Warnings: 0
