// Seed: 207338131
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  id_12(
      1'h0 < 1, id_10
  );
  always begin
    $display;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign {1, 1} = "" == {id_1, 1, 1, 1};
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
