and r0, r1, r0, ror #1 
lsl r2, r2, r2 
bfi r0, r0, #0, #3 
bic r2, r2, r0 
add r2, r2, r3, ror #1 
