Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 18 12:01:14 2021
| Host         : DESKTOP-KAOI2E3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: audio/sclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk20khz/SCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.849        0.000                      0                  110        0.145        0.000                      0                  110        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.849        0.000                      0                  110        0.145        0.000                      0                  110        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 vl/VOLUME_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vl/level_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.952ns (18.755%)  route 4.124ns (81.245%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  vl/VOLUME_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  vl/VOLUME_COUNT_reg[10]/Q
                         net (fo=2, routed)           0.999     6.601    vl/VOLUME_COUNT[10]
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.124     6.725 f  vl/VOLUME_COUNT[0]_i_8/O
                         net (fo=1, routed)           0.674     7.399    vl/VOLUME_COUNT[0]_i_8_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  vl/VOLUME_COUNT[0]_i_2/O
                         net (fo=2, routed)           0.579     8.102    vl/VOLUME_COUNT[0]_i_2_n_0
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.226 r  vl/VOLUME_COUNT[24]_i_2/O
                         net (fo=36, routed)          1.872    10.098    vl/VOLUME_COUNT[24]_i_1_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.124    10.222 r  vl/level[9]_i_1/O
                         net (fo=1, routed)           0.000    10.222    vl/level[9]_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  vl/level_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.428    14.769    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  vl/level_reg[9]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X30Y25         FDRE (Setup_fdre_C_D)        0.077    15.071    vl/level_reg[9]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 vl/VOLUME_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vl/level_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.952ns (18.767%)  route 4.121ns (81.233%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  vl/VOLUME_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  vl/VOLUME_COUNT_reg[10]/Q
                         net (fo=2, routed)           0.999     6.601    vl/VOLUME_COUNT[10]
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.124     6.725 f  vl/VOLUME_COUNT[0]_i_8/O
                         net (fo=1, routed)           0.674     7.399    vl/VOLUME_COUNT[0]_i_8_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  vl/VOLUME_COUNT[0]_i_2/O
                         net (fo=2, routed)           0.579     8.102    vl/VOLUME_COUNT[0]_i_2_n_0
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.226 r  vl/VOLUME_COUNT[24]_i_2/O
                         net (fo=36, routed)          1.869    10.095    vl/VOLUME_COUNT[24]_i_1_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.124    10.219 r  vl/level[11]_i_1/O
                         net (fo=1, routed)           0.000    10.219    vl/level[11]_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  vl/level_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.428    14.769    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  vl/level_reg[11]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X30Y25         FDRE (Setup_fdre_C_D)        0.081    15.075    vl/level_reg[11]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 vl/VOLUME_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vl/level_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.980ns (20.584%)  route 3.781ns (79.416%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  vl/VOLUME_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  vl/VOLUME_COUNT_reg[10]/Q
                         net (fo=2, routed)           0.999     6.601    vl/VOLUME_COUNT[10]
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.124     6.725 f  vl/VOLUME_COUNT[0]_i_8/O
                         net (fo=1, routed)           0.674     7.399    vl/VOLUME_COUNT[0]_i_8_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  vl/VOLUME_COUNT[0]_i_2/O
                         net (fo=2, routed)           0.579     8.102    vl/VOLUME_COUNT[0]_i_2_n_0
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.226 r  vl/VOLUME_COUNT[24]_i_2/O
                         net (fo=36, routed)          1.147     9.373    audio/VOLUME_COUNT_reg[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I4_O)        0.152     9.525 r  audio/level[1]_i_1/O
                         net (fo=1, routed)           0.382     9.907    vl/level_reg[1]_0
    SLICE_X0Y19          FDRE                                         r  vl/level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  vl/level_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)       -0.264    14.824    vl/level_reg[1]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 vl/VOLUME_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vl/level_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.952ns (21.279%)  route 3.522ns (78.721%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  vl/VOLUME_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  vl/VOLUME_COUNT_reg[10]/Q
                         net (fo=2, routed)           0.999     6.601    vl/VOLUME_COUNT[10]
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.124     6.725 f  vl/VOLUME_COUNT[0]_i_8/O
                         net (fo=1, routed)           0.674     7.399    vl/VOLUME_COUNT[0]_i_8_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  vl/VOLUME_COUNT[0]_i_2/O
                         net (fo=2, routed)           0.579     8.102    vl/VOLUME_COUNT[0]_i_2_n_0
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.226 r  vl/VOLUME_COUNT[24]_i_2/O
                         net (fo=36, routed)          1.270     9.496    vl/VOLUME_COUNT[24]_i_1_n_0
    SLICE_X3Y25          LUT4 (Prop_lut4_I3_O)        0.124     9.620 r  vl/level[10]_i_1/O
                         net (fo=1, routed)           0.000     9.620    vl/level[10]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  vl/level_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.843    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  vl/level_reg[10]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.029    15.097    vl/level_reg[10]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 vl/VOLUME_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vl/VOLUME_COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.828ns (21.045%)  route 3.106ns (78.955%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  vl/VOLUME_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  vl/VOLUME_COUNT_reg[10]/Q
                         net (fo=2, routed)           0.999     6.601    vl/VOLUME_COUNT[10]
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.124     6.725 f  vl/VOLUME_COUNT[0]_i_8/O
                         net (fo=1, routed)           0.674     7.399    vl/VOLUME_COUNT[0]_i_8_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  vl/VOLUME_COUNT[0]_i_2/O
                         net (fo=2, routed)           0.579     8.102    vl/VOLUME_COUNT[0]_i_2_n_0
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.226 r  vl/VOLUME_COUNT[24]_i_2/O
                         net (fo=36, routed)          0.855     9.081    vl/VOLUME_COUNT[24]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  vl/VOLUME_COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  vl/VOLUME_COUNT_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    vl/VOLUME_COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 vl/VOLUME_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vl/VOLUME_COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.828ns (21.045%)  route 3.106ns (78.955%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  vl/VOLUME_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  vl/VOLUME_COUNT_reg[10]/Q
                         net (fo=2, routed)           0.999     6.601    vl/VOLUME_COUNT[10]
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.124     6.725 f  vl/VOLUME_COUNT[0]_i_8/O
                         net (fo=1, routed)           0.674     7.399    vl/VOLUME_COUNT[0]_i_8_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  vl/VOLUME_COUNT[0]_i_2/O
                         net (fo=2, routed)           0.579     8.102    vl/VOLUME_COUNT[0]_i_2_n_0
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.226 r  vl/VOLUME_COUNT[24]_i_2/O
                         net (fo=36, routed)          0.855     9.081    vl/VOLUME_COUNT[24]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  vl/VOLUME_COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  vl/VOLUME_COUNT_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    vl/VOLUME_COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 vl/VOLUME_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vl/VOLUME_COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.828ns (21.045%)  route 3.106ns (78.955%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  vl/VOLUME_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  vl/VOLUME_COUNT_reg[10]/Q
                         net (fo=2, routed)           0.999     6.601    vl/VOLUME_COUNT[10]
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.124     6.725 f  vl/VOLUME_COUNT[0]_i_8/O
                         net (fo=1, routed)           0.674     7.399    vl/VOLUME_COUNT[0]_i_8_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  vl/VOLUME_COUNT[0]_i_2/O
                         net (fo=2, routed)           0.579     8.102    vl/VOLUME_COUNT[0]_i_2_n_0
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.226 r  vl/VOLUME_COUNT[24]_i_2/O
                         net (fo=36, routed)          0.855     9.081    vl/VOLUME_COUNT[24]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  vl/VOLUME_COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  vl/VOLUME_COUNT_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    vl/VOLUME_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 vl/VOLUME_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vl/VOLUME_COUNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.828ns (21.045%)  route 3.106ns (78.955%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  vl/VOLUME_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  vl/VOLUME_COUNT_reg[10]/Q
                         net (fo=2, routed)           0.999     6.601    vl/VOLUME_COUNT[10]
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.124     6.725 f  vl/VOLUME_COUNT[0]_i_8/O
                         net (fo=1, routed)           0.674     7.399    vl/VOLUME_COUNT[0]_i_8_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  vl/VOLUME_COUNT[0]_i_2/O
                         net (fo=2, routed)           0.579     8.102    vl/VOLUME_COUNT[0]_i_2_n_0
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.226 r  vl/VOLUME_COUNT[24]_i_2/O
                         net (fo=36, routed)          0.855     9.081    vl/VOLUME_COUNT[24]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  vl/VOLUME_COUNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  vl/VOLUME_COUNT_reg[8]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    vl/VOLUME_COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 vl/VOLUME_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vl/VOLUME_COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.828ns (21.836%)  route 2.964ns (78.164%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  vl/VOLUME_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  vl/VOLUME_COUNT_reg[10]/Q
                         net (fo=2, routed)           0.999     6.601    vl/VOLUME_COUNT[10]
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.124     6.725 f  vl/VOLUME_COUNT[0]_i_8/O
                         net (fo=1, routed)           0.674     7.399    vl/VOLUME_COUNT[0]_i_8_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  vl/VOLUME_COUNT[0]_i_2/O
                         net (fo=2, routed)           0.579     8.102    vl/VOLUME_COUNT[0]_i_2_n_0
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.226 r  vl/VOLUME_COUNT[24]_i_2/O
                         net (fo=36, routed)          0.712     8.938    vl/VOLUME_COUNT[24]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  vl/VOLUME_COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504    14.845    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  vl/VOLUME_COUNT_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    vl/VOLUME_COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 vl/VOLUME_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vl/VOLUME_COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.828ns (21.836%)  route 2.964ns (78.164%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  vl/VOLUME_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  vl/VOLUME_COUNT_reg[10]/Q
                         net (fo=2, routed)           0.999     6.601    vl/VOLUME_COUNT[10]
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.124     6.725 f  vl/VOLUME_COUNT[0]_i_8/O
                         net (fo=1, routed)           0.674     7.399    vl/VOLUME_COUNT[0]_i_8_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  vl/VOLUME_COUNT[0]_i_2/O
                         net (fo=2, routed)           0.579     8.102    vl/VOLUME_COUNT[0]_i_2_n_0
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.226 r  vl/VOLUME_COUNT[24]_i_2/O
                         net (fo=36, routed)          0.712     8.938    vl/VOLUME_COUNT[24]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  vl/VOLUME_COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504    14.845    vl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  vl/VOLUME_COUNT_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    vl/VOLUME_COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 audio/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.373ns (68.085%)  route 0.175ns (31.915%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.479    audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  audio/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  audio/count2_reg[6]/Q
                         net (fo=9, routed)           0.174     1.817    audio/count2_reg[6]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  audio/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    audio/count2_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.027 r  audio/count2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    audio/count2_reg[8]_i_1_n_7
    SLICE_X2Y50          FDRE                                         r  audio/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.864     1.992    audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  audio/count2_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    audio/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 audio/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.386ns (68.825%)  route 0.175ns (31.175%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.479    audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  audio/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  audio/count2_reg[6]/Q
                         net (fo=9, routed)           0.174     1.817    audio/count2_reg[6]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  audio/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    audio/count2_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.040 r  audio/count2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.040    audio/count2_reg[8]_i_1_n_5
    SLICE_X2Y50          FDRE                                         r  audio/count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.864     1.992    audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  audio/count2_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    audio/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 audio/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.409ns (70.053%)  route 0.175ns (29.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.479    audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  audio/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  audio/count2_reg[6]/Q
                         net (fo=9, routed)           0.174     1.817    audio/count2_reg[6]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  audio/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    audio/count2_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.063 r  audio/count2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.063    audio/count2_reg[8]_i_1_n_6
    SLICE_X2Y50          FDRE                                         r  audio/count2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.864     1.992    audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  audio/count2_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    audio/count2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 audio/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.411ns (70.155%)  route 0.175ns (29.845%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.479    audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  audio/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  audio/count2_reg[6]/Q
                         net (fo=9, routed)           0.174     1.817    audio/count2_reg[6]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  audio/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    audio/count2_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.065 r  audio/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.065    audio/count2_reg[8]_i_1_n_4
    SLICE_X2Y50          FDRE                                         r  audio/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.864     1.992    audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  audio/count2_reg[11]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    audio/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 clk20khz/SCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.240%)  route 0.377ns (72.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.594     1.477    clk20khz/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  clk20khz/SCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk20khz/SCLOCK_reg/Q
                         net (fo=22, routed)          0.377     1.995    audio/CLK
    SLICE_X2Y49          FDRE                                         r  audio/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.867     1.994    audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  audio/count2_reg[4]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDRE (Hold_fdre_C_R)         0.009     1.759    audio/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 clk20khz/SCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.240%)  route 0.377ns (72.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.594     1.477    clk20khz/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  clk20khz/SCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk20khz/SCLOCK_reg/Q
                         net (fo=22, routed)          0.377     1.995    audio/CLK
    SLICE_X2Y49          FDRE                                         r  audio/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.867     1.994    audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  audio/count2_reg[5]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDRE (Hold_fdre_C_R)         0.009     1.759    audio/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 clk20khz/SCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.240%)  route 0.377ns (72.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.594     1.477    clk20khz/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  clk20khz/SCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk20khz/SCLOCK_reg/Q
                         net (fo=22, routed)          0.377     1.995    audio/CLK
    SLICE_X2Y49          FDRE                                         r  audio/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.867     1.994    audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  audio/count2_reg[6]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDRE (Hold_fdre_C_R)         0.009     1.759    audio/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 clk20khz/SCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.240%)  route 0.377ns (72.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.594     1.477    clk20khz/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  clk20khz/SCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk20khz/SCLOCK_reg/Q
                         net (fo=22, routed)          0.377     1.995    audio/CLK
    SLICE_X2Y49          FDRE                                         r  audio/count2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.867     1.994    audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  audio/count2_reg[7]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDRE (Hold_fdre_C_R)         0.009     1.759    audio/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clk20khz/SCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.980%)  route 0.382ns (73.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.594     1.477    clk20khz/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  clk20khz/SCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk20khz/SCLOCK_reg/Q
                         net (fo=22, routed)          0.382     2.000    audio/CLK
    SLICE_X2Y48          FDRE                                         r  audio/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.867     1.994    audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  audio/count2_reg[0]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y48          FDRE (Hold_fdre_C_R)         0.009     1.759    audio/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clk20khz/SCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.980%)  route 0.382ns (73.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.594     1.477    clk20khz/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  clk20khz/SCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk20khz/SCLOCK_reg/Q
                         net (fo=22, routed)          0.382     2.000    audio/CLK
    SLICE_X2Y48          FDRE                                         r  audio/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.867     1.994    audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  audio/count2_reg[1]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y48          FDRE (Hold_fdre_C_R)         0.009     1.759    audio/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48    audio/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y50    audio/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y50    audio/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48    audio/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48    audio/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48    audio/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y49    audio/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y49    audio/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y49    audio/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    vl/VOLUME_COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    vl/VOLUME_COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    vl/VOLUME_COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    vl/VOLUME_COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    vl/VOLUME_COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    vl/VOLUME_COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    vl/VOLUME_COUNT_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    vl/VOLUME_COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    vl/VOLUME_COUNT_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    vl/VOLUME_COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    audio/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    audio/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    audio/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    audio/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    audio/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    audio/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    audio/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    audio/count2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y51    clk20khz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52    clk20khz/count_reg[10]/C



