Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ece385user/Desktop/lab6v3/lab62_soc.qsys --block-symbol-file --output-directory=/home/ece385user/Desktop/lab6v3/lab62_soc --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading lab6v3/lab62_soc.qsys
Progress: Reading input file
Progress: Adding KEY [altera_avalon_pio 18.1]
Progress: Parameterizing module KEY
Progress: Adding SW [altera_avalon_pio 18.1]
Progress: Parameterizing module SW
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hex_digits_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_digits_pio
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module key_pio
Progress: Adding keycode [altera_avalon_pio 18.1]
Progress: Parameterizing module keycode
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding leds_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.1]
Progress: Parameterizing module sdram_pll
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding usb_gpx [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_gpx
Progress: Adding usb_irq [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_irq
Progress: Adding usb_rst [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_rst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab62_soc.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab62_soc.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab62_soc.key_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab62_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab62_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab62_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: lab62_soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab62_soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ece385user/Desktop/lab6v3/lab62_soc.qsys --synthesis=VERILOG --output-directory=/home/ece385user/Desktop/lab6v3/lab62_soc/synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading lab6v3/lab62_soc.qsys
Progress: Reading input file
Progress: Adding KEY [altera_avalon_pio 18.1]
Progress: Parameterizing module KEY
Progress: Adding SW [altera_avalon_pio 18.1]
Progress: Parameterizing module SW
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hex_digits_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_digits_pio
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module key_pio
Progress: Adding keycode [altera_avalon_pio 18.1]
Progress: Parameterizing module keycode
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding leds_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.1]
Progress: Parameterizing module sdram_pll
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding usb_gpx [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_gpx
Progress: Adding usb_irq [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_irq
Progress: Adding usb_rst [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_rst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab62_soc.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab62_soc.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab62_soc.key_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab62_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab62_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab62_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: lab62_soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab62_soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab62_soc: Generating lab62_soc "lab62_soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5
Info: KEY: Starting RTL generation for module 'lab62_soc_KEY'
Info: KEY:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_KEY --dir=/tmp/alt9074_3015258380431946433.dir/0036_KEY_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9074_3015258380431946433.dir/0036_KEY_gen//lab62_soc_KEY_component_configuration.pl  --do_build_sim=0  ]
Info: KEY: Done RTL generation for module 'lab62_soc_KEY'
Info: KEY: "lab62_soc" instantiated altera_avalon_pio "KEY"
Info: hex_digits_pio: Starting RTL generation for module 'lab62_soc_hex_digits_pio'
Info: hex_digits_pio:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_hex_digits_pio --dir=/tmp/alt9074_3015258380431946433.dir/0037_hex_digits_pio_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9074_3015258380431946433.dir/0037_hex_digits_pio_gen//lab62_soc_hex_digits_pio_component_configuration.pl  --do_build_sim=0  ]
Info: hex_digits_pio: Done RTL generation for module 'lab62_soc_hex_digits_pio'
Info: hex_digits_pio: "lab62_soc" instantiated altera_avalon_pio "hex_digits_pio"
Info: jtag_uart: Starting RTL generation for module 'lab62_soc_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab62_soc_jtag_uart --dir=/tmp/alt9074_3015258380431946433.dir/0038_jtag_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9074_3015258380431946433.dir/0038_jtag_uart_gen//lab62_soc_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'lab62_soc_jtag_uart'
Info: jtag_uart: "lab62_soc" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: keycode: Starting RTL generation for module 'lab62_soc_keycode'
Info: keycode:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_keycode --dir=/tmp/alt9074_3015258380431946433.dir/0039_keycode_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9074_3015258380431946433.dir/0039_keycode_gen//lab62_soc_keycode_component_configuration.pl  --do_build_sim=0  ]
Info: keycode: Done RTL generation for module 'lab62_soc_keycode'
Info: keycode: "lab62_soc" instantiated altera_avalon_pio "keycode"
Info: leds_pio: Starting RTL generation for module 'lab62_soc_leds_pio'
Info: leds_pio:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_leds_pio --dir=/tmp/alt9074_3015258380431946433.dir/0040_leds_pio_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9074_3015258380431946433.dir/0040_leds_pio_gen//lab62_soc_leds_pio_component_configuration.pl  --do_build_sim=0  ]
Info: leds_pio: Done RTL generation for module 'lab62_soc_leds_pio'
Info: leds_pio: "lab62_soc" instantiated altera_avalon_pio "leds_pio"
Info: nios2_gen2_0: "lab62_soc" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'lab62_soc_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab62_soc_onchip_memory2_0 --dir=/tmp/alt9074_3015258380431946433.dir/0041_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9074_3015258380431946433.dir/0041_onchip_memory2_0_gen//lab62_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'lab62_soc_onchip_memory2_0'
Info: onchip_memory2_0: "lab62_soc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'lab62_soc_sdram'
Info: sdram:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab62_soc_sdram --dir=/tmp/alt9074_3015258380431946433.dir/0042_sdram_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9074_3015258380431946433.dir/0042_sdram_gen//lab62_soc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'lab62_soc_sdram'
Info: sdram: "lab62_soc" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "lab62_soc" instantiated altpll "sdram_pll"
Info: spi_0: Starting RTL generation for module 'lab62_soc_spi_0'
Info: spi_0:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=lab62_soc_spi_0 --dir=/tmp/alt9074_3015258380431946433.dir/0045_spi_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9074_3015258380431946433.dir/0045_spi_0_gen//lab62_soc_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'lab62_soc_spi_0'
Info: spi_0: "lab62_soc" instantiated altera_avalon_spi "spi_0"
Info: sysid_qsys_0: "lab62_soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer: Starting RTL generation for module 'lab62_soc_timer'
Info: timer:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab62_soc_timer --dir=/tmp/alt9074_3015258380431946433.dir/0047_timer_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9074_3015258380431946433.dir/0047_timer_gen//lab62_soc_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'lab62_soc_timer'
Info: timer: "lab62_soc" instantiated altera_avalon_timer "timer"
Info: usb_gpx: Starting RTL generation for module 'lab62_soc_usb_gpx'
Info: usb_gpx:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_usb_gpx --dir=/tmp/alt9074_3015258380431946433.dir/0048_usb_gpx_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9074_3015258380431946433.dir/0048_usb_gpx_gen//lab62_soc_usb_gpx_component_configuration.pl  --do_build_sim=0  ]
Info: usb_gpx: Done RTL generation for module 'lab62_soc_usb_gpx'
Info: usb_gpx: "lab62_soc" instantiated altera_avalon_pio "usb_gpx"
Info: usb_rst: Starting RTL generation for module 'lab62_soc_usb_rst'
Info: usb_rst:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_usb_rst --dir=/tmp/alt9074_3015258380431946433.dir/0049_usb_rst_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9074_3015258380431946433.dir/0049_usb_rst_gen//lab62_soc_usb_rst_component_configuration.pl  --do_build_sim=0  ]
Info: usb_rst: Done RTL generation for module 'lab62_soc_usb_rst'
Info: usb_rst: "lab62_soc" instantiated altera_avalon_pio "usb_rst"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab62_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "lab62_soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "lab62_soc" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'lab62_soc_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab62_soc_nios2_gen2_0_cpu --dir=/tmp/alt9074_3015258380431946433.dir/0052_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9074_3015258380431946433.dir/0052_cpu_gen//lab62_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.03.23 15:06:41 (*) Starting Nios II generation
Info: cpu: # 2022.03.23 15:06:41 (*)   Checking for plaintext license.
Info: cpu: # 2022.03.23 15:06:42 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2022.03.23 15:06:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.03.23 15:06:42 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.03.23 15:06:42 (*)   Plaintext license not found.
Info: cpu: # 2022.03.23 15:06:42 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.03.23 15:06:42 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.03.23 15:06:42 (*)   Creating all objects for CPU
Info: cpu: # 2022.03.23 15:06:44 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.03.23 15:06:44 (*)   Creating plain-text RTL
Info: cpu: # 2022.03.23 15:06:45 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'lab62_soc_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/ece385user/Desktop/lab6v3/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file /home/ece385user/Desktop/lab6v3/lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/ece385user/Desktop/lab6v3/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/ece385user/Desktop/lab6v3/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: lab62_soc: Done "lab62_soc" with 38 modules, 63 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
