module register (input clk, input d, output q)

endmodule
