// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _quantize_activation_HH_
#define _quantize_activation_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "attention_udiv_32xdS.h"

namespace ap_rtl {

struct quantize_activation : public sc_module {
    // Port declarations 394
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > v22_0_V_address0;
    sc_out< sc_logic > v22_0_V_ce0;
    sc_in< sc_lv<32> > v22_0_V_q0;
    sc_out< sc_lv<4> > v24_0_0_0_address0;
    sc_out< sc_logic > v24_0_0_0_ce0;
    sc_out< sc_logic > v24_0_0_0_we0;
    sc_out< sc_lv<8> > v24_0_0_0_d0;
    sc_out< sc_lv<4> > v24_0_1_0_address0;
    sc_out< sc_logic > v24_0_1_0_ce0;
    sc_out< sc_logic > v24_0_1_0_we0;
    sc_out< sc_lv<8> > v24_0_1_0_d0;
    sc_out< sc_lv<4> > v24_0_2_0_address0;
    sc_out< sc_logic > v24_0_2_0_ce0;
    sc_out< sc_logic > v24_0_2_0_we0;
    sc_out< sc_lv<8> > v24_0_2_0_d0;
    sc_out< sc_lv<4> > v24_0_3_0_address0;
    sc_out< sc_logic > v24_0_3_0_ce0;
    sc_out< sc_logic > v24_0_3_0_we0;
    sc_out< sc_lv<8> > v24_0_3_0_d0;
    sc_out< sc_lv<4> > v24_1_0_0_address0;
    sc_out< sc_logic > v24_1_0_0_ce0;
    sc_out< sc_logic > v24_1_0_0_we0;
    sc_out< sc_lv<8> > v24_1_0_0_d0;
    sc_out< sc_lv<4> > v24_1_1_0_address0;
    sc_out< sc_logic > v24_1_1_0_ce0;
    sc_out< sc_logic > v24_1_1_0_we0;
    sc_out< sc_lv<8> > v24_1_1_0_d0;
    sc_out< sc_lv<4> > v24_1_2_0_address0;
    sc_out< sc_logic > v24_1_2_0_ce0;
    sc_out< sc_logic > v24_1_2_0_we0;
    sc_out< sc_lv<8> > v24_1_2_0_d0;
    sc_out< sc_lv<4> > v24_1_3_0_address0;
    sc_out< sc_logic > v24_1_3_0_ce0;
    sc_out< sc_logic > v24_1_3_0_we0;
    sc_out< sc_lv<8> > v24_1_3_0_d0;
    sc_out< sc_lv<4> > v24_2_0_0_address0;
    sc_out< sc_logic > v24_2_0_0_ce0;
    sc_out< sc_logic > v24_2_0_0_we0;
    sc_out< sc_lv<8> > v24_2_0_0_d0;
    sc_out< sc_lv<4> > v24_2_1_0_address0;
    sc_out< sc_logic > v24_2_1_0_ce0;
    sc_out< sc_logic > v24_2_1_0_we0;
    sc_out< sc_lv<8> > v24_2_1_0_d0;
    sc_out< sc_lv<4> > v24_2_2_0_address0;
    sc_out< sc_logic > v24_2_2_0_ce0;
    sc_out< sc_logic > v24_2_2_0_we0;
    sc_out< sc_lv<8> > v24_2_2_0_d0;
    sc_out< sc_lv<4> > v24_2_3_0_address0;
    sc_out< sc_logic > v24_2_3_0_ce0;
    sc_out< sc_logic > v24_2_3_0_we0;
    sc_out< sc_lv<8> > v24_2_3_0_d0;
    sc_out< sc_lv<4> > v24_3_0_0_address0;
    sc_out< sc_logic > v24_3_0_0_ce0;
    sc_out< sc_logic > v24_3_0_0_we0;
    sc_out< sc_lv<8> > v24_3_0_0_d0;
    sc_out< sc_lv<4> > v24_3_1_0_address0;
    sc_out< sc_logic > v24_3_1_0_ce0;
    sc_out< sc_logic > v24_3_1_0_we0;
    sc_out< sc_lv<8> > v24_3_1_0_d0;
    sc_out< sc_lv<4> > v24_3_2_0_address0;
    sc_out< sc_logic > v24_3_2_0_ce0;
    sc_out< sc_logic > v24_3_2_0_we0;
    sc_out< sc_lv<8> > v24_3_2_0_d0;
    sc_out< sc_lv<4> > v24_3_3_0_address0;
    sc_out< sc_logic > v24_3_3_0_ce0;
    sc_out< sc_logic > v24_3_3_0_we0;
    sc_out< sc_lv<8> > v24_3_3_0_d0;
    sc_out< sc_lv<4> > v24_4_0_0_address0;
    sc_out< sc_logic > v24_4_0_0_ce0;
    sc_out< sc_logic > v24_4_0_0_we0;
    sc_out< sc_lv<8> > v24_4_0_0_d0;
    sc_out< sc_lv<4> > v24_4_1_0_address0;
    sc_out< sc_logic > v24_4_1_0_ce0;
    sc_out< sc_logic > v24_4_1_0_we0;
    sc_out< sc_lv<8> > v24_4_1_0_d0;
    sc_out< sc_lv<4> > v24_4_2_0_address0;
    sc_out< sc_logic > v24_4_2_0_ce0;
    sc_out< sc_logic > v24_4_2_0_we0;
    sc_out< sc_lv<8> > v24_4_2_0_d0;
    sc_out< sc_lv<4> > v24_4_3_0_address0;
    sc_out< sc_logic > v24_4_3_0_ce0;
    sc_out< sc_logic > v24_4_3_0_we0;
    sc_out< sc_lv<8> > v24_4_3_0_d0;
    sc_out< sc_lv<4> > v24_5_0_0_address0;
    sc_out< sc_logic > v24_5_0_0_ce0;
    sc_out< sc_logic > v24_5_0_0_we0;
    sc_out< sc_lv<8> > v24_5_0_0_d0;
    sc_out< sc_lv<4> > v24_5_1_0_address0;
    sc_out< sc_logic > v24_5_1_0_ce0;
    sc_out< sc_logic > v24_5_1_0_we0;
    sc_out< sc_lv<8> > v24_5_1_0_d0;
    sc_out< sc_lv<4> > v24_5_2_0_address0;
    sc_out< sc_logic > v24_5_2_0_ce0;
    sc_out< sc_logic > v24_5_2_0_we0;
    sc_out< sc_lv<8> > v24_5_2_0_d0;
    sc_out< sc_lv<4> > v24_5_3_0_address0;
    sc_out< sc_logic > v24_5_3_0_ce0;
    sc_out< sc_logic > v24_5_3_0_we0;
    sc_out< sc_lv<8> > v24_5_3_0_d0;
    sc_out< sc_lv<4> > v24_6_0_0_address0;
    sc_out< sc_logic > v24_6_0_0_ce0;
    sc_out< sc_logic > v24_6_0_0_we0;
    sc_out< sc_lv<8> > v24_6_0_0_d0;
    sc_out< sc_lv<4> > v24_6_1_0_address0;
    sc_out< sc_logic > v24_6_1_0_ce0;
    sc_out< sc_logic > v24_6_1_0_we0;
    sc_out< sc_lv<8> > v24_6_1_0_d0;
    sc_out< sc_lv<4> > v24_6_2_0_address0;
    sc_out< sc_logic > v24_6_2_0_ce0;
    sc_out< sc_logic > v24_6_2_0_we0;
    sc_out< sc_lv<8> > v24_6_2_0_d0;
    sc_out< sc_lv<4> > v24_6_3_0_address0;
    sc_out< sc_logic > v24_6_3_0_ce0;
    sc_out< sc_logic > v24_6_3_0_we0;
    sc_out< sc_lv<8> > v24_6_3_0_d0;
    sc_out< sc_lv<4> > v24_7_0_0_address0;
    sc_out< sc_logic > v24_7_0_0_ce0;
    sc_out< sc_logic > v24_7_0_0_we0;
    sc_out< sc_lv<8> > v24_7_0_0_d0;
    sc_out< sc_lv<4> > v24_7_1_0_address0;
    sc_out< sc_logic > v24_7_1_0_ce0;
    sc_out< sc_logic > v24_7_1_0_we0;
    sc_out< sc_lv<8> > v24_7_1_0_d0;
    sc_out< sc_lv<4> > v24_7_2_0_address0;
    sc_out< sc_logic > v24_7_2_0_ce0;
    sc_out< sc_logic > v24_7_2_0_we0;
    sc_out< sc_lv<8> > v24_7_2_0_d0;
    sc_out< sc_lv<4> > v24_7_3_0_address0;
    sc_out< sc_logic > v24_7_3_0_ce0;
    sc_out< sc_logic > v24_7_3_0_we0;
    sc_out< sc_lv<8> > v24_7_3_0_d0;
    sc_out< sc_lv<4> > v24_8_0_0_address0;
    sc_out< sc_logic > v24_8_0_0_ce0;
    sc_out< sc_logic > v24_8_0_0_we0;
    sc_out< sc_lv<8> > v24_8_0_0_d0;
    sc_out< sc_lv<4> > v24_8_1_0_address0;
    sc_out< sc_logic > v24_8_1_0_ce0;
    sc_out< sc_logic > v24_8_1_0_we0;
    sc_out< sc_lv<8> > v24_8_1_0_d0;
    sc_out< sc_lv<4> > v24_8_2_0_address0;
    sc_out< sc_logic > v24_8_2_0_ce0;
    sc_out< sc_logic > v24_8_2_0_we0;
    sc_out< sc_lv<8> > v24_8_2_0_d0;
    sc_out< sc_lv<4> > v24_8_3_0_address0;
    sc_out< sc_logic > v24_8_3_0_ce0;
    sc_out< sc_logic > v24_8_3_0_we0;
    sc_out< sc_lv<8> > v24_8_3_0_d0;
    sc_out< sc_lv<4> > v24_9_0_0_address0;
    sc_out< sc_logic > v24_9_0_0_ce0;
    sc_out< sc_logic > v24_9_0_0_we0;
    sc_out< sc_lv<8> > v24_9_0_0_d0;
    sc_out< sc_lv<4> > v24_9_1_0_address0;
    sc_out< sc_logic > v24_9_1_0_ce0;
    sc_out< sc_logic > v24_9_1_0_we0;
    sc_out< sc_lv<8> > v24_9_1_0_d0;
    sc_out< sc_lv<4> > v24_9_2_0_address0;
    sc_out< sc_logic > v24_9_2_0_ce0;
    sc_out< sc_logic > v24_9_2_0_we0;
    sc_out< sc_lv<8> > v24_9_2_0_d0;
    sc_out< sc_lv<4> > v24_9_3_0_address0;
    sc_out< sc_logic > v24_9_3_0_ce0;
    sc_out< sc_logic > v24_9_3_0_we0;
    sc_out< sc_lv<8> > v24_9_3_0_d0;
    sc_out< sc_lv<4> > v24_10_0_0_address0;
    sc_out< sc_logic > v24_10_0_0_ce0;
    sc_out< sc_logic > v24_10_0_0_we0;
    sc_out< sc_lv<8> > v24_10_0_0_d0;
    sc_out< sc_lv<4> > v24_10_1_0_address0;
    sc_out< sc_logic > v24_10_1_0_ce0;
    sc_out< sc_logic > v24_10_1_0_we0;
    sc_out< sc_lv<8> > v24_10_1_0_d0;
    sc_out< sc_lv<4> > v24_10_2_0_address0;
    sc_out< sc_logic > v24_10_2_0_ce0;
    sc_out< sc_logic > v24_10_2_0_we0;
    sc_out< sc_lv<8> > v24_10_2_0_d0;
    sc_out< sc_lv<4> > v24_10_3_0_address0;
    sc_out< sc_logic > v24_10_3_0_ce0;
    sc_out< sc_logic > v24_10_3_0_we0;
    sc_out< sc_lv<8> > v24_10_3_0_d0;
    sc_out< sc_lv<4> > v24_11_0_0_address0;
    sc_out< sc_logic > v24_11_0_0_ce0;
    sc_out< sc_logic > v24_11_0_0_we0;
    sc_out< sc_lv<8> > v24_11_0_0_d0;
    sc_out< sc_lv<4> > v24_11_1_0_address0;
    sc_out< sc_logic > v24_11_1_0_ce0;
    sc_out< sc_logic > v24_11_1_0_we0;
    sc_out< sc_lv<8> > v24_11_1_0_d0;
    sc_out< sc_lv<4> > v24_11_2_0_address0;
    sc_out< sc_logic > v24_11_2_0_ce0;
    sc_out< sc_logic > v24_11_2_0_we0;
    sc_out< sc_lv<8> > v24_11_2_0_d0;
    sc_out< sc_lv<4> > v24_11_3_0_address0;
    sc_out< sc_logic > v24_11_3_0_ce0;
    sc_out< sc_logic > v24_11_3_0_we0;
    sc_out< sc_lv<8> > v24_11_3_0_d0;
    sc_out< sc_lv<4> > v24_12_0_0_address0;
    sc_out< sc_logic > v24_12_0_0_ce0;
    sc_out< sc_logic > v24_12_0_0_we0;
    sc_out< sc_lv<8> > v24_12_0_0_d0;
    sc_out< sc_lv<4> > v24_12_1_0_address0;
    sc_out< sc_logic > v24_12_1_0_ce0;
    sc_out< sc_logic > v24_12_1_0_we0;
    sc_out< sc_lv<8> > v24_12_1_0_d0;
    sc_out< sc_lv<4> > v24_12_2_0_address0;
    sc_out< sc_logic > v24_12_2_0_ce0;
    sc_out< sc_logic > v24_12_2_0_we0;
    sc_out< sc_lv<8> > v24_12_2_0_d0;
    sc_out< sc_lv<4> > v24_12_3_0_address0;
    sc_out< sc_logic > v24_12_3_0_ce0;
    sc_out< sc_logic > v24_12_3_0_we0;
    sc_out< sc_lv<8> > v24_12_3_0_d0;
    sc_out< sc_lv<4> > v24_13_0_0_address0;
    sc_out< sc_logic > v24_13_0_0_ce0;
    sc_out< sc_logic > v24_13_0_0_we0;
    sc_out< sc_lv<8> > v24_13_0_0_d0;
    sc_out< sc_lv<4> > v24_13_1_0_address0;
    sc_out< sc_logic > v24_13_1_0_ce0;
    sc_out< sc_logic > v24_13_1_0_we0;
    sc_out< sc_lv<8> > v24_13_1_0_d0;
    sc_out< sc_lv<4> > v24_13_2_0_address0;
    sc_out< sc_logic > v24_13_2_0_ce0;
    sc_out< sc_logic > v24_13_2_0_we0;
    sc_out< sc_lv<8> > v24_13_2_0_d0;
    sc_out< sc_lv<4> > v24_13_3_0_address0;
    sc_out< sc_logic > v24_13_3_0_ce0;
    sc_out< sc_logic > v24_13_3_0_we0;
    sc_out< sc_lv<8> > v24_13_3_0_d0;
    sc_out< sc_lv<4> > v24_14_0_0_address0;
    sc_out< sc_logic > v24_14_0_0_ce0;
    sc_out< sc_logic > v24_14_0_0_we0;
    sc_out< sc_lv<8> > v24_14_0_0_d0;
    sc_out< sc_lv<4> > v24_14_1_0_address0;
    sc_out< sc_logic > v24_14_1_0_ce0;
    sc_out< sc_logic > v24_14_1_0_we0;
    sc_out< sc_lv<8> > v24_14_1_0_d0;
    sc_out< sc_lv<4> > v24_14_2_0_address0;
    sc_out< sc_logic > v24_14_2_0_ce0;
    sc_out< sc_logic > v24_14_2_0_we0;
    sc_out< sc_lv<8> > v24_14_2_0_d0;
    sc_out< sc_lv<4> > v24_14_3_0_address0;
    sc_out< sc_logic > v24_14_3_0_ce0;
    sc_out< sc_logic > v24_14_3_0_we0;
    sc_out< sc_lv<8> > v24_14_3_0_d0;
    sc_out< sc_lv<4> > v24_15_0_0_address0;
    sc_out< sc_logic > v24_15_0_0_ce0;
    sc_out< sc_logic > v24_15_0_0_we0;
    sc_out< sc_lv<8> > v24_15_0_0_d0;
    sc_out< sc_lv<4> > v24_15_1_0_address0;
    sc_out< sc_logic > v24_15_1_0_ce0;
    sc_out< sc_logic > v24_15_1_0_we0;
    sc_out< sc_lv<8> > v24_15_1_0_d0;
    sc_out< sc_lv<4> > v24_15_2_0_address0;
    sc_out< sc_logic > v24_15_2_0_ce0;
    sc_out< sc_logic > v24_15_2_0_we0;
    sc_out< sc_lv<8> > v24_15_2_0_d0;
    sc_out< sc_lv<4> > v24_15_3_0_address0;
    sc_out< sc_logic > v24_15_3_0_ce0;
    sc_out< sc_logic > v24_15_3_0_we0;
    sc_out< sc_lv<8> > v24_15_3_0_d0;
    sc_out< sc_lv<4> > v24_16_0_0_address0;
    sc_out< sc_logic > v24_16_0_0_ce0;
    sc_out< sc_logic > v24_16_0_0_we0;
    sc_out< sc_lv<8> > v24_16_0_0_d0;
    sc_out< sc_lv<4> > v24_16_1_0_address0;
    sc_out< sc_logic > v24_16_1_0_ce0;
    sc_out< sc_logic > v24_16_1_0_we0;
    sc_out< sc_lv<8> > v24_16_1_0_d0;
    sc_out< sc_lv<4> > v24_16_2_0_address0;
    sc_out< sc_logic > v24_16_2_0_ce0;
    sc_out< sc_logic > v24_16_2_0_we0;
    sc_out< sc_lv<8> > v24_16_2_0_d0;
    sc_out< sc_lv<4> > v24_16_3_0_address0;
    sc_out< sc_logic > v24_16_3_0_ce0;
    sc_out< sc_logic > v24_16_3_0_we0;
    sc_out< sc_lv<8> > v24_16_3_0_d0;
    sc_out< sc_lv<4> > v24_17_0_0_address0;
    sc_out< sc_logic > v24_17_0_0_ce0;
    sc_out< sc_logic > v24_17_0_0_we0;
    sc_out< sc_lv<8> > v24_17_0_0_d0;
    sc_out< sc_lv<4> > v24_17_1_0_address0;
    sc_out< sc_logic > v24_17_1_0_ce0;
    sc_out< sc_logic > v24_17_1_0_we0;
    sc_out< sc_lv<8> > v24_17_1_0_d0;
    sc_out< sc_lv<4> > v24_17_2_0_address0;
    sc_out< sc_logic > v24_17_2_0_ce0;
    sc_out< sc_logic > v24_17_2_0_we0;
    sc_out< sc_lv<8> > v24_17_2_0_d0;
    sc_out< sc_lv<4> > v24_17_3_0_address0;
    sc_out< sc_logic > v24_17_3_0_ce0;
    sc_out< sc_logic > v24_17_3_0_we0;
    sc_out< sc_lv<8> > v24_17_3_0_d0;
    sc_out< sc_lv<4> > v24_18_0_0_address0;
    sc_out< sc_logic > v24_18_0_0_ce0;
    sc_out< sc_logic > v24_18_0_0_we0;
    sc_out< sc_lv<8> > v24_18_0_0_d0;
    sc_out< sc_lv<4> > v24_18_1_0_address0;
    sc_out< sc_logic > v24_18_1_0_ce0;
    sc_out< sc_logic > v24_18_1_0_we0;
    sc_out< sc_lv<8> > v24_18_1_0_d0;
    sc_out< sc_lv<4> > v24_18_2_0_address0;
    sc_out< sc_logic > v24_18_2_0_ce0;
    sc_out< sc_logic > v24_18_2_0_we0;
    sc_out< sc_lv<8> > v24_18_2_0_d0;
    sc_out< sc_lv<4> > v24_18_3_0_address0;
    sc_out< sc_logic > v24_18_3_0_ce0;
    sc_out< sc_logic > v24_18_3_0_we0;
    sc_out< sc_lv<8> > v24_18_3_0_d0;
    sc_out< sc_lv<4> > v24_19_0_0_address0;
    sc_out< sc_logic > v24_19_0_0_ce0;
    sc_out< sc_logic > v24_19_0_0_we0;
    sc_out< sc_lv<8> > v24_19_0_0_d0;
    sc_out< sc_lv<4> > v24_19_1_0_address0;
    sc_out< sc_logic > v24_19_1_0_ce0;
    sc_out< sc_logic > v24_19_1_0_we0;
    sc_out< sc_lv<8> > v24_19_1_0_d0;
    sc_out< sc_lv<4> > v24_19_2_0_address0;
    sc_out< sc_logic > v24_19_2_0_ce0;
    sc_out< sc_logic > v24_19_2_0_we0;
    sc_out< sc_lv<8> > v24_19_2_0_d0;
    sc_out< sc_lv<4> > v24_19_3_0_address0;
    sc_out< sc_logic > v24_19_3_0_ce0;
    sc_out< sc_logic > v24_19_3_0_we0;
    sc_out< sc_lv<8> > v24_19_3_0_d0;
    sc_out< sc_lv<4> > v24_20_0_0_address0;
    sc_out< sc_logic > v24_20_0_0_ce0;
    sc_out< sc_logic > v24_20_0_0_we0;
    sc_out< sc_lv<8> > v24_20_0_0_d0;
    sc_out< sc_lv<4> > v24_20_1_0_address0;
    sc_out< sc_logic > v24_20_1_0_ce0;
    sc_out< sc_logic > v24_20_1_0_we0;
    sc_out< sc_lv<8> > v24_20_1_0_d0;
    sc_out< sc_lv<4> > v24_20_2_0_address0;
    sc_out< sc_logic > v24_20_2_0_ce0;
    sc_out< sc_logic > v24_20_2_0_we0;
    sc_out< sc_lv<8> > v24_20_2_0_d0;
    sc_out< sc_lv<4> > v24_20_3_0_address0;
    sc_out< sc_logic > v24_20_3_0_ce0;
    sc_out< sc_logic > v24_20_3_0_we0;
    sc_out< sc_lv<8> > v24_20_3_0_d0;
    sc_out< sc_lv<4> > v24_21_0_0_address0;
    sc_out< sc_logic > v24_21_0_0_ce0;
    sc_out< sc_logic > v24_21_0_0_we0;
    sc_out< sc_lv<8> > v24_21_0_0_d0;
    sc_out< sc_lv<4> > v24_21_1_0_address0;
    sc_out< sc_logic > v24_21_1_0_ce0;
    sc_out< sc_logic > v24_21_1_0_we0;
    sc_out< sc_lv<8> > v24_21_1_0_d0;
    sc_out< sc_lv<4> > v24_21_2_0_address0;
    sc_out< sc_logic > v24_21_2_0_ce0;
    sc_out< sc_logic > v24_21_2_0_we0;
    sc_out< sc_lv<8> > v24_21_2_0_d0;
    sc_out< sc_lv<4> > v24_21_3_0_address0;
    sc_out< sc_logic > v24_21_3_0_ce0;
    sc_out< sc_logic > v24_21_3_0_we0;
    sc_out< sc_lv<8> > v24_21_3_0_d0;
    sc_out< sc_lv<4> > v24_22_0_0_address0;
    sc_out< sc_logic > v24_22_0_0_ce0;
    sc_out< sc_logic > v24_22_0_0_we0;
    sc_out< sc_lv<8> > v24_22_0_0_d0;
    sc_out< sc_lv<4> > v24_22_1_0_address0;
    sc_out< sc_logic > v24_22_1_0_ce0;
    sc_out< sc_logic > v24_22_1_0_we0;
    sc_out< sc_lv<8> > v24_22_1_0_d0;
    sc_out< sc_lv<4> > v24_22_2_0_address0;
    sc_out< sc_logic > v24_22_2_0_ce0;
    sc_out< sc_logic > v24_22_2_0_we0;
    sc_out< sc_lv<8> > v24_22_2_0_d0;
    sc_out< sc_lv<4> > v24_22_3_0_address0;
    sc_out< sc_logic > v24_22_3_0_ce0;
    sc_out< sc_logic > v24_22_3_0_we0;
    sc_out< sc_lv<8> > v24_22_3_0_d0;
    sc_out< sc_lv<4> > v24_23_0_0_address0;
    sc_out< sc_logic > v24_23_0_0_ce0;
    sc_out< sc_logic > v24_23_0_0_we0;
    sc_out< sc_lv<8> > v24_23_0_0_d0;
    sc_out< sc_lv<4> > v24_23_1_0_address0;
    sc_out< sc_logic > v24_23_1_0_ce0;
    sc_out< sc_logic > v24_23_1_0_we0;
    sc_out< sc_lv<8> > v24_23_1_0_d0;
    sc_out< sc_lv<4> > v24_23_2_0_address0;
    sc_out< sc_logic > v24_23_2_0_ce0;
    sc_out< sc_logic > v24_23_2_0_we0;
    sc_out< sc_lv<8> > v24_23_2_0_d0;
    sc_out< sc_lv<4> > v24_23_3_0_address0;
    sc_out< sc_logic > v24_23_3_0_ce0;
    sc_out< sc_logic > v24_23_3_0_we0;
    sc_out< sc_lv<8> > v24_23_3_0_d0;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    quantize_activation(sc_module_name name);
    SC_HAS_PROCESS(quantize_activation);

    ~quantize_activation();

    sc_trace_file* mVcdFile;

    attention_udiv_32xdS<1,36,32,32,32>* attention_udiv_32xdS_U42;
    sc_signal< sc_lv<45> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > reg_1587;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<11> > add_ln70_fu_1597_p2;
    sc_signal< sc_lv<11> > add_ln70_reg_2095;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln70_fu_1591_p2;
    sc_signal< sc_lv<32> > select_ln80_fu_1662_p3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > grp_fu_1608_p2;
    sc_signal< sc_lv<32> > udiv_ln1148_reg_2110;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<44> > zext_ln97_fu_1670_p1;
    sc_signal< sc_lv<44> > zext_ln97_reg_2114;
    sc_signal< sc_lv<19> > add_ln97_1_fu_1674_p2;
    sc_signal< sc_lv<19> > add_ln97_1_reg_2119;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<9> > add_ln97_fu_1686_p2;
    sc_signal< sc_lv<9> > add_ln97_reg_2127;
    sc_signal< sc_lv<11> > shl_ln1_fu_1692_p3;
    sc_signal< sc_lv<11> > shl_ln1_reg_2132;
    sc_signal< sc_lv<1> > icmp_ln97_fu_1680_p2;
    sc_signal< sc_lv<6> > trunc_ln120_fu_1700_p1;
    sc_signal< sc_lv<6> > trunc_ln120_reg_2137;
    sc_signal< sc_lv<4> > v24_0_0_0_addr_reg_2141;
    sc_signal< sc_lv<4> > v24_0_1_0_addr_reg_2146;
    sc_signal< sc_lv<4> > v24_0_2_0_addr_reg_2151;
    sc_signal< sc_lv<4> > v24_0_3_0_addr_reg_2156;
    sc_signal< sc_lv<4> > v24_1_0_0_addr_reg_2161;
    sc_signal< sc_lv<4> > v24_1_1_0_addr_reg_2166;
    sc_signal< sc_lv<4> > v24_1_2_0_addr_reg_2171;
    sc_signal< sc_lv<4> > v24_1_3_0_addr_reg_2176;
    sc_signal< sc_lv<4> > v24_2_0_0_addr_reg_2181;
    sc_signal< sc_lv<4> > v24_2_1_0_addr_reg_2186;
    sc_signal< sc_lv<4> > v24_2_2_0_addr_reg_2191;
    sc_signal< sc_lv<4> > v24_2_3_0_addr_reg_2196;
    sc_signal< sc_lv<4> > v24_3_0_0_addr_reg_2201;
    sc_signal< sc_lv<4> > v24_3_1_0_addr_reg_2206;
    sc_signal< sc_lv<4> > v24_3_2_0_addr_reg_2211;
    sc_signal< sc_lv<4> > v24_3_3_0_addr_reg_2216;
    sc_signal< sc_lv<4> > v24_4_0_0_addr_reg_2221;
    sc_signal< sc_lv<4> > v24_4_1_0_addr_reg_2226;
    sc_signal< sc_lv<4> > v24_4_2_0_addr_reg_2231;
    sc_signal< sc_lv<4> > v24_4_3_0_addr_reg_2236;
    sc_signal< sc_lv<4> > v24_5_0_0_addr_reg_2241;
    sc_signal< sc_lv<4> > v24_5_1_0_addr_reg_2246;
    sc_signal< sc_lv<4> > v24_5_2_0_addr_reg_2251;
    sc_signal< sc_lv<4> > v24_5_3_0_addr_reg_2256;
    sc_signal< sc_lv<4> > v24_6_0_0_addr_reg_2261;
    sc_signal< sc_lv<4> > v24_6_1_0_addr_reg_2266;
    sc_signal< sc_lv<4> > v24_6_2_0_addr_reg_2271;
    sc_signal< sc_lv<4> > v24_6_3_0_addr_reg_2276;
    sc_signal< sc_lv<4> > v24_7_0_0_addr_reg_2281;
    sc_signal< sc_lv<4> > v24_7_1_0_addr_reg_2286;
    sc_signal< sc_lv<4> > v24_7_2_0_addr_reg_2291;
    sc_signal< sc_lv<4> > v24_7_3_0_addr_reg_2296;
    sc_signal< sc_lv<4> > v24_8_0_0_addr_reg_2301;
    sc_signal< sc_lv<4> > v24_8_1_0_addr_reg_2306;
    sc_signal< sc_lv<4> > v24_8_2_0_addr_reg_2311;
    sc_signal< sc_lv<4> > v24_8_3_0_addr_reg_2316;
    sc_signal< sc_lv<4> > v24_9_0_0_addr_reg_2321;
    sc_signal< sc_lv<4> > v24_9_1_0_addr_reg_2326;
    sc_signal< sc_lv<4> > v24_9_2_0_addr_reg_2331;
    sc_signal< sc_lv<4> > v24_9_3_0_addr_reg_2336;
    sc_signal< sc_lv<4> > v24_10_0_0_addr_reg_2341;
    sc_signal< sc_lv<4> > v24_10_1_0_addr_reg_2346;
    sc_signal< sc_lv<4> > v24_10_2_0_addr_reg_2351;
    sc_signal< sc_lv<4> > v24_10_3_0_addr_reg_2356;
    sc_signal< sc_lv<4> > v24_11_0_0_addr_reg_2361;
    sc_signal< sc_lv<4> > v24_11_1_0_addr_reg_2366;
    sc_signal< sc_lv<4> > v24_11_2_0_addr_reg_2371;
    sc_signal< sc_lv<4> > v24_11_3_0_addr_reg_2376;
    sc_signal< sc_lv<4> > v24_12_0_0_addr_reg_2381;
    sc_signal< sc_lv<4> > v24_12_1_0_addr_reg_2386;
    sc_signal< sc_lv<4> > v24_12_2_0_addr_reg_2391;
    sc_signal< sc_lv<4> > v24_12_3_0_addr_reg_2396;
    sc_signal< sc_lv<4> > v24_13_0_0_addr_reg_2401;
    sc_signal< sc_lv<4> > v24_13_1_0_addr_reg_2406;
    sc_signal< sc_lv<4> > v24_13_2_0_addr_reg_2411;
    sc_signal< sc_lv<4> > v24_13_3_0_addr_reg_2416;
    sc_signal< sc_lv<4> > v24_14_0_0_addr_reg_2421;
    sc_signal< sc_lv<4> > v24_14_1_0_addr_reg_2426;
    sc_signal< sc_lv<4> > v24_14_2_0_addr_reg_2431;
    sc_signal< sc_lv<4> > v24_14_3_0_addr_reg_2436;
    sc_signal< sc_lv<4> > v24_15_0_0_addr_reg_2441;
    sc_signal< sc_lv<4> > v24_15_1_0_addr_reg_2446;
    sc_signal< sc_lv<4> > v24_15_2_0_addr_reg_2451;
    sc_signal< sc_lv<4> > v24_15_3_0_addr_reg_2456;
    sc_signal< sc_lv<4> > v24_16_0_0_addr_reg_2461;
    sc_signal< sc_lv<4> > v24_16_1_0_addr_reg_2466;
    sc_signal< sc_lv<4> > v24_16_2_0_addr_reg_2471;
    sc_signal< sc_lv<4> > v24_16_3_0_addr_reg_2476;
    sc_signal< sc_lv<4> > v24_17_0_0_addr_reg_2481;
    sc_signal< sc_lv<4> > v24_17_1_0_addr_reg_2486;
    sc_signal< sc_lv<4> > v24_17_2_0_addr_reg_2491;
    sc_signal< sc_lv<4> > v24_17_3_0_addr_reg_2496;
    sc_signal< sc_lv<4> > v24_18_0_0_addr_reg_2501;
    sc_signal< sc_lv<4> > v24_18_1_0_addr_reg_2506;
    sc_signal< sc_lv<4> > v24_18_2_0_addr_reg_2511;
    sc_signal< sc_lv<4> > v24_18_3_0_addr_reg_2516;
    sc_signal< sc_lv<4> > v24_19_0_0_addr_reg_2521;
    sc_signal< sc_lv<4> > v24_19_1_0_addr_reg_2526;
    sc_signal< sc_lv<4> > v24_19_2_0_addr_reg_2531;
    sc_signal< sc_lv<4> > v24_19_3_0_addr_reg_2536;
    sc_signal< sc_lv<4> > v24_20_0_0_addr_reg_2541;
    sc_signal< sc_lv<4> > v24_20_1_0_addr_reg_2546;
    sc_signal< sc_lv<4> > v24_20_2_0_addr_reg_2551;
    sc_signal< sc_lv<4> > v24_20_3_0_addr_reg_2556;
    sc_signal< sc_lv<4> > v24_21_0_0_addr_reg_2561;
    sc_signal< sc_lv<4> > v24_21_1_0_addr_reg_2566;
    sc_signal< sc_lv<4> > v24_21_2_0_addr_reg_2571;
    sc_signal< sc_lv<4> > v24_21_3_0_addr_reg_2576;
    sc_signal< sc_lv<4> > v24_22_0_0_addr_reg_2581;
    sc_signal< sc_lv<4> > v24_22_1_0_addr_reg_2586;
    sc_signal< sc_lv<4> > v24_22_2_0_addr_reg_2591;
    sc_signal< sc_lv<4> > v24_22_3_0_addr_reg_2596;
    sc_signal< sc_lv<4> > v24_23_0_0_addr_reg_2601;
    sc_signal< sc_lv<4> > v24_23_1_0_addr_reg_2606;
    sc_signal< sc_lv<4> > v24_23_2_0_addr_reg_2611;
    sc_signal< sc_lv<4> > v24_23_3_0_addr_reg_2616;
    sc_signal< sc_lv<3> > add_ln98_fu_1824_p2;
    sc_signal< sc_lv<3> > add_ln98_reg_2624;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<1> > icmp_ln98_fu_1818_p2;
    sc_signal< sc_lv<2> > trunc_ln120_1_fu_1840_p1;
    sc_signal< sc_lv<2> > trunc_ln120_1_reg_2634;
    sc_signal< sc_lv<9> > select_ln122_fu_1856_p3;
    sc_signal< sc_lv<32> > trunc_ln708_3_reg_2643;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<20> > select_ln850_fu_1943_p3;
    sc_signal< sc_lv<20> > select_ln850_reg_2649;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<13> > tmp_7_reg_2655;
    sc_signal< sc_lv<32> > v45_V_0_reg_1519;
    sc_signal< sc_lv<11> > j_0_0_reg_1531;
    sc_signal< sc_lv<9> > j1_0_0_reg_1542;
    sc_signal< sc_lv<19> > phi_mul_reg_1553;
    sc_signal< sc_lv<9> > phi_urem_reg_1564;
    sc_signal< sc_lv<3> > l_0_0_reg_1576;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<64> > zext_ln71_fu_1603_p1;
    sc_signal< sc_lv<64> > zext_ln120_fu_1714_p1;
    sc_signal< sc_lv<64> > zext_ln99_fu_1835_p1;
    sc_signal< sc_lv<8> > select_ln116_1_fu_1988_p3;
    sc_signal< sc_lv<44> > shl_ln_fu_1620_p3;
    sc_signal< sc_lv<45> > zext_ln1118_fu_1628_p1;
    sc_signal< sc_lv<45> > sub_ln1118_fu_1632_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_1614_p2;
    sc_signal< sc_lv<32> > trunc_ln_fu_1638_p4;
    sc_signal< sc_lv<32> > select_ln74_fu_1648_p3;
    sc_signal< sc_lv<1> > icmp_ln1495_fu_1656_p2;
    sc_signal< sc_lv<5> > tmp_5_fu_1704_p4;
    sc_signal< sc_lv<11> > zext_ln98_fu_1814_p1;
    sc_signal< sc_lv<11> > add_ln99_fu_1830_p2;
    sc_signal< sc_lv<9> > add_ln122_fu_1844_p2;
    sc_signal< sc_lv<1> > icmp_ln122_fu_1850_p2;
    sc_signal< sc_lv<32> > mul_ln1118_fu_1868_p0;
    sc_signal< sc_lv<32> > mul_ln1118_fu_1868_p1;
    sc_signal< sc_lv<44> > mul_ln1118_fu_1868_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_1883_p2;
    sc_signal< sc_lv<32> > select_ln105_fu_1888_p3;
    sc_signal< sc_lv<32> > add_ln105_fu_1896_p2;
    sc_signal< sc_lv<12> > trunc_ln851_fu_1919_p1;
    sc_signal< sc_lv<20> > p_Result_s_fu_1901_p4;
    sc_signal< sc_lv<1> > icmp_ln851_fu_1923_p2;
    sc_signal< sc_lv<20> > add_ln700_fu_1929_p2;
    sc_signal< sc_lv<1> > tmp_6_fu_1911_p3;
    sc_signal< sc_lv<20> > select_ln851_fu_1935_p3;
    sc_signal< sc_lv<1> > icmp_ln111_fu_1961_p2;
    sc_signal< sc_lv<1> > icmp_ln113_fu_1966_p2;
    sc_signal< sc_lv<1> > or_ln116_fu_1982_p2;
    sc_signal< sc_lv<8> > select_ln116_fu_1974_p3;
    sc_signal< sc_lv<8> > trunc_ln116_fu_1971_p1;
    sc_signal< sc_logic > grp_fu_1608_ap_start;
    sc_signal< sc_logic > grp_fu_1608_ap_done;
    sc_signal< sc_lv<45> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<45> ap_ST_fsm_state1;
    static const sc_lv<45> ap_ST_fsm_state2;
    static const sc_lv<45> ap_ST_fsm_state3;
    static const sc_lv<45> ap_ST_fsm_state4;
    static const sc_lv<45> ap_ST_fsm_state5;
    static const sc_lv<45> ap_ST_fsm_state6;
    static const sc_lv<45> ap_ST_fsm_state7;
    static const sc_lv<45> ap_ST_fsm_state8;
    static const sc_lv<45> ap_ST_fsm_state9;
    static const sc_lv<45> ap_ST_fsm_state10;
    static const sc_lv<45> ap_ST_fsm_state11;
    static const sc_lv<45> ap_ST_fsm_state12;
    static const sc_lv<45> ap_ST_fsm_state13;
    static const sc_lv<45> ap_ST_fsm_state14;
    static const sc_lv<45> ap_ST_fsm_state15;
    static const sc_lv<45> ap_ST_fsm_state16;
    static const sc_lv<45> ap_ST_fsm_state17;
    static const sc_lv<45> ap_ST_fsm_state18;
    static const sc_lv<45> ap_ST_fsm_state19;
    static const sc_lv<45> ap_ST_fsm_state20;
    static const sc_lv<45> ap_ST_fsm_state21;
    static const sc_lv<45> ap_ST_fsm_state22;
    static const sc_lv<45> ap_ST_fsm_state23;
    static const sc_lv<45> ap_ST_fsm_state24;
    static const sc_lv<45> ap_ST_fsm_state25;
    static const sc_lv<45> ap_ST_fsm_state26;
    static const sc_lv<45> ap_ST_fsm_state27;
    static const sc_lv<45> ap_ST_fsm_state28;
    static const sc_lv<45> ap_ST_fsm_state29;
    static const sc_lv<45> ap_ST_fsm_state30;
    static const sc_lv<45> ap_ST_fsm_state31;
    static const sc_lv<45> ap_ST_fsm_state32;
    static const sc_lv<45> ap_ST_fsm_state33;
    static const sc_lv<45> ap_ST_fsm_state34;
    static const sc_lv<45> ap_ST_fsm_state35;
    static const sc_lv<45> ap_ST_fsm_state36;
    static const sc_lv<45> ap_ST_fsm_state37;
    static const sc_lv<45> ap_ST_fsm_state38;
    static const sc_lv<45> ap_ST_fsm_state39;
    static const sc_lv<45> ap_ST_fsm_state40;
    static const sc_lv<45> ap_ST_fsm_state41;
    static const sc_lv<45> ap_ST_fsm_state42;
    static const sc_lv<45> ap_ST_fsm_state43;
    static const sc_lv<45> ap_ST_fsm_state44;
    static const sc_lv<45> ap_ST_fsm_state45;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<6> ap_const_lv6_16;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<6> ap_const_lv6_15;
    static const sc_lv<6> ap_const_lv6_14;
    static const sc_lv<6> ap_const_lv6_13;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_11;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<6> ap_const_lv6_E;
    static const sc_lv<6> ap_const_lv6_D;
    static const sc_lv<6> ap_const_lv6_C;
    static const sc_lv<6> ap_const_lv6_B;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<11> ap_const_lv11_600;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_7F000000;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<45> ap_const_lv45_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<19> ap_const_lv19_2AB;
    static const sc_lv<9> ap_const_lv9_180;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<9> ap_const_lv9_18;
    static const sc_lv<32> ap_const_lv32_800;
    static const sc_lv<32> ap_const_lv32_FFFFF800;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<20> ap_const_lv20_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<20> ap_const_lv20_FFF80;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_7F;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln105_fu_1896_p2();
    void thread_add_ln122_fu_1844_p2();
    void thread_add_ln700_fu_1929_p2();
    void thread_add_ln70_fu_1597_p2();
    void thread_add_ln97_1_fu_1674_p2();
    void thread_add_ln97_fu_1686_p2();
    void thread_add_ln98_fu_1824_p2();
    void thread_add_ln99_fu_1830_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_grp_fu_1608_ap_start();
    void thread_icmp_ln111_fu_1961_p2();
    void thread_icmp_ln113_fu_1966_p2();
    void thread_icmp_ln122_fu_1850_p2();
    void thread_icmp_ln1494_1_fu_1883_p2();
    void thread_icmp_ln1494_fu_1614_p2();
    void thread_icmp_ln1495_fu_1656_p2();
    void thread_icmp_ln70_fu_1591_p2();
    void thread_icmp_ln851_fu_1923_p2();
    void thread_icmp_ln97_fu_1680_p2();
    void thread_icmp_ln98_fu_1818_p2();
    void thread_mul_ln1118_fu_1868_p0();
    void thread_mul_ln1118_fu_1868_p1();
    void thread_mul_ln1118_fu_1868_p2();
    void thread_or_ln116_fu_1982_p2();
    void thread_p_Result_s_fu_1901_p4();
    void thread_select_ln105_fu_1888_p3();
    void thread_select_ln116_1_fu_1988_p3();
    void thread_select_ln116_fu_1974_p3();
    void thread_select_ln122_fu_1856_p3();
    void thread_select_ln74_fu_1648_p3();
    void thread_select_ln80_fu_1662_p3();
    void thread_select_ln850_fu_1943_p3();
    void thread_select_ln851_fu_1935_p3();
    void thread_shl_ln1_fu_1692_p3();
    void thread_shl_ln_fu_1620_p3();
    void thread_sub_ln1118_fu_1632_p2();
    void thread_tmp_5_fu_1704_p4();
    void thread_tmp_6_fu_1911_p3();
    void thread_trunc_ln116_fu_1971_p1();
    void thread_trunc_ln120_1_fu_1840_p1();
    void thread_trunc_ln120_fu_1700_p1();
    void thread_trunc_ln851_fu_1919_p1();
    void thread_trunc_ln_fu_1638_p4();
    void thread_v22_0_V_address0();
    void thread_v22_0_V_ce0();
    void thread_v24_0_0_0_address0();
    void thread_v24_0_0_0_ce0();
    void thread_v24_0_0_0_d0();
    void thread_v24_0_0_0_we0();
    void thread_v24_0_1_0_address0();
    void thread_v24_0_1_0_ce0();
    void thread_v24_0_1_0_d0();
    void thread_v24_0_1_0_we0();
    void thread_v24_0_2_0_address0();
    void thread_v24_0_2_0_ce0();
    void thread_v24_0_2_0_d0();
    void thread_v24_0_2_0_we0();
    void thread_v24_0_3_0_address0();
    void thread_v24_0_3_0_ce0();
    void thread_v24_0_3_0_d0();
    void thread_v24_0_3_0_we0();
    void thread_v24_10_0_0_address0();
    void thread_v24_10_0_0_ce0();
    void thread_v24_10_0_0_d0();
    void thread_v24_10_0_0_we0();
    void thread_v24_10_1_0_address0();
    void thread_v24_10_1_0_ce0();
    void thread_v24_10_1_0_d0();
    void thread_v24_10_1_0_we0();
    void thread_v24_10_2_0_address0();
    void thread_v24_10_2_0_ce0();
    void thread_v24_10_2_0_d0();
    void thread_v24_10_2_0_we0();
    void thread_v24_10_3_0_address0();
    void thread_v24_10_3_0_ce0();
    void thread_v24_10_3_0_d0();
    void thread_v24_10_3_0_we0();
    void thread_v24_11_0_0_address0();
    void thread_v24_11_0_0_ce0();
    void thread_v24_11_0_0_d0();
    void thread_v24_11_0_0_we0();
    void thread_v24_11_1_0_address0();
    void thread_v24_11_1_0_ce0();
    void thread_v24_11_1_0_d0();
    void thread_v24_11_1_0_we0();
    void thread_v24_11_2_0_address0();
    void thread_v24_11_2_0_ce0();
    void thread_v24_11_2_0_d0();
    void thread_v24_11_2_0_we0();
    void thread_v24_11_3_0_address0();
    void thread_v24_11_3_0_ce0();
    void thread_v24_11_3_0_d0();
    void thread_v24_11_3_0_we0();
    void thread_v24_12_0_0_address0();
    void thread_v24_12_0_0_ce0();
    void thread_v24_12_0_0_d0();
    void thread_v24_12_0_0_we0();
    void thread_v24_12_1_0_address0();
    void thread_v24_12_1_0_ce0();
    void thread_v24_12_1_0_d0();
    void thread_v24_12_1_0_we0();
    void thread_v24_12_2_0_address0();
    void thread_v24_12_2_0_ce0();
    void thread_v24_12_2_0_d0();
    void thread_v24_12_2_0_we0();
    void thread_v24_12_3_0_address0();
    void thread_v24_12_3_0_ce0();
    void thread_v24_12_3_0_d0();
    void thread_v24_12_3_0_we0();
    void thread_v24_13_0_0_address0();
    void thread_v24_13_0_0_ce0();
    void thread_v24_13_0_0_d0();
    void thread_v24_13_0_0_we0();
    void thread_v24_13_1_0_address0();
    void thread_v24_13_1_0_ce0();
    void thread_v24_13_1_0_d0();
    void thread_v24_13_1_0_we0();
    void thread_v24_13_2_0_address0();
    void thread_v24_13_2_0_ce0();
    void thread_v24_13_2_0_d0();
    void thread_v24_13_2_0_we0();
    void thread_v24_13_3_0_address0();
    void thread_v24_13_3_0_ce0();
    void thread_v24_13_3_0_d0();
    void thread_v24_13_3_0_we0();
    void thread_v24_14_0_0_address0();
    void thread_v24_14_0_0_ce0();
    void thread_v24_14_0_0_d0();
    void thread_v24_14_0_0_we0();
    void thread_v24_14_1_0_address0();
    void thread_v24_14_1_0_ce0();
    void thread_v24_14_1_0_d0();
    void thread_v24_14_1_0_we0();
    void thread_v24_14_2_0_address0();
    void thread_v24_14_2_0_ce0();
    void thread_v24_14_2_0_d0();
    void thread_v24_14_2_0_we0();
    void thread_v24_14_3_0_address0();
    void thread_v24_14_3_0_ce0();
    void thread_v24_14_3_0_d0();
    void thread_v24_14_3_0_we0();
    void thread_v24_15_0_0_address0();
    void thread_v24_15_0_0_ce0();
    void thread_v24_15_0_0_d0();
    void thread_v24_15_0_0_we0();
    void thread_v24_15_1_0_address0();
    void thread_v24_15_1_0_ce0();
    void thread_v24_15_1_0_d0();
    void thread_v24_15_1_0_we0();
    void thread_v24_15_2_0_address0();
    void thread_v24_15_2_0_ce0();
    void thread_v24_15_2_0_d0();
    void thread_v24_15_2_0_we0();
    void thread_v24_15_3_0_address0();
    void thread_v24_15_3_0_ce0();
    void thread_v24_15_3_0_d0();
    void thread_v24_15_3_0_we0();
    void thread_v24_16_0_0_address0();
    void thread_v24_16_0_0_ce0();
    void thread_v24_16_0_0_d0();
    void thread_v24_16_0_0_we0();
    void thread_v24_16_1_0_address0();
    void thread_v24_16_1_0_ce0();
    void thread_v24_16_1_0_d0();
    void thread_v24_16_1_0_we0();
    void thread_v24_16_2_0_address0();
    void thread_v24_16_2_0_ce0();
    void thread_v24_16_2_0_d0();
    void thread_v24_16_2_0_we0();
    void thread_v24_16_3_0_address0();
    void thread_v24_16_3_0_ce0();
    void thread_v24_16_3_0_d0();
    void thread_v24_16_3_0_we0();
    void thread_v24_17_0_0_address0();
    void thread_v24_17_0_0_ce0();
    void thread_v24_17_0_0_d0();
    void thread_v24_17_0_0_we0();
    void thread_v24_17_1_0_address0();
    void thread_v24_17_1_0_ce0();
    void thread_v24_17_1_0_d0();
    void thread_v24_17_1_0_we0();
    void thread_v24_17_2_0_address0();
    void thread_v24_17_2_0_ce0();
    void thread_v24_17_2_0_d0();
    void thread_v24_17_2_0_we0();
    void thread_v24_17_3_0_address0();
    void thread_v24_17_3_0_ce0();
    void thread_v24_17_3_0_d0();
    void thread_v24_17_3_0_we0();
    void thread_v24_18_0_0_address0();
    void thread_v24_18_0_0_ce0();
    void thread_v24_18_0_0_d0();
    void thread_v24_18_0_0_we0();
    void thread_v24_18_1_0_address0();
    void thread_v24_18_1_0_ce0();
    void thread_v24_18_1_0_d0();
    void thread_v24_18_1_0_we0();
    void thread_v24_18_2_0_address0();
    void thread_v24_18_2_0_ce0();
    void thread_v24_18_2_0_d0();
    void thread_v24_18_2_0_we0();
    void thread_v24_18_3_0_address0();
    void thread_v24_18_3_0_ce0();
    void thread_v24_18_3_0_d0();
    void thread_v24_18_3_0_we0();
    void thread_v24_19_0_0_address0();
    void thread_v24_19_0_0_ce0();
    void thread_v24_19_0_0_d0();
    void thread_v24_19_0_0_we0();
    void thread_v24_19_1_0_address0();
    void thread_v24_19_1_0_ce0();
    void thread_v24_19_1_0_d0();
    void thread_v24_19_1_0_we0();
    void thread_v24_19_2_0_address0();
    void thread_v24_19_2_0_ce0();
    void thread_v24_19_2_0_d0();
    void thread_v24_19_2_0_we0();
    void thread_v24_19_3_0_address0();
    void thread_v24_19_3_0_ce0();
    void thread_v24_19_3_0_d0();
    void thread_v24_19_3_0_we0();
    void thread_v24_1_0_0_address0();
    void thread_v24_1_0_0_ce0();
    void thread_v24_1_0_0_d0();
    void thread_v24_1_0_0_we0();
    void thread_v24_1_1_0_address0();
    void thread_v24_1_1_0_ce0();
    void thread_v24_1_1_0_d0();
    void thread_v24_1_1_0_we0();
    void thread_v24_1_2_0_address0();
    void thread_v24_1_2_0_ce0();
    void thread_v24_1_2_0_d0();
    void thread_v24_1_2_0_we0();
    void thread_v24_1_3_0_address0();
    void thread_v24_1_3_0_ce0();
    void thread_v24_1_3_0_d0();
    void thread_v24_1_3_0_we0();
    void thread_v24_20_0_0_address0();
    void thread_v24_20_0_0_ce0();
    void thread_v24_20_0_0_d0();
    void thread_v24_20_0_0_we0();
    void thread_v24_20_1_0_address0();
    void thread_v24_20_1_0_ce0();
    void thread_v24_20_1_0_d0();
    void thread_v24_20_1_0_we0();
    void thread_v24_20_2_0_address0();
    void thread_v24_20_2_0_ce0();
    void thread_v24_20_2_0_d0();
    void thread_v24_20_2_0_we0();
    void thread_v24_20_3_0_address0();
    void thread_v24_20_3_0_ce0();
    void thread_v24_20_3_0_d0();
    void thread_v24_20_3_0_we0();
    void thread_v24_21_0_0_address0();
    void thread_v24_21_0_0_ce0();
    void thread_v24_21_0_0_d0();
    void thread_v24_21_0_0_we0();
    void thread_v24_21_1_0_address0();
    void thread_v24_21_1_0_ce0();
    void thread_v24_21_1_0_d0();
    void thread_v24_21_1_0_we0();
    void thread_v24_21_2_0_address0();
    void thread_v24_21_2_0_ce0();
    void thread_v24_21_2_0_d0();
    void thread_v24_21_2_0_we0();
    void thread_v24_21_3_0_address0();
    void thread_v24_21_3_0_ce0();
    void thread_v24_21_3_0_d0();
    void thread_v24_21_3_0_we0();
    void thread_v24_22_0_0_address0();
    void thread_v24_22_0_0_ce0();
    void thread_v24_22_0_0_d0();
    void thread_v24_22_0_0_we0();
    void thread_v24_22_1_0_address0();
    void thread_v24_22_1_0_ce0();
    void thread_v24_22_1_0_d0();
    void thread_v24_22_1_0_we0();
    void thread_v24_22_2_0_address0();
    void thread_v24_22_2_0_ce0();
    void thread_v24_22_2_0_d0();
    void thread_v24_22_2_0_we0();
    void thread_v24_22_3_0_address0();
    void thread_v24_22_3_0_ce0();
    void thread_v24_22_3_0_d0();
    void thread_v24_22_3_0_we0();
    void thread_v24_23_0_0_address0();
    void thread_v24_23_0_0_ce0();
    void thread_v24_23_0_0_d0();
    void thread_v24_23_0_0_we0();
    void thread_v24_23_1_0_address0();
    void thread_v24_23_1_0_ce0();
    void thread_v24_23_1_0_d0();
    void thread_v24_23_1_0_we0();
    void thread_v24_23_2_0_address0();
    void thread_v24_23_2_0_ce0();
    void thread_v24_23_2_0_d0();
    void thread_v24_23_2_0_we0();
    void thread_v24_23_3_0_address0();
    void thread_v24_23_3_0_ce0();
    void thread_v24_23_3_0_d0();
    void thread_v24_23_3_0_we0();
    void thread_v24_2_0_0_address0();
    void thread_v24_2_0_0_ce0();
    void thread_v24_2_0_0_d0();
    void thread_v24_2_0_0_we0();
    void thread_v24_2_1_0_address0();
    void thread_v24_2_1_0_ce0();
    void thread_v24_2_1_0_d0();
    void thread_v24_2_1_0_we0();
    void thread_v24_2_2_0_address0();
    void thread_v24_2_2_0_ce0();
    void thread_v24_2_2_0_d0();
    void thread_v24_2_2_0_we0();
    void thread_v24_2_3_0_address0();
    void thread_v24_2_3_0_ce0();
    void thread_v24_2_3_0_d0();
    void thread_v24_2_3_0_we0();
    void thread_v24_3_0_0_address0();
    void thread_v24_3_0_0_ce0();
    void thread_v24_3_0_0_d0();
    void thread_v24_3_0_0_we0();
    void thread_v24_3_1_0_address0();
    void thread_v24_3_1_0_ce0();
    void thread_v24_3_1_0_d0();
    void thread_v24_3_1_0_we0();
    void thread_v24_3_2_0_address0();
    void thread_v24_3_2_0_ce0();
    void thread_v24_3_2_0_d0();
    void thread_v24_3_2_0_we0();
    void thread_v24_3_3_0_address0();
    void thread_v24_3_3_0_ce0();
    void thread_v24_3_3_0_d0();
    void thread_v24_3_3_0_we0();
    void thread_v24_4_0_0_address0();
    void thread_v24_4_0_0_ce0();
    void thread_v24_4_0_0_d0();
    void thread_v24_4_0_0_we0();
    void thread_v24_4_1_0_address0();
    void thread_v24_4_1_0_ce0();
    void thread_v24_4_1_0_d0();
    void thread_v24_4_1_0_we0();
    void thread_v24_4_2_0_address0();
    void thread_v24_4_2_0_ce0();
    void thread_v24_4_2_0_d0();
    void thread_v24_4_2_0_we0();
    void thread_v24_4_3_0_address0();
    void thread_v24_4_3_0_ce0();
    void thread_v24_4_3_0_d0();
    void thread_v24_4_3_0_we0();
    void thread_v24_5_0_0_address0();
    void thread_v24_5_0_0_ce0();
    void thread_v24_5_0_0_d0();
    void thread_v24_5_0_0_we0();
    void thread_v24_5_1_0_address0();
    void thread_v24_5_1_0_ce0();
    void thread_v24_5_1_0_d0();
    void thread_v24_5_1_0_we0();
    void thread_v24_5_2_0_address0();
    void thread_v24_5_2_0_ce0();
    void thread_v24_5_2_0_d0();
    void thread_v24_5_2_0_we0();
    void thread_v24_5_3_0_address0();
    void thread_v24_5_3_0_ce0();
    void thread_v24_5_3_0_d0();
    void thread_v24_5_3_0_we0();
    void thread_v24_6_0_0_address0();
    void thread_v24_6_0_0_ce0();
    void thread_v24_6_0_0_d0();
    void thread_v24_6_0_0_we0();
    void thread_v24_6_1_0_address0();
    void thread_v24_6_1_0_ce0();
    void thread_v24_6_1_0_d0();
    void thread_v24_6_1_0_we0();
    void thread_v24_6_2_0_address0();
    void thread_v24_6_2_0_ce0();
    void thread_v24_6_2_0_d0();
    void thread_v24_6_2_0_we0();
    void thread_v24_6_3_0_address0();
    void thread_v24_6_3_0_ce0();
    void thread_v24_6_3_0_d0();
    void thread_v24_6_3_0_we0();
    void thread_v24_7_0_0_address0();
    void thread_v24_7_0_0_ce0();
    void thread_v24_7_0_0_d0();
    void thread_v24_7_0_0_we0();
    void thread_v24_7_1_0_address0();
    void thread_v24_7_1_0_ce0();
    void thread_v24_7_1_0_d0();
    void thread_v24_7_1_0_we0();
    void thread_v24_7_2_0_address0();
    void thread_v24_7_2_0_ce0();
    void thread_v24_7_2_0_d0();
    void thread_v24_7_2_0_we0();
    void thread_v24_7_3_0_address0();
    void thread_v24_7_3_0_ce0();
    void thread_v24_7_3_0_d0();
    void thread_v24_7_3_0_we0();
    void thread_v24_8_0_0_address0();
    void thread_v24_8_0_0_ce0();
    void thread_v24_8_0_0_d0();
    void thread_v24_8_0_0_we0();
    void thread_v24_8_1_0_address0();
    void thread_v24_8_1_0_ce0();
    void thread_v24_8_1_0_d0();
    void thread_v24_8_1_0_we0();
    void thread_v24_8_2_0_address0();
    void thread_v24_8_2_0_ce0();
    void thread_v24_8_2_0_d0();
    void thread_v24_8_2_0_we0();
    void thread_v24_8_3_0_address0();
    void thread_v24_8_3_0_ce0();
    void thread_v24_8_3_0_d0();
    void thread_v24_8_3_0_we0();
    void thread_v24_9_0_0_address0();
    void thread_v24_9_0_0_ce0();
    void thread_v24_9_0_0_d0();
    void thread_v24_9_0_0_we0();
    void thread_v24_9_1_0_address0();
    void thread_v24_9_1_0_ce0();
    void thread_v24_9_1_0_d0();
    void thread_v24_9_1_0_we0();
    void thread_v24_9_2_0_address0();
    void thread_v24_9_2_0_ce0();
    void thread_v24_9_2_0_d0();
    void thread_v24_9_2_0_we0();
    void thread_v24_9_3_0_address0();
    void thread_v24_9_3_0_ce0();
    void thread_v24_9_3_0_d0();
    void thread_v24_9_3_0_we0();
    void thread_zext_ln1118_fu_1628_p1();
    void thread_zext_ln120_fu_1714_p1();
    void thread_zext_ln71_fu_1603_p1();
    void thread_zext_ln97_fu_1670_p1();
    void thread_zext_ln98_fu_1814_p1();
    void thread_zext_ln99_fu_1835_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
