<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_r|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_r</TD>
<TD >108</TD>
<TD >4</TD>
<TD >3</TD>
<TD >4</TD>
<TD >74</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|sp[0].sp|staging_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|sp[0].sp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|sp[0].sp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|sp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|sp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[2].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[2].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[2].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[2].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[2].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[1].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[1].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[1].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[1].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[1].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[0].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[0].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[0].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|dp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|a[0].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|a[0].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|a[0].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >219</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|a[0].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|a[0].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|a[0].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|s.s_endp|rrp|read_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|s.s_endp|rrp|read_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|s.s_endp|rrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|s.s_endp|rrp</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >107</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >68</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|s.s_endp|wrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >75</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|s.s_endp</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >182</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|m[1].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >216</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|m[1].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|m[1].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|m[1].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|m[1].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >107</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >216</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >107</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.global_icavmm_1_r</TD>
<TD >179</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.t[1].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce|theif_loop_3_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce|thebb_if_loop_3_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_30|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_30_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce|thebb_if_loop_3_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_30|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce|thebb_if_loop_3_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_30|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_31</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce|thebb_if_loop_3_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_30</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce|thebb_if_loop_3_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce|thebb_if_loop_3_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce|thebb_if_loop_3_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce|thebb_if_loop_3_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce|thebb_if_loop_3_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce|thebb_if_loop_3_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce|thebb_if_loop_3_B0_runOnce_stall_region|theif_loop_3_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce|thebb_if_loop_3_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce|theif_loop_3_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|theif_loop_3_B2_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|theif_loop_3_B2_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|theif_loop_3_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|theif_loop_3_B1_start_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_8_if_loop_31|thei_llvm_fpga_ffwd_dest_i32_acl_8_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_8_if_loop_31|thei_llvm_fpga_ffwd_dest_i32_acl_8_if_loop_31</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_8_if_loop_31</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp213_if_loop_30|thei_llvm_fpga_ffwd_dest_i1_cmp213_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp213_if_loop_30|thei_llvm_fpga_ffwd_dest_i1_cmp213_if_loop_31</TD>
<TD >12</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >10</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp213_if_loop_30</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_iowr_bl_return_if_loop_3_unnamed_if_loop_311_if_loop_33|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_iowr_bl_return_if_loop_3_unnamed_if_loop_311_if_loop_33|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_iowr_bl_return_if_loop_3_unnamed_if_loop_311_if_loop_33|theiowr</TD>
<TD >104</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >36</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_iowr_bl_return_if_loop_3_unnamed_if_loop_311_if_loop_33</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_31|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_31|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_31</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|thebb_if_loop_3_B3_stall_region</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|theif_loop_3_B3_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3|theif_loop_3_B3_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >199</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >197</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >200</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >200</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x|theiord</TD>
<TD >233</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >196</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x</TD>
<TD >198</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_33_if_loop_310|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_33_if_loop_31</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_33_if_loop_310</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_34_if_loop_311|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_34_if_loop_31</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_34_if_loop_311</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_34_if_loop_311_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_34_if_loop_311_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_33_if_loop_310_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_33_if_loop_310_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_36_if_loop_317|thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_36_if_loop_31</TD>
<TD >67</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >64</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_36_if_loop_317</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_35_if_loop_312|thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_35_if_loop_31</TD>
<TD >11</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_35_if_loop_312</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31</TD>
<TD >23</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >20</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_notexitcond13_if_loop_32|thei_llvm_fpga_push_i1_notexitcond13_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_notexitcond13_if_loop_32|thei_llvm_fpga_push_i1_notexitcond13_if_loop_31</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_notexitcond13_if_loop_32</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going12_if_loop_31|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going12_if_loop_31|thei_llvm_fpga_pipeline_keep_going12_if_loop_31|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going12_if_loop_31|thei_llvm_fpga_pipeline_keep_going12_if_loop_31|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going12_if_loop_31|thei_llvm_fpga_pipeline_keep_going12_if_loop_31</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going12_if_loop_31</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region|theif_loop_3_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|thebb_if_loop_3_B1_start_stall_region</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >170</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|theif_loop_3_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start|theif_loop_3_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B1_start</TD>
<TD >201</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >170</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thei_llvm_fpga_pipeline_keep_going12_if_loop_31_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|theloop_limiter_if_loop_30|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|theloop_limiter_if_loop_30|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|theloop_limiter_if_loop_30</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thei_llvm_fpga_mem_lm1_if_loop_31</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33|thereaddata_reg_lm1_if_loop_30</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm1_if_loop_33</TD>
<TD >105</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >334</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >320</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30|ms.acl_mid_speed_fifo_inst</TD>
<TD >324</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >327</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30</TD>
<TD >324</TD>
<TD >186</TD>
<TD >0</TD>
<TD >186</TD>
<TD >323</TD>
<TD >186</TD>
<TD >186</TD>
<TD >186</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x</TD>
<TD >140</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >136</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_if_loop_319|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_if_loop_319|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_if_loop_31</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_if_loop_319</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp215_if_loop_315|thei_llvm_fpga_ffwd_dest_i1_cmp215_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp215_if_loop_315|thei_llvm_fpga_ffwd_dest_i1_cmp215_if_loop_31</TD>
<TD >12</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >10</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp215_if_loop_315</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_if_loop_322|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_if_loop_322|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_if_loop_31</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_if_loop_322</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i32_i_022_pop8_if_loop_317|thei_llvm_fpga_pop_i32_i_022_pop8_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i32_i_022_pop8_if_loop_317|thei_llvm_fpga_pop_i32_i_022_pop8_if_loop_31</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i32_i_022_pop8_if_loop_317</TD>
<TD >71</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >33</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i32_i_022_push8_if_loop_325|thei_llvm_fpga_push_i32_i_022_push8_if_loop_31|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i32_i_022_push8_if_loop_325|thei_llvm_fpga_push_i32_i_022_push8_if_loop_31|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i32_i_022_push8_if_loop_325|thei_llvm_fpga_push_i32_i_022_push8_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i32_i_022_push8_if_loop_325|thei_llvm_fpga_push_i32_i_022_push8_if_loop_31</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i32_i_022_push8_if_loop_325</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_36|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_36|thei_llvm_fpga_pipeline_keep_going_if_loop_31|push|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_36|thei_llvm_fpga_pipeline_keep_going_if_loop_31|push|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_36|thei_llvm_fpga_pipeline_keep_going_if_loop_31|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_36|thei_llvm_fpga_pipeline_keep_going_if_loop_31|push</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >7</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_36|thei_llvm_fpga_pipeline_keep_going_if_loop_31|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_36|thei_llvm_fpga_pipeline_keep_going_if_loop_31|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_36|thei_llvm_fpga_pipeline_keep_going_if_loop_31|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_36|thei_llvm_fpga_pipeline_keep_going_if_loop_31|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_36|thei_llvm_fpga_pipeline_keep_going_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_36|thei_llvm_fpga_pipeline_keep_going_if_loop_31</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_36</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_311|thei_llvm_fpga_push_i1_lastiniteration_if_loop_31|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_311|thei_llvm_fpga_push_i1_lastiniteration_if_loop_31|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_311|thei_llvm_fpga_push_i1_lastiniteration_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_311|thei_llvm_fpga_push_i1_lastiniteration_if_loop_31</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_311</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_37|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_37|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_31</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_37</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_39|thei_llvm_fpga_push_i4_initerations_push9_if_loop_31|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_39|thei_llvm_fpga_push_i4_initerations_push9_if_loop_31|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_39|thei_llvm_fpga_push_i4_initerations_push9_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_39|thei_llvm_fpga_push_i4_initerations_push9_if_loop_31</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_39</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_333|thei_llvm_fpga_push_i1_notexitcond_if_loop_31|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_333|thei_llvm_fpga_push_i1_notexitcond_if_loop_31|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_333|thei_llvm_fpga_push_i1_notexitcond_if_loop_31|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_333|thei_llvm_fpga_push_i1_notexitcond_if_loop_31|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_333|thei_llvm_fpga_push_i1_notexitcond_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_333|thei_llvm_fpga_push_i1_notexitcond_if_loop_31</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_333</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp214_if_loop_330|thei_llvm_fpga_ffwd_dest_i1_cmp214_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp214_if_loop_330|thei_llvm_fpga_ffwd_dest_i1_cmp214_if_loop_31</TD>
<TD >12</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >10</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp214_if_loop_330</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_313|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_313|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_31</TD>
<TD >135</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >67</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_313</TD>
<TD >104</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >34</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_329|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_31|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_329|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_31|fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_329|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_329|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_31</TD>
<TD >71</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >131</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_329</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_37_if_loop_312|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_37_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_37_if_loop_312|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_37_if_loop_31</TD>
<TD >68</TD>
<TD >32</TD>
<TD >1</TD>
<TD >32</TD>
<TD >66</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_37_if_loop_312</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_32|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_32|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_31</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_32</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_336|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_31|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_336|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_31|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_336|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_336|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_31</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_336</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|redist6_sync_together80_aunroll_x_in_c0_eni1_1_tpl_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|redist10_sync_together80_aunroll_x_in_i_valid_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x</TD>
<TD >168</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x</TD>
<TD >169</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theif_loop_3_B2_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thei_llvm_fpga_mem_lm22_if_loop_31</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34|thereaddata_reg_lm22_if_loop_31</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_llvm_fpga_mem_lm22_if_loop_34</TD>
<TD >105</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|ms.acl_mid_speed_fifo_inst</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30</TD>
<TD >12</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >11</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x</TD>
<TD >9</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_39_if_loop_39|thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_39_if_loop_31</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_39_if_loop_39</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|redist73_sync_together18_aunroll_x_in_c1_eni5_5_tpl_34</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|prodResY_uid66_i_div_if_loop_36_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|prodResY_uid66_i_div_if_loop_36_im8_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|prodResY_uid66_i_div_if_loop_36_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|OverflowCond_uid75_i_div_if_loop_36_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|redist77_bgTrunc_i_sub_if_loop_32_sel_x_b_29_mem_dmem|auto_generated|altsyncram1</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|redist77_bgTrunc_i_sub_if_loop_32_sel_x_b_29_mem_dmem|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|redist44_r_uid123_zCount_uid31_i_div_if_loop_36_q_21_mem_dmem|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|redist44_r_uid123_zCount_uid31_i_div_if_loop_36_q_21_mem_dmem|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|prodXInvY_uid54_i_div_if_loop_36_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|prodXInvY_uid54_i_div_if_loop_36_im9_cma_delay</TD>
<TD >34</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|prodXInvY_uid54_i_div_if_loop_36_ma3_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|redist57_normYIsOne_uid38_i_div_if_loop_36_q_15</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|normYIsOne_uid38_i_div_if_loop_36_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|normYIsOneC2_uid34_i_div_if_loop_36_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|memoryC0_uid125_invTabGen_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|memoryC0_uid125_invTabGen_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|sm0_uid192_pT3_uid154_invPolyEval_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|multSumOfTwoTS_uid193_pT3_uid154_invPolyEval_cma_delay</TD>
<TD >41</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|memoryC1_uid128_invTabGen_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|memoryC1_uid128_invTabGen_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|prodXY_uid163_pT2_uid148_invPolyEval_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|prodXY_uid163_pT2_uid148_invPolyEval_ma3_cma_delay</TD>
<TD >28</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >25</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|memoryC2_uid131_invTabGen_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|memoryC2_uid131_invTabGen_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|prodXY_uid160_pT1_uid142_invPolyEval_cma_delay</TD>
<TD >32</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >29</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|memoryC3_uid134_invTabGen_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|memoryC3_uid134_invTabGen_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|redist11_yAddr_uid41_i_div_if_loop_36_merged_bit_select_c_12_mem_dmem|auto_generated|altsyncram1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|redist11_yAddr_uid41_i_div_if_loop_36_merged_bit_select_c_12_mem_dmem|auto_generated</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|vCount_uid104_zCount_uid31_i_div_if_loop_36_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|vCount_uid98_zCount_uid31_i_div_if_loop_36_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|vCount_uid92_zCount_uid31_i_div_if_loop_36_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|yPSE_uid27_i_div_if_loop_36_delay</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|resultSign_uid73_i_div_if_loop_36_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i32_sum_023_pop7_if_loop_35|thei_llvm_fpga_pop_i32_sum_023_pop7_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i32_sum_023_pop7_if_loop_35|thei_llvm_fpga_pop_i32_sum_023_pop7_if_loop_31</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|thei_llvm_fpga_pop_i32_sum_023_pop7_if_loop_35</TD>
<TD >71</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|redist71_sync_together18_aunroll_x_in_c1_eni5_3_tpl_25</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|thei_llvm_fpga_push_i32_sum_023_push7_if_loop_38|thei_llvm_fpga_push_i32_sum_023_push7_if_loop_31|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|thei_llvm_fpga_push_i32_sum_023_push7_if_loop_38|thei_llvm_fpga_push_i32_sum_023_push7_if_loop_31|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|thei_llvm_fpga_push_i32_sum_023_push7_if_loop_38|thei_llvm_fpga_push_i32_sum_023_push7_if_loop_31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|thei_llvm_fpga_push_i32_sum_023_push7_if_loop_38|thei_llvm_fpga_push_i32_sum_023_push7_if_loop_31</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|thei_llvm_fpga_push_i32_sum_023_push7_if_loop_38</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|redist72_sync_together18_aunroll_x_in_c1_eni5_4_tpl_34</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|redist65_xMSB_uid25_i_div_if_loop_36_b_31</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|redist64_xMSB_uid25_i_div_if_loop_36_b_24</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|redist75_sync_together18_aunroll_x_in_i_valid_33</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x|redist74_sync_together18_aunroll_x_in_i_valid_24</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x</TD>
<TD >71</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >7</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|fifo</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region|thecoalesced_delay_0_fifo</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|thebb_if_loop_3_B2_stall_region</TD>
<TD >239</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >182</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|theif_loop_3_B2_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2|theif_loop_3_B2_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B2</TD>
<TD >242</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >185</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thei_llvm_fpga_pipeline_keep_going_if_loop_36_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thebb_if_loop_3_B3_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thei_llvm_fpga_pipeline_keep_going_if_loop_36_valid_fifo|thei_llvm_fpga_pipeline_keep_going_if_loop_36_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thei_llvm_fpga_pipeline_keep_going_if_loop_36_valid_fifo|thei_llvm_fpga_pipeline_keep_going_if_loop_36_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thei_llvm_fpga_pipeline_keep_going_if_loop_36_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo|thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo|thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function|thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal|theif_loop_3_function</TD>
<TD >525</TD>
<TD >33</TD>
<TD >257</TD>
<TD >33</TD>
<TD >179</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst|if_loop_3_internal</TD>
<TD >234</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >178</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst|if_loop_3_internal_inst</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_3_inst</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
