strict digraph "" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2287ff0490>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2287ff05d0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"16:IF" -> "19:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=16];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2287ff0b10>",
		fillcolor=firebrick,
		label="17:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2287ff0b10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "17:NS"	[cond="['reset']",
		label=reset,
		lineno=16];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2287ff0690>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2287ff08d0>",
		fillcolor=firebrick,
		label="23:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2287ff08d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"22:IF" -> "23:NS"	[cond="['q']",
		label="(q == 9)",
		lineno=22];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2287ff06d0>",
		fillcolor=firebrick,
		label="25:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2287ff06d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"22:IF" -> "25:NS"	[cond="['q']",
		label="!((q == 9))",
		lineno=22];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2287ff0c90>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"23:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2287ff0650>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:BL" -> "22:IF"	[cond="[]",
		lineno=None];
	"19:IF" -> "20:BL"	[cond="['slowena']",
		label=slowena,
		lineno=19];
	"17:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"25:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2287ff0d90>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
}
