<stg><name>tensor_weight_x</name>


<trans_list>

<trans id="184" from="1" to="2">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="2" to="3">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="3" to="4">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="4" to="6">
<condition id="153">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="4" to="5">
<condition id="155">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="5" to="2">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
entry:0  %tmp_val_0_V = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_val_0_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:1  %tmp_val_1_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_val_1_V_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:2  %tmp_val_2_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_val_2_V_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:3  %tmp_val_3_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_val_3_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:4  %tmp_val_4_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_val_4_V_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:5  %tmp_val_5_V = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_val_5_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:6  %tmp_val_0_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_val_0_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
entry:7  %tmp_val_1_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_val_1_V_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry:8  %tmp_val_2_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_val_2_V_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:9  %tmp_val_3_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_val_3_V_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:10  %tmp_val_4_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_val_4_V_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:11  %tmp_val_5_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_val_5_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(i192* @tensor_y_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecInterface(i192* @tensor_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:14  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i6 [ 0, %entry ], [ %indvar_flatten_next, %.loopexit._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %c_i = phi i4 [ 0, %entry ], [ %c, %.loopexit._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="c_i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:14  %exitcond_flatten = icmp eq i6 %indvar_flatten, -9

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15  %indvar_flatten_next = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:1  %exitcond7_i2 = icmp eq i4 %c_i, -5

]]></Node>
<StgValue><ssdm name="exitcond7_i2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:2  %c_i_mid2 = select i1 %exitcond7_i2, i4 0, i4 %c_i

]]></Node>
<StgValue><ssdm name="c_i_mid2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:6  %tmp_1_i = icmp ult i4 %c_i_mid2, -6

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:7  br i1 %tmp_1_i, label %.loopexit62.loopexit2.i, label %.loopexit62.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit62.i_ifconv:90  %sel_tmp = icmp eq i4 %c_i_mid2, -1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit62.i_ifconv:91  %sel_tmp1 = icmp eq i4 %c_i_mid2, -2

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit62.i_ifconv:92  %sel_tmp2 = icmp eq i4 %c_i_mid2, -3

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit62.i_ifconv:93  %sel_tmp3 = icmp eq i4 %c_i_mid2, -4

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit62.i_ifconv:94  %sel_tmp5 = icmp eq i4 %c_i_mid2, -6

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit62.i_ifconv:95  %sel_tmp6 = icmp eq i4 %c_i_mid2, 1

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit62.i_ifconv:96  %sel_tmp7 = icmp eq i4 %c_i_mid2, 0

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit62.i_ifconv:97  %tmp5 = or i1 %sel_tmp6, %sel_tmp3

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit62.i_ifconv:98  %tmp4 = or i1 %tmp5, %sel_tmp5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit62.i_ifconv:99  %tmp7 = or i1 %sel_tmp, %sel_tmp2

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit62.i_ifconv:100  %tmp8 = or i1 %sel_tmp1, %sel_tmp7

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit62.i_ifconv:101  %tmp6 = or i1 %tmp8, %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit62.i_ifconv:102  %sel_tmp4 = or i1 %tmp6, %tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit62.i_ifconv:115  br i1 %sel_tmp7, label %.loopexit._crit_edge.i, label %.loopexit._crit_edge.loopexit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit._crit_edge.i:1  %c = add i4 %c_i_mid2, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %exitcond_flatten, label %tensor_weight_x.exit, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
.loopexit62.loopexit2.i:0  %tensor_y_val_V_read = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* @tensor_y_val_V)

]]></Node>
<StgValue><ssdm name="tensor_y_val_V_read"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="192">
<![CDATA[
.loopexit62.loopexit2.i:1  %tmp_val_0_V_2 = trunc i192 %tensor_y_val_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_val_0_V_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="9" op_3_bw="9">
<![CDATA[
.loopexit62.loopexit2.i:2  %tmp_val_1_V = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %tensor_y_val_V_read, i9 32, i9 63)

]]></Node>
<StgValue><ssdm name="tmp_val_1_V"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="9" op_3_bw="9">
<![CDATA[
.loopexit62.loopexit2.i:3  %tmp_val_2_V = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %tensor_y_val_V_read, i9 64, i9 95)

]]></Node>
<StgValue><ssdm name="tmp_val_2_V"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="9" op_3_bw="9">
<![CDATA[
.loopexit62.loopexit2.i:4  %tmp_val_3_V = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %tensor_y_val_V_read, i9 96, i9 127)

]]></Node>
<StgValue><ssdm name="tmp_val_3_V"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="9" op_3_bw="9">
<![CDATA[
.loopexit62.loopexit2.i:5  %tmp_val_4_V = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %tensor_y_val_V_read, i9 128, i9 159)

]]></Node>
<StgValue><ssdm name="tmp_val_4_V"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="9" op_3_bw="9">
<![CDATA[
.loopexit62.loopexit2.i:6  %tmp_33_i = call i32 @_ssdm_op_PartSelect.i32.i192.i9.i9(i192 %tensor_y_val_V_read, i9 160, i9 191)

]]></Node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.loopexit62.loopexit2.i:7  br label %.loopexit62.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_val_0_V_load = load i32* %tmp_val_0_V

]]></Node>
<StgValue><ssdm name="tmp_val_0_V_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:3  %tmp_val_1_V_1_load = load i32* %tmp_val_1_V_1

]]></Node>
<StgValue><ssdm name="tmp_val_1_V_1_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_val_2_V_1_load = load i32* %tmp_val_2_V_1

]]></Node>
<StgValue><ssdm name="tmp_val_2_V_1_load"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_val_3_V_1_load = load i32* %tmp_val_3_V_1

]]></Node>
<StgValue><ssdm name="tmp_val_3_V_1_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:6  %tmp_val_4_V_1_load = load i32* %tmp_val_4_V_1

]]></Node>
<StgValue><ssdm name="tmp_val_4_V_1_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_val_5_V_load = load i32* %tmp_val_5_V

]]></Node>
<StgValue><ssdm name="tmp_val_5_V_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_val_0_V_1_load = load i32* %tmp_val_0_V_1

]]></Node>
<StgValue><ssdm name="tmp_val_0_V_1_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_val_1_V_2_load = load i32* %tmp_val_1_V_2

]]></Node>
<StgValue><ssdm name="tmp_val_1_V_2_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_val_2_V_2_load = load i32* %tmp_val_2_V_2

]]></Node>
<StgValue><ssdm name="tmp_val_2_V_2_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_val_3_V_2_load = load i32* %tmp_val_3_V_2

]]></Node>
<StgValue><ssdm name="tmp_val_3_V_2_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_val_4_V_2_load = load i32* %tmp_val_4_V_2

]]></Node>
<StgValue><ssdm name="tmp_val_4_V_2_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:13  %tmp_val_5_V_1_load = load i32* %tmp_val_5_V_1

]]></Node>
<StgValue><ssdm name="tmp_val_5_V_1_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  store i32 %tmp_val_5_V_1_load, i32* %tmp_val_5_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  store i32 %tmp_val_4_V_2_load, i32* %tmp_val_4_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  store i32 %tmp_val_3_V_2_load, i32* %tmp_val_3_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  store i32 %tmp_val_2_V_2_load, i32* %tmp_val_2_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  store i32 %tmp_val_1_V_2_load, i32* %tmp_val_1_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  store i32 %tmp_val_0_V_1_load, i32* %tmp_val_0_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit62.i_ifconv:0  %buf_val_0_val_V_2_s = phi i32 [ %tmp_val_4_V, %.loopexit62.loopexit2.i ], [ 0, %.reset ]

]]></Node>
<StgValue><ssdm name="buf_val_0_val_V_2_s"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit62.i_ifconv:1  %buf_val_0_val_V_2_1 = phi i32 [ %tmp_val_3_V, %.loopexit62.loopexit2.i ], [ 0, %.reset ]

]]></Node>
<StgValue><ssdm name="buf_val_0_val_V_2_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit62.i_ifconv:2  %buf_val_0_val_V_2_2 = phi i32 [ %tmp_val_2_V, %.loopexit62.loopexit2.i ], [ 0, %.reset ]

]]></Node>
<StgValue><ssdm name="buf_val_0_val_V_2_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit62.i_ifconv:3  %buf_val_0_val_V_2_3 = phi i32 [ %tmp_val_1_V, %.loopexit62.loopexit2.i ], [ 0, %.reset ]

]]></Node>
<StgValue><ssdm name="buf_val_0_val_V_2_3"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit62.i_ifconv:4  %buf_val_0_val_V_2_4 = phi i32 [ %tmp_val_0_V_2, %.loopexit62.loopexit2.i ], [ 0, %.reset ]

]]></Node>
<StgValue><ssdm name="buf_val_0_val_V_2_4"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit62.i_ifconv:5  %tmp_val_5_V_3 = phi i32 [ %tmp_33_i, %.loopexit62.loopexit2.i ], [ 0, %.reset ]

]]></Node>
<StgValue><ssdm name="tmp_val_5_V_3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:6  %tmp_val_0_V_1_load_1 = load i32* %tmp_val_0_V_1

]]></Node>
<StgValue><ssdm name="tmp_val_0_V_1_load_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:7  %tmp_val_1_V_2_load_1 = load i32* %tmp_val_1_V_2

]]></Node>
<StgValue><ssdm name="tmp_val_1_V_2_load_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:8  %tmp_val_2_V_2_load_1 = load i32* %tmp_val_2_V_2

]]></Node>
<StgValue><ssdm name="tmp_val_2_V_2_load_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:9  %tmp_val_3_V_2_load_1 = load i32* %tmp_val_3_V_2

]]></Node>
<StgValue><ssdm name="tmp_val_3_V_2_load_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:10  %tmp_val_4_V_2_load_1 = load i32* %tmp_val_4_V_2

]]></Node>
<StgValue><ssdm name="tmp_val_4_V_2_load_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:11  %tmp_val_5_V_1_load_1 = load i32* %tmp_val_5_V_1

]]></Node>
<StgValue><ssdm name="tmp_val_5_V_1_load_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:12  %OP1_V_0_cast_i = sext i32 %tmp_val_0_V_load to i51

]]></Node>
<StgValue><ssdm name="OP1_V_0_cast_i"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:13  %p_Val2_3_0_i = mul i51 %OP1_V_0_cast_i, 170026

]]></Node>
<StgValue><ssdm name="p_Val2_3_0_i"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:14  %OP1_V_0_1_cast_i = sext i32 %tmp_val_1_V_1_load to i51

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_cast_i"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:15  %p_Val2_3_0_1_i = mul i51 %OP1_V_0_1_cast_i, 170026

]]></Node>
<StgValue><ssdm name="p_Val2_3_0_1_i"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:16  %OP1_V_0_2_cast_i = sext i32 %tmp_val_2_V_1_load to i51

]]></Node>
<StgValue><ssdm name="OP1_V_0_2_cast_i"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:17  %p_Val2_3_0_2_i = mul i51 %OP1_V_0_2_cast_i, 170026

]]></Node>
<StgValue><ssdm name="p_Val2_3_0_2_i"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:18  %OP1_V_0_3_cast_i = sext i32 %tmp_val_3_V_1_load to i51

]]></Node>
<StgValue><ssdm name="OP1_V_0_3_cast_i"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:19  %p_Val2_3_0_3_i = mul i51 %OP1_V_0_3_cast_i, 170026

]]></Node>
<StgValue><ssdm name="p_Val2_3_0_3_i"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:20  %OP1_V_0_4_cast_i = sext i32 %tmp_val_4_V_1_load to i51

]]></Node>
<StgValue><ssdm name="OP1_V_0_4_cast_i"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:21  %p_Val2_3_0_4_i = mul i51 %OP1_V_0_4_cast_i, 170026

]]></Node>
<StgValue><ssdm name="p_Val2_3_0_4_i"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:22  %OP1_V_0_5_cast_i = sext i32 %tmp_val_5_V_load to i51

]]></Node>
<StgValue><ssdm name="OP1_V_0_5_cast_i"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:23  %p_Val2_3_0_5_i = mul i51 %OP1_V_0_5_cast_i, 170026

]]></Node>
<StgValue><ssdm name="p_Val2_3_0_5_i"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:24  %OP1_V_1_cast_i = sext i32 %tmp_val_0_V_1_load_1 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast_i"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:25  %p_Val2_3_1_i = mul i51 %OP1_V_1_cast_i, 184182

]]></Node>
<StgValue><ssdm name="p_Val2_3_1_i"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:26  %tmp = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_3_0_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.loopexit62.i_ifconv:27  %tmp_50_1_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_50_1_i"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:28  %p_Val2_4_1_i = add i51 %p_Val2_3_1_i, %tmp_50_1_i

]]></Node>
<StgValue><ssdm name="p_Val2_4_1_i"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:29  %OP1_V_1_1_cast_i = sext i32 %tmp_val_1_V_2_load_1 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_cast_i"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:30  %p_Val2_3_1_1_i = mul i51 %OP1_V_1_1_cast_i, 184182

]]></Node>
<StgValue><ssdm name="p_Val2_3_1_1_i"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:31  %tmp_s = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_3_0_1_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.loopexit62.i_ifconv:32  %tmp_50_1_1_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_s, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_50_1_1_i"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:33  %p_Val2_4_1_1_i = add i51 %p_Val2_3_1_1_i, %tmp_50_1_1_i

]]></Node>
<StgValue><ssdm name="p_Val2_4_1_1_i"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:34  %OP1_V_1_2_cast_i = sext i32 %tmp_val_2_V_2_load_1 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_1_2_cast_i"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:35  %p_Val2_3_1_2_i = mul i51 %OP1_V_1_2_cast_i, 184182

]]></Node>
<StgValue><ssdm name="p_Val2_3_1_2_i"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:36  %tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_3_0_2_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.loopexit62.i_ifconv:37  %tmp_50_1_2_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_12, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_50_1_2_i"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:38  %p_Val2_4_1_2_i = add i51 %p_Val2_3_1_2_i, %tmp_50_1_2_i

]]></Node>
<StgValue><ssdm name="p_Val2_4_1_2_i"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:39  %OP1_V_1_3_cast_i = sext i32 %tmp_val_3_V_2_load_1 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_1_3_cast_i"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:40  %p_Val2_3_1_3_i = mul i51 %OP1_V_1_3_cast_i, 184182

]]></Node>
<StgValue><ssdm name="p_Val2_3_1_3_i"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:41  %tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_3_0_3_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.loopexit62.i_ifconv:42  %tmp_50_1_3_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_13, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_50_1_3_i"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:43  %p_Val2_4_1_3_i = add i51 %p_Val2_3_1_3_i, %tmp_50_1_3_i

]]></Node>
<StgValue><ssdm name="p_Val2_4_1_3_i"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:44  %OP1_V_1_4_cast_i = sext i32 %tmp_val_4_V_2_load_1 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_1_4_cast_i"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:45  %p_Val2_3_1_4_i = mul i51 %OP1_V_1_4_cast_i, 184182

]]></Node>
<StgValue><ssdm name="p_Val2_3_1_4_i"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:46  %tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_3_0_4_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.loopexit62.i_ifconv:47  %tmp_50_1_4_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_14, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_50_1_4_i"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:48  %p_Val2_4_1_4_i = add i51 %p_Val2_3_1_4_i, %tmp_50_1_4_i

]]></Node>
<StgValue><ssdm name="p_Val2_4_1_4_i"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:49  %OP1_V_1_5_cast_i = sext i32 %tmp_val_5_V_1_load_1 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_1_5_cast_i"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:50  %p_Val2_3_1_5_i = mul i51 %OP1_V_1_5_cast_i, 184182

]]></Node>
<StgValue><ssdm name="p_Val2_3_1_5_i"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:51  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_3_0_5_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.loopexit62.i_ifconv:52  %tmp_50_1_5_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_15, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_50_1_5_i"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:53  %p_Val2_4_1_5_i = add i51 %p_Val2_3_1_5_i, %tmp_50_1_5_i

]]></Node>
<StgValue><ssdm name="p_Val2_4_1_5_i"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:54  %OP1_V_2_cast_i = sext i32 %buf_val_0_val_V_2_4 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast_i"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:55  %p_Val2_3_2_i = mul i51 %OP1_V_2_cast_i, 170026

]]></Node>
<StgValue><ssdm name="p_Val2_3_2_i"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:56  %tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_4_1_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:60  %OP1_V_2_1_cast_i = sext i32 %buf_val_0_val_V_2_3 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_2_1_cast_i"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:61  %p_Val2_3_2_1_i = mul i51 %OP1_V_2_1_cast_i, 170026

]]></Node>
<StgValue><ssdm name="p_Val2_3_2_1_i"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:62  %tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_4_1_1_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:66  %OP1_V_2_2_cast_i = sext i32 %buf_val_0_val_V_2_2 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_2_2_cast_i"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:67  %p_Val2_3_2_2_i = mul i51 %OP1_V_2_2_cast_i, 170026

]]></Node>
<StgValue><ssdm name="p_Val2_3_2_2_i"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:68  %tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_4_1_2_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:72  %OP1_V_2_3_cast_i = sext i32 %buf_val_0_val_V_2_1 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_2_3_cast_i"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:73  %p_Val2_3_2_3_i = mul i51 %OP1_V_2_3_cast_i, 170026

]]></Node>
<StgValue><ssdm name="p_Val2_3_2_3_i"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:74  %tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_4_1_3_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:78  %OP1_V_2_4_cast_i = sext i32 %buf_val_0_val_V_2_s to i51

]]></Node>
<StgValue><ssdm name="OP1_V_2_4_cast_i"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:79  %p_Val2_3_2_4_i = mul i51 %OP1_V_2_4_cast_i, 170026

]]></Node>
<StgValue><ssdm name="p_Val2_3_2_4_i"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:80  %tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_4_1_4_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="51" op_0_bw="32">
<![CDATA[
.loopexit62.i_ifconv:84  %OP1_V_2_5_cast_i = sext i32 %tmp_val_5_V_3 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_2_5_cast_i"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:85  %p_Val2_3_2_5_i = mul i51 %OP1_V_2_5_cast_i, 170026

]]></Node>
<StgValue><ssdm name="p_Val2_3_2_5_i"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:86  %tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_4_1_5_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit62.i_ifconv:109  store i32 %tmp_val_5_V_3, i32* %tmp_val_5_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit62.i_ifconv:110  store i32 %buf_val_0_val_V_2_s, i32* %tmp_val_4_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit62.i_ifconv:111  store i32 %buf_val_0_val_V_2_1, i32* %tmp_val_3_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit62.i_ifconv:112  store i32 %buf_val_0_val_V_2_2, i32* %tmp_val_2_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit62.i_ifconv:113  store i32 %buf_val_0_val_V_2_3, i32* %tmp_val_1_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit62.i_ifconv:114  store i32 %buf_val_0_val_V_2_4, i32* %tmp_val_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @TENSOR_WEIGHT_X_OUTE)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:3  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:4  %tmp_27_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.loopexit62.i_ifconv:57  %tmp_50_2_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_16, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_50_2_i"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:58  %p_Val2_4_2_i = add i51 %p_Val2_3_2_i, %tmp_50_2_i

]]></Node>
<StgValue><ssdm name="p_Val2_4_2_i"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:59  %acc_val_0_V = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_4_2_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="acc_val_0_V"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.loopexit62.i_ifconv:63  %tmp_50_2_1_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_17, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_50_2_1_i"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:64  %p_Val2_4_2_1_i = add i51 %p_Val2_3_2_1_i, %tmp_50_2_1_i

]]></Node>
<StgValue><ssdm name="p_Val2_4_2_1_i"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:65  %acc_val_1_V = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_4_2_1_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="acc_val_1_V"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.loopexit62.i_ifconv:69  %tmp_50_2_2_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_18, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_50_2_2_i"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:70  %p_Val2_4_2_2_i = add i51 %p_Val2_3_2_2_i, %tmp_50_2_2_i

]]></Node>
<StgValue><ssdm name="p_Val2_4_2_2_i"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:71  %acc_val_2_V = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_4_2_2_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="acc_val_2_V"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.loopexit62.i_ifconv:75  %tmp_50_2_3_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_19, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_50_2_3_i"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:76  %p_Val2_4_2_3_i = add i51 %p_Val2_3_2_3_i, %tmp_50_2_3_i

]]></Node>
<StgValue><ssdm name="p_Val2_4_2_3_i"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:77  %acc_val_3_V = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_4_2_3_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="acc_val_3_V"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.loopexit62.i_ifconv:81  %tmp_50_2_4_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_20, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_50_2_4_i"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:82  %p_Val2_4_2_4_i = add i51 %p_Val2_3_2_4_i, %tmp_50_2_4_i

]]></Node>
<StgValue><ssdm name="p_Val2_4_2_4_i"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:83  %acc_val_4_V = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_4_2_4_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="acc_val_4_V"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.loopexit62.i_ifconv:87  %tmp_50_2_5_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_21, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_50_2_5_i"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.loopexit62.i_ifconv:88  %p_Val2_4_2_5_i = add i51 %p_Val2_3_2_5_i, %tmp_50_2_5_i

]]></Node>
<StgValue><ssdm name="p_Val2_4_2_5_i"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit62.i_ifconv:89  %acc_val_5_V = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_4_2_5_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="acc_val_5_V"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit62.i_ifconv:103  %acc_val_V_5_i = select i1 %sel_tmp4, i32 0, i32 %acc_val_5_V

]]></Node>
<StgValue><ssdm name="acc_val_V_5_i"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit62.i_ifconv:104  %acc_val_V_4_i = select i1 %sel_tmp4, i32 0, i32 %acc_val_4_V

]]></Node>
<StgValue><ssdm name="acc_val_V_4_i"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit62.i_ifconv:105  %acc_val_V_3_i = select i1 %sel_tmp4, i32 0, i32 %acc_val_3_V

]]></Node>
<StgValue><ssdm name="acc_val_V_3_i"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit62.i_ifconv:106  %acc_val_V_2_i = select i1 %sel_tmp4, i32 0, i32 %acc_val_2_V

]]></Node>
<StgValue><ssdm name="acc_val_V_2_i"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit62.i_ifconv:107  %acc_val_V_1_i = select i1 %sel_tmp4, i32 0, i32 %acc_val_1_V

]]></Node>
<StgValue><ssdm name="acc_val_V_1_i"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit62.i_ifconv:108  %acc_val_V_0_i = select i1 %sel_tmp4, i32 0, i32 %acc_val_0_V

]]></Node>
<StgValue><ssdm name="acc_val_V_0_i"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="sel_tmp7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="192" op_0_bw="192" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
.loopexit._crit_edge.loopexit.i:0  %tmp_34_i = call i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32(i32 %acc_val_V_5_i, i32 %acc_val_V_4_i, i32 %acc_val_V_3_i, i32 %acc_val_V_2_i, i32 %acc_val_V_1_i, i32 %acc_val_V_0_i)

]]></Node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="sel_tmp7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
.loopexit._crit_edge.loopexit.i:1  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* @tensor_val_V, i192 %tmp_34_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="sel_tmp7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge.loopexit.i:2  br label %.loopexit._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.i:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str23, i32 %tmp_27_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge.i:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0">
<![CDATA[
tensor_weight_x.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
