[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ForeachClass/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ForeachClass/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<111> s<110> l<1:1> el<1:0>
n<> u<2> t<PACKAGE> p<108> s<3> l<1:1> el<1:8>
n<uvm> u<3> t<StringConst> p<108> s<26> l<1:9> el<1:12>
n<uvm_reg_map> u<4> t<StringConst> p<24> s<21> l<3:9> el<3:20>
n<> u<5> t<ClassItemQualifier_Local> p<6> l<4:5> el<4:10>
n<> u<6> t<PropQualifier_ClassItem> p<20> c<5> s<19> l<4:5> el<4:10>
n<> u<7> t<IntVec_TypeLogic> p<8> l<4:11> el<4:16>
n<> u<8> t<Data_type> p<18> c<7> s<17> l<4:11> el<4:16>
n<m_mems_by_offset> u<9> t<StringConst> p<16> s<15> l<4:17> el<4:33>
n<10> u<10> t<IntConst> p<11> l<4:34> el<4:36>
n<> u<11> t<Primary_literal> p<12> c<10> l<4:34> el<4:36>
n<> u<12> t<Constant_primary> p<13> c<11> l<4:34> el<4:36>
n<> u<13> t<Constant_expression> p<14> c<12> l<4:34> el<4:36>
n<> u<14> t<Unpacked_dimension> p<15> c<13> l<4:33> el<4:37>
n<> u<15> t<Variable_dimension> p<16> c<14> l<4:33> el<4:37>
n<> u<16> t<Variable_decl_assignment> p<17> c<9> l<4:17> el<4:37>
n<> u<17> t<List_of_variable_decl_assignments> p<18> c<16> l<4:17> el<4:37>
n<> u<18> t<Variable_declaration> p<19> c<8> l<4:11> el<4:38>
n<> u<19> t<Data_declaration> p<20> c<18> l<4:11> el<4:38>
n<> u<20> t<Class_property> p<21> c<6> l<4:5> el<4:38>
n<> u<21> t<Class_item> p<24> c<20> s<23> l<4:5> el<4:38>
n<> u<22> t<CLASS> p<24> s<4> l<3:3> el<3:8>
n<> u<23> t<ENDCLASS> p<24> l<5:3> el<5:11>
n<> u<24> t<Class_declaration> p<25> c<22> l<3:3> el<5:11>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<3:3> el<5:11>
n<> u<26> t<Package_item> p<108> c<25> s<106> l<3:3> el<5:11>
n<> u<27> t<Function_data_type_or_implicit> p<103> s<28> l<8:12> el<8:12>
n<f1> u<28> t<StringConst> p<103> s<36> l<8:12> el<8:14>
n<uvm_reg_map> u<29> t<StringConst> p<30> l<9:5> el<9:16>
n<> u<30> t<Data_type> p<34> c<29> s<33> l<9:5> el<9:16>
n<top_map> u<31> t<StringConst> p<32> l<9:17> el<9:24>
n<> u<32> t<Variable_decl_assignment> p<33> c<31> l<9:17> el<9:24>
n<> u<33> t<List_of_variable_decl_assignments> p<34> c<32> l<9:17> el<9:24>
n<> u<34> t<Variable_declaration> p<35> c<30> l<9:5> el<9:25>
n<> u<35> t<Data_declaration> p<36> c<34> l<9:5> el<9:25>
n<> u<36> t<Block_item_declaration> p<103> c<35> s<101> l<9:5> el<9:25>
n<top_map> u<37> t<StringConst> p<39> s<38> l<11:14> el<11:21>
n<m_mems_by_offset> u<38> t<StringConst> p<39> l<11:22> el<11:38>
n<> u<39> t<Ps_or_hierarchical_array_identifier> p<98> c<37> s<41> l<11:14> el<11:38>
n<range> u<40> t<StringConst> p<41> l<11:39> el<11:44>
n<> u<41> t<Loop_variables> p<98> c<40> s<96> l<11:39> el<11:44>
n<addrs> u<42> t<StringConst> p<49> s<48> l<12:11> el<12:16>
n<i> u<43> t<StringConst> p<44> l<12:17> el<12:18>
n<> u<44> t<Primary_literal> p<45> c<43> l<12:17> el<12:18>
n<> u<45> t<Primary> p<46> c<44> l<12:17> el<12:18>
n<> u<46> t<Expression> p<47> c<45> l<12:17> el<12:18>
n<> u<47> t<Bit_select> p<48> c<46> l<12:16> el<12:19>
n<> u<48> t<Select> p<49> c<47> l<12:16> el<12:19>
n<> u<49> t<Complex_func_call> p<50> c<42> l<12:11> el<12:19>
n<> u<50> t<Primary> p<51> c<49> l<12:11> el<12:19>
n<> u<51> t<Expression> p<60> c<50> s<59> l<12:11> el<12:19>
n<range> u<52> t<StringConst> p<56> s<53> l<12:23> el<12:28>
n<min> u<53> t<StringConst> p<56> s<55> l<12:29> el<12:32>
n<> u<54> t<Bit_select> p<55> l<12:33> el<12:33>
n<> u<55> t<Select> p<56> c<54> l<12:33> el<12:33>
n<> u<56> t<Complex_func_call> p<57> c<52> l<12:23> el<12:32>
n<> u<57> t<Primary> p<58> c<56> l<12:23> el<12:32>
n<> u<58> t<Expression> p<60> c<57> l<12:23> el<12:32>
n<> u<59> t<BinOp_GreatEqual> p<60> s<58> l<12:20> el<12:22>
n<> u<60> t<Expression> p<81> c<51> s<80> l<12:11> el<12:32>
n<addrs> u<61> t<StringConst> p<68> s<67> l<12:36> el<12:41>
n<i> u<62> t<StringConst> p<63> l<12:42> el<12:43>
n<> u<63> t<Primary_literal> p<64> c<62> l<12:42> el<12:43>
n<> u<64> t<Primary> p<65> c<63> l<12:42> el<12:43>
n<> u<65> t<Expression> p<66> c<64> l<12:42> el<12:43>
n<> u<66> t<Bit_select> p<67> c<65> l<12:41> el<12:44>
n<> u<67> t<Select> p<68> c<66> l<12:41> el<12:44>
n<> u<68> t<Complex_func_call> p<69> c<61> l<12:36> el<12:44>
n<> u<69> t<Primary> p<70> c<68> l<12:36> el<12:44>
n<> u<70> t<Expression> p<79> c<69> s<78> l<12:36> el<12:44>
n<range> u<71> t<StringConst> p<75> s<72> l<12:48> el<12:53>
n<max> u<72> t<StringConst> p<75> s<74> l<12:54> el<12:57>
n<> u<73> t<Bit_select> p<74> l<12:57> el<12:57>
n<> u<74> t<Select> p<75> c<73> l<12:57> el<12:57>
n<> u<75> t<Complex_func_call> p<76> c<71> l<12:48> el<12:57>
n<> u<76> t<Primary> p<77> c<75> l<12:48> el<12:57>
n<> u<77> t<Expression> p<79> c<76> l<12:48> el<12:57>
n<> u<78> t<BinOp_LessEqual> p<79> s<77> l<12:45> el<12:47>
n<> u<79> t<Expression> p<81> c<70> l<12:36> el<12:57>
n<> u<80> t<BinOp_LogicAnd> p<81> s<79> l<12:33> el<12:35>
n<> u<81> t<Expression> p<82> c<60> l<12:11> el<12:57>
n<> u<82> t<Expression_or_cond_pattern> p<83> c<81> l<12:11> el<12:57>
n<> u<83> t<Cond_predicate> p<89> c<82> s<88> l<12:11> el<12:57>
n<> u<84> t<END> p<85> l<13:7> el<13:10>
n<> u<85> t<Seq_block> p<86> c<84> l<12:59> el<13:10>
n<> u<86> t<Statement_item> p<87> c<85> l<12:59> el<13:10>
n<> u<87> t<Statement> p<88> c<86> l<12:59> el<13:10>
n<> u<88> t<Statement_or_null> p<89> c<87> l<12:59> el<13:10>
n<> u<89> t<Conditional_statement> p<90> c<83> l<12:7> el<13:10>
n<> u<90> t<Statement_item> p<91> c<89> l<12:7> el<13:10>
n<> u<91> t<Statement> p<92> c<90> l<12:7> el<13:10>
n<> u<92> t<Statement_or_null> p<94> c<91> s<93> l<12:7> el<13:10>
n<> u<93> t<END> p<94> l<14:5> el<14:8>
n<> u<94> t<Seq_block> p<95> c<92> l<11:47> el<14:8>
n<> u<95> t<Statement_item> p<96> c<94> l<11:47> el<14:8>
n<> u<96> t<Statement> p<98> c<95> l<11:47> el<14:8>
n<> u<97> t<FOREACH> p<98> s<39> l<11:5> el<11:12>
n<> u<98> t<Loop_statement> p<99> c<97> l<11:5> el<14:8>
n<> u<99> t<Statement_item> p<100> c<98> l<11:5> el<14:8>
n<> u<100> t<Statement> p<101> c<99> l<11:5> el<14:8>
n<> u<101> t<Function_statement_or_null> p<103> c<100> s<102> l<11:5> el<14:8>
n<> u<102> t<ENDFUNCTION> p<103> l<15:3> el<15:14>
n<> u<103> t<Function_body_declaration> p<104> c<27> l<8:12> el<15:14>
n<> u<104> t<Function_declaration> p<105> c<103> l<8:3> el<15:14>
n<> u<105> t<Package_or_generate_item_declaration> p<106> c<104> l<8:3> el<15:14>
n<> u<106> t<Package_item> p<108> c<105> s<107> l<8:3> el<15:14>
n<> u<107> t<ENDPACKAGE> p<108> l<17:1> el<17:11>
n<> u<108> t<Package_declaration> p<109> c<2> l<1:1> el<17:11>
n<> u<109> t<Description> p<110> c<108> l<1:1> el<17:11>
n<> u<110> t<Source_text> p<111> c<109> l<1:1> el<17:11>
n<> u<111> t<Top_level_rule> c<1> l<1:1> el<18:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:1:1: No timescale set for "uvm".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:1:1: Compile package "uvm".

[INF:CP0302] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:3:3: Compile class "uvm::uvm_reg_map".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_typespec                                         2
array_var                                              2
assign_stmt                                            2
begin                                                  6
bit_select                                             4
class_defn                                             1
class_typespec                                         4
class_var                                              2
constant                                               3
design                                                 1
foreach_stmt                                           2
function                                               2
hier_path                                              6
if_stmt                                                2
logic_typespec                                         1
logic_var                                              3
module_inst                                            2
operation                                              7
package                                                2
range                                                  1
ref_obj                                               24
ref_var                                                2
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_typespec                                         2
array_var                                              4
assign_stmt                                            2
begin                                                 12
bit_select                                             8
class_defn                                             1
class_typespec                                         4
class_var                                              6
constant                                               3
design                                                 1
foreach_stmt                                           4
func_call                                              2
function                                               4
hier_path                                             12
if_stmt                                                4
logic_typespec                                         1
logic_var                                              4
module_inst                                            2
operation                                             14
package                                                2
range                                                  2
ref_obj                                               48
ref_var                                                3
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForeachClass/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ForeachClass/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ForeachClass/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:uvm
  |vpiFullName:uvm::
  |vpiDefName:uvm
  |vpiTaskFunc:
  \_function: (uvm::f1), line:8:3, endln:15:14
    |vpiParent:
    \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
    |vpiName:f1
    |vpiFullName:uvm::f1
    |vpiVariables:
    \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
      |vpiParent:
      \_function: (uvm::f1), line:8:3, endln:15:14
      |vpiTypespec:
      \_ref_obj: (uvm::f1::top_map)
        |vpiParent:
        \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
        |vpiFullName:uvm::f1::top_map
        |vpiActual:
        \_class_typespec: , line:9:5, endln:9:16
      |vpiName:top_map
      |vpiFullName:uvm::f1::top_map
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (uvm::f1)
      |vpiParent:
      \_function: (uvm::f1), line:8:3, endln:15:14
      |vpiFullName:uvm::f1
    |vpiStmt:
    \_begin: (uvm::f1), line:11:5, endln:14:8
      |vpiParent:
      \_function: (uvm::f1), line:8:3, endln:15:14
      |vpiFullName:uvm::f1
      |vpiVariables:
      \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
        |vpiParent:
        \_begin: (uvm::f1), line:11:5, endln:14:8
        |vpiTypespec:
        \_ref_obj: (uvm::f1::top_map)
          |vpiParent:
          \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
          |vpiFullName:uvm::f1::top_map
          |vpiActual:
          \_class_typespec: , line:9:5, endln:9:16
        |vpiName:top_map
        |vpiFullName:uvm::f1::top_map
      |vpiStmt:
      \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
        |vpiParent:
        \_begin: (uvm::f1), line:11:5, endln:14:8
        |vpiFullName:uvm::f1
        |vpiVariables:
        \_hier_path: (top_map.m_mems_by_offset)
          |vpiParent:
          \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
          |vpiFullName:top_map.m_mems_by_offset
          |vpiActual:
          \_ref_obj: (uvm::f1::top_map), line:11:14, endln:11:21
            |vpiParent:
            \_hier_path: (top_map.m_mems_by_offset)
            |vpiName:top_map
            |vpiFullName:uvm::f1::top_map
            |vpiActual:
            \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
          |vpiActual:
          \_ref_obj: (uvm::f1::m_mems_by_offset)
            |vpiParent:
            \_hier_path: (top_map.m_mems_by_offset)
            |vpiName:m_mems_by_offset
            |vpiFullName:uvm::f1::m_mems_by_offset
            |vpiActual:
            \_array_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
        |vpiLoopVars:
        \_ref_var: (uvm::f1::range), line:11:39, endln:11:44
          |vpiParent:
          \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
          |vpiTypespec:
          \_ref_obj: (uvm::f1::range)
            |vpiParent:
            \_ref_var: (uvm::f1::range), line:11:39, endln:11:44
            |vpiFullName:uvm::f1::range
            |vpiActual:
            \_unsupported_typespec: (range), line:11:39, endln:11:44
          |vpiName:range
          |vpiFullName:uvm::f1::range
          |vpiActual:
          \_ref_var: (uvm::f1::range), line:11:39, endln:11:44
        |vpiStmt:
        \_begin: (uvm::f1), line:11:47, endln:14:8
          |vpiParent:
          \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
          |vpiFullName:uvm::f1
          |vpiStmt:
          \_if_stmt: , line:12:7, endln:13:10
            |vpiParent:
            \_begin: (uvm::f1), line:11:47, endln:14:8
            |vpiCondition:
            \_operation: , line:12:11, endln:12:57
              |vpiParent:
              \_if_stmt: , line:12:7, endln:13:10
              |vpiOpType:26
              |vpiOperand:
              \_operation: , line:12:11, endln:12:32
                |vpiParent:
                \_operation: , line:12:11, endln:12:57
                |vpiOpType:19
                |vpiOperand:
                \_bit_select: (uvm::f1::addrs), line:12:17, endln:12:18
                  |vpiParent:
                  \_operation: , line:12:11, endln:12:32
                  |vpiName:addrs
                  |vpiFullName:uvm::f1::addrs
                  |vpiIndex:
                  \_ref_obj: (uvm::f1::i), line:12:17, endln:12:18
                    |vpiParent:
                    \_bit_select: (uvm::f1::addrs), line:12:17, endln:12:18
                    |vpiName:i
                    |vpiFullName:uvm::f1::i
                |vpiOperand:
                \_hier_path: (range.min), line:12:23, endln:12:32
                  |vpiParent:
                  \_operation: , line:12:11, endln:12:32
                  |vpiName:range.min
                  |vpiActual:
                  \_ref_obj: (range), line:12:23, endln:12:28
                    |vpiParent:
                    \_hier_path: (range.min), line:12:23, endln:12:32
                    |vpiName:range
                    |vpiActual:
                    \_ref_var: (uvm::f1::range), line:11:39, endln:11:44
                  |vpiActual:
                  \_ref_obj: (uvm::f1::min), line:12:29, endln:12:32
                    |vpiParent:
                    \_hier_path: (range.min), line:12:23, endln:12:32
                    |vpiName:min
                    |vpiFullName:uvm::f1::min
              |vpiOperand:
              \_operation: , line:12:36, endln:12:57
                |vpiParent:
                \_operation: , line:12:11, endln:12:57
                |vpiOpType:21
                |vpiOperand:
                \_bit_select: (uvm::f1::addrs), line:12:42, endln:12:43
                  |vpiParent:
                  \_operation: , line:12:36, endln:12:57
                  |vpiName:addrs
                  |vpiFullName:uvm::f1::addrs
                  |vpiIndex:
                  \_ref_obj: (uvm::f1::i), line:12:42, endln:12:43
                    |vpiParent:
                    \_bit_select: (uvm::f1::addrs), line:12:42, endln:12:43
                    |vpiName:i
                    |vpiFullName:uvm::f1::i
                |vpiOperand:
                \_hier_path: (range.max), line:12:48, endln:12:57
                  |vpiParent:
                  \_operation: , line:12:36, endln:12:57
                  |vpiName:range.max
                  |vpiActual:
                  \_ref_obj: (range), line:12:48, endln:12:53
                    |vpiParent:
                    \_hier_path: (range.max), line:12:48, endln:12:57
                    |vpiName:range
                    |vpiActual:
                    \_ref_var: (uvm::f1::range), line:11:39, endln:11:44
                  |vpiActual:
                  \_ref_obj: (uvm::f1::max), line:12:54, endln:12:57
                    |vpiParent:
                    \_hier_path: (range.max), line:12:48, endln:12:57
                    |vpiName:max
                    |vpiFullName:uvm::f1::max
            |vpiStmt:
            \_begin: (uvm::f1), line:12:59, endln:13:10
              |vpiParent:
              \_if_stmt: , line:12:7, endln:13:10
              |vpiFullName:uvm::f1
    |vpiInstance:
    \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
|uhdmtopPackages:
\_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:uvm
  |vpiFullName:uvm::
  |vpiDefName:uvm
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (uvm::uvm_reg_map), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:3:3, endln:5:11
    |vpiParent:
    \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
    |vpiName:uvm_reg_map
    |vpiFullName:uvm::uvm_reg_map
    |vpiVariables:
    \_array_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
      |vpiParent:
      \_class_defn: (uvm::uvm_reg_map), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:3:3, endln:5:11
      |vpiSize:10
      |vpiTypespec:
      \_ref_obj: (uvm::uvm_reg_map::m_mems_by_offset)
        |vpiParent:
        \_array_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
        |vpiFullName:uvm::uvm_reg_map::m_mems_by_offset
        |vpiActual:
        \_array_typespec: 
      |vpiName:m_mems_by_offset
      |vpiFullName:uvm::uvm_reg_map::m_mems_by_offset
      |vpiAutomatic:1
      |vpiRandType:1
      |vpiVisibility:3
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:4:34, endln:4:36
        |vpiParent:
        \_array_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:4:34, endln:4:36
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:4:34, endln:4:36
          |vpiParent:
          \_range: , line:4:34, endln:4:36
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:4:34, endln:4:36
            |vpiParent:
            \_operation: , line:4:34, endln:4:36
            |vpiDecompile:10
            |vpiSize:64
            |UINT:10
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_logic_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
        |vpiParent:
        \_array_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
        |vpiTypespec:
        \_ref_obj: (uvm::uvm_reg_map::m_mems_by_offset)
          |vpiParent:
          \_logic_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
          |vpiFullName:uvm::uvm_reg_map::m_mems_by_offset
          |vpiActual:
          \_logic_typespec: , line:4:11, endln:4:16
        |vpiFullName:uvm::uvm_reg_map::m_mems_by_offset
  |vpiTaskFunc:
  \_function: (uvm::f1), line:8:3, endln:15:14
    |vpiParent:
    \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
    |vpiName:f1
    |vpiFullName:uvm::f1
    |vpiVariables:
    \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
      |vpiParent:
      \_function: (uvm::f1), line:8:3, endln:15:14
      |vpiTypespec:
      \_ref_obj: (uvm::f1::top_map)
        |vpiParent:
        \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
        |vpiFullName:uvm::f1::top_map
        |vpiActual:
        \_class_typespec: , line:9:5, endln:9:16
      |vpiName:top_map
      |vpiFullName:uvm::f1::top_map
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (uvm::f1)
      |vpiParent:
      \_function: (uvm::f1), line:8:3, endln:15:14
      |vpiFullName:uvm::f1
    |vpiStmt:
    \_begin: (uvm::f1), line:11:5, endln:14:8
      |vpiParent:
      \_function: (uvm::f1), line:8:3, endln:15:14
      |vpiFullName:uvm::f1
      |vpiVariables:
      \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
        |vpiParent:
        \_begin: (uvm::f1), line:11:5, endln:14:8
        |vpiTypespec:
        \_ref_obj: (uvm::f1::top_map)
          |vpiParent:
          \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
          |vpiFullName:uvm::f1::top_map
          |vpiActual:
          \_class_typespec: , line:9:5, endln:9:16
        |vpiName:top_map
        |vpiFullName:uvm::f1::top_map
      |vpiStmt:
      \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
        |vpiParent:
        \_begin: (uvm::f1), line:11:5, endln:14:8
        |vpiFullName:uvm::f1
        |vpiVariables:
        \_hier_path: (top_map.m_mems_by_offset)
          |vpiParent:
          \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
          |vpiFullName:top_map.m_mems_by_offset
          |vpiActual:
          \_ref_obj: (uvm::f1::top_map), line:11:14, endln:11:21
            |vpiParent:
            \_hier_path: (top_map.m_mems_by_offset)
            |vpiName:top_map
            |vpiFullName:uvm::f1::top_map
            |vpiActual:
            \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
          |vpiActual:
          \_ref_obj: (uvm::f1::m_mems_by_offset)
            |vpiParent:
            \_hier_path: (top_map.m_mems_by_offset)
            |vpiName:m_mems_by_offset
            |vpiFullName:uvm::f1::m_mems_by_offset
            |vpiActual:
            \_array_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
        |vpiLoopVars:
        \_array_var: (uvm::f1::range), line:11:39, endln:11:44
          |vpiParent:
          \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
          |vpiTypespec:
          \_ref_obj: (uvm::f1::range)
            |vpiParent:
            \_array_var: (uvm::f1::range), line:11:39, endln:11:44
            |vpiFullName:uvm::f1::range
            |vpiActual:
            \_array_typespec: 
          |vpiName:range
          |vpiFullName:uvm::f1::range
        |vpiStmt:
        \_begin: (uvm::f1), line:11:47, endln:14:8
          |vpiParent:
          \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
          |vpiFullName:uvm::f1
          |vpiStmt:
          \_if_stmt: , line:12:7, endln:13:10
            |vpiParent:
            \_begin: (uvm::f1), line:11:47, endln:14:8
            |vpiCondition:
            \_operation: , line:12:11, endln:12:57
              |vpiParent:
              \_if_stmt: , line:12:7, endln:13:10
              |vpiOpType:26
              |vpiOperand:
              \_operation: , line:12:11, endln:12:32
                |vpiParent:
                \_operation: , line:12:11, endln:12:57
                |vpiOpType:19
                |vpiOperand:
                \_bit_select: (uvm::f1::addrs), line:12:17, endln:12:18
                  |vpiParent:
                  \_operation: , line:12:11, endln:12:32
                  |vpiName:addrs
                  |vpiFullName:uvm::f1::addrs
                  |vpiIndex:
                  \_ref_obj: (uvm::f1::i), line:12:17, endln:12:18
                    |vpiParent:
                    \_bit_select: (uvm::f1::addrs), line:12:17, endln:12:18
                    |vpiName:i
                    |vpiFullName:uvm::f1::i
                |vpiOperand:
                \_hier_path: (range.min), line:12:23, endln:12:32
                  |vpiParent:
                  \_operation: , line:12:11, endln:12:32
                  |vpiName:range.min
                  |vpiActual:
                  \_ref_obj: (range), line:12:23, endln:12:28
                    |vpiParent:
                    \_hier_path: (range.min), line:12:23, endln:12:32
                    |vpiName:range
                    |vpiActual:
                    \_array_var: (uvm::f1::range), line:11:39, endln:11:44
                  |vpiActual:
                  \_ref_obj: (uvm::f1::min), line:12:29, endln:12:32
                    |vpiParent:
                    \_hier_path: (range.min), line:12:23, endln:12:32
                    |vpiName:min
                    |vpiFullName:uvm::f1::min
                    |vpiActual:
                    \_func_call: (min)
              |vpiOperand:
              \_operation: , line:12:36, endln:12:57
                |vpiParent:
                \_operation: , line:12:11, endln:12:57
                |vpiOpType:21
                |vpiOperand:
                \_bit_select: (uvm::f1::addrs), line:12:42, endln:12:43
                  |vpiParent:
                  \_operation: , line:12:36, endln:12:57
                  |vpiName:addrs
                  |vpiFullName:uvm::f1::addrs
                  |vpiIndex:
                  \_ref_obj: (uvm::f1::i), line:12:42, endln:12:43
                    |vpiParent:
                    \_bit_select: (uvm::f1::addrs), line:12:42, endln:12:43
                    |vpiName:i
                    |vpiFullName:uvm::f1::i
                |vpiOperand:
                \_hier_path: (range.max), line:12:48, endln:12:57
                  |vpiParent:
                  \_operation: , line:12:36, endln:12:57
                  |vpiName:range.max
                  |vpiActual:
                  \_ref_obj: (range), line:12:48, endln:12:53
                    |vpiParent:
                    \_hier_path: (range.max), line:12:48, endln:12:57
                    |vpiName:range
                    |vpiActual:
                    \_array_var: (uvm::f1::range), line:11:39, endln:11:44
                  |vpiActual:
                  \_ref_obj: (uvm::f1::max), line:12:54, endln:12:57
                    |vpiParent:
                    \_hier_path: (range.max), line:12:48, endln:12:57
                    |vpiName:max
                    |vpiFullName:uvm::f1::max
                    |vpiActual:
                    \_func_call: (max)
            |vpiStmt:
            \_begin: (uvm::f1), line:12:59, endln:13:10
              |vpiParent:
              \_if_stmt: , line:12:7, endln:13:10
              |vpiFullName:uvm::f1
    |vpiInstance:
    \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
\_weaklyReferenced:
\_function: (uvm::f1), line:8:3, endln:15:14
  |vpiParent:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
  |vpiName:f1
  |vpiFullName:uvm::f1
  |vpiVariables:
  \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
    |vpiParent:
    \_begin: (uvm::f1), line:11:5, endln:14:8
    |vpiTypespec:
    \_ref_obj: (uvm::f1::top_map)
      |vpiParent:
      \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
      |vpiFullName:uvm::f1::top_map
      |vpiActual:
      \_class_typespec: , line:9:5, endln:9:16
    |vpiName:top_map
    |vpiFullName:uvm::f1::top_map
  |vpiVisibility:1
  |vpiReturn:
  \_logic_var: (uvm::f1)
  |vpiStmt:
  \_begin: (uvm::f1), line:11:5, endln:14:8
    |vpiParent:
    \_function: (uvm::f1), line:8:3, endln:15:14
    |vpiFullName:uvm::f1
    |vpiVariables:
    \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
    |vpiStmt:
    \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
      |vpiParent:
      \_begin: (uvm::f1), line:11:5, endln:14:8
      |vpiFullName:uvm::f1
      |vpiVariables:
      \_hier_path: (top_map.m_mems_by_offset)
        |vpiParent:
        \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
        |vpiFullName:top_map.m_mems_by_offset
        |vpiActual:
        \_ref_obj: (uvm::f1::top_map), line:11:14, endln:11:21
          |vpiParent:
          \_hier_path: (top_map.m_mems_by_offset)
          |vpiName:top_map
          |vpiFullName:uvm::f1::top_map
          |vpiActual:
          \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
        |vpiActual:
        \_ref_obj: (uvm::f1::m_mems_by_offset)
          |vpiParent:
          \_hier_path: (top_map.m_mems_by_offset)
          |vpiName:m_mems_by_offset
          |vpiFullName:uvm::f1::m_mems_by_offset
      |vpiLoopVars:
      \_array_var: (uvm::f1::range), line:11:39, endln:11:44
        |vpiParent:
        \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
        |vpiTypespec:
        \_ref_obj: (uvm::f1::range)
          |vpiParent:
          \_array_var: (uvm::f1::range), line:11:39, endln:11:44
          |vpiFullName:uvm::f1::range
          |vpiActual:
          \_array_typespec: 
        |vpiName:range
        |vpiFullName:uvm::f1::range
      |vpiStmt:
      \_begin: (uvm::f1), line:11:47, endln:14:8
        |vpiParent:
        \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
        |vpiFullName:uvm::f1
        |vpiStmt:
        \_if_stmt: , line:12:7, endln:13:10
          |vpiParent:
          \_begin: (uvm::f1), line:11:47, endln:14:8
          |vpiCondition:
          \_operation: , line:12:11, endln:12:57
            |vpiParent:
            \_begin: (uvm::f1), line:11:47, endln:14:8
            |vpiOpType:26
            |vpiOperand:
            \_operation: , line:12:11, endln:12:32
              |vpiParent:
              \_operation: , line:12:11, endln:12:57
              |vpiOpType:19
              |vpiOperand:
              \_bit_select: (uvm::f1::addrs), line:12:17, endln:12:18
                |vpiParent:
                \_operation: , line:12:11, endln:12:32
                |vpiName:addrs
                |vpiFullName:uvm::f1::addrs
                |vpiIndex:
                \_ref_obj: (uvm::f1::i), line:12:17, endln:12:18
                  |vpiParent:
                  \_bit_select: (uvm::f1::addrs), line:12:17, endln:12:18
                  |vpiName:i
                  |vpiFullName:uvm::f1::i
              |vpiOperand:
              \_hier_path: (range.min), line:12:23, endln:12:32
                |vpiParent:
                \_operation: , line:12:11, endln:12:32
                |vpiName:range.min
                |vpiActual:
                \_ref_obj: (range), line:12:23, endln:12:28
                  |vpiParent:
                  \_hier_path: (range.min), line:12:23, endln:12:32
                  |vpiName:range
                  |vpiActual:
                  \_array_var: (uvm::f1::range), line:11:39, endln:11:44
                |vpiActual:
                \_ref_obj: (uvm::f1::min), line:12:29, endln:12:32
                  |vpiParent:
                  \_hier_path: (range.min), line:12:23, endln:12:32
                  |vpiName:min
                  |vpiFullName:uvm::f1::min
            |vpiOperand:
            \_operation: , line:12:36, endln:12:57
              |vpiParent:
              \_operation: , line:12:11, endln:12:57
              |vpiOpType:21
              |vpiOperand:
              \_bit_select: (uvm::f1::addrs), line:12:42, endln:12:43
                |vpiParent:
                \_operation: , line:12:36, endln:12:57
                |vpiName:addrs
                |vpiFullName:uvm::f1::addrs
                |vpiIndex:
                \_ref_obj: (uvm::f1::i), line:12:42, endln:12:43
                  |vpiParent:
                  \_bit_select: (uvm::f1::addrs), line:12:42, endln:12:43
                  |vpiName:i
                  |vpiFullName:uvm::f1::i
              |vpiOperand:
              \_hier_path: (range.max), line:12:48, endln:12:57
                |vpiParent:
                \_operation: , line:12:36, endln:12:57
                |vpiName:range.max
                |vpiActual:
                \_ref_obj: (range), line:12:48, endln:12:53
                  |vpiParent:
                  \_hier_path: (range.max), line:12:48, endln:12:57
                  |vpiName:range
                  |vpiActual:
                  \_array_var: (uvm::f1::range), line:11:39, endln:11:44
                |vpiActual:
                \_ref_obj: (uvm::f1::max), line:12:54, endln:12:57
                  |vpiParent:
                  \_hier_path: (range.max), line:12:48, endln:12:57
                  |vpiName:max
                  |vpiFullName:uvm::f1::max
          |vpiStmt:
          \_begin: (uvm::f1), line:12:59, endln:13:10
            |vpiParent:
            \_if_stmt: , line:12:7, endln:13:10
            |vpiFullName:uvm::f1
  |vpiInstance:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
\_class_typespec: , line:9:5, endln:9:16
  |vpiClassDefn:
  \_class_defn: (uvm::uvm_reg_map), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:3:3, endln:5:11
\_function: (uvm::f1), line:8:3, endln:15:14
  |vpiParent:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
  |vpiName:f1
  |vpiFullName:uvm::f1
  |vpiVariables:
  \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
    |vpiParent:
    \_begin: (uvm::f1), line:11:5, endln:14:8
    |vpiTypespec:
    \_ref_obj: (uvm::f1::top_map)
      |vpiParent:
      \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
      |vpiFullName:uvm::f1::top_map
      |vpiActual:
      \_class_typespec: , line:9:5, endln:9:16
    |vpiName:top_map
    |vpiFullName:uvm::f1::top_map
  |vpiVisibility:1
  |vpiReturn:
  \_logic_var: (uvm::f1)
  |vpiStmt:
  \_begin: (uvm::f1), line:11:5, endln:14:8
    |vpiParent:
    \_function: (uvm::f1), line:8:3, endln:15:14
    |vpiFullName:uvm::f1
    |vpiVariables:
    \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
    |vpiStmt:
    \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
      |vpiParent:
      \_begin: (uvm::f1), line:11:5, endln:14:8
      |vpiFullName:uvm::f1
      |vpiVariables:
      \_hier_path: (top_map.m_mems_by_offset)
        |vpiParent:
        \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
        |vpiFullName:top_map.m_mems_by_offset
        |vpiActual:
        \_ref_obj: (uvm::f1::top_map), line:11:14, endln:11:21
          |vpiParent:
          \_hier_path: (top_map.m_mems_by_offset)
          |vpiName:top_map
          |vpiFullName:uvm::f1::top_map
          |vpiActual:
          \_class_var: (uvm::f1::top_map), line:9:17, endln:9:24
        |vpiActual:
        \_ref_obj: (uvm::f1::m_mems_by_offset)
          |vpiParent:
          \_hier_path: (top_map.m_mems_by_offset)
          |vpiName:m_mems_by_offset
          |vpiFullName:uvm::f1::m_mems_by_offset
      |vpiLoopVars:
      \_ref_var: (uvm::f1::range), line:11:39, endln:11:44
        |vpiParent:
        \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
        |vpiTypespec:
        \_ref_obj: (uvm::f1::range)
          |vpiParent:
          \_ref_var: (uvm::f1::range), line:11:39, endln:11:44
          |vpiFullName:uvm::f1::range
          |vpiActual:
          \_unsupported_typespec: (range), line:11:39, endln:11:44
        |vpiName:range
        |vpiFullName:uvm::f1::range
      |vpiStmt:
      \_begin: (uvm::f1), line:11:47, endln:14:8
        |vpiParent:
        \_foreach_stmt: (uvm::f1), line:11:5, endln:11:12
        |vpiFullName:uvm::f1
        |vpiStmt:
        \_if_stmt: , line:12:7, endln:13:10
          |vpiParent:
          \_begin: (uvm::f1), line:11:47, endln:14:8
          |vpiCondition:
          \_operation: , line:12:11, endln:12:57
            |vpiParent:
            \_begin: (uvm::f1), line:11:47, endln:14:8
            |vpiOpType:26
            |vpiOperand:
            \_operation: , line:12:11, endln:12:32
              |vpiParent:
              \_operation: , line:12:11, endln:12:57
              |vpiOpType:19
              |vpiOperand:
              \_bit_select: (uvm::f1::addrs), line:12:17, endln:12:18
                |vpiParent:
                \_operation: , line:12:11, endln:12:32
                |vpiName:addrs
                |vpiFullName:uvm::f1::addrs
                |vpiIndex:
                \_ref_obj: (uvm::f1::i), line:12:17, endln:12:18
                  |vpiParent:
                  \_bit_select: (uvm::f1::addrs), line:12:17, endln:12:18
                  |vpiName:i
                  |vpiFullName:uvm::f1::i
              |vpiOperand:
              \_hier_path: (range.min), line:12:23, endln:12:32
                |vpiParent:
                \_operation: , line:12:11, endln:12:32
                |vpiName:range.min
                |vpiActual:
                \_ref_obj: (range), line:12:23, endln:12:28
                  |vpiParent:
                  \_hier_path: (range.min), line:12:23, endln:12:32
                  |vpiName:range
                  |vpiActual:
                  \_ref_var: (uvm::f1::range), line:11:39, endln:11:44
                |vpiActual:
                \_ref_obj: (uvm::f1::min), line:12:29, endln:12:32
                  |vpiParent:
                  \_hier_path: (range.min), line:12:23, endln:12:32
                  |vpiName:min
                  |vpiFullName:uvm::f1::min
            |vpiOperand:
            \_operation: , line:12:36, endln:12:57
              |vpiParent:
              \_operation: , line:12:11, endln:12:57
              |vpiOpType:21
              |vpiOperand:
              \_bit_select: (uvm::f1::addrs), line:12:42, endln:12:43
                |vpiParent:
                \_operation: , line:12:36, endln:12:57
                |vpiName:addrs
                |vpiFullName:uvm::f1::addrs
                |vpiIndex:
                \_ref_obj: (uvm::f1::i), line:12:42, endln:12:43
                  |vpiParent:
                  \_bit_select: (uvm::f1::addrs), line:12:42, endln:12:43
                  |vpiName:i
                  |vpiFullName:uvm::f1::i
              |vpiOperand:
              \_hier_path: (range.max), line:12:48, endln:12:57
                |vpiParent:
                \_operation: , line:12:36, endln:12:57
                |vpiName:range.max
                |vpiActual:
                \_ref_obj: (range), line:12:48, endln:12:53
                  |vpiParent:
                  \_hier_path: (range.max), line:12:48, endln:12:57
                  |vpiName:range
                  |vpiActual:
                  \_ref_var: (uvm::f1::range), line:11:39, endln:11:44
                |vpiActual:
                \_ref_obj: (uvm::f1::max), line:12:54, endln:12:57
                  |vpiParent:
                  \_hier_path: (range.max), line:12:48, endln:12:57
                  |vpiName:max
                  |vpiFullName:uvm::f1::max
          |vpiStmt:
          \_begin: (uvm::f1), line:12:59, endln:13:10
            |vpiParent:
            \_if_stmt: , line:12:7, endln:13:10
            |vpiFullName:uvm::f1
  |vpiInstance:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
\_class_typespec: , line:9:5, endln:9:16
  |vpiClassDefn:
  \_class_defn: (uvm::uvm_reg_map), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:3:3, endln:5:11
\_unsupported_typespec: (range), line:11:39, endln:11:44
  |vpiParent:
  \_ref_var: (uvm::f1::range), line:11:39, endln:11:44
  |vpiName:range
\_range: , line:4:34, endln:4:36
  |vpiParent:
  \_array_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
  |vpiLeftRange:
  \_constant: 
  |vpiRightRange:
  \_operation: , line:4:34, endln:4:36
    |vpiParent:
    \_range: , line:4:34, endln:4:36
    |vpiOpType:11
    |vpiOperand:
    \_constant: , line:4:34, endln:4:36
    |vpiOperand:
    \_constant: 
\_logic_typespec: , line:4:11, endln:4:16
  |vpiParent:
  \_logic_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
\_logic_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
  |vpiParent:
  \_array_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
  |vpiTypespec:
  \_ref_obj: (uvm::uvm_reg_map::m_mems_by_offset)
    |vpiParent:
    \_logic_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
    |vpiFullName:uvm::uvm_reg_map::m_mems_by_offset
    |vpiActual:
    \_logic_typespec: , line:4:11, endln:4:16
  |vpiFullName:uvm::uvm_reg_map::m_mems_by_offset
\_array_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
  |vpiParent:
  \_class_defn: (uvm::uvm_reg_map), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:3:3, endln:5:11
  |vpiSize:10
  |vpiTypespec:
  \_ref_obj: (uvm::uvm_reg_map::m_mems_by_offset)
    |vpiParent:
    \_array_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
    |vpiFullName:uvm::uvm_reg_map::m_mems_by_offset
    |vpiActual:
    \_array_typespec: 
  |vpiName:m_mems_by_offset
  |vpiFullName:uvm::uvm_reg_map::m_mems_by_offset
  |vpiAutomatic:1
  |vpiRandType:1
  |vpiVisibility:3
  |vpiArrayType:1
  |vpiRange:
  \_range: , line:4:34, endln:4:36
  |vpiReg:
  \_logic_var: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
\_array_typespec: 
\_func_call: (min)
  |vpiParent:
  \_hier_path: (range.min), line:12:23, endln:12:32
  |vpiName:min
\_func_call: (max)
  |vpiParent:
  \_hier_path: (range.max), line:12:48, endln:12:57
  |vpiName:max
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4
