// Seed: 4274151111
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output wand id_2,
    input wire id_3,
    output wire id_4,
    input wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    input uwire id_8,
    input wand id_9,
    input uwire id_10
);
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output logic id_2,
    output uwire id_3,
    input supply1 id_4,
    output wor id_5,
    output uwire id_6,
    output tri0 id_7,
    input wor id_8,
    input wand id_9,
    input wand id_10,
    input supply0 id_11,
    output wor id_12,
    output wire id_13,
    output tri id_14,
    input wor id_15,
    input wor id_16,
    output tri1 id_17
);
  id_19(
      .id_0(1),
      .id_1(1),
      .id_2(id_0),
      .id_3(1),
      .id_4(1),
      .id_5(),
      .id_6(1'b0),
      .id_7(1'b0 << 1'h0 - id_11),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11({id_16{id_16}}),
      .id_12(id_9),
      .id_13(1),
      .id_14(1 == 1),
      .id_15(),
      .id_16(id_15),
      .id_17(),
      .id_18(id_4++),
      .id_19(id_6)
  );
  event id_20;
  always @(posedge 1) begin
    if (1) disable id_21;
    id_2 <= 1;
  end
  module_0(
      id_15, id_11, id_6, id_4, id_6, id_15, id_16, id_9, id_15, id_9, id_16
  );
  assign id_20[1'b0] = 1'h0;
endmodule
