{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Desktop/Clock_alarm/Striking_pulse_generator.v " "Info: Source file: D:/Desktop/Clock_alarm/Striking_pulse_generator.v has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Desktop/Clock_alarm/Striking_pulse_generator.v " "Info: Source file: D:/Desktop/Clock_alarm/Striking_pulse_generator.v has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Desktop/Clock_alarm/Striking_pulse_generator.v " "Info: Source file: D:/Desktop/Clock_alarm/Striking_pulse_generator.v has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 15:01:40 2024 " "Info: Processing started: Fri Aug 30 15:01:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock_project -c Clock_project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Clock_project -c Clock_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Info: Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_display_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file num_display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Num_display_decoder " "Info: Found entity 1: Num_display_decoder" {  } { { "Num_display_decoder.v" "" { Text "D:/Desktop/Clock_alarm/Num_display_decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file flash_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flash_controller " "Info: Found entity 1: Flash_controller" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Info: Found entity 1: Decoder_2to4" {  } { { "Decoder_2to4.v" "" { Text "D:/Desktop/Clock_alarm/Decoder_2to4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MOD_60.v(20) " "Warning (10268): Verilog HDL information at MOD_60.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "MOD_60.v" "" { Text "D:/Desktop/Clock_alarm/MOD_60.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_60.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mod_60.v" { { "Info" "ISGN_ENTITY_NAME" "1 MOD_60 " "Info: Found entity 1: MOD_60" {  } { { "MOD_60.v" "" { Text "D:/Desktop/Clock_alarm/MOD_60.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_24.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mod_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 MOD_24 " "Info: Found entity 1: MOD_24" {  } { { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrier_60.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file carrier_60.v" { { "Info" "ISGN_ENTITY_NAME" "1 Carrier_60 " "Info: Found entity 1: Carrier_60" {  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "striking_pulse_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file striking_pulse_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Striking_pulse_generator " "Info: Found entity 1: Striking_pulse_generator" {  } { { "Striking_pulse_generator.v" "" { Text "D:/Desktop/Clock_alarm/Striking_pulse_generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_compare.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alarm_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alarm_compare " "Info: Found entity 1: Alarm_compare" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storage_8bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file storage_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Storage_8bit " "Info: Found entity 1: Storage_8bit" {  } { { "Storage_8bit.v" "" { Text "D:/Desktop/Clock_alarm/Storage_8bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "devider_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file devider_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Devider_2 " "Info: Found entity 1: Devider_2" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "off_alarm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file off_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Off_alarm " "Info: Found entity 1: Off_alarm" {  } { { "Off_alarm.v" "" { Text "D:/Desktop/Clock_alarm/Off_alarm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_output.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file music_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Music_output " "Info: Found entity 1: Music_output" {  } { { "Music_output.v" "" { Text "D:/Desktop/Clock_alarm/Music_output.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_project.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_project " "Info: Found entity 1: Clock_project" {  } { { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock_project " "Info: Elaborating entity \"Clock_project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_2to4 Decoder_2to4:u1 " "Info: Elaborating entity \"Decoder_2to4\" for hierarchy \"Decoder_2to4:u1\"" {  } { { "Clock_project.v" "u1" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOD_60 MOD_60:u2 " "Info: Elaborating entity \"MOD_60\" for hierarchy \"MOD_60:u2\"" {  } { { "Clock_project.v" "u2" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MOD_60.v(41) " "Warning (10230): Verilog HDL assignment warning at MOD_60.v(41): truncated value with size 32 to match size of target (4)" {  } { { "MOD_60.v" "" { Text "D:/Desktop/Clock_alarm/MOD_60.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MOD_60.v(44) " "Warning (10230): Verilog HDL assignment warning at MOD_60.v(44): truncated value with size 32 to match size of target (4)" {  } { { "MOD_60.v" "" { Text "D:/Desktop/Clock_alarm/MOD_60.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carrier_60 Carrier_60:u3 " "Info: Elaborating entity \"Carrier_60\" for hierarchy \"Carrier_60:u3\"" {  } { { "Clock_project.v" "u3" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EN_work Carrier_60.v(14) " "Warning (10235): Verilog HDL Always Construct warning at Carrier_60.v(14): variable \"EN_work\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EN_set Carrier_60.v(14) " "Warning (10235): Verilog HDL Always Construct warning at Carrier_60.v(14): variable \"EN_set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_tens Carrier_60.v(16) " "Warning (10235): Verilog HDL Always Construct warning at Carrier_60.v(16): variable \"sec_tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min_ones Carrier_60.v(18) " "Warning (10235): Verilog HDL Always Construct warning at Carrier_60.v(18): variable \"min_ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min_tens Carrier_60.v(18) " "Warning (10235): Verilog HDL Always Construct warning at Carrier_60.v(18): variable \"min_tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "min_COUT Carrier_60.v(13) " "Warning (10240): Verilog HDL Always Construct warning at Carrier_60.v(13): inferring latch(es) for variable \"min_COUT\", which holds its previous value in one or more paths through the always construct" {  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour_COUT Carrier_60.v(13) " "Warning (10240): Verilog HDL Always Construct warning at Carrier_60.v(13): inferring latch(es) for variable \"hour_COUT\", which holds its previous value in one or more paths through the always construct" {  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_COUT Carrier_60.v(13) " "Info (10041): Inferred latch for \"hour_COUT\" at Carrier_60.v(13)" {  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_COUT Carrier_60.v(13) " "Info (10041): Inferred latch for \"min_COUT\" at Carrier_60.v(13)" {  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOD_24 MOD_24:u5 " "Info: Elaborating entity \"MOD_24\" for hierarchy \"MOD_24:u5\"" {  } { { "Clock_project.v" "u5" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MOD_24.v(39) " "Warning (10230): Verilog HDL assignment warning at MOD_24.v(39): truncated value with size 32 to match size of target (4)" {  } { { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MOD_24.v(41) " "Warning (10230): Verilog HDL assignment warning at MOD_24.v(41): truncated value with size 32 to match size of target (4)" {  } { { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Num_display_decoder Num_display_decoder:u6 " "Info: Elaborating entity \"Num_display_decoder\" for hierarchy \"Num_display_decoder:u6\"" {  } { { "Clock_project.v" "u6" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Storage_8bit Storage_8bit:u8 " "Info: Elaborating entity \"Storage_8bit\" for hierarchy \"Storage_8bit:u8\"" {  } { { "Clock_project.v" "u8" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alarm_compare Alarm_compare:u10 " "Info: Elaborating entity \"Alarm_compare\" for hierarchy \"Alarm_compare:u10\"" {  } { { "Clock_project.v" "u10" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EN_work Alarm_compare.v(19) " "Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(19): variable \"EN_work\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EN_setalarm Alarm_compare.v(19) " "Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(19): variable \"EN_setalarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isSet Alarm_compare.v(18) " "Warning (10240): Verilog HDL Always Construct warning at Alarm_compare.v(18): inferring latch(es) for variable \"isSet\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EN_work Alarm_compare.v(25) " "Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(25): variable \"EN_work\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isSet Alarm_compare.v(25) " "Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(25): variable \"isSet\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_minL Alarm_compare.v(26) " "Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(26): variable \"set_minL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now_minL Alarm_compare.v(26) " "Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(26): variable \"now_minL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_minH Alarm_compare.v(26) " "Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(26): variable \"set_minH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now_minH Alarm_compare.v(26) " "Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(26): variable \"now_minH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_hourL Alarm_compare.v(27) " "Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(27): variable \"set_hourL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now_hourL Alarm_compare.v(27) " "Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(27): variable \"now_hourL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_hourH Alarm_compare.v(27) " "Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(27): variable \"set_hourH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now_hourH Alarm_compare.v(27) " "Warning (10235): Verilog HDL Always Construct warning at Alarm_compare.v(27): variable \"now_hourH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isSet Alarm_compare.v(18) " "Info (10041): Inferred latch for \"isSet\" at Alarm_compare.v(18)" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Off_alarm Off_alarm:u11 " "Info: Elaborating entity \"Off_alarm\" for hierarchy \"Off_alarm:u11\"" {  } { { "Clock_project.v" "u11" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Striking_pulse_generator Striking_pulse_generator:u12 " "Info: Elaborating entity \"Striking_pulse_generator\" for hierarchy \"Striking_pulse_generator:u12\"" {  } { { "Clock_project.v" "u12" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EN_work Striking_pulse_generator.v(17) " "Warning (10235): Verilog HDL Always Construct warning at Striking_pulse_generator.v(17): variable \"EN_work\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Striking_pulse_generator.v" "" { Text "D:/Desktop/Clock_alarm/Striking_pulse_generator.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour_low Striking_pulse_generator.v(18) " "Warning (10235): Verilog HDL Always Construct warning at Striking_pulse_generator.v(18): variable \"hour_low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Striking_pulse_generator.v" "" { Text "D:/Desktop/Clock_alarm/Striking_pulse_generator.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour_high Striking_pulse_generator.v(18) " "Warning (10235): Verilog HDL Always Construct warning at Striking_pulse_generator.v(18): variable \"hour_high\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Striking_pulse_generator.v" "" { Text "D:/Desktop/Clock_alarm/Striking_pulse_generator.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_low Striking_pulse_generator.v(19) " "Warning (10235): Verilog HDL Always Construct warning at Striking_pulse_generator.v(19): variable \"sec_low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Striking_pulse_generator.v" "" { Text "D:/Desktop/Clock_alarm/Striking_pulse_generator.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_high Striking_pulse_generator.v(19) " "Warning (10235): Verilog HDL Always Construct warning at Striking_pulse_generator.v(19): variable \"sec_high\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Striking_pulse_generator.v" "" { Text "D:/Desktop/Clock_alarm/Striking_pulse_generator.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min_low Striking_pulse_generator.v(19) " "Warning (10235): Verilog HDL Always Construct warning at Striking_pulse_generator.v(19): variable \"min_low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Striking_pulse_generator.v" "" { Text "D:/Desktop/Clock_alarm/Striking_pulse_generator.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min_high Striking_pulse_generator.v(19) " "Warning (10235): Verilog HDL Always Construct warning at Striking_pulse_generator.v(19): variable \"min_high\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Striking_pulse_generator.v" "" { Text "D:/Desktop/Clock_alarm/Striking_pulse_generator.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isChime Striking_pulse_generator.v(33) " "Warning (10235): Verilog HDL Always Construct warning at Striking_pulse_generator.v(33): variable \"isChime\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Striking_pulse_generator.v" "" { Text "D:/Desktop/Clock_alarm/Striking_pulse_generator.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Music_output Music_output:u13 " "Info: Elaborating entity \"Music_output\" for hierarchy \"Music_output:u13\"" {  } { { "Clock_project.v" "u13" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "judge Music_output.v(14) " "Warning (10235): Verilog HDL Always Construct warning at Music_output.v(14): variable \"judge\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Music_output.v" "" { Text "D:/Desktop/Clock_alarm/Music_output.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chime Music_output.v(14) " "Warning (10235): Verilog HDL Always Construct warning at Music_output.v(14): variable \"chime\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Music_output.v" "" { Text "D:/Desktop/Clock_alarm/Music_output.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CLK_3 Music_output.v(15) " "Warning (10235): Verilog HDL Always Construct warning at Music_output.v(15): variable \"CLK_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Music_output.v" "" { Text "D:/Desktop/Clock_alarm/Music_output.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash_controller Flash_controller:u14 " "Info: Elaborating entity \"Flash_controller\" for hierarchy \"Flash_controller:u14\"" {  } { { "Clock_project.v" "u14" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "page Flash_controller.v(14) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(14): variable \"page\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EN_work Flash_controller.v(15) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(15): variable \"EN_work\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EN_setalarm Flash_controller.v(15) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(15): variable \"EN_setalarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec Flash_controller.v(16) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(16): variable \"sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in6 Flash_controller.v(17) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(17): variable \"in6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 Flash_controller.v(18) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(18): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in4 Flash_controller.v(19) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(19): variable \"in4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 Flash_controller.v(20) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(20): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 Flash_controller.v(21) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(21): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min Flash_controller.v(22) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(22): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in6 Flash_controller.v(23) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(23): variable \"in6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 Flash_controller.v(24) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(24): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 Flash_controller.v(25) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(25): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in4 Flash_controller.v(26) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(26): variable \"in4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 Flash_controller.v(27) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(27): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour Flash_controller.v(28) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(28): variable \"hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in4 Flash_controller.v(29) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(29): variable \"in4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 Flash_controller.v(30) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(30): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 Flash_controller.v(31) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(31): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in6 Flash_controller.v(32) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(32): variable \"in6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 Flash_controller.v(33) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(33): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in6 Flash_controller.v(36) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(36): variable \"in6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 Flash_controller.v(37) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(37): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in4 Flash_controller.v(38) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(38): variable \"in4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 Flash_controller.v(39) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(39): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 Flash_controller.v(40) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(40): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EN_work Flash_controller.v(44) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(44): variable \"EN_work\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EN_setalarm Flash_controller.v(44) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(44): variable \"EN_setalarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min Flash_controller.v(45) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(45): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ahh Flash_controller.v(46) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(46): variable \"ahh\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ahl Flash_controller.v(47) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(47): variable \"ahl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "amh Flash_controller.v(48) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(48): variable \"amh\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aml Flash_controller.v(49) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(49): variable \"aml\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "amh Flash_controller.v(51) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(51): variable \"amh\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aml Flash_controller.v(52) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(52): variable \"aml\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ahh Flash_controller.v(53) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(53): variable \"ahh\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ahl Flash_controller.v(54) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(54): variable \"ahl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ahh Flash_controller.v(57) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(57): variable \"ahh\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ahl Flash_controller.v(58) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(58): variable \"ahl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "amh Flash_controller.v(59) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(59): variable \"amh\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aml Flash_controller.v(60) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(60): variable \"aml\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shadow6 Flash_controller.v(63) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(63): variable \"shadow6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shadow5 Flash_controller.v(64) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(64): variable \"shadow5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shadow4 Flash_controller.v(65) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(65): variable \"shadow4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shadow3 Flash_controller.v(66) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(66): variable \"shadow3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shadow2 Flash_controller.v(67) " "Warning (10235): Verilog HDL Always Construct warning at Flash_controller.v(67): variable \"shadow2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shadow6 Flash_controller.v(13) " "Warning (10240): Verilog HDL Always Construct warning at Flash_controller.v(13): inferring latch(es) for variable \"shadow6\", which holds its previous value in one or more paths through the always construct" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shadow5 Flash_controller.v(13) " "Warning (10240): Verilog HDL Always Construct warning at Flash_controller.v(13): inferring latch(es) for variable \"shadow5\", which holds its previous value in one or more paths through the always construct" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shadow4 Flash_controller.v(13) " "Warning (10240): Verilog HDL Always Construct warning at Flash_controller.v(13): inferring latch(es) for variable \"shadow4\", which holds its previous value in one or more paths through the always construct" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shadow3 Flash_controller.v(13) " "Warning (10240): Verilog HDL Always Construct warning at Flash_controller.v(13): inferring latch(es) for variable \"shadow3\", which holds its previous value in one or more paths through the always construct" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shadow2 Flash_controller.v(13) " "Warning (10240): Verilog HDL Always Construct warning at Flash_controller.v(13): inferring latch(es) for variable \"shadow2\", which holds its previous value in one or more paths through the always construct" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow2\[0\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow2\[0\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow2\[1\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow2\[1\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow2\[2\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow2\[2\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow2\[3\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow2\[3\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow3\[0\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow3\[0\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow3\[1\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow3\[1\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow3\[2\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow3\[2\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow3\[3\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow3\[3\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow4\[0\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow4\[0\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow4\[1\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow4\[1\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow4\[2\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow4\[2\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow4\[3\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow4\[3\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow5\[0\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow5\[0\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow5\[1\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow5\[1\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow5\[2\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow5\[2\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow5\[3\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow5\[3\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow6\[0\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow6\[0\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow6\[1\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow6\[1\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow6\[2\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow6\[2\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shadow6\[3\] Flash_controller.v(13) " "Info (10041): Inferred latch for \"shadow6\[3\]\" at Flash_controller.v(13)" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Devider_2 Devider_2:u15 " "Info: Elaborating entity \"Devider_2\" for hierarchy \"Devider_2:u15\"" {  } { { "Clock_project.v" "u15" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alarm_compare:u10\|isSet " "Warning: LATCH primitive \"Alarm_compare:u10\|isSet\" is permanently disabled" {  } { { "Alarm_compare.v" "" { Text "D:/Desktop/Clock_alarm/Alarm_compare.v" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow6\[0\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow6\[0\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow6\[1\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow6\[1\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow6\[2\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow6\[2\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow6\[3\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow6\[3\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow5\[0\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow5\[0\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow5\[1\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow5\[1\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow5\[2\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow5\[2\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow5\[3\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow5\[3\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow4\[0\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow4\[0\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow4\[1\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow4\[1\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow4\[2\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow4\[2\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow4\[3\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow4\[3\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow3\[0\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow3\[0\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow3\[1\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow3\[1\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow3\[2\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow3\[2\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Flash_controller:u14\|shadow3\[3\] " "Warning: LATCH primitive \"Flash_controller:u14\|shadow3\[3\]\" is permanently enabled" {  } { { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MOD_24:u5\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MOD_24:u5\|Add0\"" {  } { { "MOD_24.v" "Add0" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 39 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MOD_24:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\"" {  } { { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MOD_24:u5\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"MOD_24:u5\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MOD_24:u5\|lpm_add_sub:Add0\|addcore:adder MOD_24:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MOD_24:u5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node MOD_24:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MOD_24:u5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node MOD_24:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MOD_24:u5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] MOD_24:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MOD_24:u5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node MOD_24:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MOD_24:u5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node MOD_24:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MOD_24:u5\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs MOD_24:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MOD_24:u5\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs MOD_24:u5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"MOD_24:u5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "3 " "Info: Ignored 3 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "3 " "Info: Ignored 3 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Info: Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "118 " "Info: Implemented 118 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "27 " "Info: Implemented 27 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/Clock_alarm/Clock_project.map.smsg " "Info: Generated suppressed messages file D:/Desktop/Clock_alarm/Clock_project.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 15:01:43 2024 " "Info: Processing ended: Fri Aug 30 15:01:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 15:01:44 2024 " "Info: Processing started: Fri Aug 30 15:01:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Clock_project -c Clock_project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Clock_project -c Clock_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Info: Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Clock_project EPM7128SLC84-15 " "Info: Selected device EPM7128SLC84-15 for design \"Clock_project\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 15:01:44 2024 " "Info: Processing ended: Fri Aug 30 15:01:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 15:01:45 2024 " "Info: Processing started: Fri Aug 30 15:01:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Clock_project -c Clock_project " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Clock_project -c Clock_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 15:01:45 2024 " "Info: Processing ended: Fri Aug 30 15:01:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 15:01:46 2024 " "Info: Processing started: Fri Aug 30 15:01:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Clock_project -c Clock_project " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Clock_project -c Clock_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Info: Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Carrier_60:u3\|min_COUT~6 " "Warning: Node \"Carrier_60:u3\|min_COUT~6\"" {  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 9 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Carrier_60:u3\|hour_COUT~17 " "Warning: Node \"Carrier_60:u3\|hour_COUT~17\"" {  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 11 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 3 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_Music " "Info: Assuming node \"CLK_Music\" is an undefined clock" {  } { { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_Music" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Devider_2:u15\|CLK_out " "Info: Detected ripple clock \"Devider_2:u15\|CLK_out\" as buffer" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Devider_2:u15\|CLK_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Devider_2:u16\|CLK_out " "Info: Detected ripple clock \"Devider_2:u16\|CLK_out\" as buffer" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Devider_2:u16\|CLK_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Devider_2:u17\|CLK_out " "Info: Detected ripple clock \"Devider_2:u17\|CLK_out\" as buffer" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Devider_2:u17\|CLK_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Devider_2:u18\|CLK_out " "Info: Detected ripple clock \"Devider_2:u18\|CLK_out\" as buffer" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Devider_2:u18\|CLK_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Devider_2:u19\|CLK_out " "Info: Detected ripple clock \"Devider_2:u19\|CLK_out\" as buffer" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Devider_2:u19\|CLK_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MOD_60:u4\|tens\[1\] register MOD_24:u5\|onesY\[3\] 32.26 MHz 31.0 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 32.26 MHz between source register \"MOD_60:u4\|tens\[1\]\" and destination register \"MOD_24:u5\|onesY\[3\]\" (period= 31.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.000 ns + Longest register register " "Info: + Longest register to register delay is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MOD_60:u4\|tens\[1\] 1 REG LC79 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC79; Fanout = 7; REG Node = 'MOD_60:u4\|tens\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD_60:u4|tens[1] } "NODE_NAME" } } { "MOD_60.v" "" { Text "D:/Desktop/Clock_alarm/MOD_60.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 9.000 ns Carrier_60:u3\|hour_COUT~17 2 COMB LOOP LC70 13 " "Info: 2: + IC(0.000 ns) + CELL(9.000 ns) = 9.000 ns; Loc. = LC70; Fanout = 13; COMB LOOP Node = 'Carrier_60:u3\|hour_COUT~17'" { { "Info" "ITDB_PART_OF_SCC" "Carrier_60:u3\|hour_COUT~17 LC70 " "Info: Loc. = LC70; Node \"Carrier_60:u3\|hour_COUT~17\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carrier_60:u3|hour_COUT~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carrier_60:u3|hour_COUT~17 } "NODE_NAME" } } { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 11 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { MOD_60:u4|tens[1] Carrier_60:u3|hour_COUT~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 18.000 ns MOD_24:u5\|onesY~76 3 COMB LC18 5 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 18.000 ns; Loc. = LC18; Fanout = 5; COMB Node = 'MOD_24:u5\|onesY~76'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Carrier_60:u3|hour_COUT~17 MOD_24:u5|onesY~76 } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 26.000 ns MOD_24:u5\|onesY\[3\] 4 REG LC99 14 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC99; Fanout = 14; REG Node = 'MOD_24:u5\|onesY\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { MOD_24:u5|onesY~76 MOD_24:u5|onesY[3] } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.000 ns ( 84.62 % ) " "Info: Total cell delay = 22.000 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 4.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { MOD_60:u4|tens[1] Carrier_60:u3|hour_COUT~17 MOD_24:u5|onesY~76 MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { MOD_60:u4|tens[1] {} Carrier_60:u3|hour_COUT~17 {} MOD_24:u5|onesY~76 {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 9.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_58 105 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 105; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns MOD_24:u5\|onesY\[3\] 2 REG LC99 14 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC99; Fanout = 14; REG Node = 'MOD_24:u5\|onesY\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLK MOD_24:u5|onesY[3] } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_58 105 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 105; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns MOD_60:u4\|tens\[1\] 2 REG LC79 7 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC79; Fanout = 7; REG Node = 'MOD_60:u4\|tens\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLK MOD_60:u4|tens[1] } "NODE_NAME" } } { "MOD_60.v" "" { Text "D:/Desktop/Clock_alarm/MOD_60.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_60:u4|tens[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_60:u4|tens[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_60:u4|tens[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_60:u4|tens[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "MOD_60.v" "" { Text "D:/Desktop/Clock_alarm/MOD_60.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { MOD_60:u4|tens[1] Carrier_60:u3|hour_COUT~17 MOD_24:u5|onesY~76 MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { MOD_60:u4|tens[1] {} Carrier_60:u3|hour_COUT~17 {} MOD_24:u5|onesY~76 {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 9.000ns 7.000ns 6.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_60:u4|tens[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_60:u4|tens[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_Music register Devider_2:u20\|CLK_out register Devider_2:u20\|CLK_out 76.92 MHz 13.0 ns Internal " "Info: Clock \"CLK_Music\" has Internal fmax of 76.92 MHz between source register \"Devider_2:u20\|CLK_out\" and destination register \"Devider_2:u20\|CLK_out\" (period= 13.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Devider_2:u20\|CLK_out 1 REG LC119 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC119; Fanout = 3; REG Node = 'Devider_2:u20\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Devider_2:u20|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 8.000 ns Devider_2:u20\|CLK_out 2 REG LC119 3 " "Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC119; Fanout = 3; REG Node = 'Devider_2:u20\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Devider_2:u20|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 100.00 % ) " "Info: Total cell delay = 8.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Devider_2:u20|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { Devider_2:u20|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Music destination 55.000 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_Music\" to destination register is 55.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK_Music 1 CLK PIN_56 1 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 1; CLK Node = 'CLK_Music'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Music } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns Devider_2:u15\|CLK_out 2 REG LC123 2 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC123; Fanout = 2; REG Node = 'Devider_2:u15\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { CLK_Music Devider_2:u15|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns Devider_2:u16\|CLK_out 3 REG LC122 2 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC122; Fanout = 2; REG Node = 'Devider_2:u16\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u15|CLK_out Devider_2:u16|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 29.000 ns Devider_2:u17\|CLK_out 4 REG LC120 2 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 29.000 ns; Loc. = LC120; Fanout = 2; REG Node = 'Devider_2:u17\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u16|CLK_out Devider_2:u17|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 38.000 ns Devider_2:u18\|CLK_out 5 REG LC126 2 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 38.000 ns; Loc. = LC126; Fanout = 2; REG Node = 'Devider_2:u18\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u17|CLK_out Devider_2:u18|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 47.000 ns Devider_2:u19\|CLK_out 6 REG LC125 2 " "Info: 6: + IC(2.000 ns) + CELL(7.000 ns) = 47.000 ns; Loc. = LC125; Fanout = 2; REG Node = 'Devider_2:u19\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u18|CLK_out Devider_2:u19|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 55.000 ns Devider_2:u20\|CLK_out 7 REG LC119 3 " "Info: 7: + IC(2.000 ns) + CELL(6.000 ns) = 55.000 ns; Loc. = LC119; Fanout = 3; REG Node = 'Devider_2:u20\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "43.000 ns ( 78.18 % ) " "Info: Total cell delay = 43.000 ns ( 78.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.000 ns ( 21.82 % ) " "Info: Total interconnect delay = 12.000 ns ( 21.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "55.000 ns" { CLK_Music Devider_2:u15|CLK_out Devider_2:u16|CLK_out Devider_2:u17|CLK_out Devider_2:u18|CLK_out Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "55.000 ns" { CLK_Music {} CLK_Music~out {} Devider_2:u15|CLK_out {} Devider_2:u16|CLK_out {} Devider_2:u17|CLK_out {} Devider_2:u18|CLK_out {} Devider_2:u19|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Music source 55.000 ns - Longest register " "Info: - Longest clock path from clock \"CLK_Music\" to source register is 55.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK_Music 1 CLK PIN_56 1 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 1; CLK Node = 'CLK_Music'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Music } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns Devider_2:u15\|CLK_out 2 REG LC123 2 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC123; Fanout = 2; REG Node = 'Devider_2:u15\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { CLK_Music Devider_2:u15|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns Devider_2:u16\|CLK_out 3 REG LC122 2 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC122; Fanout = 2; REG Node = 'Devider_2:u16\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u15|CLK_out Devider_2:u16|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 29.000 ns Devider_2:u17\|CLK_out 4 REG LC120 2 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 29.000 ns; Loc. = LC120; Fanout = 2; REG Node = 'Devider_2:u17\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u16|CLK_out Devider_2:u17|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 38.000 ns Devider_2:u18\|CLK_out 5 REG LC126 2 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 38.000 ns; Loc. = LC126; Fanout = 2; REG Node = 'Devider_2:u18\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u17|CLK_out Devider_2:u18|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 47.000 ns Devider_2:u19\|CLK_out 6 REG LC125 2 " "Info: 6: + IC(2.000 ns) + CELL(7.000 ns) = 47.000 ns; Loc. = LC125; Fanout = 2; REG Node = 'Devider_2:u19\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u18|CLK_out Devider_2:u19|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 55.000 ns Devider_2:u20\|CLK_out 7 REG LC119 3 " "Info: 7: + IC(2.000 ns) + CELL(6.000 ns) = 55.000 ns; Loc. = LC119; Fanout = 3; REG Node = 'Devider_2:u20\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "43.000 ns ( 78.18 % ) " "Info: Total cell delay = 43.000 ns ( 78.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.000 ns ( 21.82 % ) " "Info: Total interconnect delay = 12.000 ns ( 21.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "55.000 ns" { CLK_Music Devider_2:u15|CLK_out Devider_2:u16|CLK_out Devider_2:u17|CLK_out Devider_2:u18|CLK_out Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "55.000 ns" { CLK_Music {} CLK_Music~out {} Devider_2:u15|CLK_out {} Devider_2:u16|CLK_out {} Devider_2:u17|CLK_out {} Devider_2:u18|CLK_out {} Devider_2:u19|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "55.000 ns" { CLK_Music Devider_2:u15|CLK_out Devider_2:u16|CLK_out Devider_2:u17|CLK_out Devider_2:u18|CLK_out Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "55.000 ns" { CLK_Music {} CLK_Music~out {} Devider_2:u15|CLK_out {} Devider_2:u16|CLK_out {} Devider_2:u17|CLK_out {} Devider_2:u18|CLK_out {} Devider_2:u19|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Devider_2:u20|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { Devider_2:u20|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "55.000 ns" { CLK_Music Devider_2:u15|CLK_out Devider_2:u16|CLK_out Devider_2:u17|CLK_out Devider_2:u18|CLK_out Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "55.000 ns" { CLK_Music {} CLK_Music~out {} Devider_2:u15|CLK_out {} Devider_2:u16|CLK_out {} Devider_2:u17|CLK_out {} Devider_2:u18|CLK_out {} Devider_2:u19|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MOD_24:u5\|onesY\[3\] EN_setalarm CLK 30.000 ns register " "Info: tsu for register \"MOD_24:u5\|onesY\[3\]\" (data pin = \"EN_setalarm\", clock pin = \"CLK\") is 30.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "36.000 ns + Longest pin register " "Info: + Longest pin to register delay is 36.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns EN_setalarm 1 PIN PIN_54 145 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_54; Fanout = 145; PIN Node = 'EN_setalarm'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_setalarm } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns comb~8 2 COMB SEXP65 4 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP65; Fanout = 4; COMB Node = 'comb~8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { EN_setalarm comb~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns Carrier_60:u3\|hour_COUT~17 3 COMB LOOP LC70 13 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC70; Fanout = 13; COMB LOOP Node = 'Carrier_60:u3\|hour_COUT~17'" { { "Info" "ITDB_PART_OF_SCC" "Carrier_60:u3\|hour_COUT~17 LC70 " "Info: Loc. = LC70; Node \"Carrier_60:u3\|hour_COUT~17\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carrier_60:u3|hour_COUT~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carrier_60:u3|hour_COUT~17 } "NODE_NAME" } } { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 11 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { comb~8 Carrier_60:u3|hour_COUT~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 28.000 ns MOD_24:u5\|onesY~76 4 COMB LC18 5 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 28.000 ns; Loc. = LC18; Fanout = 5; COMB Node = 'MOD_24:u5\|onesY~76'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Carrier_60:u3|hour_COUT~17 MOD_24:u5|onesY~76 } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 36.000 ns MOD_24:u5\|onesY\[3\] 5 REG LC99 14 " "Info: 5: + IC(2.000 ns) + CELL(6.000 ns) = 36.000 ns; Loc. = LC99; Fanout = 14; REG Node = 'MOD_24:u5\|onesY\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { MOD_24:u5|onesY~76 MOD_24:u5|onesY[3] } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.000 ns ( 83.33 % ) " "Info: Total cell delay = 30.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 16.67 % ) " "Info: Total interconnect delay = 6.000 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "36.000 ns" { EN_setalarm comb~8 Carrier_60:u3|hour_COUT~17 MOD_24:u5|onesY~76 MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "36.000 ns" { EN_setalarm {} EN_setalarm~out {} comb~8 {} Carrier_60:u3|hour_COUT~17 {} MOD_24:u5|onesY~76 {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_58 105 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 105; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns MOD_24:u5\|onesY\[3\] 2 REG LC99 14 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC99; Fanout = 14; REG Node = 'MOD_24:u5\|onesY\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLK MOD_24:u5|onesY[3] } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "36.000 ns" { EN_setalarm comb~8 Carrier_60:u3|hour_COUT~17 MOD_24:u5|onesY~76 MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "36.000 ns" { EN_setalarm {} EN_setalarm~out {} comb~8 {} Carrier_60:u3|hour_COUT~17 {} MOD_24:u5|onesY~76 {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 6.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_Music Speaker Devider_2:u20\|CLK_out 69.000 ns register " "Info: tco from clock \"CLK_Music\" to destination pin \"Speaker\" through register \"Devider_2:u20\|CLK_out\" is 69.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Music source 55.000 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Music\" to source register is 55.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK_Music 1 CLK PIN_56 1 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 1; CLK Node = 'CLK_Music'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Music } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns Devider_2:u15\|CLK_out 2 REG LC123 2 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC123; Fanout = 2; REG Node = 'Devider_2:u15\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { CLK_Music Devider_2:u15|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns Devider_2:u16\|CLK_out 3 REG LC122 2 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC122; Fanout = 2; REG Node = 'Devider_2:u16\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u15|CLK_out Devider_2:u16|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 29.000 ns Devider_2:u17\|CLK_out 4 REG LC120 2 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 29.000 ns; Loc. = LC120; Fanout = 2; REG Node = 'Devider_2:u17\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u16|CLK_out Devider_2:u17|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 38.000 ns Devider_2:u18\|CLK_out 5 REG LC126 2 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 38.000 ns; Loc. = LC126; Fanout = 2; REG Node = 'Devider_2:u18\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u17|CLK_out Devider_2:u18|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 47.000 ns Devider_2:u19\|CLK_out 6 REG LC125 2 " "Info: 6: + IC(2.000 ns) + CELL(7.000 ns) = 47.000 ns; Loc. = LC125; Fanout = 2; REG Node = 'Devider_2:u19\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u18|CLK_out Devider_2:u19|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 55.000 ns Devider_2:u20\|CLK_out 7 REG LC119 3 " "Info: 7: + IC(2.000 ns) + CELL(6.000 ns) = 55.000 ns; Loc. = LC119; Fanout = 3; REG Node = 'Devider_2:u20\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "43.000 ns ( 78.18 % ) " "Info: Total cell delay = 43.000 ns ( 78.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.000 ns ( 21.82 % ) " "Info: Total interconnect delay = 12.000 ns ( 21.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "55.000 ns" { CLK_Music Devider_2:u15|CLK_out Devider_2:u16|CLK_out Devider_2:u17|CLK_out Devider_2:u18|CLK_out Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "55.000 ns" { CLK_Music {} CLK_Music~out {} Devider_2:u15|CLK_out {} Devider_2:u16|CLK_out {} Devider_2:u17|CLK_out {} Devider_2:u18|CLK_out {} Devider_2:u19|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.000 ns + Longest register pin " "Info: + Longest register to pin delay is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Devider_2:u20\|CLK_out 1 REG LC119 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC119; Fanout = 3; REG Node = 'Devider_2:u20\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Devider_2:u20|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns Music_output:u13\|Music~58 2 COMB LC80 1 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC80; Fanout = 1; COMB Node = 'Music_output:u13\|Music~58'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u20|CLK_out Music_output:u13|Music~58 } "NODE_NAME" } } { "Music_output.v" "" { Text "D:/Desktop/Clock_alarm/Music_output.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 13.000 ns Speaker 3 PIN PIN_52 0 " "Info: 3: + IC(0.000 ns) + CELL(4.000 ns) = 13.000 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'Speaker'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Music_output:u13|Music~58 Speaker } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 84.62 % ) " "Info: Total cell delay = 11.000 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 2.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { Devider_2:u20|CLK_out Music_output:u13|Music~58 Speaker } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { Devider_2:u20|CLK_out {} Music_output:u13|Music~58 {} Speaker {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "55.000 ns" { CLK_Music Devider_2:u15|CLK_out Devider_2:u16|CLK_out Devider_2:u17|CLK_out Devider_2:u18|CLK_out Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "55.000 ns" { CLK_Music {} CLK_Music~out {} Devider_2:u15|CLK_out {} Devider_2:u16|CLK_out {} Devider_2:u17|CLK_out {} Devider_2:u18|CLK_out {} Devider_2:u19|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { Devider_2:u20|CLK_out Music_output:u13|Music~58 Speaker } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { Devider_2:u20|CLK_out {} Music_output:u13|Music~58 {} Speaker {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "EN_work sec_high_D 23.000 ns Longest " "Info: Longest tpd from source pin \"EN_work\" to destination pin \"sec_high_D\" is 23.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns EN_work 1 PIN PIN_81 147 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 147; PIN Node = 'EN_work'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_work } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns Flash_controller:u14\|shadow2\[0\]~11sexpand0 2 COMB SEXP49 4 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP49; Fanout = 4; COMB Node = 'Flash_controller:u14\|shadow2\[0\]~11sexpand0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { EN_work Flash_controller:u14|shadow2[0]~11sexpand0 } "NODE_NAME" } } { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns Flash_controller:u14\|shadow2\[3\]~57 3 COMB LC49 1 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC49; Fanout = 1; COMB Node = 'Flash_controller:u14\|shadow2\[3\]~57'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Flash_controller:u14|shadow2[0]~11sexpand0 Flash_controller:u14|shadow2[3]~57 } "NODE_NAME" } } { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 23.000 ns sec_high_D 4 PIN PIN_41 0 " "Info: 4: + IC(0.000 ns) + CELL(4.000 ns) = 23.000 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'sec_high_D'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Flash_controller:u14|shadow2[3]~57 sec_high_D } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.000 ns ( 91.30 % ) " "Info: Total cell delay = 21.000 ns ( 91.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 8.70 % ) " "Info: Total interconnect delay = 2.000 ns ( 8.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "23.000 ns" { EN_work Flash_controller:u14|shadow2[0]~11sexpand0 Flash_controller:u14|shadow2[3]~57 sec_high_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "23.000 ns" { EN_work {} EN_work~out {} Flash_controller:u14|shadow2[0]~11sexpand0 {} Flash_controller:u14|shadow2[3]~57 {} sec_high_D {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MOD_24:u5\|tensY\[0\] setTime_high_A CLK 4.000 ns register " "Info: th for register \"MOD_24:u5\|tensY\[0\]\" (data pin = \"setTime_high_A\", clock pin = \"CLK\") is 4.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.000 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_58 105 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 105; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns MOD_24:u5\|tensY\[0\] 2 REG LC32 9 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC32; Fanout = 9; REG Node = 'MOD_24:u5\|tensY\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLK MOD_24:u5|tensY[0] } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_24:u5|tensY[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_24:u5|tensY[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns setTime_high_A 1 PIN PIN_75 7 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_75; Fanout = 7; PIN Node = 'setTime_high_A'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { setTime_high_A } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns MOD_24:u5\|tensY\[0\] 2 REG LC32 9 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC32; Fanout = 9; REG Node = 'MOD_24:u5\|tensY\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { setTime_high_A MOD_24:u5|tensY[0] } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { setTime_high_A MOD_24:u5|tensY[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { setTime_high_A {} setTime_high_A~out {} MOD_24:u5|tensY[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_24:u5|tensY[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_24:u5|tensY[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { setTime_high_A MOD_24:u5|tensY[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { setTime_high_A {} setTime_high_A~out {} MOD_24:u5|tensY[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 15:01:46 2024 " "Info: Processing ended: Fri Aug 30 15:01:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 110 s " "Info: Quartus II Full Compilation was successful. 0 errors, 110 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
