//! System control (IRQ, watchdog, reset) for STM32G431.

/// Snapshot reset-cause flags and clear them. See `mcu_l431::system` for
/// rationale. Unlike L4, G4's RCC_CSR has no firewall flag — the G4 PAC
/// doesn't expose `firewallrstf` (RM0440 §7.4.27 marks bit 24 reserved).
pub fn read_and_clear_reset_cause() -> rm32::reset_cause::ResetCause {
    use rm32::reset_cause::ResetCause;
    let rcc = unsafe { &*crate::pac::RCC::PTR };
    let csr = rcc.csr().read();
    let mut r = ResetCause::empty();
    if csr.lpwrrstf().bit_is_set() {
        r |= ResetCause::LOW_POWER;
    }
    if csr.wwdgrstf().bit_is_set() {
        r |= ResetCause::WINDOW_WATCHDOG;
    }
    if csr.iwdgrstf().bit_is_set() {
        r |= ResetCause::INDEP_WATCHDOG;
    }
    if csr.sftrstf().bit_is_set() {
        r |= ResetCause::SOFTWARE;
    }
    if csr.borrstf().bit_is_set() {
        r |= ResetCause::BROWNOUT;
    }
    if csr.pinrstf().bit_is_set() {
        r |= ResetCause::PIN;
    }
    if csr.oblrstf().bit_is_set() {
        r |= ResetCause::OPTION_BYTE;
    }
    rcc.csr().modify(|_, w| w.rmvf().set_bit());
    r
}

pub struct System {
    _private: (),
}

impl System {
    pub fn new() -> Self {
        Self { _private: () }
    }
}

impl rm32::hal::System for System {
    fn reset(&mut self) -> ! {
        cortex_m::peripheral::SCB::sys_reset()
    }
    fn enable_irq(&mut self) {
        unsafe { cortex_m::interrupt::enable() };
    }
    fn disable_irq(&mut self) {
        cortex_m::interrupt::disable();
    }
    fn irqs_enabled(&self) -> bool {
        cortex_m::register::primask::read().is_active()
    }
    fn start_watchdog(&mut self, prescaler: u8, reload: u16) {
        let iwdg = unsafe { &*crate::pac::IWDG::PTR };
        unsafe {
            iwdg.kr().write(|w| w.bits(0x5555));
            iwdg.pr().write(|w| w.pr().bits(prescaler));
            iwdg.rlr().write(|w| w.rl().bits(reload as u16));
            while iwdg.sr().read().bits() & 0x03 != 0 {}
            iwdg.kr().write(|w| w.bits(0xCCCC));
            iwdg.kr().write(|w| w.bits(0xAAAA));
        }
    }
    fn reload_watchdog(&mut self) {
        let iwdg = unsafe { &*crate::pac::IWDG::PTR };
        unsafe {
            iwdg.kr().write(|w| w.bits(0xAAAA));
        }
    }
    fn delay_micros(&mut self, us: u32) {
        cortex_m::asm::delay(us * 170);
    }
    fn delay_millis(&mut self, ms: u32) {
        for _ in 0..ms {
            self.delay_micros(1000);
        }
    }
}
