// Seed: 4215835237
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(negedge id_7 or posedge id_2) if (id_5) id_4 <= 1'b0 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  reg   id_18;
  uwire id_19;
  module_0(
      id_4, id_19, id_6, id_18, id_10, id_3, id_6, id_9
  );
  assign id_11 = 'h0;
  supply0 id_20 = 1 - +1;
  wire id_21, id_22;
  initial
    @(~1 or posedge 1 or(1) or posedge id_19) begin
      id_18.id_7 <= #1 ^id_5;
    end
endmodule
