m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/iamme/build/terasic_de10lite/gateware/simulation/modelsim
vDataCache
Z1 !s110 1660566620
!i10b 1
!s100 M]OId60[i_Xg9J4EKIeEz1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I_MARdAIZLbBn<Hb23I^4B3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1659960626
Z5 8/home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Z6 F/home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
!i122 0
L0 5140 840
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1660566620.000000
Z9 !s107 /home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v|
Z10 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog|/home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v|
!i113 1
Z11 o-vlog01compat -work work
Z12 !s92 -vlog01compat -work work +incdir+/home/iamme/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog
Z13 tCvgOpt 0
n@data@cache
vInstructionCache
R1
!i10b 1
!s100 z?=>^1`b8]@M1Ae@mZIC;0
R2
IW:`YjNae_Ah_ZZ=aPnGR82
R3
R0
R4
R5
R6
!i122 0
L0 5981 297
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
n@instruction@cache
vterasic_de10lite
!s110 1660567304
!i10b 1
!s100 e:0N1USnVGBR4C2iSElG41
R2
IP_X0=H9:T30K2ll9GzzRd0
R3
R0
w1659989886
8/home/iamme/build/terasic_de10lite/gateware/simulation/modelsim/terasic_de10lite.vo
F/home/iamme/build/terasic_de10lite/gateware/simulation/modelsim/terasic_de10lite.vo
!i122 4
L0 32 176629
R7
r1
!s85 0
31
!s108 1660567303.000000
!s107 /home/iamme/build/terasic_de10lite/gateware/simulation/modelsim/terasic_de10lite.vo|
!s90 -reportprogress|300|-work|work|/home/iamme/build/terasic_de10lite/gateware/simulation/modelsim/terasic_de10lite.vo|
!i113 1
o-work work
R13
vVexRiscv
R1
!i10b 1
!s100 z]:A:f6AFAo7VzgOl9;A:2
R2
IIOdh=m500@kKbPMklB9Hn0
R3
R0
R4
R5
R6
!i122 0
L0 7 5132
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
n@vex@riscv
