<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_iopll_151/sim/frameclk_pll_altera_iopll_151_va2pmui.vo"
   type="VERILOG"
   library="frameclk_pll_altera_iopll_151" />
 <file path="sim/frameclk_pll.vhd" type="VHDL" hasInlineConfiguration="true" />
 <topLevel name="frameclk_pll" />
 <deviceFamily name="arria10" />
</simPackage>
