ROMFS_BACKED_BY_BLOCK: y => no
      Direct dependencies: <choice> && BLOCK [=y]

MFD_SYSCON: y => no
      Direct dependencies: HAS_IOMEM [=y]
      Reverse dependencies: PCIE_ROCKCHIP_HOST [=n] && PCI [=n] && (ARCH_ROCKCHIP || COMPILE_TEST [=y]) && OF [=y] && PCI_MSI_IRQ_DOMAIN [=n] || PCIE_ROCKCHIP_EP [=n] && PCI [=n] && (ARCH_ROCKCHIP || COMPILE_TEST [=y]) && OF [=y] && PCI_ENDPOINT [=n] || PCI_LAYERSCAPE [=n] && PCI [=n] && OF [=y] && (ARM || ARCH_LAYERSCAPE || COMPILE_TEST [=y]) && PCI_MSI_IRQ_DOMAIN [=n] || BT1_AXI [=y] && (MIPS_BAIKAL_T1 || COMPILE_TEST [=y]) || INTEL_IXP4XX_EB [=n] && HAS_IOMEM [=y] && (ARCH_IXP4XX || COMPILE_TEST [=y]) || MTD_NAND_STM32_FMC2 [=n] && MTD [=n] && MTD_RAW_NAND [=n] && (MACH_STM32MP157 || COMPILE_TEST [=y]) || MTD_NAND_MESON [=n] && MTD [=n] && MTD_RAW_NAND [=n] && (ARCH_MESON || COMPILE_TEST [=y]) || AHCI_MTK [=n] && ATA [=y] && HAS_DMA [=y] && ARCH_MEDIATEK || HIP04_ETH [=n] && NETDEVICES [=n] && ETHERNET [=n] && NET_VENDOR_HISILICON [=n] && HAS_IOMEM [=y] || SNI_AVE [=n] && NETDEVICES [=n] && ETHERNET [=n] && NET_VENDOR_SOCIONEXT [=n] && (ARCH_UNIPHIER || COMPILE_TEST [=y]) && OF [=y] && HAS_IOMEM [=y] || STMMAC_PLATFORM [=n] && NETDEVICES [=n] && ETHERNET [=n] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] || DWMAC_INGENIC [=n] && NETDEVICES [=n] && ETHERNET [=n] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && HAS_IOMEM [=y] && (MACH_INGENIC || COMPILE_TEST [=y]) || DWMAC_IPQ806X [=n] && NETDEVICES [=n] && ETHERNET [=n] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && (ARCH_QCOM || COMPILE_TEST [=y]) || DWMAC_LPC18XX [=n] && NETDEVICES [=n] && ETHERNET [=n] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && (ARCH_LPC18XX || COMPILE_TEST [=y]) || DWMAC_OXNAS [=n] && NETDEVICES [=n] && ETHERNET [=n] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && COMMON_CLK [=y] && (ARCH_OXNAS || COMPILE_TEST [=y]) || DWMAC_ROCKCHIP [=n] && NETDEVICES [=n] && ETHERNET [=n] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && (ARCH_ROCKCHIP || COMPILE_TEST [=y]) || DWMAC_SOCFPGA [=n] && NETDEVICES [=n] && ETHERNET [=n] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && (ARCH_INTEL_SOCFPGA || COMPILE_TEST [=y]) || DWMAC_STI [=n] && NETDEVICES [=n] && ETHERNET [=n] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && (ARCH_STI || COMPILE_TEST [=y]) || DWMAC_STM32 [=n] && NETDEVICES [=n] && ETHERNET [=n] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && HAS_IOMEM [=y] && (ARCH_STM32 || COMPILE_TEST [=y]) || DWMAC_IMX8 [=n] && NETDEVICES [=n] && ETHERNET [=n] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && (ARCH_MXC || COMPILE_TEST [=y]) || TI_CPSW [=n] && NETDEVICES [=n] && ETHERNET [=n] && NET_VENDOR_TI [=n] && (ARCH_DAVINCI || ARCH_OMAP2PLUS || COMPILE_TEST [=y]) && (TI_CPTS [=n] || !TI_CPTS [=n]) || TI_CPSW_SWITCHDEV [=n] && NETDEVICES [=n] && ETHERNET [=n] && NET_VENDOR_TI [=n] && (ARCH_DAVINCI || ARCH_OMAP2PLUS || COMPILE_TEST [=y]) && NET_SWITCHDEV [=n] && (TI_CPTS [=n] || !TI_CPTS [=n]) || TOUCHSCREEN_TS4800 [=n] && INPUT [=y] && INPUT_TOUCHSCREEN [=n] && HAS_IOMEM [=y] && OF [=y] && (SOC_IMX51 || COMPILE_TEST [=y]) || I2C_DESIGNWARE_PLATFORM [=y] && I2C [=y] && HAS_IOMEM [=y] && (ACPI [=y] && COMMON_CLK [=y] || !ACPI [=y]) && MIPS_BAIKAL_T1 || PINCTRL_GEMINI [=n] && PINCTRL [=n] && ARCH_GEMINI || PINCTRL_OXNAS [=n] && PINCTRL [=n] && OF [=y] || PINCTRL_ROCKCHIP [=n] && PINCTRL [=n] && (ARCH_ROCKCHIP || COMPILE_TEST [=y]) && OF [=y] || PINCTRL_DOVE [=n] && PINCTRL [=n] || PINCTRL_ARMADA_37XX [=n] && PINCTRL [=n] || PINCTRL_STM32 [=n] && PINCTRL [=n] && (ARCH_STM32 || COMPILE_TEST [=y]) && OF [=y] || POWER_RESET_OCELOT_RESET [=n] && POWER_RESET [=n] && (MSCC_OCELOT || ARCH_SPARX5 || COMPILE_TEST [=y]) || POWER_RESET_KEYSTONE [=n] && POWER_RESET [=n] && (ARCH_KEYSTONE || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || POWER_RESET_SYSCON [=n] && POWER_RESET [=n] && OF [=y] && HAS_IOMEM [=y] || POWER_RESET_SYSCON_POWEROFF [=n] && POWER_RESET [=n] && OF [=y] && HAS_IOMEM [=y] || ARMADA_37XX_WATCHDOG [=n] && WATCHDOG [=y] && (ARCH_MVEBU || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || S3C2410_WATCHDOG [=n] && WATCHDOG [=y] && (ARCH_S3C24XX || ARCH_S3C64XX || ARCH_S5PV210 || ARCH_EXYNOS || COMPILE_TEST [=y]) && ARCH_EXYNOS || TS4800_WATCHDOG [=y] && WATCHDOG [=y] && HAS_IOMEM [=y] && OF [=y] && (SOC_IMX51 || COMPILE_TEST [=y]) || JZ4740_WDT [=n] && WATCHDOG [=y] && MIPS && COMMON_CLK [=y] || MFD_ALTERA_SYSMGR [=n] && HAS_IOMEM [=y] && ARCH_INTEL_SOCFPGA && OF [=y] || MFD_ATMEL_SMC [=n] && HAS_IOMEM [=y] || MFD_VEXPRESS_SYSREG [=n] && HAS_IOMEM [=y] && VEXPRESS_CONFIG [=n] && GPIOLIB [=y] || VIDEO_OMAP3 [=n] && MEDIA_SUPPORT [=y] && MEDIA_PLATFORM_SUPPORT [=n] && V4L_PLATFORM_DRIVERS [=n] && VIDEO_V4L2 [=y] && I2C [=y] && (ARCH_OMAP3 && OMAP_IOMMU [=y] || COMPILE_TEST [=y]) && COMMON_CLK [=y] && OF [=y] || VIDEO_S5P_FIMC [=n] && MEDIA_SUPPORT [=y] && MEDIA_PLATFORM_SUPPORT [=n] && V4L_PLATFORM_DRIVERS [=n] && VIDEO_SAMSUNG_EXYNOS4_IS [=n] && I2C [=y] && HAS_DMA [=y] || DRM_ASPEED_GFX [=n] && HAS_IOMEM [=y] && DRM [=n] && OF [=y] && (COMPILE_TEST [=y] || ARCH_ASPEED) && MMU [=y] || DRM_MCDE [=n] && HAS_IOMEM [=y] && DRM [=n] && CMA [=n] && (ARM || COMPILE_TEST [=y]) && OF [=y] && COMMON_CLK [=y] || DRM_EXYNOS_FIMD [=n] && HAS_IOMEM [=y] && DRM_EXYNOS [=n] && !FB_S3C [=n] || DRM_NWL_MIPI_DSI [=n] && DRM_BRIDGE [=n] && DRM [=n] && COMMON_CLK [=y] && OF [=y] && HAS_IOMEM [=y] || SND_SOC_MT8195 [=n] && SOUND [=n] && !UML && SND [=n] && SND_SOC [=n] && (ARCH_MEDIATEK || COMPILE_TEST [=y]) && COMMON_CLK [=y] && SND_SOC_MT6359 [=n] || USB_XHCI_MTK [=n] && USB_SUPPORT [=n] && USB [=n] && USB_XHCI_HCD [=n] && (MIPS && SOC_MT7621 || ARCH_MEDIATEK || COMPILE_TEST [=y]) || RTC_DRV_AT91SAM9 [=n] && RTC_CLASS [=n] && (ARCH_AT91 || COMPILE_TEST [=y]) && OF [=y] && HAS_IOMEM [=y] || LPC18XX_DMAMUX [=n] && DMADEVICES [=n] && (ARCH_LPC18XX || COMPILE_TEST [=y]) && OF [=y] && AMBA_PL08X [=n] || IMG_ASCII_LCD [=n] && AUXDISPLAY [=y] && HAS_IOMEM [=y] || VIDEO_OMAP4 [=n] && STAGING [=n] && STAGING_MEDIA [=n] && MEDIA_SUPPORT [=y] && VIDEO_V4L2 [=y] && I2C [=y] && (ARCH_OMAP4 || COMPILE_TEST [=y]) || COMMON_CLK_GEMINI [=y] && COMMON_CLK [=y] && (ARCH_GEMINI || COMPILE_TEST [=y]) || COMMON_CLK_ASPEED [=y] && COMMON_CLK [=y] && (ARCH_ASPEED || COMPILE_TEST [=y]) || COMMON_CLK_NXP [=n] && COMMON_CLK [=y] && ARCH_LPC18XX || COMMON_CLK_OXNAS [=y] && COMMON_CLK [=y] && (ARCH_OXNAS || COMPILE_TEST [=y]) || COMMON_CLK_BOSTON [=y] && COMMON_CLK [=y] && (MIPS || COMPILE_TEST [=y]) || CLK_MT7621 [=y] && COMMON_CLK [=y] && (SOC_MT7621 || COMPILE_TEST [=y]) || CLK_BT1_CCU_PLL [=n] && COMMON_CLK [=y] && CLK_BAIKAL_T1 [=n] || CLK_BT1_CCU_DIV [=n] && COMMON_CLK [=y] && CLK_BAIKAL_T1 [=n] || INGENIC_TCU_CLK [=y] && COMMON_CLK [=y] && (MIPS || COMPILE_TEST [=y]) || COMMON_CLK_MESON8B [=n] && COMMON_CLK [=y] && (ARCH_MESON || COMPILE_TEST [=y]) && ARM || COMMON_CLK_GXBB [=n] && COMMON_CLK [=y] && (ARCH_MESON || COMPILE_TEST [=y]) && ARM64 || COMMON_CLK_AXG [=n] && COMMON_CLK [=y] && (ARCH_MESON || COMPILE_TEST [=y]) && ARM64 || COMMON_CLK_G12A [=n] && COMMON_CLK [=y] && (ARCH_MESON || COMPILE_TEST [=y]) && ARM64 || HWSPINLOCK_QCOM [=y] && HWSPINLOCK [=y] && (ARCH_QCOM || COMPILE_TEST [=y]) || FTTMR010_TIMER [=y] && GENERIC_CLOCKEVENTS [=y] && HAS_IOMEM [=y] || ATMEL_ST [=n] && GENERIC_CLOCKEVENTS [=y] && HAS_IOMEM [=y] || INGENIC_TIMER [=y] && GENERIC_CLOCKEVENTS [=y] && (MIPS || COMPILE_TEST [=y]) && COMMON_CLK [=y] || INGENIC_SYSOST [=y] && GENERIC_CLOCKEVENTS [=y] && (MIPS || COMPILE_TEST [=y]) && COMMON_CLK [=y] || INGENIC_OST [=n] && GENERIC_CLOCKEVENTS [=y] && (MIPS || COMPILE_TEST [=y]) && COMMON_CLK [=y] || QCOM_Q6V5_ADSP [=n] && REMOTEPROC [=n] && OF [=y] && ARCH_QCOM && QCOM_SMEM [=n] && (RPMSG_QCOM_SMD [=n] || RPMSG_QCOM_SMD [=n]=n) && (RPMSG_QCOM_GLINK_SMEM [=n] || RPMSG_QCOM_GLINK_SMEM [=n]=n) && (QCOM_SYSMON [=n] || QCOM_SYSMON [=n]=n) && (RPMSG_QCOM_GLINK [=y] || RPMSG_QCOM_GLINK [=y]=n) || QCOM_Q6V5_MSS [=n] && REMOTEPROC [=n] && OF [=y] && ARCH_QCOM && QCOM_SMEM [=n] && (RPMSG_QCOM_SMD [=n] || RPMSG_QCOM_SMD [=n]=n) && (RPMSG_QCOM_GLINK_SMEM [=n] || RPMSG_QCOM_GLINK_SMEM [=n]=n) && (QCOM_SYSMON [=n] || QCOM_SYSMON [=n]=n) && (RPMSG_QCOM_GLINK [=y] || RPMSG_QCOM_GLINK [=y]=n) || QCOM_Q6V5_PAS [=n] && REMOTEPROC [=n] && OF [=y] && ARCH_QCOM && QCOM_SMEM [=n] && (RPMSG_QCOM_SMD [=n] || RPMSG_QCOM_SMD [=n]=n) && (RPMSG_QCOM_GLINK_SMEM [=n] || RPMSG_QCOM_GLINK_SMEM [=n]=n) && (QCOM_SYSMON [=n] || QCOM_SYSMON [=n]=n) && (RPMSG_QCOM_GLINK [=y] || RPMSG_QCOM_GLINK [=y]=n) || QCOM_Q6V5_WCSS [=n] && REMOTEPROC [=n] && OF [=y] && ARCH_QCOM && QCOM_SMEM [=n] && (RPMSG_QCOM_SMD [=n] || RPMSG_QCOM_SMD [=n]=n) && (RPMSG_QCOM_GLINK_SMEM [=n] || RPMSG_QCOM_GLINK_SMEM [=n]=n) && (QCOM_SYSMON [=n] || QCOM_SYSMON [=n]=n) && (RPMSG_QCOM_GLINK [=y] || RPMSG_QCOM_GLINK [=y]=n) || SOC_K210_SYSCTL [=n] && RISCV && SOC_CANAAN && OF [=y] || ASPEED_LPC_CTRL [=y] && (ARCH_ASPEED || COMPILE_TEST [=y]) || ASPEED_LPC_SNOOP [=y] && (ARCH_ASPEED || COMPILE_TEST [=y]) || ASPEED_UART_ROUTING [=y] && (ARCH_ASPEED || COMPILE_TEST [=y]) || ASPEED_P2A_CTRL [=y] && (ARCH_ASPEED || COMPILE_TEST [=y]) || QCOM_GSBI [=y] && (ARCH_QCOM || COMPILE_TEST [=y]) || EXYNOS_CHIPID [=n] && SOC_SAMSUNG [=n] && (ARCH_EXYNOS || COMPILE_TEST [=y]) || TI_K3_SOCINFO [=n] && SOC_TI [=n] && (ARCH_K3 || COMPILE_TEST [=y]) || TI_PRUSS [=n] && SOC_TI [=n] && (SOC_AM33XX || SOC_AM43XX || SOC_DRA7XX || ARCH_KEYSTONE || ARCH_K3) || ATMEL_EBI [=n] && MEMORY [=y] && (ARCH_AT91 || COMPILE_TEST [=y]) && OF [=y] || BT1_L2_CTL [=y] && MEMORY [=y] && (MIPS_BAIKAL_T1 || COMPILE_TEST [=y]) || STM32_FMC2_EBI [=y] && MEMORY [=y] && (MACH_STM32MP157 || COMPILE_TEST [=y]) || PWM_JZ4740 [=n] && PWM [=y] && (MIPS || COMPILE_TEST [=y]) && COMMON_CLK [=y] || ST_IRQCHIP [=n] || INGENIC_TCU_IRQ [=y] && (MIPS || COMPILE_TEST [=y]) || LS_EXTIRQ [=n] || RESET_IMX7 [=n] && RESET_CONTROLLER [=y] && HAS_IOMEM [=y] && (SOC_IMX7D || ARM64 && ARCH_MXC || COMPILE_TEST [=y]) || RESET_K210 [=y] && RESET_CONTROLLER [=y] && (SOC_CANAAN || COMPILE_TEST [=y]) && OF [=y] || RESET_MCHP_SPARX5 [=y] && RESET_CONTROLLER [=y] && (ARCH_SPARX5 || SOC_LAN966 || COMPILE_TEST [=y]) || RESET_TI_SYSCON [=y] && RESET_CONTROLLER [=y] && HAS_IOMEM [=y] || PHY_HI6220_USB [=y] && (ARCH_HISI && ARM64 || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || PHY_HI3660_USB [=y] && (ARCH_HISI && ARM64 || COMPILE_TEST [=y]) || PHY_HI3670_USB [=y] && (ARCH_HISI && ARM64 || COMPILE_TEST [=y]) || PHY_HI3670_PCIE [=y] && (ARCH_HISI && ARM64 || COMPILE_TEST [=y]) || PHY_HISTB_COMBPHY [=n] && (ARCH_HISI && ARM64 || COMPILE_TEST [=y]) || PHY_HISI_INNO_USB2 [=n] && (ARCH_HISI && ARM64 || COMPILE_TEST [=y]) || PHY_HIX5HD2_SATA [=n] && ARCH_HIX5HD2 && OF [=y] && HAS_IOMEM [=y] || PHY_RALINK_USB [=y] && (RALINK || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || PHY_ROCKCHIP_PCIE [=y] && (ARCH_ROCKCHIP && OF [=y] || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || PHY_SAMSUNG_USB2 [=y] && HAS_IOMEM [=y] && (USB_EHCI_EXYNOS [=n] || USB_OHCI_EXYNOS [=n] || USB_DWC2 [=n] || COMPILE_TEST [=y]) || PHY_EXYNOS5_USBDRD [=n] && (ARCH_EXYNOS && OF [=y] || COMPILE_TEST [=y]) && HAS_IOMEM [=y] && USB_DWC3_EXYNOS [=n] || PHY_EXYNOS5250_SATA [=n] && SOC_EXYNOS5250 && HAS_IOMEM [=y] && OF [=y] || PHY_UNIPHIER_USB2 [=y] && (ARCH_UNIPHIER || COMPILE_TEST [=y]) && OF [=y] && HAS_IOMEM [=y] || PHY_DA8XX_USB [=y] && (ARCH_DAVINCI_DA8XX || COMPILE_TEST [=y]) || PHY_INTEL_LGM_COMBO [=y] && (X86 [=y] || COMPILE_TEST [=y]) && OF [=y] && HAS_IOMEM [=y] || PHY_BCM_SR_PCIE [=y] && OF [=y] && (ARCH_BCM_IPROC || COMPILE_TEST [=y])

I2C_SMBUS: y => no
      Direct dependencies: I2C [=y]
      Reverse dependencies: I2C_I801 [=n] && I2C [=y] && HAS_IOMEM [=y] && PCI [=n] || I2C_STM32F7 [=y] && I2C [=y] && HAS_IOMEM [=y] && (ARCH_STM32 || COMPILE_TEST [=y]) || I2C_THUNDERX [=n] && I2C [=y] && HAS_IOMEM [=y] && 64BIT [=y] && PCI [=n] && (ARM64 || COMPILE_TEST [=y]) || I2C_RCAR [=y] && I2C [=y] && HAS_IOMEM [=y] && (ARCH_RENESAS || COMPILE_TEST [=y]) || I2C_PARPORT [=y] && I2C [=y] && HAS_IOMEM [=y] && PARPORT [=y] || MANAGER_SBS [=n] && POWER_SUPPLY [=y] && I2C [=y] && I2C_MUX [=y] && GPIOLIB [=y]

MATOM: y => no
      Direct dependencies: <choice>

CRYPTO_SHA1: y => no
      Direct dependencies: CRYPTO [=y]
      Reverse dependencies: MODULE_SIG_SHA1 [=n] && <choice> || IP_SCTP [=n] && NET [=n] && INET [=n] && (IPV6 [=n] || IPV6 [=n]=n) || IPV6_SEG6_HMAC [=n] && NET [=n] && INET [=n] && IPV6 [=n] || SCTP_COOKIE_HMAC_SHA1 [=n] && NET [=n] && IP_SCTP [=n] && SCTP_COOKIE_HMAC_SHA1 [=n] || TEE [=y] && (HAVE_ARM_SMCCC [=n] || COMPILE_TEST [=y] || CPU_SUP_AMD [=y]) || PPP_MPPE [=n] && NETDEVICES [=n] && PPP [=n] || TRUSTED_KEYS [=n] && KEYS [=y] && TCG_TPM [=n] || SECURITY_APPARMOR_HASH [=n] && SECURITY_APPARMOR [=n] || IMA [=n] && INTEGRITY [=n] || EVM [=n] && INTEGRITY [=n] || CRYPTO_SHA1_SSSE3 [=y] && CRYPTO [=y] && X86 [=y] && 64BIT [=y] || CRYPTO_SHA1_OCTEON [=n] && CRYPTO [=y] && CPU_CAVIUM_OCTEON || CRYPTO_SHA1_SPARC64 [=n] && CRYPTO [=y] && SPARC64 || CRYPTO_DEV_SUN4I_SS [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && ARCH_SUNXI && PM [=y] && CRYPTO_DEV_ALLWINNER [=y] || CRYPTO_DEV_SUN8I_CE_HASH [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && CRYPTO_DEV_SUN8I_CE [=n] || CRYPTO_DEV_SUN8I_SS_HASH [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && CRYPTO_DEV_SUN8I_SS [=n] || CRYPTO_DEV_PADLOCK_SHA [=y] && CRYPTO [=y] && CRYPTO_HW [=y] && CRYPTO_DEV_PADLOCK [=y] || CRYPTO_DEV_NIAGARA2 [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && SPARC64 || CRYPTO_DEV_EXYNOS_HASH [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && CRYPTO_DEV_S5P [=y] && !CRYPTO_DEV_EXYNOS_RNG [=n] && CRYPTO_DEV_EXYNOS_RNG [=n]!=m || CRYPTO_DEV_QAT [=n] && CRYPTO [=y] && CRYPTO_HW [=y] || CRYPTO_DEV_QCE_SHA [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && CRYPTO_DEV_QCE [=y] || CRYPTO_DEV_IMGTEC_HASH [=y] && CRYPTO [=y] && CRYPTO_HW [=y] && (MIPS || COMPILE_TEST [=y]) || CRYPTO_DEV_ROCKCHIP [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && OF [=y] && ARCH_ROCKCHIP || CRYPTO_DEV_CHELSIO [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && CHELSIO_T4 [=n] || CRYPTO_DEV_BCM_SPU [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && ARCH_BCM_IPROC && MAILBOX [=y] || CRYPTO_DEV_STM32_HASH [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && ARCH_STM32 && HAS_DMA [=y] || CRYPTO_DEV_SAFEXCEL [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && (OF [=y] || PCI [=n] || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || CRYPTO_DEV_ARTPEC6 [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && ARM && (ARCH_ARTPEC || COMPILE_TEST [=y]) && OF [=y] || CRYPTO_DEV_CCREE [=y] && CRYPTO [=y] && CRYPTO_HW [=y] && OF [=y] && HAS_DMA [=y] || CRYPTO_DEV_HISI_SEC2 [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && PCI [=n] && PCI_MSI [=n] && (UACCE [=y] || UACCE [=y]=n) && (ARM64 || COMPILE_TEST [=y] && 64BIT [=y]) && ACPI [=y] || CRYPTO_DEV_SA2UL [=y] && CRYPTO [=y] && CRYPTO_HW [=y] && (ARCH_K3 || COMPILE_TEST [=y]) || CRYPTO_DEV_OMAP_SHAM [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && CRYPTO_DEV_OMAP [=n] && ARCH_OMAP2PLUS || CRYPTO_DEV_UX500_HASH [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && CRYPTO_DEV_UX500 [=n] || CRYPTO_DEV_SP_CCP [=n] && CRYPTO [=y] && CRYPTO_HW [=y] && CRYPTO_DEV_CCP [=n] && CRYPTO_DEV_CCP_DD [=n] && DMADEVICES [=n] || ASYMMETRIC_TPM_KEY_SUBTYPE [=n] && CRYPTO [=y] && ASYMMETRIC_KEY_TYPE [=y] && TCG_TPM [=n] && TRUSTED_KEYS [=n] || SIGNATURE [=n] && KEYS [=y]

FW_LOADER_USER_HELPER: y => no
      Direct dependencies: FW_LOADER [=y]
      Reverse dependencies: LEDS_LP55XX_COMMON [=y] && NEW_LEDS [=y] && LEDS_CLASS [=y] && (LEDS_CLASS_MULTICOLOR [=y] || !LEDS_CLASS_MULTICOLOR [=y]) && OF [=y] && I2C [=y] || DELL_RBU [=y] && X86_PLATFORM_DEVICES [=y] && X86_PLATFORM_DRIVERS_DELL [=y] && X86 [=y]

DEVFREQ_GOV_SIMPLE_ONDEMAND: y => no
      Direct dependencies: PM_DEVFREQ [=y]
      Reverse dependencies: SCSI_UFSHCD [=n] && SCSI_LOWLEVEL [=n] && SCSI [=y] && SCSI_DMA [=y] || DRM_LIMA [=n] && HAS_IOMEM [=y] && DRM [=n] && (ARM || ARM64 || COMPILE_TEST [=y]) && MMU [=y] && COMMON_CLK [=y] && OF [=y] || DRM_PANFROST [=n] && HAS_IOMEM [=y] && DRM [=n] && (ARM || ARM64 || COMPILE_TEST [=y] && !GENERIC_ATOMIC64 [=n]) && MMU [=y] || ARM_EXYNOS_BUS_DEVFREQ [=y] && PM_DEVFREQ [=y] && (ARCH_EXYNOS || COMPILE_TEST [=y]) || ARM_RK3399_DMC_DEVFREQ [=n] && PM_DEVFREQ [=y] && (ARCH_ROCKCHIP && HAVE_ARM_SMCCC [=n] || COMPILE_TEST [=y] && HAVE_ARM_SMCCC [=n]) || TEGRA20_EMC [=n] && MEMORY [=y] && TEGRA_MC [=y] && (ARCH_TEGRA_2x_SOC [=n] || COMPILE_TEST [=y])

MEMBARRIER: y => no
      Direct dependencies: y
      Reverse dependencies: RSEQ [=y] && HAVE_RSEQ [=y]

