// Seed: 2792200344
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_3(); id_3 :
  assert property (@(1) 1 - id_3)
  else;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0(
      id_1
  );
endmodule
module module_2 (
    output supply1 id_0
);
  assign id_0 = id_2;
  wire id_3;
  module_0(
      id_3
  );
endmodule
module module_3;
endmodule
module module_4 (
    input supply1 id_0,
    output wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wor id_4,
    input tri id_5,
    input supply0 id_6,
    inout wand id_7,
    output supply0 id_8,
    output wor id_9,
    input uwire id_10,
    input uwire id_11,
    output wire id_12,
    input uwire id_13,
    input tri0 id_14,
    output tri0 id_15,
    output supply0 id_16,
    output supply0 id_17,
    input uwire id_18,
    input tri0 id_19,
    output supply1 id_20,
    output wand id_21,
    output wor id_22,
    input supply0 id_23,
    output tri id_24
);
  always force id_16 = 1;
  module_3();
endmodule
