Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 33a8a919e975423eb3279b6bd3ea1d31 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.arithmetic_logic_unit
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.psw
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.timer0
Compiling module xil_defaultlib.interrupt_controller
Compiling module xil_defaultlib.Button_debounce
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
