INFO: [VRFC 10-2263] Analyzing Verilog file "/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/FIFO_FOR_AXIS/FIFO_FOR_AXIS.srcs/sources_1/ip/axis_switch_0/sim/axis_switch_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_switch_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/FIFO_FOR_AXIS/FIFO_FOR_AXIS.srcs/sim_1/new/sim_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_switch
