Analysis & Synthesis report for firpga
Sun Oct 03 10:17:12 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Oct 03 10:17:12 2021           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; firpga                                      ;
; Top-level Entity Name              ; firpga                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; firpga             ; firpga             ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                               ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+-------------------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |firpga|in_module:input|accelerometer:ACC|spi_pll:spi_pll_acc ; accelerometer/spi_pll.v ;
; N/A    ; Qsys         ; 20.1    ; N/A          ; N/A          ; |firpga|in_module:input|adc:wave_gen_input                    ; adc.qsys                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+-------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Oct 03 10:17:05 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off firpga -c firpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file i2s/i2s_transceiver.vhd
    Info (12022): Found design unit 1: i2s_transceiver-logic File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/i2s/i2s_transceiver.vhd Line: 44
    Info (12023): Found entity 1: i2s_transceiver File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/i2s/i2s_transceiver.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file i2s/i2s_playback.vhd
    Info (12022): Found design unit 1: i2s_playback-logic File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/i2s/i2s_playback.vhd Line: 39
    Info (12023): Found entity 1: i2s_playback File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/i2s/i2s_playback.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file dac/spi_master_dual_mosi.vhd
    Info (12022): Found design unit 1: spi_master_dual_mosi-logic File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/dac/spi_master_dual_mosi.vhd Line: 52
    Info (12023): Found entity 1: spi_master_dual_mosi File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/dac/spi_master_dual_mosi.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file dac/pmod_dac121s101.vhd
    Info (12022): Found design unit 1: pmod_dac121S101-behavior File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/dac/pmod_dac121S101.vhd Line: 43
    Info (12023): Found entity 1: pmod_dac121S101 File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/dac/pmod_dac121S101.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file adc/synthesis/adc.vhd
    Info (12022): Found design unit 1: adc-rtl File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/adc.vhd Line: 24
    Info (12023): Found entity 1: adc File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/adc.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_control.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_sample_store.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store_ram File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_sequencer.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v
    Info (12023): Found entity 1: DE10_Lite_ADC_Core_modular_adc_0 File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_adc_mega_0.v
    Info (12023): Found entity 1: adc_adc_mega_0 File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/adc_adc_mega_0.v Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file usb/synthesis/usb.vhd
    Info (12022): Found design unit 1: usb-rtl File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/usb/synthesis/usb.vhd Line: 31
    Info (12023): Found entity 1: usb File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/usb/synthesis/usb.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file usb/synthesis/submodules/usb_usb_0.v
    Info (12023): Found entity 1: usb_usb_0 File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/usb/synthesis/submodules/usb_usb_0.v Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file firfilter.vhd
    Info (12022): Found design unit 1: firfilter-bhv File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firfilter.vhd Line: 28
    Info (12023): Found entity 1: firfilter File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firfilter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file single_port_rom.vhd
    Info (12022): Found design unit 1: single_port_rom-rtl File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/single_port_rom.vhd Line: 17
    Info (12023): Found entity 1: single_port_rom File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/single_port_rom.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file in_module.vhd
    Info (12022): Found design unit 1: in_module-bhv File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/in_module.vhd Line: 28
    Info (12023): Found entity 1: in_module File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/in_module.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file accelerometer.vhd
    Info (12022): Found design unit 1: accelerometer-bhv File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/accelerometer.vhd Line: 18
    Info (12023): Found entity 1: accelerometer File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/accelerometer.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file accelerometer/spi_ee_config.v
    Info (12023): Found entity 1: spi_ee_config File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/accelerometer/spi_ee_config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file accelerometer/spi_controller.v
    Info (12023): Found entity 1: spi_controller File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/accelerometer/spi_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file accelerometer/reset_delay.v
    Info (12023): Found entity 1: reset_delay File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/accelerometer/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file accelerometer/spi_pll.v
    Info (12023): Found entity 1: spi_pll File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/accelerometer/spi_pll.v Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file firpga.vhd
    Info (12022): Found design unit 1: firpga-bhv File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 69
    Info (12023): Found entity 1: firpga File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file states_pkg.vhd
    Info (12022): Found design unit 1: states_pkg File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/states_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rst_clk_sync.vhd
    Info (12022): Found design unit 1: rst_clk_sync-bhv File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/rst_clk_sync.vhd Line: 13
    Info (12023): Found entity 1: rst_clk_sync File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/rst_clk_sync.vhd Line: 5
Info (12127): Elaborating entity "firpga" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(25): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(26): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 26
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(27): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(28): used implicit default value for signal "DRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(30): used implicit default value for signal "DRAM_LDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(31): used implicit default value for signal "DRAM_UDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 31
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(32): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(33): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 33
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(34): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(35): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(38): used implicit default value for signal "VGA_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 38
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(39): used implicit default value for signal "VGA_G" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 39
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(40): used implicit default value for signal "VGA_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 40
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(41): used implicit default value for signal "VGA_HS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 41
Warning (10541): VHDL Signal Declaration warning at firpga.vhd(42): used implicit default value for signal "VGA_VS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at firpga.vhd(116): object "output_data" assigned a value but never read File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 116
Warning (10036): Verilog HDL or VHDL warning at firpga.vhd(120): object "output_source" assigned a value but never read File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 120
Info (12128): Elaborating entity "in_module" for hierarchy "in_module:input" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 126
Warning (10540): VHDL Signal Declaration warning at in_module.vhd(53): used explicit default value for signal "i2s_data" because signal was never assigned a value File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/in_module.vhd Line: 53
Warning (10540): VHDL Signal Declaration warning at in_module.vhd(54): used explicit default value for signal "ppm_data" because signal was never assigned a value File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/in_module.vhd Line: 54
Warning (10492): VHDL Process Statement warning at in_module.vhd(75): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/in_module.vhd Line: 75
Warning (10492): VHDL Process Statement warning at in_module.vhd(77): signal "cur_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/in_module.vhd Line: 77
Warning (10492): VHDL Process Statement warning at in_module.vhd(77): signal "read_complete" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/in_module.vhd Line: 77
Info (12128): Elaborating entity "adc" for hierarchy "in_module:input|adc:wave_gen_input" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/in_module.vhd Line: 58
Info (12128): Elaborating entity "adc_adc_mega_0" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/adc.vhd Line: 54
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/adc_adc_mega_0.v Line: 58
Info (12128): Elaborating entity "altpll" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
Info (12130): Elaborated megafunction instantiation "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
Info (12133): Instantiated megafunction "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" with the following parameter: File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MAX10_ADC_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v
    Info (12023): Found entity 1: MAX10_ADC_PLL_altpll File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/db/max10_adc_pll_altpll.v Line: 30
Info (12128): Elaborating entity "MAX10_ADC_PLL_altpll" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll|MAX10_ADC_PLL_altpll:auto_generated" File: e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "DE10_Lite_ADC_Core_modular_adc_0" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 179
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 118
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_control.v Line: 121
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object "sync_ctrl_state_nxt" assigned a value but never read File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 83
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
Info (12130): Elaborated megafunction instantiation "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
Info (12133): Instantiated megafunction "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 957
Info (12128): Elaborating entity "scfifo" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
Info (12130): Elaborated megafunction instantiation "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
Info (12133): Instantiated megafunction "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_control.v Line: 165
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 186
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 204
Info (12128): Elaborating entity "altera_modular_adc_sequencer" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 269
Info (12128): Elaborating entity "altera_modular_adc_sequencer_csr" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_sequencer.v Line: 227
Info (12128): Elaborating entity "altera_modular_adc_sequencer_ctrl" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_sequencer.v Line: 317
Info (12128): Elaborating entity "altera_modular_adc_sample_store" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 288
Info (12128): Elaborating entity "altera_modular_adc_sample_store_ram" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_sample_store.v Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
Info (12130): Elaborated megafunction instantiation "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
Info (12133): Instantiated megafunction "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf
    Info (12023): Found entity 1: altsyncram_v5s1 File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/db/altsyncram_v5s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v5s1" for hierarchy "in_module:input|adc:wave_gen_input|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated" File: e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "accelerometer" for hierarchy "in_module:input|accelerometer:ACC" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/in_module.vhd Line: 63
Info (12128): Elaborating entity "reset_delay" for hierarchy "in_module:input|accelerometer:ACC|reset_delay:reset_delay_acc" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/accelerometer.vhd Line: 68
Info (12128): Elaborating entity "spi_pll" for hierarchy "in_module:input|accelerometer:ACC|spi_pll:spi_pll_acc" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/accelerometer.vhd Line: 73
Info (12128): Elaborating entity "altpll" for hierarchy "in_module:input|accelerometer:ACC|spi_pll:spi_pll_acc|altpll:altpll_component" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/accelerometer/spi_pll.v Line: 104
Info (12130): Elaborated megafunction instantiation "in_module:input|accelerometer:ACC|spi_pll:spi_pll_acc|altpll:altpll_component" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/accelerometer/spi_pll.v Line: 104
Info (12133): Instantiated megafunction "in_module:input|accelerometer:ACC|spi_pll:spi_pll_acc|altpll:altpll_component" with the following parameter: File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/accelerometer/spi_pll.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "277778"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "166667"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=spi_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/spi_pll_altpll.v
    Info (12023): Found entity 1: spi_pll_altpll File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/db/spi_pll_altpll.v Line: 30
Info (12128): Elaborating entity "spi_pll_altpll" for hierarchy "in_module:input|accelerometer:ACC|spi_pll:spi_pll_acc|altpll:altpll_component|spi_pll_altpll:auto_generated" File: e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "spi_ee_config" for hierarchy "in_module:input|accelerometer:ACC|spi_ee_config:spi_ee_config_acc" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/accelerometer.vhd Line: 79
Warning (10230): Verilog HDL assignment warning at spi_ee_config.v(114): truncated value with size 32 to match size of target (15) File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/accelerometer/spi_ee_config.v Line: 114
Info (12128): Elaborating entity "spi_controller" for hierarchy "in_module:input|accelerometer:ACC|spi_ee_config:spi_ee_config_acc|spi_controller:u_spi_controller" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/accelerometer/spi_ee_config.v Line: 61
Info (12128): Elaborating entity "firfilter" for hierarchy "firfilter:fir_filter" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 139
Warning (10541): VHDL Signal Declaration warning at firfilter.vhd(15): used implicit default value for signal "rom_loaded" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firfilter.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at firfilter.vhd(44): used implicit default value for signal "coefficients" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firfilter.vhd Line: 44
Warning (10492): VHDL Process Statement warning at firfilter.vhd(93): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firfilter.vhd Line: 93
Warning (10492): VHDL Process Statement warning at firfilter.vhd(95): signal "cur_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firfilter.vhd Line: 95
Warning (10492): VHDL Process Statement warning at firfilter.vhd(103): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firfilter.vhd Line: 103
Warning (10492): VHDL Process Statement warning at firfilter.vhd(112): signal "cur_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firfilter.vhd Line: 112
Warning (10492): VHDL Process Statement warning at firfilter.vhd(127): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firfilter.vhd Line: 127
Error (10324): VHDL Expression error at firfilter.vhd(137): expression "('0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0')" has 32 elements ; expected 24 elements. File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firfilter.vhd Line: 137
Error (12152): Can't elaborate user hierarchy "firfilter:fir_filter" File: D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.vhd Line: 139
Info (144001): Generated suppressed messages file D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 32 warnings
    Error: Peak virtual memory: 4805 megabytes
    Error: Processing ended: Sun Oct 03 10:17:12 2021
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Documents/OneDrive - The University of Western Australia/ELEC5552/firpga/firpga.map.smsg.


