# -------------------------------------------------------------------------- #
#
# Copyright (C) 2024  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
# Date created = 10:57:30  August 01, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		add_16_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE AUTO
set_global_assignment -name TOP_LEVEL_ENTITY add_16
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 23.1STD.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:57:30  AUGUST 01, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "23.1std.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH add_16_tb -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME add_16_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id add_16_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME add_16_tb -section_id add_16_tb
set_global_assignment -name VERILOG_FILE ../../adder/rtl/half_adder.v
set_global_assignment -name VERILOG_FILE ../../adder/rtl/full_adder.v
set_global_assignment -name VERILOG_FILE ../../adder/rtl/add_16_simple.v
set_global_assignment -name VERILOG_FILE ../../adder/rtl/add_16_seq.v
set_global_assignment -name VERILOG_FILE ../../adder/rtl/add_16.v
set_global_assignment -name VERILOG_FILE ../../adder/rtl/add_4.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name VERILOG_TEST_BENCH_FILE ../../adder/sim/half_adder_tb.v
set_global_assignment -name VERILOG_TEST_BENCH_FILE ../../adder/sim/add_16_seq_tb.v
set_global_assignment -name VERILOG_TEST_BENCH_FILE ../../adder/sim/add_16_tb.v
set_global_assignment -name EDA_TEST_BENCH_FILE ../../adder/sim/add_16_tb.v -section_id add_16_tb
set_global_assignment -name EDA_TEST_BENCH_NAME half_adder_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id half_adder_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME half_adder_tb -section_id half_adder_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../../adder/sim/half_adder_tb.v -section_id half_adder_tb
set_global_assignment -name EDA_TEST_BENCH_NAME add_16_seq_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id add_16_seq_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME add_16_seq_tb -section_id add_16_seq_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../../adder/sim/add_16_seq_tb.v -section_id add_16_seq_tb