ENOMEM	,	V_52
"rgb"	,	L_2
drm_panel_enable	,	F_17
drm_encoder_helper_add	,	F_41
output	,	V_3
drm_device	,	V_53
dev	,	V_46
MODE_OK	,	V_17
drm_encoder_init	,	F_40
clk_parent	,	V_45
SC1_H_QUALIFIER_NONE	,	V_34
drm_panel_unprepare	,	F_20
dpms	,	V_58
ARRAY_SIZE	,	F_13
clk	,	V_44
"failed to get parent clock\n"	,	L_5
tegra_output	,	V_2
tegra_dc_state_setup_clock	,	F_24
DRM_MODE_DPMS_OFF	,	V_59
tegra_dc	,	V_4
encoder	,	V_19
"failed to get clock\n"	,	L_3
clk_set_parent	,	F_34
crtc	,	V_41
to_rgb	,	F_1
connector	,	V_13
LVS_OUTPUT_POLARITY_LOW	,	V_27
of_node	,	V_49
GFP_KERNEL	,	V_51
DISP_ORDER_RED_BLUE	,	V_31
rgb_enable	,	V_23
DISP_DATA_FORMAT_DF1P1C	,	V_29
ENODEV	,	V_50
tegra_dc_writel	,	F_4
tegra_dc_rgb_exit	,	F_46
device_node	,	V_47
drm_mode_connector_attach_encoder	,	F_42
DE_SELECT_ACTIVE	,	V_24
DC_DISP_DISP_INTERFACE_CONTROL	,	V_32
tegra_rgb_encoder_prepare	,	F_8
tegra_rgb_encoder_atomic_check	,	F_21
drm_mode_status	,	V_15
tegra_dc_readl	,	F_14
tegra_dc_rgb_init	,	F_37
panel	,	V_22
table	,	V_7
err	,	V_43
i	,	V_9
drm_connector_state	,	V_39
DC_DISP_SHIFT_CLOCK_OPTIONS	,	V_35
drm_panel_prepare	,	F_12
of_get_child_by_name	,	F_27
DISP_ALIGNMENT_MSB	,	V_30
"failed to initialize output: %d\n"	,	L_7
dc	,	V_5
pclk	,	V_42
tegra_output_probe	,	F_30
num	,	V_8
tegra_rgb_encoder_helper_funcs	,	V_62
possible_crtcs	,	V_63
to_tegra_dc	,	F_22
mode	,	V_14
tegra_rgb_encoder_mode_set	,	F_10
drm_encoder	,	V_18
u32	,	T_1
drm_crtc_mask	,	F_45
tegra_dc_rgb_remove	,	F_35
"failed to set parent clock: %d\n"	,	L_6
of_device_is_available	,	F_28
tegra_rgb_encoder_disable	,	F_18
drm	,	V_54
drm_display_mode	,	V_16
offset	,	V_11
adjusted	,	V_20
crtc_state	,	V_38
DRM_MODE_CONNECTOR_LVDS	,	V_56
PTR_ERR	,	F_33
DE_CONTROL_NORMAL	,	V_25
clk_get_rate	,	F_23
rgb_disable	,	V_36
drm_connector_register	,	F_43
tegra_rgb_encoder_commit	,	F_9
LHS_OUTPUT_POLARITY_LOW	,	V_28
devm_kzalloc	,	F_29
np	,	V_48
drm_crtc_state	,	V_37
tegra_output_remove	,	F_36
drm_connector	,	V_12
"parent"	,	L_4
rgb	,	V_21
tegra_rgb_encoder_dpms	,	F_7
tegra_dc_rgb_probe	,	F_26
dev_err	,	F_25
tegra_dc_write_regs	,	F_3
tegra_rgb_connector_mode_valid	,	F_6
tegra_rgb	,	V_1
reg_entry	,	V_6
conn_state	,	V_40
tegra_dc_commit	,	F_16
tegra_output_exit	,	F_47
encoder_to_output	,	F_11
value	,	V_10
DC_COM_PIN_OUTPUT_POLARITY	,	F_15
devm_clk_get	,	F_31
tegra_rgb_encoder_funcs	,	V_60
DC_DISP_DATA_ENABLE_OPTIONS	,	V_26
DRM_MODE_ENCODER_LVDS	,	V_61
tegra_output_init	,	F_44
tegra_rgb_connector_dpms	,	F_5
"failed to setup CRTC state: %d\n"	,	L_1
SC0_H_QUALIFIER_NONE	,	V_33
drm_connector_helper_add	,	F_39
container_of	,	F_2
tegra_rgb_connector_funcs	,	V_55
drm_panel_disable	,	F_19
drm_connector_init	,	F_38
tegra_rgb_connector_helper_funcs	,	V_57
IS_ERR	,	F_32
base	,	V_64
