/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : cb_infra_rgu.h
//[Revision time]   : Mon Oct 30 22:49:40 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __CB_INFRA_RGU_REGS_H__
#define __CB_INFRA_RGU_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CB_INFRA_RGU CR Definitions                     
//
//****************************************************************************

#define CB_INFRA_RGU_BASE                                      0x70028000u

#define CB_INFRA_RGU_RGU_DUMMY_ADDR                            (CB_INFRA_RGU_BASE + 0x018u) // 8018
#define CB_INFRA_RGU_HIF_MEM_CTL_PD_ADDR                       (CB_INFRA_RGU_BASE + 0x01Cu) // 801C
#define CB_INFRA_RGU_HIF_MEM_CTL_PD_2_ADDR                     (CB_INFRA_RGU_BASE + 0x024u) // 8024
#define CB_INFRA_RGU_CB_INFRA_DBG_SEL_ADDR                     (CB_INFRA_RGU_BASE + 0x02Cu) // 802C
#define CB_INFRA_RGU_HIFCR_3_ADDR                              (CB_INFRA_RGU_BASE + 0x034u) // 8034
#define CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_ADDR                   (CB_INFRA_RGU_BASE + 0x350u) // 8350
#define CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_ADDR                 (CB_INFRA_RGU_BASE + 0x354u) // 8354
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_0_ADDR             (CB_INFRA_RGU_BASE + 0x360u) // 8360
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_1_ADDR             (CB_INFRA_RGU_BASE + 0x364u) // 8364
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_2_ADDR             (CB_INFRA_RGU_BASE + 0x368u) // 8368
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_3_ADDR             (CB_INFRA_RGU_BASE + 0x36Cu) // 836C
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_4_ADDR             (CB_INFRA_RGU_BASE + 0x370u) // 8370
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_5_ADDR             (CB_INFRA_RGU_BASE + 0x374u) // 8374
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_6_ADDR             (CB_INFRA_RGU_BASE + 0x378u) // 8378
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_7_ADDR             (CB_INFRA_RGU_BASE + 0x37Cu) // 837C
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_0_ADDR            (CB_INFRA_RGU_BASE + 0x380u) // 8380
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_1_ADDR            (CB_INFRA_RGU_BASE + 0x384u) // 8384
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_2_ADDR            (CB_INFRA_RGU_BASE + 0x388u) // 8388
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_3_ADDR            (CB_INFRA_RGU_BASE + 0x38Cu) // 838C
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_4_ADDR            (CB_INFRA_RGU_BASE + 0x390u) // 8390
#define CB_INFRA_RGU_CB_INFRA_TMBIST_CTL_ADDR                  (CB_INFRA_RGU_BASE + 0x3A0u) // 83A0
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_ADDR                    (CB_INFRA_RGU_BASE + 0x3C0u) // 83C0
#define CB_INFRA_RGU_TOP_RGU_WDT_RST_EN_ADDR                   (CB_INFRA_RGU_BASE + 0x400u) // 8400
#define CB_INFRA_RGU_TOP_RGU_L0_RST_ADDR                       (CB_INFRA_RGU_BASE + 0x408u) // 8408
#define CB_INFRA_RGU_CB_INFRA_SW_RST_B_ADDR                    (CB_INFRA_RGU_BASE + 0x410u) // 8410
#define CB_INFRA_RGU_CB_INFRA_SW_RST_B_SET_ADDR                (CB_INFRA_RGU_BASE + 0x414u) // 8414
#define CB_INFRA_RGU_CB_INFRA_SW_RST_B_CLR_ADDR                (CB_INFRA_RGU_BASE + 0x418u) // 8418
#define CB_INFRA_RGU_CB_INFRA_EFUSE_AUTOLOAD_ADDR              (CB_INFRA_RGU_BASE + 0x420u) // 8420
#define CB_INFRA_RGU_PCIE_L2_REBOOT_EN_ADDR                    (CB_INFRA_RGU_BASE + 0x424u) // 8424
#define CB_INFRA_RGU_PCIE_CFG_RST_RST_L0_L05_ADDR              (CB_INFRA_RGU_BASE + 0x428u) // 8428
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_ADDR                      (CB_INFRA_RGU_BASE + 0x42Cu) // 842C
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_0_ADDR           (CB_INFRA_RGU_BASE + 0x430u) // 8430
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_1_ADDR           (CB_INFRA_RGU_BASE + 0x434u) // 8434
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_2_ADDR           (CB_INFRA_RGU_BASE + 0x438u) // 8438
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_3_ADDR           (CB_INFRA_RGU_BASE + 0x43Cu) // 843C
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_ADDR            (CB_INFRA_RGU_BASE + 0x440u) // 8440
#define CB_INFRA_RGU_BUS_TIMEOUT_FORCE_RDY_ADDR                (CB_INFRA_RGU_BASE + 0x448u) // 8448
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_TOP_ADDR          (CB_INFRA_RGU_BASE + 0x44Cu) // 844C
#define CB_INFRA_RGU_PCIE_2_L2_REBOOT_EN_ADDR                  (CB_INFRA_RGU_BASE + 0x450u) // 8450
#define CB_INFRA_RGU_PCIE_2_CFG_RST_RST_L0_L05_ADDR            (CB_INFRA_RGU_BASE + 0x454u) // 8454
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_P2P_ADDR          (CB_INFRA_RGU_BASE + 0x458u) // 8458
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_AHB_ON_ADDR       (CB_INFRA_RGU_BASE + 0x45Cu) // 845C
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_AHB_OFF_ADDR      (CB_INFRA_RGU_BASE + 0x460u) // 8460
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_APB_OFF_ADDR      (CB_INFRA_RGU_BASE + 0x464u) // 8464
#define CB_INFRA_RGU_WF_MISC_ADDR                              (CB_INFRA_RGU_BASE + 0x500u) // 8500
#define CB_INFRA_RGU_WF_L05_RECOV_ADDR                         (CB_INFRA_RGU_BASE + 0x504u) // 8504
#define CB_INFRA_RGU_WF_L05_BYPASS_ADDR                        (CB_INFRA_RGU_BASE + 0x508u) // 8508
#define CB_INFRA_RGU_BT_MISC_ADDR                              (CB_INFRA_RGU_BASE + 0x510u) // 8510
#define CB_INFRA_RGU_BT_L05_RECOV_ADDR                         (CB_INFRA_RGU_BASE + 0x514u) // 8514
#define CB_INFRA_RGU_BT_L05_BYPASS_ADDR                        (CB_INFRA_RGU_BASE + 0x518u) // 8518
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_CON_ADDR                  (CB_INFRA_RGU_BASE + 0x520u) // 8520
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_0_ADDR                    (CB_INFRA_RGU_BASE + 0x524u) // 8524
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_1_ADDR                    (CB_INFRA_RGU_BASE + 0x528u) // 8528
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_0_ADDR                (CB_INFRA_RGU_BASE + 0x530u) // 8530
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_1_ADDR                (CB_INFRA_RGU_BASE + 0x534u) // 8534
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_2_ADDR                (CB_INFRA_RGU_BASE + 0x538u) // 8538
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_0_ADDR                (CB_INFRA_RGU_BASE + 0x540u) // 8540
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_1_ADDR                (CB_INFRA_RGU_BASE + 0x544u) // 8544
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_2_ADDR                (CB_INFRA_RGU_BASE + 0x548u) // 8548
#define CB_INFRA_RGU_L05_RST_STS_WF_ADDR                       (CB_INFRA_RGU_BASE + 0x550u) // 8550
#define CB_INFRA_RGU_L05_RST_STS_BT_ADDR                       (CB_INFRA_RGU_BASE + 0x554u) // 8554
#define CB_INFRA_RGU_WF_SUBSYS_RST_ADDR                        (CB_INFRA_RGU_BASE + 0x600u) // 8600
#define CB_INFRA_RGU_WF_SUBSYS_PWR_ADDR                        (CB_INFRA_RGU_BASE + 0x604u) // 8604
#define CB_INFRA_RGU_BT_SUBSYS_RST_ADDR                        (CB_INFRA_RGU_BASE + 0x610u) // 8610
#define CB_INFRA_RGU_FLR_CTL_ADDR                              (CB_INFRA_RGU_BASE + 0x620u) // 8620
#define CB_INFRA_RGU_SLP_PROT_RDY_STAT_ADDR                    (CB_INFRA_RGU_BASE + 0x730u) // 8730
#define CB_INFRA_RGU_SLP_PROT_TIMEOUT_CTRL_ADDR                (CB_INFRA_RGU_BASE + 0x734u) // 8734
#define CB_INFRA_RGU_SLP_PROT_TIMEOUT_STA_ADDR                 (CB_INFRA_RGU_BASE + 0x738u) // 8738
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_ADDR                    (CB_INFRA_RGU_BASE + 0x800u) // 8800
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_SET_ADDR                (CB_INFRA_RGU_BASE + 0x804u) // 8804
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_CLR_ADDR                (CB_INFRA_RGU_BASE + 0x808u) // 8808
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_AC_MODE_ADDR            (CB_INFRA_RGU_BASE + 0x80Cu) // 880C
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_ADDR                    (CB_INFRA_RGU_BASE + 0x810u) // 8810
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_SET_ADDR                (CB_INFRA_RGU_BASE + 0x814u) // 8814
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_CLR_ADDR                (CB_INFRA_RGU_BASE + 0x818u) // 8818
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_AC_MODE_ADDR            (CB_INFRA_RGU_BASE + 0x81Cu) // 881C
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_ADDR                    (CB_INFRA_RGU_BASE + 0x820u) // 8820
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_SET_ADDR                (CB_INFRA_RGU_BASE + 0x824u) // 8824
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_CLR_ADDR                (CB_INFRA_RGU_BASE + 0x828u) // 8828
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_AC_MODE_ADDR            (CB_INFRA_RGU_BASE + 0x82Cu) // 882C
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_ADDR                    (CB_INFRA_RGU_BASE + 0x830u) // 8830
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_SET_ADDR                (CB_INFRA_RGU_BASE + 0x834u) // 8834
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_CLR_ADDR                (CB_INFRA_RGU_BASE + 0x838u) // 8838
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_AC_MODE_ADDR            (CB_INFRA_RGU_BASE + 0x83Cu) // 883C
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_ADDR                    (CB_INFRA_RGU_BASE + 0x840u) // 8840
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_SET_ADDR                (CB_INFRA_RGU_BASE + 0x844u) // 8844
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_CLR_ADDR                (CB_INFRA_RGU_BASE + 0x848u) // 8848
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_AC_MODE_ADDR            (CB_INFRA_RGU_BASE + 0x84Cu) // 884C
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_ADDR                    (CB_INFRA_RGU_BASE + 0x850u) // 8850
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_SET_ADDR                (CB_INFRA_RGU_BASE + 0x854u) // 8854
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_CLR_ADDR                (CB_INFRA_RGU_BASE + 0x858u) // 8858
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_AC_MODE_ADDR            (CB_INFRA_RGU_BASE + 0x85Cu) // 885C
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_ADDR                    (CB_INFRA_RGU_BASE + 0x860u) // 8860
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_SET_ADDR                (CB_INFRA_RGU_BASE + 0x864u) // 8864
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_CLR_ADDR                (CB_INFRA_RGU_BASE + 0x868u) // 8868
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_AC_MODE_ADDR            (CB_INFRA_RGU_BASE + 0x86Cu) // 886C
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_ADDR                    (CB_INFRA_RGU_BASE + 0x870u) // 8870
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_SET_ADDR                (CB_INFRA_RGU_BASE + 0x874u) // 8874
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_CLR_ADDR                (CB_INFRA_RGU_BASE + 0x878u) // 8878
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_AC_MODE_ADDR            (CB_INFRA_RGU_BASE + 0x87Cu) // 887C
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_ADDR                    (CB_INFRA_RGU_BASE + 0x880u) // 8880
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_SET_ADDR                (CB_INFRA_RGU_BASE + 0x884u) // 8884
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_CLR_ADDR                (CB_INFRA_RGU_BASE + 0x888u) // 8888
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_AC_MODE_ADDR            (CB_INFRA_RGU_BASE + 0x88Cu) // 888C
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_ADDR                    (CB_INFRA_RGU_BASE + 0x890u) // 8890
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_SET_ADDR                (CB_INFRA_RGU_BASE + 0x894u) // 8894
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_CLR_ADDR                (CB_INFRA_RGU_BASE + 0x898u) // 8898
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_AC_MODE_ADDR            (CB_INFRA_RGU_BASE + 0x89Cu) // 889C
#define CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_ADDR                   (CB_INFRA_RGU_BASE + 0x8A0u) // 88A0
#define CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_SET_ADDR               (CB_INFRA_RGU_BASE + 0x8A4u) // 88A4
#define CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_CLR_ADDR               (CB_INFRA_RGU_BASE + 0x8A8u) // 88A8
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_ADDR                (CB_INFRA_RGU_BASE + 0x900u) // 8900
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_ADDR            (CB_INFRA_RGU_BASE + 0x904u) // 8904
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_ADDR            (CB_INFRA_RGU_BASE + 0x908u) // 8908
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_ADDR           (CB_INFRA_RGU_BASE + 0xA00u) // 8A00
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_ADDR                (CB_INFRA_RGU_BASE + 0xA20u) // 8A20
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_ADDR                (CB_INFRA_RGU_BASE + 0xA24u) // 8A24
#define CB_INFRA_RGU_CB_INT_DFD_EN_VLD_0_ADDR                  (CB_INFRA_RGU_BASE + 0xA60u) // 8A60
#define CB_INFRA_RGU_CB_INT_DFD_EN_VLD_1_ADDR                  (CB_INFRA_RGU_BASE + 0xA64u) // 8A64
#define CB_INFRA_RGU_CB_INT_DFD_EN_VLD_2_ADDR                  (CB_INFRA_RGU_BASE + 0xA68u) // 8A68
#define CB_INFRA_RGU_CB_INT_DFD_EN_POL_0_ADDR                  (CB_INFRA_RGU_BASE + 0xA70u) // 8A70
#define CB_INFRA_RGU_CB_INT_DFD_EN_POL_1_ADDR                  (CB_INFRA_RGU_BASE + 0xA74u) // 8A74
#define CB_INFRA_RGU_CB_INT_DFD_EN_POL_2_ADDR                  (CB_INFRA_RGU_BASE + 0xA78u) // 8A78
#define CB_INFRA_RGU_MSI_MASK_LOCK_ADDR                        (CB_INFRA_RGU_BASE + 0xB10u) // 8B10
#define CB_INFRA_RGU_WF_MSI_TO_CBMCU_MASK_ADDR                 (CB_INFRA_RGU_BASE + 0xB20u) // 8B20
#define CB_INFRA_RGU_BT_MSI_TO_CBMCU_MASK_ADDR                 (CB_INFRA_RGU_BASE + 0xB24u) // 8B24
#define CB_INFRA_RGU_ZB_MSI_TO_CBMCU_MASK_ADDR                 (CB_INFRA_RGU_BASE + 0xB28u) // 8B28
#define CB_INFRA_RGU_WF_MSI_TO_PCIE_MASK_ADDR                  (CB_INFRA_RGU_BASE + 0xB30u) // 8B30
#define CB_INFRA_RGU_BT_MSI_TO_PCIE_MASK_ADDR                  (CB_INFRA_RGU_BASE + 0xB34u) // 8B34
#define CB_INFRA_RGU_ZB_MSI_TO_PCIE_MASK_ADDR                  (CB_INFRA_RGU_BASE + 0xB38u) // 8B38
#define CB_INFRA_RGU_WF_MSI_TO_MBU_MASK_ADDR                   (CB_INFRA_RGU_BASE + 0xB40u) // 8B40
#define CB_INFRA_RGU_BT_MSI_TO_MBU_MASK_ADDR                   (CB_INFRA_RGU_BASE + 0xB44u) // 8B44
#define CB_INFRA_RGU_ZB_MSI_TO_MBU_MASK_ADDR                   (CB_INFRA_RGU_BASE + 0xB48u) // 8B48
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_STA_ADDR             (CB_INFRA_RGU_BASE + 0xB88u) // 8B88
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_FLG_ADDR             (CB_INFRA_RGU_BASE + 0xB8Cu) // 8B8C
#define CB_INFRA_RGU_PERI_INT_CORE_MAP_CFG_ADDR                (CB_INFRA_RGU_BASE + 0xBA0u) // 8BA0
#define CB_INFRA_RGU_PERI_INT_CORE_MAP_LOCK_ADDR               (CB_INFRA_RGU_BASE + 0xBA4u) // 8BA4




/* =====================================================================================

  ---RGU_DUMMY (0x70028000 + 0x018u)---

    RESERVED0[9..0]              - (RO) Reserved bits
    DUMMY[15..10]                - (RW) dummy register, do not W/R
    RESERVED16[23..16]           - (RO) Reserved bits
    DEBUG_SEL[31..24]            - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_RGU_DUMMY_DEBUG_SEL_ADDR                  CB_INFRA_RGU_RGU_DUMMY_ADDR
#define CB_INFRA_RGU_RGU_DUMMY_DEBUG_SEL_MASK                  0xFF000000u                // DEBUG_SEL[31..24]
#define CB_INFRA_RGU_RGU_DUMMY_DEBUG_SEL_SHFT                  24u
#define CB_INFRA_RGU_RGU_DUMMY_DUMMY_ADDR                      CB_INFRA_RGU_RGU_DUMMY_ADDR
#define CB_INFRA_RGU_RGU_DUMMY_DUMMY_MASK                      0x0000FC00u                // DUMMY[15..10]
#define CB_INFRA_RGU_RGU_DUMMY_DUMMY_SHFT                      10u

/* =====================================================================================

  ---HIF_MEM_CTL_PD (0x70028000 + 0x01Cu)---

    DUMMY_ECO_0[23..0]           - (RW)  xxx 
    DUMMY_ECO[31..24]            - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_HIF_MEM_CTL_PD_DUMMY_ECO_ADDR             CB_INFRA_RGU_HIF_MEM_CTL_PD_ADDR
#define CB_INFRA_RGU_HIF_MEM_CTL_PD_DUMMY_ECO_MASK             0xFF000000u                // DUMMY_ECO[31..24]
#define CB_INFRA_RGU_HIF_MEM_CTL_PD_DUMMY_ECO_SHFT             24u
#define CB_INFRA_RGU_HIF_MEM_CTL_PD_DUMMY_ECO_0_ADDR           CB_INFRA_RGU_HIF_MEM_CTL_PD_ADDR
#define CB_INFRA_RGU_HIF_MEM_CTL_PD_DUMMY_ECO_0_MASK           0x00FFFFFFu                // DUMMY_ECO_0[23..0]
#define CB_INFRA_RGU_HIF_MEM_CTL_PD_DUMMY_ECO_0_SHFT           0u

/* =====================================================================================

  ---HIF_MEM_CTL_PD_2 (0x70028000 + 0x024u)---

    DUMMY_ECO_1[11..0]           - (RW)  xxx 
    DUMMY_ECO_2[31..12]          - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_HIF_MEM_CTL_PD_2_DUMMY_ECO_2_ADDR         CB_INFRA_RGU_HIF_MEM_CTL_PD_2_ADDR
#define CB_INFRA_RGU_HIF_MEM_CTL_PD_2_DUMMY_ECO_2_MASK         0xFFFFF000u                // DUMMY_ECO_2[31..12]
#define CB_INFRA_RGU_HIF_MEM_CTL_PD_2_DUMMY_ECO_2_SHFT         12u
#define CB_INFRA_RGU_HIF_MEM_CTL_PD_2_DUMMY_ECO_1_ADDR         CB_INFRA_RGU_HIF_MEM_CTL_PD_2_ADDR
#define CB_INFRA_RGU_HIF_MEM_CTL_PD_2_DUMMY_ECO_1_MASK         0x00000FFFu                // DUMMY_ECO_1[11..0]
#define CB_INFRA_RGU_HIF_MEM_CTL_PD_2_DUMMY_ECO_1_SHFT         0u

/* =====================================================================================

  ---CB_INFRA_DBG_SEL (0x70028000 + 0x02Cu)---

    CB_INFRA_DBG_SEL_0[7..0]     - (RW)  xxx 
    CB_INFRA_DBG_SEL_1[15..8]    - (RW)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_DBG_SEL_CB_INFRA_DBG_SEL_1_ADDR  CB_INFRA_RGU_CB_INFRA_DBG_SEL_ADDR
#define CB_INFRA_RGU_CB_INFRA_DBG_SEL_CB_INFRA_DBG_SEL_1_MASK  0x0000FF00u                // CB_INFRA_DBG_SEL_1[15..8]
#define CB_INFRA_RGU_CB_INFRA_DBG_SEL_CB_INFRA_DBG_SEL_1_SHFT  8u
#define CB_INFRA_RGU_CB_INFRA_DBG_SEL_CB_INFRA_DBG_SEL_0_ADDR  CB_INFRA_RGU_CB_INFRA_DBG_SEL_ADDR
#define CB_INFRA_RGU_CB_INFRA_DBG_SEL_CB_INFRA_DBG_SEL_0_MASK  0x000000FFu                // CB_INFRA_DBG_SEL_0[7..0]
#define CB_INFRA_RGU_CB_INFRA_DBG_SEL_CB_INFRA_DBG_SEL_0_SHFT  0u

/* =====================================================================================

  ---HIFCR_3 (0x70028000 + 0x034u)---

    RESERVED0[11..0]             - (RO) Reserved bits
    FORCE_HIF_AXB_MODE[12]       - (RW)  xxx 
    HIF_TESTMODE_PROBE_SEL[14..13] - (RW)  xxx 
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_HIFCR_3_HIF_TESTMODE_PROBE_SEL_ADDR       CB_INFRA_RGU_HIFCR_3_ADDR
#define CB_INFRA_RGU_HIFCR_3_HIF_TESTMODE_PROBE_SEL_MASK       0x00006000u                // HIF_TESTMODE_PROBE_SEL[14..13]
#define CB_INFRA_RGU_HIFCR_3_HIF_TESTMODE_PROBE_SEL_SHFT       13u
#define CB_INFRA_RGU_HIFCR_3_FORCE_HIF_AXB_MODE_ADDR           CB_INFRA_RGU_HIFCR_3_ADDR
#define CB_INFRA_RGU_HIFCR_3_FORCE_HIF_AXB_MODE_MASK           0x00001000u                // FORCE_HIF_AXB_MODE[12]
#define CB_INFRA_RGU_HIFCR_3_FORCE_HIF_AXB_MODE_SHFT           12u

/* =====================================================================================

  ---CBTOP_PCIE_LP_EINT (0x70028000 + 0x350u)---

    PCIE_RG_PWR_EINT_EN[7..0]    - (RW)  xxx 
    PCIE_RG_PWR_EINT_MASK[15..8] - (RW)  xxx 
    PCIE_RG_PWR_EINT_CLR[23..16] - (WO)  xxx 
    PCIE_RG_PWR_EINT_STATUS[31..24] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_STATUS_ADDR CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_ADDR
#define CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_STATUS_MASK 0xFF000000u                // PCIE_RG_PWR_EINT_STATUS[31..24]
#define CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_STATUS_SHFT 24u
#define CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_CLR_ADDR CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_ADDR
#define CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_CLR_MASK 0x00FF0000u                // PCIE_RG_PWR_EINT_CLR[23..16]
#define CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_CLR_SHFT 16u
#define CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_MASK_ADDR CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_ADDR
#define CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_MASK_MASK 0x0000FF00u                // PCIE_RG_PWR_EINT_MASK[15..8]
#define CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_MASK_SHFT 8u
#define CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_EN_ADDR CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_ADDR
#define CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_EN_MASK 0x000000FFu                // PCIE_RG_PWR_EINT_EN[7..0]
#define CB_INFRA_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_EN_SHFT 0u

/* =====================================================================================

  ---CBTOP_PCIE_2_LP_EINT (0x70028000 + 0x354u)---

    PCIE_2_RG_PWR_EINT_EN[7..0]  - (RW)  xxx 
    PCIE_2_RG_PWR_EINT_MASK[15..8] - (RW)  xxx 
    PCIE_2_RG_PWR_EINT_CLR[23..16] - (WO)  xxx 
    PCIE_2_RG_PWR_EINT_STATUS[31..24] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_PCIE_2_RG_PWR_EINT_STATUS_ADDR CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_ADDR
#define CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_PCIE_2_RG_PWR_EINT_STATUS_MASK 0xFF000000u                // PCIE_2_RG_PWR_EINT_STATUS[31..24]
#define CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_PCIE_2_RG_PWR_EINT_STATUS_SHFT 24u
#define CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_PCIE_2_RG_PWR_EINT_CLR_ADDR CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_ADDR
#define CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_PCIE_2_RG_PWR_EINT_CLR_MASK 0x00FF0000u                // PCIE_2_RG_PWR_EINT_CLR[23..16]
#define CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_PCIE_2_RG_PWR_EINT_CLR_SHFT 16u
#define CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_PCIE_2_RG_PWR_EINT_MASK_ADDR CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_ADDR
#define CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_PCIE_2_RG_PWR_EINT_MASK_MASK 0x0000FF00u                // PCIE_2_RG_PWR_EINT_MASK[15..8]
#define CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_PCIE_2_RG_PWR_EINT_MASK_SHFT 8u
#define CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_PCIE_2_RG_PWR_EINT_EN_ADDR CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_ADDR
#define CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_PCIE_2_RG_PWR_EINT_EN_MASK 0x000000FFu                // PCIE_2_RG_PWR_EINT_EN[7..0]
#define CB_INFRA_RGU_CBTOP_PCIE_2_LP_EINT_PCIE_2_RG_PWR_EINT_EN_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_TMBIST_DELSEL_0 (0x70028000 + 0x360u)---

    CR_TMBIST_DELSEL_0[19..0]    - (RW)  xxx 
    CR_TMBIST_USE_DEFAULT_DELSEL_0[20] - (RW)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_0_CR_TMBIST_USE_DEFAULT_DELSEL_0_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_0_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_0_CR_TMBIST_USE_DEFAULT_DELSEL_0_MASK 0x00100000u                // CR_TMBIST_USE_DEFAULT_DELSEL_0[20]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_0_CR_TMBIST_USE_DEFAULT_DELSEL_0_SHFT 20u
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_0_CR_TMBIST_DELSEL_0_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_0_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_0_CR_TMBIST_DELSEL_0_MASK 0x000FFFFFu                // CR_TMBIST_DELSEL_0[19..0]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_0_CR_TMBIST_DELSEL_0_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_TMBIST_DELSEL_1 (0x70028000 + 0x364u)---

    CR_TMBIST_DELSEL_1[19..0]    - (RW)  xxx 
    CR_TMBIST_USE_DEFAULT_DELSEL_1[20] - (RW)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_1_CR_TMBIST_USE_DEFAULT_DELSEL_1_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_1_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_1_CR_TMBIST_USE_DEFAULT_DELSEL_1_MASK 0x00100000u                // CR_TMBIST_USE_DEFAULT_DELSEL_1[20]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_1_CR_TMBIST_USE_DEFAULT_DELSEL_1_SHFT 20u
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_1_CR_TMBIST_DELSEL_1_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_1_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_1_CR_TMBIST_DELSEL_1_MASK 0x000FFFFFu                // CR_TMBIST_DELSEL_1[19..0]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_1_CR_TMBIST_DELSEL_1_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_TMBIST_DELSEL_2 (0x70028000 + 0x368u)---

    CR_TMBIST_DELSEL_2[19..0]    - (RW)  xxx 
    CR_TMBIST_USE_DEFAULT_DELSEL_2[20] - (RW)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_2_CR_TMBIST_USE_DEFAULT_DELSEL_2_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_2_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_2_CR_TMBIST_USE_DEFAULT_DELSEL_2_MASK 0x00100000u                // CR_TMBIST_USE_DEFAULT_DELSEL_2[20]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_2_CR_TMBIST_USE_DEFAULT_DELSEL_2_SHFT 20u
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_2_CR_TMBIST_DELSEL_2_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_2_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_2_CR_TMBIST_DELSEL_2_MASK 0x000FFFFFu                // CR_TMBIST_DELSEL_2[19..0]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_2_CR_TMBIST_DELSEL_2_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_TMBIST_DELSEL_3 (0x70028000 + 0x36Cu)---

    CR_TMBIST_DELSEL_3[19..0]    - (RW)  xxx 
    CR_TMBIST_USE_DEFAULT_DELSEL_3[20] - (RW)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_3_CR_TMBIST_USE_DEFAULT_DELSEL_3_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_3_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_3_CR_TMBIST_USE_DEFAULT_DELSEL_3_MASK 0x00100000u                // CR_TMBIST_USE_DEFAULT_DELSEL_3[20]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_3_CR_TMBIST_USE_DEFAULT_DELSEL_3_SHFT 20u
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_3_CR_TMBIST_DELSEL_3_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_3_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_3_CR_TMBIST_DELSEL_3_MASK 0x000FFFFFu                // CR_TMBIST_DELSEL_3[19..0]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_3_CR_TMBIST_DELSEL_3_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_TMBIST_DELSEL_4 (0x70028000 + 0x370u)---

    CR_TMBIST_DELSEL_4[19..0]    - (RW)  xxx 
    CR_TMBIST_USE_DEFAULT_DELSEL_4[20] - (RW)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_4_CR_TMBIST_USE_DEFAULT_DELSEL_4_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_4_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_4_CR_TMBIST_USE_DEFAULT_DELSEL_4_MASK 0x00100000u                // CR_TMBIST_USE_DEFAULT_DELSEL_4[20]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_4_CR_TMBIST_USE_DEFAULT_DELSEL_4_SHFT 20u
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_4_CR_TMBIST_DELSEL_4_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_4_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_4_CR_TMBIST_DELSEL_4_MASK 0x000FFFFFu                // CR_TMBIST_DELSEL_4[19..0]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_4_CR_TMBIST_DELSEL_4_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_TMBIST_DELSEL_5 (0x70028000 + 0x374u)---

    CR_TMBIST_DELSEL_5[19..0]    - (RW)  xxx 
    CR_TMBIST_USE_DEFAULT_DELSEL_5[20] - (RW)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_5_CR_TMBIST_USE_DEFAULT_DELSEL_5_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_5_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_5_CR_TMBIST_USE_DEFAULT_DELSEL_5_MASK 0x00100000u                // CR_TMBIST_USE_DEFAULT_DELSEL_5[20]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_5_CR_TMBIST_USE_DEFAULT_DELSEL_5_SHFT 20u
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_5_CR_TMBIST_DELSEL_5_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_5_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_5_CR_TMBIST_DELSEL_5_MASK 0x000FFFFFu                // CR_TMBIST_DELSEL_5[19..0]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_5_CR_TMBIST_DELSEL_5_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_TMBIST_DELSEL_6 (0x70028000 + 0x378u)---

    CR_TMBIST_DELSEL_6[19..0]    - (RW)  xxx 
    CR_TMBIST_USE_DEFAULT_DELSEL_6[20] - (RW)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_6_CR_TMBIST_USE_DEFAULT_DELSEL_6_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_6_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_6_CR_TMBIST_USE_DEFAULT_DELSEL_6_MASK 0x00100000u                // CR_TMBIST_USE_DEFAULT_DELSEL_6[20]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_6_CR_TMBIST_USE_DEFAULT_DELSEL_6_SHFT 20u
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_6_CR_TMBIST_DELSEL_6_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_6_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_6_CR_TMBIST_DELSEL_6_MASK 0x000FFFFFu                // CR_TMBIST_DELSEL_6[19..0]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_6_CR_TMBIST_DELSEL_6_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_TMBIST_DELSEL_7 (0x70028000 + 0x37Cu)---

    CR_TMBIST_DELSEL_7[19..0]    - (RW)  xxx 
    CR_TMBIST_USE_DEFAULT_DELSEL_7[20] - (RW)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_7_CR_TMBIST_USE_DEFAULT_DELSEL_7_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_7_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_7_CR_TMBIST_USE_DEFAULT_DELSEL_7_MASK 0x00100000u                // CR_TMBIST_USE_DEFAULT_DELSEL_7[20]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_7_CR_TMBIST_USE_DEFAULT_DELSEL_7_SHFT 20u
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_7_CR_TMBIST_DELSEL_7_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_7_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_7_CR_TMBIST_DELSEL_7_MASK 0x000FFFFFu                // CR_TMBIST_DELSEL_7[19..0]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_DELSEL_7_CR_TMBIST_DELSEL_7_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_TMBIST_PREFUSE_0 (0x70028000 + 0x380u)---

    CB_INFRA_TMBIST_PREFUSE_0[15..0] - (RO)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_0_CB_INFRA_TMBIST_PREFUSE_0_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_0_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_0_CB_INFRA_TMBIST_PREFUSE_0_MASK 0x0000FFFFu                // CB_INFRA_TMBIST_PREFUSE_0[15..0]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_0_CB_INFRA_TMBIST_PREFUSE_0_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_TMBIST_PREFUSE_1 (0x70028000 + 0x384u)---

    CB_INFRA_TMBIST_PREFUSE_1[15..0] - (RO)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_1_CB_INFRA_TMBIST_PREFUSE_1_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_1_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_1_CB_INFRA_TMBIST_PREFUSE_1_MASK 0x0000FFFFu                // CB_INFRA_TMBIST_PREFUSE_1[15..0]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_1_CB_INFRA_TMBIST_PREFUSE_1_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_TMBIST_PREFUSE_2 (0x70028000 + 0x388u)---

    CB_INFRA_TMBIST_PREFUSE_2[15..0] - (RO)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_2_CB_INFRA_TMBIST_PREFUSE_2_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_2_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_2_CB_INFRA_TMBIST_PREFUSE_2_MASK 0x0000FFFFu                // CB_INFRA_TMBIST_PREFUSE_2[15..0]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_2_CB_INFRA_TMBIST_PREFUSE_2_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_TMBIST_PREFUSE_3 (0x70028000 + 0x38Cu)---

    CB_INFRA_TMBIST_PREFUSE_3[15..0] - (RO)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_3_CB_INFRA_TMBIST_PREFUSE_3_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_3_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_3_CB_INFRA_TMBIST_PREFUSE_3_MASK 0x0000FFFFu                // CB_INFRA_TMBIST_PREFUSE_3[15..0]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_3_CB_INFRA_TMBIST_PREFUSE_3_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_TMBIST_PREFUSE_4 (0x70028000 + 0x390u)---

    CB_INFRA_TMBIST_PREFUSE_4[15..0] - (RO)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_4_CB_INFRA_TMBIST_PREFUSE_4_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_4_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_4_CB_INFRA_TMBIST_PREFUSE_4_MASK 0x0000FFFFu                // CB_INFRA_TMBIST_PREFUSE_4[15..0]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_PREFUSE_4_CB_INFRA_TMBIST_PREFUSE_4_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_TMBIST_CTL (0x70028000 + 0x3A0u)---

    CR_TMBIST_REG_FUSE_SEL[0]    - (RW)  xxx 
    CR_TMBIST_REG_FUSE_LOAD[1]   - (RW)  xxx 
    CR_TMBIST_REG_CTL_RST[2]     - (RW)  xxx 
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_TMBIST_CTL_CR_TMBIST_REG_CTL_RST_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_CTL_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_CTL_CR_TMBIST_REG_CTL_RST_MASK 0x00000004u                // CR_TMBIST_REG_CTL_RST[2]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_CTL_CR_TMBIST_REG_CTL_RST_SHFT 2u
#define CB_INFRA_RGU_CB_INFRA_TMBIST_CTL_CR_TMBIST_REG_FUSE_LOAD_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_CTL_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_CTL_CR_TMBIST_REG_FUSE_LOAD_MASK 0x00000002u                // CR_TMBIST_REG_FUSE_LOAD[1]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_CTL_CR_TMBIST_REG_FUSE_LOAD_SHFT 1u
#define CB_INFRA_RGU_CB_INFRA_TMBIST_CTL_CR_TMBIST_REG_FUSE_SEL_ADDR CB_INFRA_RGU_CB_INFRA_TMBIST_CTL_ADDR
#define CB_INFRA_RGU_CB_INFRA_TMBIST_CTL_CR_TMBIST_REG_FUSE_SEL_MASK 0x00000001u                // CR_TMBIST_REG_FUSE_SEL[0]
#define CB_INFRA_RGU_CB_INFRA_TMBIST_CTL_CR_TMBIST_REG_FUSE_SEL_SHFT 0u

/* =====================================================================================

  ---SUBSYS_IRQ_STATUS (0x70028000 + 0x3C0u)---

    CONN_WA2AP_WDT_IRQ_B[0]      - (RO)  xxx 
    CONN_WM2AP_WDT_IRQ_B[1]      - (RO)  xxx 
    BGF2AP_WDT_IRQ_B_1[2]        - (RO)  xxx 
    BGF2AP_WDT_IRQ_B[3]          - (RO)  xxx 
    CB_INFRA_OFF_TIMEOUT_INT_B[4] - (RO)  xxx 
    CB_INFRA_SLP_PROT_TIMEOUT_INT_B[5] - (RO)  xxx 
    CB_INFRA_BUS_TIMEOUT_INT_B[6] - (RO)  xxx 
    CONN_BUS_TIMEOUT_IRQ_B[7]    - (RO)  xxx 
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CONN_BUS_TIMEOUT_IRQ_B_ADDR CB_INFRA_RGU_SUBSYS_IRQ_STATUS_ADDR
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CONN_BUS_TIMEOUT_IRQ_B_MASK 0x00000080u                // CONN_BUS_TIMEOUT_IRQ_B[7]
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CONN_BUS_TIMEOUT_IRQ_B_SHFT 7u
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CB_INFRA_BUS_TIMEOUT_INT_B_ADDR CB_INFRA_RGU_SUBSYS_IRQ_STATUS_ADDR
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CB_INFRA_BUS_TIMEOUT_INT_B_MASK 0x00000040u                // CB_INFRA_BUS_TIMEOUT_INT_B[6]
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CB_INFRA_BUS_TIMEOUT_INT_B_SHFT 6u
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CB_INFRA_SLP_PROT_TIMEOUT_INT_B_ADDR CB_INFRA_RGU_SUBSYS_IRQ_STATUS_ADDR
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CB_INFRA_SLP_PROT_TIMEOUT_INT_B_MASK 0x00000020u                // CB_INFRA_SLP_PROT_TIMEOUT_INT_B[5]
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CB_INFRA_SLP_PROT_TIMEOUT_INT_B_SHFT 5u
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CB_INFRA_OFF_TIMEOUT_INT_B_ADDR CB_INFRA_RGU_SUBSYS_IRQ_STATUS_ADDR
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CB_INFRA_OFF_TIMEOUT_INT_B_MASK 0x00000010u                // CB_INFRA_OFF_TIMEOUT_INT_B[4]
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CB_INFRA_OFF_TIMEOUT_INT_B_SHFT 4u
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_BGF2AP_WDT_IRQ_B_ADDR   CB_INFRA_RGU_SUBSYS_IRQ_STATUS_ADDR
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_BGF2AP_WDT_IRQ_B_MASK   0x00000008u                // BGF2AP_WDT_IRQ_B[3]
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_BGF2AP_WDT_IRQ_B_SHFT   3u
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_BGF2AP_WDT_IRQ_B_1_ADDR CB_INFRA_RGU_SUBSYS_IRQ_STATUS_ADDR
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_BGF2AP_WDT_IRQ_B_1_MASK 0x00000004u                // BGF2AP_WDT_IRQ_B_1[2]
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_BGF2AP_WDT_IRQ_B_1_SHFT 2u
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CONN_WM2AP_WDT_IRQ_B_ADDR CB_INFRA_RGU_SUBSYS_IRQ_STATUS_ADDR
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CONN_WM2AP_WDT_IRQ_B_MASK 0x00000002u                // CONN_WM2AP_WDT_IRQ_B[1]
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CONN_WM2AP_WDT_IRQ_B_SHFT 1u
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CONN_WA2AP_WDT_IRQ_B_ADDR CB_INFRA_RGU_SUBSYS_IRQ_STATUS_ADDR
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CONN_WA2AP_WDT_IRQ_B_MASK 0x00000001u                // CONN_WA2AP_WDT_IRQ_B[0]
#define CB_INFRA_RGU_SUBSYS_IRQ_STATUS_CONN_WA2AP_WDT_IRQ_B_SHFT 0u

/* =====================================================================================

  ---TOP_RGU_WDT_RST_EN (0x70028000 + 0x400u)---

    WDT_RST_BYPASS[7..0]         - (RW)  xxx 
    cr_sw_l0_rst_en[8]           - (RW)  xxx 
    L05_RECOV_CONNSYS_SEL[9]     - (RW) 0:00
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_TOP_RGU_WDT_RST_EN_L05_RECOV_CONNSYS_SEL_ADDR CB_INFRA_RGU_TOP_RGU_WDT_RST_EN_ADDR
#define CB_INFRA_RGU_TOP_RGU_WDT_RST_EN_L05_RECOV_CONNSYS_SEL_MASK 0x00000200u                // L05_RECOV_CONNSYS_SEL[9]
#define CB_INFRA_RGU_TOP_RGU_WDT_RST_EN_L05_RECOV_CONNSYS_SEL_SHFT 9u
#define CB_INFRA_RGU_TOP_RGU_WDT_RST_EN_cr_sw_l0_rst_en_ADDR   CB_INFRA_RGU_TOP_RGU_WDT_RST_EN_ADDR
#define CB_INFRA_RGU_TOP_RGU_WDT_RST_EN_cr_sw_l0_rst_en_MASK   0x00000100u                // cr_sw_l0_rst_en[8]
#define CB_INFRA_RGU_TOP_RGU_WDT_RST_EN_cr_sw_l0_rst_en_SHFT   8u
#define CB_INFRA_RGU_TOP_RGU_WDT_RST_EN_WDT_RST_BYPASS_ADDR    CB_INFRA_RGU_TOP_RGU_WDT_RST_EN_ADDR
#define CB_INFRA_RGU_TOP_RGU_WDT_RST_EN_WDT_RST_BYPASS_MASK    0x000000FFu                // WDT_RST_BYPASS[7..0]
#define CB_INFRA_RGU_TOP_RGU_WDT_RST_EN_WDT_RST_BYPASS_SHFT    0u

/* =====================================================================================

  ---TOP_RGU_L0_RST (0x70028000 + 0x408u)---

    cr_sw_l0_rst[0]              - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_TOP_RGU_L0_RST_cr_sw_l0_rst_ADDR          CB_INFRA_RGU_TOP_RGU_L0_RST_ADDR
#define CB_INFRA_RGU_TOP_RGU_L0_RST_cr_sw_l0_rst_MASK          0x00000001u                // cr_sw_l0_rst[0]
#define CB_INFRA_RGU_TOP_RGU_L0_RST_cr_sw_l0_rst_SHFT          0u

/* =====================================================================================

  ---CB_INFRA_SW_RST_B (0x70028000 + 0x410u)---

    CB_INFRA_SW_RSTB_REG[15..0]  - (RW)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_SW_RST_B_CB_INFRA_SW_RSTB_REG_ADDR CB_INFRA_RGU_CB_INFRA_SW_RST_B_ADDR
#define CB_INFRA_RGU_CB_INFRA_SW_RST_B_CB_INFRA_SW_RSTB_REG_MASK 0x0000FFFFu                // CB_INFRA_SW_RSTB_REG[15..0]
#define CB_INFRA_RGU_CB_INFRA_SW_RST_B_CB_INFRA_SW_RSTB_REG_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_SW_RST_B_SET (0x70028000 + 0x414u)---

    CB_INFRA_SW_RSTB_REG[15..0]  - (WO)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_SW_RST_B_SET_CB_INFRA_SW_RSTB_REG_ADDR CB_INFRA_RGU_CB_INFRA_SW_RST_B_SET_ADDR
#define CB_INFRA_RGU_CB_INFRA_SW_RST_B_SET_CB_INFRA_SW_RSTB_REG_MASK 0x0000FFFFu                // CB_INFRA_SW_RSTB_REG[15..0]
#define CB_INFRA_RGU_CB_INFRA_SW_RST_B_SET_CB_INFRA_SW_RSTB_REG_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_SW_RST_B_CLR (0x70028000 + 0x418u)---

    CB_INFRA_SW_RSTB_REG[15..0]  - (WO)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_SW_RST_B_CLR_CB_INFRA_SW_RSTB_REG_ADDR CB_INFRA_RGU_CB_INFRA_SW_RST_B_CLR_ADDR
#define CB_INFRA_RGU_CB_INFRA_SW_RST_B_CLR_CB_INFRA_SW_RSTB_REG_MASK 0x0000FFFFu                // CB_INFRA_SW_RSTB_REG[15..0]
#define CB_INFRA_RGU_CB_INFRA_SW_RST_B_CLR_CB_INFRA_SW_RSTB_REG_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_EFUSE_AUTOLOAD (0x70028000 + 0x420u)---

    EFUSE_AUTOLOAD_VALID[8..0]   - (RO)  xxx 
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_EFUSE_AUTOLOAD_EFUSE_AUTOLOAD_VALID_ADDR CB_INFRA_RGU_CB_INFRA_EFUSE_AUTOLOAD_ADDR
#define CB_INFRA_RGU_CB_INFRA_EFUSE_AUTOLOAD_EFUSE_AUTOLOAD_VALID_MASK 0x000001FFu                // EFUSE_AUTOLOAD_VALID[8..0]
#define CB_INFRA_RGU_CB_INFRA_EFUSE_AUTOLOAD_EFUSE_AUTOLOAD_VALID_SHFT 0u

/* =====================================================================================

  ---PCIE_L2_REBOOT_EN (0x70028000 + 0x424u)---

    cr_pcie_l2_rebot_en[0]       - (RW)  xxx 
    cr_pcie_l2_mask[1]           - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_L2_REBOOT_EN_cr_pcie_l2_mask_ADDR    CB_INFRA_RGU_PCIE_L2_REBOOT_EN_ADDR
#define CB_INFRA_RGU_PCIE_L2_REBOOT_EN_cr_pcie_l2_mask_MASK    0x00000002u                // cr_pcie_l2_mask[1]
#define CB_INFRA_RGU_PCIE_L2_REBOOT_EN_cr_pcie_l2_mask_SHFT    1u
#define CB_INFRA_RGU_PCIE_L2_REBOOT_EN_cr_pcie_l2_rebot_en_ADDR CB_INFRA_RGU_PCIE_L2_REBOOT_EN_ADDR
#define CB_INFRA_RGU_PCIE_L2_REBOOT_EN_cr_pcie_l2_rebot_en_MASK 0x00000001u                // cr_pcie_l2_rebot_en[0]
#define CB_INFRA_RGU_PCIE_L2_REBOOT_EN_cr_pcie_l2_rebot_en_SHFT 0u

/* =====================================================================================

  ---PCIE_CFG_RST_RST_L0_L05 (0x70028000 + 0x428u)---

    cr_pcie_cfg_l0[0]            - (RW)  xxx 
    cr_pcie_cfg_l05[1]           - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_CFG_RST_RST_L0_L05_cr_pcie_cfg_l05_ADDR CB_INFRA_RGU_PCIE_CFG_RST_RST_L0_L05_ADDR
#define CB_INFRA_RGU_PCIE_CFG_RST_RST_L0_L05_cr_pcie_cfg_l05_MASK 0x00000002u                // cr_pcie_cfg_l05[1]
#define CB_INFRA_RGU_PCIE_CFG_RST_RST_L0_L05_cr_pcie_cfg_l05_SHFT 1u
#define CB_INFRA_RGU_PCIE_CFG_RST_RST_L0_L05_cr_pcie_cfg_l0_ADDR CB_INFRA_RGU_PCIE_CFG_RST_RST_L0_L05_ADDR
#define CB_INFRA_RGU_PCIE_CFG_RST_RST_L0_L05_cr_pcie_cfg_l0_MASK 0x00000001u                // cr_pcie_cfg_l0[0]
#define CB_INFRA_RGU_PCIE_CFG_RST_RST_L0_L05_cr_pcie_cfg_l0_SHFT 0u

/* =====================================================================================

  ---BUS_TIMEOUT_SET (0x70028000 + 0x42Cu)---

    cr_bus_timeout_en[0]         - (RW)  xxx 
    cr_bus_timeout_clr[1]        - (RW)  xxx 
    cr_bus_timeout_value_limit[25..2] - (RW)  xxx 
    cr_bus_timeout_enable[27..26] - (RW)  xxx 
    cr_cb_infra_bus_timeout_evt[28] - (RO)  xxx 
    cr_cb_infra_bus_timeout_int[29] - (RO)  xxx 
    cr_bus_timeout2node_enable[30] - (RW)  xxx 
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout2node_enable_ADDR CB_INFRA_RGU_BUS_TIMEOUT_SET_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout2node_enable_MASK 0x40000000u                // cr_bus_timeout2node_enable[30]
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout2node_enable_SHFT 30u
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_cb_infra_bus_timeout_int_ADDR CB_INFRA_RGU_BUS_TIMEOUT_SET_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_cb_infra_bus_timeout_int_MASK 0x20000000u                // cr_cb_infra_bus_timeout_int[29]
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_cb_infra_bus_timeout_int_SHFT 29u
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_cb_infra_bus_timeout_evt_ADDR CB_INFRA_RGU_BUS_TIMEOUT_SET_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_cb_infra_bus_timeout_evt_MASK 0x10000000u                // cr_cb_infra_bus_timeout_evt[28]
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_cb_infra_bus_timeout_evt_SHFT 28u
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout_enable_ADDR CB_INFRA_RGU_BUS_TIMEOUT_SET_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout_enable_MASK 0x0C000000u                // cr_bus_timeout_enable[27..26]
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout_enable_SHFT 26u
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout_value_limit_ADDR CB_INFRA_RGU_BUS_TIMEOUT_SET_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout_value_limit_MASK 0x03FFFFFCu                // cr_bus_timeout_value_limit[25..2]
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout_value_limit_SHFT 2u
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout_clr_ADDR   CB_INFRA_RGU_BUS_TIMEOUT_SET_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout_clr_MASK   0x00000002u                // cr_bus_timeout_clr[1]
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout_clr_SHFT   1u
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout_en_ADDR    CB_INFRA_RGU_BUS_TIMEOUT_SET_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout_en_MASK    0x00000001u                // cr_bus_timeout_en[0]
#define CB_INFRA_RGU_BUS_TIMEOUT_SET_cr_bus_timeout_en_SHFT    0u

/* =====================================================================================

  ---BUS_TIMEOUT_BACKUP_HADDR_0 (0x70028000 + 0x430u)---

    bus_timeout_error_haddr_0[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_0_bus_timeout_error_haddr_0_ADDR CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_0_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_0_bus_timeout_error_haddr_0_MASK 0xFFFFFFFFu                // bus_timeout_error_haddr_0[31..0]
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_0_bus_timeout_error_haddr_0_SHFT 0u

/* =====================================================================================

  ---BUS_TIMEOUT_BACKUP_HADDR_1 (0x70028000 + 0x434u)---

    bus_timeout_error_haddr_1[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_1_bus_timeout_error_haddr_1_ADDR CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_1_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_1_bus_timeout_error_haddr_1_MASK 0xFFFFFFFFu                // bus_timeout_error_haddr_1[31..0]
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_1_bus_timeout_error_haddr_1_SHFT 0u

/* =====================================================================================

  ---BUS_TIMEOUT_BACKUP_HADDR_2 (0x70028000 + 0x438u)---

    bus_timeout_error_haddr_2[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_2_bus_timeout_error_haddr_2_ADDR CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_2_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_2_bus_timeout_error_haddr_2_MASK 0xFFFFFFFFu                // bus_timeout_error_haddr_2[31..0]
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_2_bus_timeout_error_haddr_2_SHFT 0u

/* =====================================================================================

  ---BUS_TIMEOUT_BACKUP_HADDR_3 (0x70028000 + 0x43Cu)---

    bus_timeout_error_haddr_3[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_3_bus_timeout_error_haddr_3_ADDR CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_3_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_3_bus_timeout_error_haddr_3_MASK 0xFFFFFFFFu                // bus_timeout_error_haddr_3[31..0]
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HADDR_3_bus_timeout_error_haddr_3_SHFT 0u

/* =====================================================================================

  ---BUS_TIMEOUT_BACKUP_HWRITE (0x70028000 + 0x440u)---

    bus_timeout_error_hwrite_0[0] - (RO)  xxx 
    bus_timeout_error_hwrite_1[1] - (RO)  xxx 
    bus_timeout_error_hwrite_2[2] - (RO)  xxx 
    bus_timeout_error_hwrite_3[3] - (RO)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_bus_timeout_error_hwrite_3_ADDR CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_bus_timeout_error_hwrite_3_MASK 0x00000008u                // bus_timeout_error_hwrite_3[3]
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_bus_timeout_error_hwrite_3_SHFT 3u
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_bus_timeout_error_hwrite_2_ADDR CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_bus_timeout_error_hwrite_2_MASK 0x00000004u                // bus_timeout_error_hwrite_2[2]
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_bus_timeout_error_hwrite_2_SHFT 2u
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_bus_timeout_error_hwrite_1_ADDR CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_bus_timeout_error_hwrite_1_MASK 0x00000002u                // bus_timeout_error_hwrite_1[1]
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_bus_timeout_error_hwrite_1_SHFT 1u
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_bus_timeout_error_hwrite_0_ADDR CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_bus_timeout_error_hwrite_0_MASK 0x00000001u                // bus_timeout_error_hwrite_0[0]
#define CB_INFRA_RGU_BUS_TIMEOUT_BACKUP_HWRITE_bus_timeout_error_hwrite_0_SHFT 0u

/* =====================================================================================

  ---BUS_TIMEOUT_FORCE_RDY (0x70028000 + 0x448u)---

    cr_bus_timeout_rdy_mask[0]   - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TIMEOUT_FORCE_RDY_cr_bus_timeout_rdy_mask_ADDR CB_INFRA_RGU_BUS_TIMEOUT_FORCE_RDY_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_FORCE_RDY_cr_bus_timeout_rdy_mask_MASK 0x00000001u                // cr_bus_timeout_rdy_mask[0]
#define CB_INFRA_RGU_BUS_TIMEOUT_FORCE_RDY_cr_bus_timeout_rdy_mask_SHFT 0u

/* =====================================================================================

  ---BUS_TIMEOUT_PROT_STATUS_TOP (0x70028000 + 0x44Cu)---

    cr_timeout_status_top[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_TOP_cr_timeout_status_top_ADDR CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_TOP_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_TOP_cr_timeout_status_top_MASK 0xFFFFFFFFu                // cr_timeout_status_top[31..0]
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_TOP_cr_timeout_status_top_SHFT 0u

/* =====================================================================================

  ---PCIE_2_L2_REBOOT_EN (0x70028000 + 0x450u)---

    cr_pcie_2_l2_rebot_en[0]     - (RW)  xxx 
    cr_pcie_2_l2_mask[1]         - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_2_L2_REBOOT_EN_cr_pcie_2_l2_mask_ADDR CB_INFRA_RGU_PCIE_2_L2_REBOOT_EN_ADDR
#define CB_INFRA_RGU_PCIE_2_L2_REBOOT_EN_cr_pcie_2_l2_mask_MASK 0x00000002u                // cr_pcie_2_l2_mask[1]
#define CB_INFRA_RGU_PCIE_2_L2_REBOOT_EN_cr_pcie_2_l2_mask_SHFT 1u
#define CB_INFRA_RGU_PCIE_2_L2_REBOOT_EN_cr_pcie_2_l2_rebot_en_ADDR CB_INFRA_RGU_PCIE_2_L2_REBOOT_EN_ADDR
#define CB_INFRA_RGU_PCIE_2_L2_REBOOT_EN_cr_pcie_2_l2_rebot_en_MASK 0x00000001u                // cr_pcie_2_l2_rebot_en[0]
#define CB_INFRA_RGU_PCIE_2_L2_REBOOT_EN_cr_pcie_2_l2_rebot_en_SHFT 0u

/* =====================================================================================

  ---PCIE_2_CFG_RST_RST_L0_L05 (0x70028000 + 0x454u)---

    cr_pcie_2_cfg_l0[0]          - (RW)  xxx 
    cr_pcie_2_cfg_l05[1]         - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_2_CFG_RST_RST_L0_L05_cr_pcie_2_cfg_l05_ADDR CB_INFRA_RGU_PCIE_2_CFG_RST_RST_L0_L05_ADDR
#define CB_INFRA_RGU_PCIE_2_CFG_RST_RST_L0_L05_cr_pcie_2_cfg_l05_MASK 0x00000002u                // cr_pcie_2_cfg_l05[1]
#define CB_INFRA_RGU_PCIE_2_CFG_RST_RST_L0_L05_cr_pcie_2_cfg_l05_SHFT 1u
#define CB_INFRA_RGU_PCIE_2_CFG_RST_RST_L0_L05_cr_pcie_2_cfg_l0_ADDR CB_INFRA_RGU_PCIE_2_CFG_RST_RST_L0_L05_ADDR
#define CB_INFRA_RGU_PCIE_2_CFG_RST_RST_L0_L05_cr_pcie_2_cfg_l0_MASK 0x00000001u                // cr_pcie_2_cfg_l0[0]
#define CB_INFRA_RGU_PCIE_2_CFG_RST_RST_L0_L05_cr_pcie_2_cfg_l0_SHFT 0u

/* =====================================================================================

  ---BUS_TIMEOUT_PROT_STATUS_P2P (0x70028000 + 0x458u)---

    cr_timeout_status_p2p[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_P2P_cr_timeout_status_p2p_ADDR CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_P2P_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_P2P_cr_timeout_status_p2p_MASK 0xFFFFFFFFu                // cr_timeout_status_p2p[31..0]
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_P2P_cr_timeout_status_p2p_SHFT 0u

/* =====================================================================================

  ---BUS_TIMEOUT_PROT_STATUS_AHB_ON (0x70028000 + 0x45Cu)---

    cr_timeout_status_ahb_on[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_AHB_ON_cr_timeout_status_ahb_on_ADDR CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_AHB_ON_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_AHB_ON_cr_timeout_status_ahb_on_MASK 0xFFFFFFFFu                // cr_timeout_status_ahb_on[31..0]
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_AHB_ON_cr_timeout_status_ahb_on_SHFT 0u

/* =====================================================================================

  ---BUS_TIMEOUT_PROT_STATUS_AHB_OFF (0x70028000 + 0x460u)---

    cr_timeout_status_ahb_off[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_AHB_OFF_cr_timeout_status_ahb_off_ADDR CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_AHB_OFF_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_AHB_OFF_cr_timeout_status_ahb_off_MASK 0xFFFFFFFFu                // cr_timeout_status_ahb_off[31..0]
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_AHB_OFF_cr_timeout_status_ahb_off_SHFT 0u

/* =====================================================================================

  ---BUS_TIMEOUT_PROT_STATUS_APB_OFF (0x70028000 + 0x464u)---

    cr_timeout_status_apb_off[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_APB_OFF_cr_timeout_status_apb_off_ADDR CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_APB_OFF_ADDR
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_APB_OFF_cr_timeout_status_apb_off_MASK 0xFFFFFFFFu                // cr_timeout_status_apb_off[31..0]
#define CB_INFRA_RGU_BUS_TIMEOUT_PROT_STATUS_APB_OFF_cr_timeout_status_apb_off_SHFT 0u

/* =====================================================================================

  ---WF_MISC (0x70028000 + 0x500u)---

    WF_CALIBRATION_DONE[0]       - (RW)  xxx 
    RESERVED1[8..1]              - (RO) Reserved bits
    WF_JTAG_ATCH_STATUS_B[9]     - (RO)  xxx 
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_WF_MISC_WF_JTAG_ATCH_STATUS_B_ADDR        CB_INFRA_RGU_WF_MISC_ADDR
#define CB_INFRA_RGU_WF_MISC_WF_JTAG_ATCH_STATUS_B_MASK        0x00000200u                // WF_JTAG_ATCH_STATUS_B[9]
#define CB_INFRA_RGU_WF_MISC_WF_JTAG_ATCH_STATUS_B_SHFT        9u
#define CB_INFRA_RGU_WF_MISC_WF_CALIBRATION_DONE_ADDR          CB_INFRA_RGU_WF_MISC_ADDR
#define CB_INFRA_RGU_WF_MISC_WF_CALIBRATION_DONE_MASK          0x00000001u                // WF_CALIBRATION_DONE[0]
#define CB_INFRA_RGU_WF_MISC_WF_CALIBRATION_DONE_SHFT          0u

/* =====================================================================================

  ---WF_L05_RECOV (0x70028000 + 0x504u)---

    WF_L05_RECOV_TIMER_SET[19..0] - (RW)  xxx 
    WF_L05_RECOV_EN[20]          - (RW)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_WF_L05_RECOV_WF_L05_RECOV_EN_ADDR         CB_INFRA_RGU_WF_L05_RECOV_ADDR
#define CB_INFRA_RGU_WF_L05_RECOV_WF_L05_RECOV_EN_MASK         0x00100000u                // WF_L05_RECOV_EN[20]
#define CB_INFRA_RGU_WF_L05_RECOV_WF_L05_RECOV_EN_SHFT         20u
#define CB_INFRA_RGU_WF_L05_RECOV_WF_L05_RECOV_TIMER_SET_ADDR  CB_INFRA_RGU_WF_L05_RECOV_ADDR
#define CB_INFRA_RGU_WF_L05_RECOV_WF_L05_RECOV_TIMER_SET_MASK  0x000FFFFFu                // WF_L05_RECOV_TIMER_SET[19..0]
#define CB_INFRA_RGU_WF_L05_RECOV_WF_L05_RECOV_TIMER_SET_SHFT  0u

/* =====================================================================================

  ---WF_L05_BYPASS (0x70028000 + 0x508u)---

    wf_cr__l05_reset_bp_wf_hif[0] - (RW)  xxx 
    wf_cr__l05_reset_bp_wf_bus[1] - (RW)  xxx 
    wf_cr__l05_reset_bp_wf_sys[2] - (RW)  xxx 
    RESERVED3[7..3]              - (RO) Reserved bits
    wf_pad_l05_reset_bp_wf_hif[8] - (RW)  xxx 
    wf_pad_l05_reset_bp_wf_bus[9] - (RW)  xxx 
    wf_pad_l05_reset_bp_wf_sys[10] - (RW)  xxx 
    RESERVED11[15..11]           - (RO) Reserved bits
    wf_flr_l05_reset_bp_wf_hif[16] - (RW)  xxx 
    wf_flr_l05_reset_bp_wf_bus[17] - (RW)  xxx 
    wf_flr_l05_reset_bp_wf_sys[18] - (RW)  xxx 
    RESERVED19[23..19]           - (RO) Reserved bits
    wf_bus_l05_reset_bp_slp_prot[24] - (RW)  xxx 
    wf_hif_l05_reset_bp_slp_prot[25] - (RW)  xxx 
    wf_sys_l05_reset_bp_slp_prot[26] - (RW)  xxx 
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_sys_l05_reset_bp_slp_prot_ADDR CB_INFRA_RGU_WF_L05_BYPASS_ADDR
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_sys_l05_reset_bp_slp_prot_MASK 0x04000000u                // wf_sys_l05_reset_bp_slp_prot[26]
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_sys_l05_reset_bp_slp_prot_SHFT 26u
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_hif_l05_reset_bp_slp_prot_ADDR CB_INFRA_RGU_WF_L05_BYPASS_ADDR
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_hif_l05_reset_bp_slp_prot_MASK 0x02000000u                // wf_hif_l05_reset_bp_slp_prot[25]
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_hif_l05_reset_bp_slp_prot_SHFT 25u
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_bus_l05_reset_bp_slp_prot_ADDR CB_INFRA_RGU_WF_L05_BYPASS_ADDR
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_bus_l05_reset_bp_slp_prot_MASK 0x01000000u                // wf_bus_l05_reset_bp_slp_prot[24]
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_bus_l05_reset_bp_slp_prot_SHFT 24u
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_flr_l05_reset_bp_wf_sys_ADDR CB_INFRA_RGU_WF_L05_BYPASS_ADDR
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_flr_l05_reset_bp_wf_sys_MASK 0x00040000u                // wf_flr_l05_reset_bp_wf_sys[18]
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_flr_l05_reset_bp_wf_sys_SHFT 18u
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_flr_l05_reset_bp_wf_bus_ADDR CB_INFRA_RGU_WF_L05_BYPASS_ADDR
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_flr_l05_reset_bp_wf_bus_MASK 0x00020000u                // wf_flr_l05_reset_bp_wf_bus[17]
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_flr_l05_reset_bp_wf_bus_SHFT 17u
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_flr_l05_reset_bp_wf_hif_ADDR CB_INFRA_RGU_WF_L05_BYPASS_ADDR
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_flr_l05_reset_bp_wf_hif_MASK 0x00010000u                // wf_flr_l05_reset_bp_wf_hif[16]
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_flr_l05_reset_bp_wf_hif_SHFT 16u
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_pad_l05_reset_bp_wf_sys_ADDR CB_INFRA_RGU_WF_L05_BYPASS_ADDR
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_pad_l05_reset_bp_wf_sys_MASK 0x00000400u                // wf_pad_l05_reset_bp_wf_sys[10]
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_pad_l05_reset_bp_wf_sys_SHFT 10u
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_pad_l05_reset_bp_wf_bus_ADDR CB_INFRA_RGU_WF_L05_BYPASS_ADDR
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_pad_l05_reset_bp_wf_bus_MASK 0x00000200u                // wf_pad_l05_reset_bp_wf_bus[9]
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_pad_l05_reset_bp_wf_bus_SHFT 9u
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_pad_l05_reset_bp_wf_hif_ADDR CB_INFRA_RGU_WF_L05_BYPASS_ADDR
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_pad_l05_reset_bp_wf_hif_MASK 0x00000100u                // wf_pad_l05_reset_bp_wf_hif[8]
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_pad_l05_reset_bp_wf_hif_SHFT 8u
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_cr__l05_reset_bp_wf_sys_ADDR CB_INFRA_RGU_WF_L05_BYPASS_ADDR
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_cr__l05_reset_bp_wf_sys_MASK 0x00000004u                // wf_cr__l05_reset_bp_wf_sys[2]
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_cr__l05_reset_bp_wf_sys_SHFT 2u
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_cr__l05_reset_bp_wf_bus_ADDR CB_INFRA_RGU_WF_L05_BYPASS_ADDR
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_cr__l05_reset_bp_wf_bus_MASK 0x00000002u                // wf_cr__l05_reset_bp_wf_bus[1]
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_cr__l05_reset_bp_wf_bus_SHFT 1u
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_cr__l05_reset_bp_wf_hif_ADDR CB_INFRA_RGU_WF_L05_BYPASS_ADDR
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_cr__l05_reset_bp_wf_hif_MASK 0x00000001u                // wf_cr__l05_reset_bp_wf_hif[0]
#define CB_INFRA_RGU_WF_L05_BYPASS_wf_cr__l05_reset_bp_wf_hif_SHFT 0u

/* =====================================================================================

  ---BT_MISC (0x70028000 + 0x510u)---

    BT_CALIBRATION_DONE[0]       - (RW)  xxx 
    CBTOP_BT_OFF[1]              - (RW)  xxx 
    RESERVED2[9..2]              - (RO) Reserved bits
    BT_JTAG_ATCH_STATUS_B[10]    - (RO)  xxx 
    RESERVED11[31..11]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_BT_MISC_BT_JTAG_ATCH_STATUS_B_ADDR        CB_INFRA_RGU_BT_MISC_ADDR
#define CB_INFRA_RGU_BT_MISC_BT_JTAG_ATCH_STATUS_B_MASK        0x00000400u                // BT_JTAG_ATCH_STATUS_B[10]
#define CB_INFRA_RGU_BT_MISC_BT_JTAG_ATCH_STATUS_B_SHFT        10u
#define CB_INFRA_RGU_BT_MISC_CBTOP_BT_OFF_ADDR                 CB_INFRA_RGU_BT_MISC_ADDR
#define CB_INFRA_RGU_BT_MISC_CBTOP_BT_OFF_MASK                 0x00000002u                // CBTOP_BT_OFF[1]
#define CB_INFRA_RGU_BT_MISC_CBTOP_BT_OFF_SHFT                 1u
#define CB_INFRA_RGU_BT_MISC_BT_CALIBRATION_DONE_ADDR          CB_INFRA_RGU_BT_MISC_ADDR
#define CB_INFRA_RGU_BT_MISC_BT_CALIBRATION_DONE_MASK          0x00000001u                // BT_CALIBRATION_DONE[0]
#define CB_INFRA_RGU_BT_MISC_BT_CALIBRATION_DONE_SHFT          0u

/* =====================================================================================

  ---BT_L05_RECOV (0x70028000 + 0x514u)---

    WF_L05_RECOV_TIMER_SET[19..0] - (RW)  xxx 
    WF_L05_RECOV_EN[20]          - (RW)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_BT_L05_RECOV_WF_L05_RECOV_EN_ADDR         CB_INFRA_RGU_BT_L05_RECOV_ADDR
#define CB_INFRA_RGU_BT_L05_RECOV_WF_L05_RECOV_EN_MASK         0x00100000u                // WF_L05_RECOV_EN[20]
#define CB_INFRA_RGU_BT_L05_RECOV_WF_L05_RECOV_EN_SHFT         20u
#define CB_INFRA_RGU_BT_L05_RECOV_WF_L05_RECOV_TIMER_SET_ADDR  CB_INFRA_RGU_BT_L05_RECOV_ADDR
#define CB_INFRA_RGU_BT_L05_RECOV_WF_L05_RECOV_TIMER_SET_MASK  0x000FFFFFu                // WF_L05_RECOV_TIMER_SET[19..0]
#define CB_INFRA_RGU_BT_L05_RECOV_WF_L05_RECOV_TIMER_SET_SHFT  0u

/* =====================================================================================

  ---BT_L05_BYPASS (0x70028000 + 0x518u)---

    bt_cr__l05_reset_bp_bt_hif[0] - (RW)  xxx 
    bt_cr__l05_reset_bp_bt_bus[1] - (RW)  xxx 
    bt_cr__l05_reset_bp_bt_sys[2] - (RW)  xxx 
    RESERVED3[7..3]              - (RO) Reserved bits
    bt_pad_l05_reset_bp_bt_hif[8] - (RW)  xxx 
    bt_pad_l05_reset_bp_bt_bus[9] - (RW)  xxx 
    bt_pad_l05_reset_bp_bt_sys[10] - (RW)  xxx 
    RESERVED11[15..11]           - (RO) Reserved bits
    bt_flr_l05_reset_bp_bt_hif[16] - (RW)  xxx 
    bt_flr_l05_reset_bp_bt_bus[17] - (RW)  xxx 
    bt_flr_l05_reset_bp_bt_sys[18] - (RW)  xxx 
    RESERVED19[23..19]           - (RO) Reserved bits
    bt_bus_l05_reset_bp_slp_prot[24] - (RW)  xxx 
    bt_hif_l05_reset_bp_slp_prot[25] - (RW)  xxx 
    bt_sys_l05_reset_bp_slp_prot[26] - (RW)  xxx 
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_sys_l05_reset_bp_slp_prot_ADDR CB_INFRA_RGU_BT_L05_BYPASS_ADDR
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_sys_l05_reset_bp_slp_prot_MASK 0x04000000u                // bt_sys_l05_reset_bp_slp_prot[26]
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_sys_l05_reset_bp_slp_prot_SHFT 26u
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_hif_l05_reset_bp_slp_prot_ADDR CB_INFRA_RGU_BT_L05_BYPASS_ADDR
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_hif_l05_reset_bp_slp_prot_MASK 0x02000000u                // bt_hif_l05_reset_bp_slp_prot[25]
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_hif_l05_reset_bp_slp_prot_SHFT 25u
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_bus_l05_reset_bp_slp_prot_ADDR CB_INFRA_RGU_BT_L05_BYPASS_ADDR
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_bus_l05_reset_bp_slp_prot_MASK 0x01000000u                // bt_bus_l05_reset_bp_slp_prot[24]
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_bus_l05_reset_bp_slp_prot_SHFT 24u
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_flr_l05_reset_bp_bt_sys_ADDR CB_INFRA_RGU_BT_L05_BYPASS_ADDR
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_flr_l05_reset_bp_bt_sys_MASK 0x00040000u                // bt_flr_l05_reset_bp_bt_sys[18]
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_flr_l05_reset_bp_bt_sys_SHFT 18u
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_flr_l05_reset_bp_bt_bus_ADDR CB_INFRA_RGU_BT_L05_BYPASS_ADDR
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_flr_l05_reset_bp_bt_bus_MASK 0x00020000u                // bt_flr_l05_reset_bp_bt_bus[17]
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_flr_l05_reset_bp_bt_bus_SHFT 17u
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_flr_l05_reset_bp_bt_hif_ADDR CB_INFRA_RGU_BT_L05_BYPASS_ADDR
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_flr_l05_reset_bp_bt_hif_MASK 0x00010000u                // bt_flr_l05_reset_bp_bt_hif[16]
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_flr_l05_reset_bp_bt_hif_SHFT 16u
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_pad_l05_reset_bp_bt_sys_ADDR CB_INFRA_RGU_BT_L05_BYPASS_ADDR
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_pad_l05_reset_bp_bt_sys_MASK 0x00000400u                // bt_pad_l05_reset_bp_bt_sys[10]
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_pad_l05_reset_bp_bt_sys_SHFT 10u
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_pad_l05_reset_bp_bt_bus_ADDR CB_INFRA_RGU_BT_L05_BYPASS_ADDR
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_pad_l05_reset_bp_bt_bus_MASK 0x00000200u                // bt_pad_l05_reset_bp_bt_bus[9]
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_pad_l05_reset_bp_bt_bus_SHFT 9u
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_pad_l05_reset_bp_bt_hif_ADDR CB_INFRA_RGU_BT_L05_BYPASS_ADDR
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_pad_l05_reset_bp_bt_hif_MASK 0x00000100u                // bt_pad_l05_reset_bp_bt_hif[8]
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_pad_l05_reset_bp_bt_hif_SHFT 8u
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_cr__l05_reset_bp_bt_sys_ADDR CB_INFRA_RGU_BT_L05_BYPASS_ADDR
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_cr__l05_reset_bp_bt_sys_MASK 0x00000004u                // bt_cr__l05_reset_bp_bt_sys[2]
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_cr__l05_reset_bp_bt_sys_SHFT 2u
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_cr__l05_reset_bp_bt_bus_ADDR CB_INFRA_RGU_BT_L05_BYPASS_ADDR
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_cr__l05_reset_bp_bt_bus_MASK 0x00000002u                // bt_cr__l05_reset_bp_bt_bus[1]
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_cr__l05_reset_bp_bt_bus_SHFT 1u
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_cr__l05_reset_bp_bt_hif_ADDR CB_INFRA_RGU_BT_L05_BYPASS_ADDR
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_cr__l05_reset_bp_bt_hif_MASK 0x00000001u                // bt_cr__l05_reset_bp_bt_hif[0]
#define CB_INFRA_RGU_BT_L05_BYPASS_bt_cr__l05_reset_bp_bt_hif_SHFT 0u

/* =====================================================================================

  ---BUS_TMOUT_RECOV_CON (0x70028000 + 0x520u)---

    BUS_TIMEOUT_L0_TIMER_SET[19..0] - (RW)  xxx 
    BUS_TIMEOUT_L0_EN[20]        - (RW)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_CON_BUS_TIMEOUT_L0_EN_ADDR CB_INFRA_RGU_BUS_TMOUT_RECOV_CON_ADDR
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_CON_BUS_TIMEOUT_L0_EN_MASK 0x00100000u                // BUS_TIMEOUT_L0_EN[20]
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_CON_BUS_TIMEOUT_L0_EN_SHFT 20u
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_CON_BUS_TIMEOUT_L0_TIMER_SET_ADDR CB_INFRA_RGU_BUS_TMOUT_RECOV_CON_ADDR
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_CON_BUS_TIMEOUT_L0_TIMER_SET_MASK 0x000FFFFFu                // BUS_TIMEOUT_L0_TIMER_SET[19..0]
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_CON_BUS_TIMEOUT_L0_TIMER_SET_SHFT 0u

/* =====================================================================================

  ---BUS_TMOUT_RECOV_0 (0x70028000 + 0x524u)---

    BUS_TIMEOUT_L0_CLR_0[0]      - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_0_BUS_TIMEOUT_L0_CLR_0_ADDR CB_INFRA_RGU_BUS_TMOUT_RECOV_0_ADDR
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_0_BUS_TIMEOUT_L0_CLR_0_MASK 0x00000001u                // BUS_TIMEOUT_L0_CLR_0[0]
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_0_BUS_TIMEOUT_L0_CLR_0_SHFT 0u

/* =====================================================================================

  ---BUS_TMOUT_RECOV_1 (0x70028000 + 0x528u)---

    BUS_TIMEOUT_L0_CLR_1[0]      - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_1_BUS_TIMEOUT_L0_CLR_1_ADDR CB_INFRA_RGU_BUS_TMOUT_RECOV_1_ADDR
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_1_BUS_TIMEOUT_L0_CLR_1_MASK 0x00000001u                // BUS_TIMEOUT_L0_CLR_1[0]
#define CB_INFRA_RGU_BUS_TMOUT_RECOV_1_BUS_TIMEOUT_L0_CLR_1_SHFT 0u

/* =====================================================================================

  ---SYS_DBG_BUS_LAT_32K_0 (0x70028000 + 0x530u)---

    sys_dbg_bus_lat_32k_0[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_0_sys_dbg_bus_lat_32k_0_ADDR CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_0_ADDR
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_0_sys_dbg_bus_lat_32k_0_MASK 0xFFFFFFFFu                // sys_dbg_bus_lat_32k_0[31..0]
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_0_sys_dbg_bus_lat_32k_0_SHFT 0u

/* =====================================================================================

  ---SYS_DBG_BUS_LAT_32K_1 (0x70028000 + 0x534u)---

    sys_dbg_bus_lat_32k_1[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_1_sys_dbg_bus_lat_32k_1_ADDR CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_1_ADDR
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_1_sys_dbg_bus_lat_32k_1_MASK 0xFFFFFFFFu                // sys_dbg_bus_lat_32k_1[31..0]
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_1_sys_dbg_bus_lat_32k_1_SHFT 0u

/* =====================================================================================

  ---SYS_DBG_BUS_LAT_32K_2 (0x70028000 + 0x538u)---

    sys_dbg_bus_lat_32k_2[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_2_sys_dbg_bus_lat_32k_2_ADDR CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_2_ADDR
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_2_sys_dbg_bus_lat_32k_2_MASK 0xFFFFFFFFu                // sys_dbg_bus_lat_32k_2[31..0]
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_32K_2_sys_dbg_bus_lat_32k_2_SHFT 0u

/* =====================================================================================

  ---SYS_DBG_BUS_LAT_OSC_0 (0x70028000 + 0x540u)---

    sys_dbg_bus_lat_osc_0[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_0_sys_dbg_bus_lat_osc_0_ADDR CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_0_ADDR
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_0_sys_dbg_bus_lat_osc_0_MASK 0xFFFFFFFFu                // sys_dbg_bus_lat_osc_0[31..0]
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_0_sys_dbg_bus_lat_osc_0_SHFT 0u

/* =====================================================================================

  ---SYS_DBG_BUS_LAT_OSC_1 (0x70028000 + 0x544u)---

    sys_dbg_bus_lat_osc_1[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_1_sys_dbg_bus_lat_osc_1_ADDR CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_1_ADDR
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_1_sys_dbg_bus_lat_osc_1_MASK 0xFFFFFFFFu                // sys_dbg_bus_lat_osc_1[31..0]
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_1_sys_dbg_bus_lat_osc_1_SHFT 0u

/* =====================================================================================

  ---SYS_DBG_BUS_LAT_OSC_2 (0x70028000 + 0x548u)---

    sys_dbg_bus_lat_osc_2[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_2_sys_dbg_bus_lat_osc_2_ADDR CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_2_ADDR
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_2_sys_dbg_bus_lat_osc_2_MASK 0xFFFFFFFFu                // sys_dbg_bus_lat_osc_2[31..0]
#define CB_INFRA_RGU_SYS_DBG_BUS_LAT_OSC_2_sys_dbg_bus_lat_osc_2_SHFT 0u

/* =====================================================================================

  ---L05_RST_STS_WF (0x70028000 + 0x550u)---

    wf_usb_rst_b_sts[0]          - (RW)  xxx 
    wf_pcie_rst_b_sts[1]         - (RW)  xxx 
    wf_sdio_rst_b_sts[2]         - (RW)  xxx 
    wf_path_bus_rst_b_sts[3]     - (RW)  xxx 
    wf_subsys_rst_b_sts[4]       - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_subsys_rst_b_sts_ADDR   CB_INFRA_RGU_L05_RST_STS_WF_ADDR
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_subsys_rst_b_sts_MASK   0x00000010u                // wf_subsys_rst_b_sts[4]
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_subsys_rst_b_sts_SHFT   4u
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_path_bus_rst_b_sts_ADDR CB_INFRA_RGU_L05_RST_STS_WF_ADDR
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_path_bus_rst_b_sts_MASK 0x00000008u                // wf_path_bus_rst_b_sts[3]
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_path_bus_rst_b_sts_SHFT 3u
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_sdio_rst_b_sts_ADDR     CB_INFRA_RGU_L05_RST_STS_WF_ADDR
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_sdio_rst_b_sts_MASK     0x00000004u                // wf_sdio_rst_b_sts[2]
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_sdio_rst_b_sts_SHFT     2u
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_pcie_rst_b_sts_ADDR     CB_INFRA_RGU_L05_RST_STS_WF_ADDR
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_pcie_rst_b_sts_MASK     0x00000002u                // wf_pcie_rst_b_sts[1]
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_pcie_rst_b_sts_SHFT     1u
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_usb_rst_b_sts_ADDR      CB_INFRA_RGU_L05_RST_STS_WF_ADDR
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_usb_rst_b_sts_MASK      0x00000001u                // wf_usb_rst_b_sts[0]
#define CB_INFRA_RGU_L05_RST_STS_WF_wf_usb_rst_b_sts_SHFT      0u

/* =====================================================================================

  ---L05_RST_STS_BT (0x70028000 + 0x554u)---

    bt_usb_rst_b_sts[0]          - (RW)  xxx 
    bt_pcie_rst_b_sts[1]         - (RW)  xxx 
    bt_sdio_rst_b_sts[2]         - (RW)  xxx 
    bt_path_bus_rst_b_sts[3]     - (RW)  xxx 
    bt_subsys_rst_b_sts[4]       - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_subsys_rst_b_sts_ADDR   CB_INFRA_RGU_L05_RST_STS_BT_ADDR
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_subsys_rst_b_sts_MASK   0x00000010u                // bt_subsys_rst_b_sts[4]
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_subsys_rst_b_sts_SHFT   4u
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_path_bus_rst_b_sts_ADDR CB_INFRA_RGU_L05_RST_STS_BT_ADDR
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_path_bus_rst_b_sts_MASK 0x00000008u                // bt_path_bus_rst_b_sts[3]
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_path_bus_rst_b_sts_SHFT 3u
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_sdio_rst_b_sts_ADDR     CB_INFRA_RGU_L05_RST_STS_BT_ADDR
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_sdio_rst_b_sts_MASK     0x00000004u                // bt_sdio_rst_b_sts[2]
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_sdio_rst_b_sts_SHFT     2u
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_pcie_rst_b_sts_ADDR     CB_INFRA_RGU_L05_RST_STS_BT_ADDR
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_pcie_rst_b_sts_MASK     0x00000002u                // bt_pcie_rst_b_sts[1]
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_pcie_rst_b_sts_SHFT     1u
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_usb_rst_b_sts_ADDR      CB_INFRA_RGU_L05_RST_STS_BT_ADDR
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_usb_rst_b_sts_MASK      0x00000001u                // bt_usb_rst_b_sts[0]
#define CB_INFRA_RGU_L05_RST_STS_BT_bt_usb_rst_b_sts_SHFT      0u

/* =====================================================================================

  ---WF_SUBSYS_RST (0x70028000 + 0x600u)---

    WF_WHOLE_PATH_RST[0]         - (RW)  xxx 
    WF_PATH_BUS_RST[1]           - (RW)  xxx 
    WFSYS_PDN_RST_EN[2]          - (RW)  xxx 
    WF_CRYPTO_BYPASS_SUBSYS_RST[3] - (RW)  xxx 
    WF_SUBSYS_RST[4]             - (RW)  xxx 
    WF_WHOLE_PATH_RST_REVERT_EN[5] - (RW)  xxx 
    BYPASS_WFDMA_SLP_PROT[6]     - (RW)  xxx 
    PAD_WF_SUBSYS_RST_EN[7]      - (RW)  xxx 
    WF_WHOLE_PATH_RST_REVERT_CYCLE[15..8] - (RW)  xxx 
    BYPASS_WFDMA_2_SLP_PROT[16]  - (RW)  xxx 
    wfsys_is_radio_off[17]       - (RO)  xxx 
    ap2wf_radio_off_pre_rdy[18]  - (RO)  xxx 
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_WF_SUBSYS_RST_ap2wf_radio_off_pre_rdy_ADDR CB_INFRA_RGU_WF_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_RST_ap2wf_radio_off_pre_rdy_MASK 0x00040000u                // ap2wf_radio_off_pre_rdy[18]
#define CB_INFRA_RGU_WF_SUBSYS_RST_ap2wf_radio_off_pre_rdy_SHFT 18u
#define CB_INFRA_RGU_WF_SUBSYS_RST_wfsys_is_radio_off_ADDR     CB_INFRA_RGU_WF_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_RST_wfsys_is_radio_off_MASK     0x00020000u                // wfsys_is_radio_off[17]
#define CB_INFRA_RGU_WF_SUBSYS_RST_wfsys_is_radio_off_SHFT     17u
#define CB_INFRA_RGU_WF_SUBSYS_RST_BYPASS_WFDMA_2_SLP_PROT_ADDR CB_INFRA_RGU_WF_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_RST_BYPASS_WFDMA_2_SLP_PROT_MASK 0x00010000u                // BYPASS_WFDMA_2_SLP_PROT[16]
#define CB_INFRA_RGU_WF_SUBSYS_RST_BYPASS_WFDMA_2_SLP_PROT_SHFT 16u
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_WHOLE_PATH_RST_REVERT_CYCLE_ADDR CB_INFRA_RGU_WF_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_WHOLE_PATH_RST_REVERT_CYCLE_MASK 0x0000FF00u                // WF_WHOLE_PATH_RST_REVERT_CYCLE[15..8]
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_WHOLE_PATH_RST_REVERT_CYCLE_SHFT 8u
#define CB_INFRA_RGU_WF_SUBSYS_RST_PAD_WF_SUBSYS_RST_EN_ADDR   CB_INFRA_RGU_WF_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_RST_PAD_WF_SUBSYS_RST_EN_MASK   0x00000080u                // PAD_WF_SUBSYS_RST_EN[7]
#define CB_INFRA_RGU_WF_SUBSYS_RST_PAD_WF_SUBSYS_RST_EN_SHFT   7u
#define CB_INFRA_RGU_WF_SUBSYS_RST_BYPASS_WFDMA_SLP_PROT_ADDR  CB_INFRA_RGU_WF_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_RST_BYPASS_WFDMA_SLP_PROT_MASK  0x00000040u                // BYPASS_WFDMA_SLP_PROT[6]
#define CB_INFRA_RGU_WF_SUBSYS_RST_BYPASS_WFDMA_SLP_PROT_SHFT  6u
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_WHOLE_PATH_RST_REVERT_EN_ADDR CB_INFRA_RGU_WF_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_WHOLE_PATH_RST_REVERT_EN_MASK 0x00000020u                // WF_WHOLE_PATH_RST_REVERT_EN[5]
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_WHOLE_PATH_RST_REVERT_EN_SHFT 5u
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_SUBSYS_RST_ADDR          CB_INFRA_RGU_WF_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_SUBSYS_RST_MASK          0x00000010u                // WF_SUBSYS_RST[4]
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_SUBSYS_RST_SHFT          4u
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_CRYPTO_BYPASS_SUBSYS_RST_ADDR CB_INFRA_RGU_WF_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_CRYPTO_BYPASS_SUBSYS_RST_MASK 0x00000008u                // WF_CRYPTO_BYPASS_SUBSYS_RST[3]
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_CRYPTO_BYPASS_SUBSYS_RST_SHFT 3u
#define CB_INFRA_RGU_WF_SUBSYS_RST_WFSYS_PDN_RST_EN_ADDR       CB_INFRA_RGU_WF_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_RST_WFSYS_PDN_RST_EN_MASK       0x00000004u                // WFSYS_PDN_RST_EN[2]
#define CB_INFRA_RGU_WF_SUBSYS_RST_WFSYS_PDN_RST_EN_SHFT       2u
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_PATH_BUS_RST_ADDR        CB_INFRA_RGU_WF_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_PATH_BUS_RST_MASK        0x00000002u                // WF_PATH_BUS_RST[1]
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_PATH_BUS_RST_SHFT        1u
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_WHOLE_PATH_RST_ADDR      CB_INFRA_RGU_WF_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_WHOLE_PATH_RST_MASK      0x00000001u                // WF_WHOLE_PATH_RST[0]
#define CB_INFRA_RGU_WF_SUBSYS_RST_WF_WHOLE_PATH_RST_SHFT      0u

/* =====================================================================================

  ---WF_SUBSYS_PWR (0x70028000 + 0x604u)---

    CR_PRESET_N_DBC_EN[0]        - (RW)  xxx 
    CBTOP_WF_ON_USB[1]           - (RW)  xxx 
    CR_PRESET_N_2_DBC_EN[2]      - (RW)  xxx 
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_WF_SUBSYS_PWR_CR_PRESET_N_2_DBC_EN_ADDR   CB_INFRA_RGU_WF_SUBSYS_PWR_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_PWR_CR_PRESET_N_2_DBC_EN_MASK   0x00000004u                // CR_PRESET_N_2_DBC_EN[2]
#define CB_INFRA_RGU_WF_SUBSYS_PWR_CR_PRESET_N_2_DBC_EN_SHFT   2u
#define CB_INFRA_RGU_WF_SUBSYS_PWR_CBTOP_WF_ON_USB_ADDR        CB_INFRA_RGU_WF_SUBSYS_PWR_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_PWR_CBTOP_WF_ON_USB_MASK        0x00000002u                // CBTOP_WF_ON_USB[1]
#define CB_INFRA_RGU_WF_SUBSYS_PWR_CBTOP_WF_ON_USB_SHFT        1u
#define CB_INFRA_RGU_WF_SUBSYS_PWR_CR_PRESET_N_DBC_EN_ADDR     CB_INFRA_RGU_WF_SUBSYS_PWR_ADDR
#define CB_INFRA_RGU_WF_SUBSYS_PWR_CR_PRESET_N_DBC_EN_MASK     0x00000001u                // CR_PRESET_N_DBC_EN[0]
#define CB_INFRA_RGU_WF_SUBSYS_PWR_CR_PRESET_N_DBC_EN_SHFT     0u

/* =====================================================================================

  ---BT_SUBSYS_RST (0x70028000 + 0x610u)---

    BT_WHOLE_PATH_RST[0]         - (RW)  xxx 
    BT_PATH_BUS_RST[1]           - (RW)  xxx 
    RESERVED2[2]                 - (RO) Reserved bits
    BT_CRYPTO_BYPASS_SUBSYS_RST[3] - (RW)  xxx 
    BT_SUBSYS_RST[4]             - (RW)  xxx 
    BT_WHOLE_PATH_RST_REVERT_EN[5] - (RW)  xxx 
    BYPASS_WFDMA_2_SLP_PROT[6]   - (RW)  xxx 
    PAD_BT_SUBSYS_RST_EN[7]      - (RW)  xxx 
    BT_WHOLE_PATH_RST_REVERT_CYCLE[15..8] - (RW)  xxx 
    BYPASS_BTDMA_2_SLP_PROT[16]  - (RW)  xxx 
    bgsys_is_radio_off[17]       - (RO)  xxx 
    ap2bg_radio_off_pre_rdy[18]  - (RO)  xxx 
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_BT_SUBSYS_RST_ap2bg_radio_off_pre_rdy_ADDR CB_INFRA_RGU_BT_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_BT_SUBSYS_RST_ap2bg_radio_off_pre_rdy_MASK 0x00040000u                // ap2bg_radio_off_pre_rdy[18]
#define CB_INFRA_RGU_BT_SUBSYS_RST_ap2bg_radio_off_pre_rdy_SHFT 18u
#define CB_INFRA_RGU_BT_SUBSYS_RST_bgsys_is_radio_off_ADDR     CB_INFRA_RGU_BT_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_BT_SUBSYS_RST_bgsys_is_radio_off_MASK     0x00020000u                // bgsys_is_radio_off[17]
#define CB_INFRA_RGU_BT_SUBSYS_RST_bgsys_is_radio_off_SHFT     17u
#define CB_INFRA_RGU_BT_SUBSYS_RST_BYPASS_BTDMA_2_SLP_PROT_ADDR CB_INFRA_RGU_BT_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_BT_SUBSYS_RST_BYPASS_BTDMA_2_SLP_PROT_MASK 0x00010000u                // BYPASS_BTDMA_2_SLP_PROT[16]
#define CB_INFRA_RGU_BT_SUBSYS_RST_BYPASS_BTDMA_2_SLP_PROT_SHFT 16u
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_WHOLE_PATH_RST_REVERT_CYCLE_ADDR CB_INFRA_RGU_BT_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_WHOLE_PATH_RST_REVERT_CYCLE_MASK 0x0000FF00u                // BT_WHOLE_PATH_RST_REVERT_CYCLE[15..8]
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_WHOLE_PATH_RST_REVERT_CYCLE_SHFT 8u
#define CB_INFRA_RGU_BT_SUBSYS_RST_PAD_BT_SUBSYS_RST_EN_ADDR   CB_INFRA_RGU_BT_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_BT_SUBSYS_RST_PAD_BT_SUBSYS_RST_EN_MASK   0x00000080u                // PAD_BT_SUBSYS_RST_EN[7]
#define CB_INFRA_RGU_BT_SUBSYS_RST_PAD_BT_SUBSYS_RST_EN_SHFT   7u
#define CB_INFRA_RGU_BT_SUBSYS_RST_BYPASS_WFDMA_2_SLP_PROT_ADDR CB_INFRA_RGU_BT_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_BT_SUBSYS_RST_BYPASS_WFDMA_2_SLP_PROT_MASK 0x00000040u                // BYPASS_WFDMA_2_SLP_PROT[6]
#define CB_INFRA_RGU_BT_SUBSYS_RST_BYPASS_WFDMA_2_SLP_PROT_SHFT 6u
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_WHOLE_PATH_RST_REVERT_EN_ADDR CB_INFRA_RGU_BT_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_WHOLE_PATH_RST_REVERT_EN_MASK 0x00000020u                // BT_WHOLE_PATH_RST_REVERT_EN[5]
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_WHOLE_PATH_RST_REVERT_EN_SHFT 5u
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_SUBSYS_RST_ADDR          CB_INFRA_RGU_BT_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_SUBSYS_RST_MASK          0x00000010u                // BT_SUBSYS_RST[4]
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_SUBSYS_RST_SHFT          4u
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_CRYPTO_BYPASS_SUBSYS_RST_ADDR CB_INFRA_RGU_BT_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_CRYPTO_BYPASS_SUBSYS_RST_MASK 0x00000008u                // BT_CRYPTO_BYPASS_SUBSYS_RST[3]
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_CRYPTO_BYPASS_SUBSYS_RST_SHFT 3u
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_PATH_BUS_RST_ADDR        CB_INFRA_RGU_BT_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_PATH_BUS_RST_MASK        0x00000002u                // BT_PATH_BUS_RST[1]
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_PATH_BUS_RST_SHFT        1u
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_WHOLE_PATH_RST_ADDR      CB_INFRA_RGU_BT_SUBSYS_RST_ADDR
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_WHOLE_PATH_RST_MASK      0x00000001u                // BT_WHOLE_PATH_RST[0]
#define CB_INFRA_RGU_BT_SUBSYS_RST_BT_WHOLE_PATH_RST_SHFT      0u

/* =====================================================================================

  ---FLR_CTL (0x70028000 + 0x620u)---

    FLR_EN[0]                    - (RW) FLR HW mode enable
    RESERVED1[15..1]             - (RO) Reserved bits
    FLR_RST_CYCLE[23..16]        - (RW)  xxx 
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_FLR_CTL_FLR_RST_CYCLE_ADDR                CB_INFRA_RGU_FLR_CTL_ADDR
#define CB_INFRA_RGU_FLR_CTL_FLR_RST_CYCLE_MASK                0x00FF0000u                // FLR_RST_CYCLE[23..16]
#define CB_INFRA_RGU_FLR_CTL_FLR_RST_CYCLE_SHFT                16u
#define CB_INFRA_RGU_FLR_CTL_FLR_EN_ADDR                       CB_INFRA_RGU_FLR_CTL_ADDR
#define CB_INFRA_RGU_FLR_CTL_FLR_EN_MASK                       0x00000001u                // FLR_EN[0]
#define CB_INFRA_RGU_FLR_CTL_FLR_EN_SHFT                       0u

/* =====================================================================================

  ---SLP_PROT_RDY_STAT (0x70028000 + 0x730u)---

    CR_SLPPROT_RDY[22..0]        - (RO)  xxx 
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_SLP_PROT_RDY_STAT_CR_SLPPROT_RDY_ADDR     CB_INFRA_RGU_SLP_PROT_RDY_STAT_ADDR
#define CB_INFRA_RGU_SLP_PROT_RDY_STAT_CR_SLPPROT_RDY_MASK     0x007FFFFFu                // CR_SLPPROT_RDY[22..0]
#define CB_INFRA_RGU_SLP_PROT_RDY_STAT_CR_SLPPROT_RDY_SHFT     0u

/* =====================================================================================

  ---SLP_PROT_TIMEOUT_CTRL (0x70028000 + 0x734u)---

    CR_SLPPROT_TMOUT_LMT[19..0]  - (RW)  xxx 
    CR_SLPPROT_TMOUT_CLR[20]     - (RW)  xxx 
    CR_SLPPROT_TMOUT_EN[21]      - (RW)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_SLP_PROT_TIMEOUT_CTRL_CR_SLPPROT_TMOUT_EN_ADDR CB_INFRA_RGU_SLP_PROT_TIMEOUT_CTRL_ADDR
#define CB_INFRA_RGU_SLP_PROT_TIMEOUT_CTRL_CR_SLPPROT_TMOUT_EN_MASK 0x00200000u                // CR_SLPPROT_TMOUT_EN[21]
#define CB_INFRA_RGU_SLP_PROT_TIMEOUT_CTRL_CR_SLPPROT_TMOUT_EN_SHFT 21u
#define CB_INFRA_RGU_SLP_PROT_TIMEOUT_CTRL_CR_SLPPROT_TMOUT_CLR_ADDR CB_INFRA_RGU_SLP_PROT_TIMEOUT_CTRL_ADDR
#define CB_INFRA_RGU_SLP_PROT_TIMEOUT_CTRL_CR_SLPPROT_TMOUT_CLR_MASK 0x00100000u                // CR_SLPPROT_TMOUT_CLR[20]
#define CB_INFRA_RGU_SLP_PROT_TIMEOUT_CTRL_CR_SLPPROT_TMOUT_CLR_SHFT 20u
#define CB_INFRA_RGU_SLP_PROT_TIMEOUT_CTRL_CR_SLPPROT_TMOUT_LMT_ADDR CB_INFRA_RGU_SLP_PROT_TIMEOUT_CTRL_ADDR
#define CB_INFRA_RGU_SLP_PROT_TIMEOUT_CTRL_CR_SLPPROT_TMOUT_LMT_MASK 0x000FFFFFu                // CR_SLPPROT_TMOUT_LMT[19..0]
#define CB_INFRA_RGU_SLP_PROT_TIMEOUT_CTRL_CR_SLPPROT_TMOUT_LMT_SHFT 0u

/* =====================================================================================

  ---SLP_PROT_TIMEOUT_STA (0x70028000 + 0x738u)---

    SLPPROT_TMOUT[0]             - (RO)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_SLP_PROT_TIMEOUT_STA_SLPPROT_TMOUT_ADDR   CB_INFRA_RGU_SLP_PROT_TIMEOUT_STA_ADDR
#define CB_INFRA_RGU_SLP_PROT_TIMEOUT_STA_SLPPROT_TMOUT_MASK   0x00000001u                // SLPPROT_TMOUT[0]
#define CB_INFRA_RGU_SLP_PROT_TIMEOUT_STA_SLPPROT_TMOUT_SHFT   0u

/* =====================================================================================

  ---PCIE_RSV_SW_0_IRQ (0x70028000 + 0x800u)---

    PCIE_RSV_SW_0_IRQ[0]         - (RW) irq_status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_PCIE_RSV_SW_0_IRQ_ADDR  CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_PCIE_RSV_SW_0_IRQ_MASK  0x00000001u                // PCIE_RSV_SW_0_IRQ[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_PCIE_RSV_SW_0_IRQ_SHFT  0u

/* =====================================================================================

  ---PCIE_RSV_SW_0_IRQ_SET (0x70028000 + 0x804u)---

    PCIE_RSV_SW_0_IRQ_SET[0]     - (WO) set irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_SET_PCIE_RSV_SW_0_IRQ_SET_ADDR CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_SET_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_SET_PCIE_RSV_SW_0_IRQ_SET_MASK 0x00000001u                // PCIE_RSV_SW_0_IRQ_SET[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_SET_PCIE_RSV_SW_0_IRQ_SET_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_0_IRQ_CLR (0x70028000 + 0x808u)---

    PCIE_RSV_SW_0_IRQ_CLR[0]     - (WO) clear irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_CLR_PCIE_RSV_SW_0_IRQ_CLR_ADDR CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_CLR_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_CLR_PCIE_RSV_SW_0_IRQ_CLR_MASK 0x00000001u                // PCIE_RSV_SW_0_IRQ_CLR[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_CLR_PCIE_RSV_SW_0_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_0_IRQ_AC_MODE (0x70028000 + 0x80Cu)---

    PCIE_RSV_SW_0_AC_MODE[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_AC_MODE_PCIE_RSV_SW_0_AC_MODE_ADDR CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_AC_MODE_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_AC_MODE_PCIE_RSV_SW_0_AC_MODE_MASK 0x00000001u                // PCIE_RSV_SW_0_AC_MODE[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_0_IRQ_AC_MODE_PCIE_RSV_SW_0_AC_MODE_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_1_IRQ (0x70028000 + 0x810u)---

    PCIE_RSV_SW_1_IRQ[0]         - (RW) irq_status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_PCIE_RSV_SW_1_IRQ_ADDR  CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_PCIE_RSV_SW_1_IRQ_MASK  0x00000001u                // PCIE_RSV_SW_1_IRQ[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_PCIE_RSV_SW_1_IRQ_SHFT  0u

/* =====================================================================================

  ---PCIE_RSV_SW_1_IRQ_SET (0x70028000 + 0x814u)---

    PCIE_RSV_SW_1_IRQ_SET[0]     - (WO) set irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_SET_PCIE_RSV_SW_1_IRQ_SET_ADDR CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_SET_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_SET_PCIE_RSV_SW_1_IRQ_SET_MASK 0x00000001u                // PCIE_RSV_SW_1_IRQ_SET[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_SET_PCIE_RSV_SW_1_IRQ_SET_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_1_IRQ_CLR (0x70028000 + 0x818u)---

    PCIE_RSV_SW_1_IRQ_CLR[0]     - (WO) clear irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_CLR_PCIE_RSV_SW_1_IRQ_CLR_ADDR CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_CLR_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_CLR_PCIE_RSV_SW_1_IRQ_CLR_MASK 0x00000001u                // PCIE_RSV_SW_1_IRQ_CLR[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_CLR_PCIE_RSV_SW_1_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_1_IRQ_AC_MODE (0x70028000 + 0x81Cu)---

    PCIE_RSV_SW_1_AC_MODE[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_AC_MODE_PCIE_RSV_SW_1_AC_MODE_ADDR CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_AC_MODE_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_AC_MODE_PCIE_RSV_SW_1_AC_MODE_MASK 0x00000001u                // PCIE_RSV_SW_1_AC_MODE[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_1_IRQ_AC_MODE_PCIE_RSV_SW_1_AC_MODE_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_2_IRQ (0x70028000 + 0x820u)---

    PCIE_RSV_SW_2_IRQ[0]         - (RW) irq_status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_PCIE_RSV_SW_2_IRQ_ADDR  CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_PCIE_RSV_SW_2_IRQ_MASK  0x00000001u                // PCIE_RSV_SW_2_IRQ[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_PCIE_RSV_SW_2_IRQ_SHFT  0u

/* =====================================================================================

  ---PCIE_RSV_SW_2_IRQ_SET (0x70028000 + 0x824u)---

    PCIE_RSV_SW_2_IRQ_SET[0]     - (WO) set irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_SET_PCIE_RSV_SW_2_IRQ_SET_ADDR CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_SET_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_SET_PCIE_RSV_SW_2_IRQ_SET_MASK 0x00000001u                // PCIE_RSV_SW_2_IRQ_SET[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_SET_PCIE_RSV_SW_2_IRQ_SET_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_2_IRQ_CLR (0x70028000 + 0x828u)---

    PCIE_RSV_SW_2_IRQ_CLR[0]     - (WO) clear irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_CLR_PCIE_RSV_SW_2_IRQ_CLR_ADDR CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_CLR_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_CLR_PCIE_RSV_SW_2_IRQ_CLR_MASK 0x00000001u                // PCIE_RSV_SW_2_IRQ_CLR[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_CLR_PCIE_RSV_SW_2_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_2_IRQ_AC_MODE (0x70028000 + 0x82Cu)---

    PCIE_RSV_SW_1_AC_MODE[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_AC_MODE_PCIE_RSV_SW_1_AC_MODE_ADDR CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_AC_MODE_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_AC_MODE_PCIE_RSV_SW_1_AC_MODE_MASK 0x00000001u                // PCIE_RSV_SW_1_AC_MODE[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_2_IRQ_AC_MODE_PCIE_RSV_SW_1_AC_MODE_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_3_IRQ (0x70028000 + 0x830u)---

    PCIE_RSV_SW_3_IRQ[0]         - (RW) irq_status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_PCIE_RSV_SW_3_IRQ_ADDR  CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_PCIE_RSV_SW_3_IRQ_MASK  0x00000001u                // PCIE_RSV_SW_3_IRQ[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_PCIE_RSV_SW_3_IRQ_SHFT  0u

/* =====================================================================================

  ---PCIE_RSV_SW_3_IRQ_SET (0x70028000 + 0x834u)---

    PCIE_RSV_SW_3_IRQ_SET[0]     - (WO) set irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_SET_PCIE_RSV_SW_3_IRQ_SET_ADDR CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_SET_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_SET_PCIE_RSV_SW_3_IRQ_SET_MASK 0x00000001u                // PCIE_RSV_SW_3_IRQ_SET[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_SET_PCIE_RSV_SW_3_IRQ_SET_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_3_IRQ_CLR (0x70028000 + 0x838u)---

    PCIE_RSV_SW_3_IRQ_CLR[0]     - (WO) clear irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_CLR_PCIE_RSV_SW_3_IRQ_CLR_ADDR CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_CLR_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_CLR_PCIE_RSV_SW_3_IRQ_CLR_MASK 0x00000001u                // PCIE_RSV_SW_3_IRQ_CLR[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_CLR_PCIE_RSV_SW_3_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_3_IRQ_AC_MODE (0x70028000 + 0x83Cu)---

    PCIE_RSV_SW_3_AC_MODE[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_AC_MODE_PCIE_RSV_SW_3_AC_MODE_ADDR CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_AC_MODE_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_AC_MODE_PCIE_RSV_SW_3_AC_MODE_MASK 0x00000001u                // PCIE_RSV_SW_3_AC_MODE[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_3_IRQ_AC_MODE_PCIE_RSV_SW_3_AC_MODE_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_4_IRQ (0x70028000 + 0x840u)---

    PCIE_RSV_SW_4_IRQ[0]         - (RW) irq_status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_PCIE_RSV_SW_4_IRQ_ADDR  CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_PCIE_RSV_SW_4_IRQ_MASK  0x00000001u                // PCIE_RSV_SW_4_IRQ[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_PCIE_RSV_SW_4_IRQ_SHFT  0u

/* =====================================================================================

  ---PCIE_RSV_SW_4_IRQ_SET (0x70028000 + 0x844u)---

    PCIE_RSV_SW_4_IRQ_SET[0]     - (WO) set irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_SET_PCIE_RSV_SW_4_IRQ_SET_ADDR CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_SET_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_SET_PCIE_RSV_SW_4_IRQ_SET_MASK 0x00000001u                // PCIE_RSV_SW_4_IRQ_SET[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_SET_PCIE_RSV_SW_4_IRQ_SET_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_4_IRQ_CLR (0x70028000 + 0x848u)---

    PCIE_RSV_SW_4_IRQ_CLR[0]     - (WO) clear irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_CLR_PCIE_RSV_SW_4_IRQ_CLR_ADDR CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_CLR_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_CLR_PCIE_RSV_SW_4_IRQ_CLR_MASK 0x00000001u                // PCIE_RSV_SW_4_IRQ_CLR[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_CLR_PCIE_RSV_SW_4_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_4_IRQ_AC_MODE (0x70028000 + 0x84Cu)---

    PCIE_RSV_SW_4_AC_MODE[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_AC_MODE_PCIE_RSV_SW_4_AC_MODE_ADDR CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_AC_MODE_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_AC_MODE_PCIE_RSV_SW_4_AC_MODE_MASK 0x00000001u                // PCIE_RSV_SW_4_AC_MODE[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_4_IRQ_AC_MODE_PCIE_RSV_SW_4_AC_MODE_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_5_IRQ (0x70028000 + 0x850u)---

    PCIE_RSV_SW_5_IRQ[0]         - (RW) irq_status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_PCIE_RSV_SW_5_IRQ_ADDR  CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_PCIE_RSV_SW_5_IRQ_MASK  0x00000001u                // PCIE_RSV_SW_5_IRQ[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_PCIE_RSV_SW_5_IRQ_SHFT  0u

/* =====================================================================================

  ---PCIE_RSV_SW_5_IRQ_SET (0x70028000 + 0x854u)---

    PCIE_RSV_SW_5_IRQ_SET[0]     - (WO) set irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_SET_PCIE_RSV_SW_5_IRQ_SET_ADDR CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_SET_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_SET_PCIE_RSV_SW_5_IRQ_SET_MASK 0x00000001u                // PCIE_RSV_SW_5_IRQ_SET[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_SET_PCIE_RSV_SW_5_IRQ_SET_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_5_IRQ_CLR (0x70028000 + 0x858u)---

    PCIE_RSV_SW_5_IRQ_CLR[0]     - (WO) clear irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_CLR_PCIE_RSV_SW_5_IRQ_CLR_ADDR CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_CLR_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_CLR_PCIE_RSV_SW_5_IRQ_CLR_MASK 0x00000001u                // PCIE_RSV_SW_5_IRQ_CLR[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_CLR_PCIE_RSV_SW_5_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_5_IRQ_AC_MODE (0x70028000 + 0x85Cu)---

    PCIE_RSV_SW_5_AC_MODE[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_AC_MODE_PCIE_RSV_SW_5_AC_MODE_ADDR CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_AC_MODE_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_AC_MODE_PCIE_RSV_SW_5_AC_MODE_MASK 0x00000001u                // PCIE_RSV_SW_5_AC_MODE[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_5_IRQ_AC_MODE_PCIE_RSV_SW_5_AC_MODE_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_6_IRQ (0x70028000 + 0x860u)---

    PCIE_RSV_SW_6_IRQ[0]         - (RW) irq_status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_PCIE_RSV_SW_6_IRQ_ADDR  CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_PCIE_RSV_SW_6_IRQ_MASK  0x00000001u                // PCIE_RSV_SW_6_IRQ[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_PCIE_RSV_SW_6_IRQ_SHFT  0u

/* =====================================================================================

  ---PCIE_RSV_SW_6_IRQ_SET (0x70028000 + 0x864u)---

    PCIE_RSV_SW_6_IRQ_SET[0]     - (WO) set irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_SET_PCIE_RSV_SW_6_IRQ_SET_ADDR CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_SET_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_SET_PCIE_RSV_SW_6_IRQ_SET_MASK 0x00000001u                // PCIE_RSV_SW_6_IRQ_SET[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_SET_PCIE_RSV_SW_6_IRQ_SET_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_6_IRQ_CLR (0x70028000 + 0x868u)---

    PCIE_RSV_SW_6_IRQ_CLR[0]     - (WO) clear irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_CLR_PCIE_RSV_SW_6_IRQ_CLR_ADDR CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_CLR_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_CLR_PCIE_RSV_SW_6_IRQ_CLR_MASK 0x00000001u                // PCIE_RSV_SW_6_IRQ_CLR[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_CLR_PCIE_RSV_SW_6_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_6_IRQ_AC_MODE (0x70028000 + 0x86Cu)---

    PCIE_RSV_SW_6_AC_MODE[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_AC_MODE_PCIE_RSV_SW_6_AC_MODE_ADDR CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_AC_MODE_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_AC_MODE_PCIE_RSV_SW_6_AC_MODE_MASK 0x00000001u                // PCIE_RSV_SW_6_AC_MODE[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_6_IRQ_AC_MODE_PCIE_RSV_SW_6_AC_MODE_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_7_IRQ (0x70028000 + 0x870u)---

    PCIE_RSV_SW_7_IRQ[0]         - (RW) irq_status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_PCIE_RSV_SW_7_IRQ_ADDR  CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_PCIE_RSV_SW_7_IRQ_MASK  0x00000001u                // PCIE_RSV_SW_7_IRQ[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_PCIE_RSV_SW_7_IRQ_SHFT  0u

/* =====================================================================================

  ---PCIE_RSV_SW_7_IRQ_SET (0x70028000 + 0x874u)---

    PCIE_RSV_SW_7_IRQ_SET[0]     - (WO) set irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_SET_PCIE_RSV_SW_7_IRQ_SET_ADDR CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_SET_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_SET_PCIE_RSV_SW_7_IRQ_SET_MASK 0x00000001u                // PCIE_RSV_SW_7_IRQ_SET[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_SET_PCIE_RSV_SW_7_IRQ_SET_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_7_IRQ_CLR (0x70028000 + 0x878u)---

    PCIE_RSV_SW_7_IRQ_CLR[0]     - (WO) clear irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_CLR_PCIE_RSV_SW_7_IRQ_CLR_ADDR CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_CLR_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_CLR_PCIE_RSV_SW_7_IRQ_CLR_MASK 0x00000001u                // PCIE_RSV_SW_7_IRQ_CLR[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_CLR_PCIE_RSV_SW_7_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_7_IRQ_AC_MODE (0x70028000 + 0x87Cu)---

    PCIE_RSV_SW_7_AC_MODE[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_AC_MODE_PCIE_RSV_SW_7_AC_MODE_ADDR CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_AC_MODE_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_AC_MODE_PCIE_RSV_SW_7_AC_MODE_MASK 0x00000001u                // PCIE_RSV_SW_7_AC_MODE[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_7_IRQ_AC_MODE_PCIE_RSV_SW_7_AC_MODE_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_8_IRQ (0x70028000 + 0x880u)---

    PCIE_RSV_SW_8_IRQ[0]         - (RW) irq_status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_PCIE_RSV_SW_8_IRQ_ADDR  CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_PCIE_RSV_SW_8_IRQ_MASK  0x00000001u                // PCIE_RSV_SW_8_IRQ[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_PCIE_RSV_SW_8_IRQ_SHFT  0u

/* =====================================================================================

  ---PCIE_RSV_SW_8_IRQ_SET (0x70028000 + 0x884u)---

    PCIE_RSV_SW_8_IRQ_SET[0]     - (WO) set irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_SET_PCIE_RSV_SW_8_IRQ_SET_ADDR CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_SET_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_SET_PCIE_RSV_SW_8_IRQ_SET_MASK 0x00000001u                // PCIE_RSV_SW_8_IRQ_SET[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_SET_PCIE_RSV_SW_8_IRQ_SET_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_8_IRQ_CLR (0x70028000 + 0x888u)---

    PCIE_RSV_SW_8_IRQ_CLR[0]     - (WO) clear irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_CLR_PCIE_RSV_SW_8_IRQ_CLR_ADDR CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_CLR_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_CLR_PCIE_RSV_SW_8_IRQ_CLR_MASK 0x00000001u                // PCIE_RSV_SW_8_IRQ_CLR[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_CLR_PCIE_RSV_SW_8_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_8_IRQ_AC_MODE (0x70028000 + 0x88Cu)---

    PCIE_RSV_SW_8_AC_MODE[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_AC_MODE_PCIE_RSV_SW_8_AC_MODE_ADDR CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_AC_MODE_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_AC_MODE_PCIE_RSV_SW_8_AC_MODE_MASK 0x00000001u                // PCIE_RSV_SW_8_AC_MODE[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_8_IRQ_AC_MODE_PCIE_RSV_SW_8_AC_MODE_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_9_IRQ (0x70028000 + 0x890u)---

    PCIE_RSV_SW_9_IRQ[0]         - (RW) irq_status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_PCIE_RSV_SW_9_IRQ_ADDR  CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_PCIE_RSV_SW_9_IRQ_MASK  0x00000001u                // PCIE_RSV_SW_9_IRQ[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_PCIE_RSV_SW_9_IRQ_SHFT  0u

/* =====================================================================================

  ---PCIE_RSV_SW_9_IRQ_SET (0x70028000 + 0x894u)---

    PCIE_RSV_SW_9_IRQ_SET[0]     - (WO) set irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_SET_PCIE_RSV_SW_9_IRQ_SET_ADDR CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_SET_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_SET_PCIE_RSV_SW_9_IRQ_SET_MASK 0x00000001u                // PCIE_RSV_SW_9_IRQ_SET[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_SET_PCIE_RSV_SW_9_IRQ_SET_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_9_IRQ_CLR (0x70028000 + 0x898u)---

    PCIE_RSV_SW_9_IRQ_CLR[0]     - (WO) clear irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_CLR_PCIE_RSV_SW_9_IRQ_CLR_ADDR CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_CLR_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_CLR_PCIE_RSV_SW_9_IRQ_CLR_MASK 0x00000001u                // PCIE_RSV_SW_9_IRQ_CLR[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_CLR_PCIE_RSV_SW_9_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_9_IRQ_AC_MODE (0x70028000 + 0x89Cu)---

    PCIE_RSV_SW_9_AC_MODE[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_AC_MODE_PCIE_RSV_SW_9_AC_MODE_ADDR CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_AC_MODE_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_AC_MODE_PCIE_RSV_SW_9_AC_MODE_MASK 0x00000001u                // PCIE_RSV_SW_9_AC_MODE[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_9_IRQ_AC_MODE_PCIE_RSV_SW_9_AC_MODE_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_10_IRQ (0x70028000 + 0x8A0u)---

    PCIE_RSV_SW_10_IRQ[0]        - (RW) irq_status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_PCIE_RSV_SW_10_IRQ_ADDR CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_PCIE_RSV_SW_10_IRQ_MASK 0x00000001u                // PCIE_RSV_SW_10_IRQ[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_PCIE_RSV_SW_10_IRQ_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_10_IRQ_SET (0x70028000 + 0x8A4u)---

    PCIE_RSV_SW_10_IRQ_SET[0]    - (WO) set irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_SET_PCIE_RSV_SW_10_IRQ_SET_ADDR CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_SET_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_SET_PCIE_RSV_SW_10_IRQ_SET_MASK 0x00000001u                // PCIE_RSV_SW_10_IRQ_SET[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_SET_PCIE_RSV_SW_10_IRQ_SET_SHFT 0u

/* =====================================================================================

  ---PCIE_RSV_SW_10_IRQ_CLR (0x70028000 + 0x8A8u)---

    PCIE_RSV_SW_10_IRQ_CLR[0]    - (WO) clear irq
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_CLR_PCIE_RSV_SW_10_IRQ_CLR_ADDR CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_CLR_ADDR
#define CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_CLR_PCIE_RSV_SW_10_IRQ_CLR_MASK 0x00000001u                // PCIE_RSV_SW_10_IRQ_CLR[0]
#define CB_INFRA_RGU_PCIE_RSV_SW_10_IRQ_CLR_PCIE_RSV_SW_10_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_ON_CLK_SW_CG (0x70028000 + 0x900u)---

    ULPOSC_52M_CG[0]             - (RW)  xxx 
    ULPOSC_26M_CG[1]             - (RW)  xxx 
    CBTOP_BUS_CK_EN[2]           - (RW)  xxx 
    SEJ_CK_EN[3]                 - (RW)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SEJ_CK_EN_ADDR      CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SEJ_CK_EN_MASK      0x00000008u                // SEJ_CK_EN[3]
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SEJ_CK_EN_SHFT      3u
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CBTOP_BUS_CK_EN_ADDR CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CBTOP_BUS_CK_EN_MASK 0x00000004u                // CBTOP_BUS_CK_EN[2]
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CBTOP_BUS_CK_EN_SHFT 2u
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_ULPOSC_26M_CG_ADDR  CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_ULPOSC_26M_CG_MASK  0x00000002u                // ULPOSC_26M_CG[1]
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_ULPOSC_26M_CG_SHFT  1u
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_ULPOSC_52M_CG_ADDR  CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_ULPOSC_52M_CG_MASK  0x00000001u                // ULPOSC_52M_CG[0]
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_ULPOSC_52M_CG_SHFT  0u

/* =====================================================================================

  ---CB_INFRA_ON_CLK_SW_CG_SET (0x70028000 + 0x904u)---

    ULPOSC_52M_CG_SET[0]         - (WO)  xxx 
    ULPOSC_26M_CG_SET[1]         - (WO)  xxx 
    CBTOP_BUS_CK_EN_SET[2]       - (WO)  xxx 
    SEJ_CK_EN_SET[3]             - (WO)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_SEJ_CK_EN_SET_ADDR CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_SEJ_CK_EN_SET_MASK 0x00000008u                // SEJ_CK_EN_SET[3]
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_SEJ_CK_EN_SET_SHFT 3u
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_CBTOP_BUS_CK_EN_SET_ADDR CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_CBTOP_BUS_CK_EN_SET_MASK 0x00000004u                // CBTOP_BUS_CK_EN_SET[2]
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_CBTOP_BUS_CK_EN_SET_SHFT 2u
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_ULPOSC_26M_CG_SET_ADDR CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_ULPOSC_26M_CG_SET_MASK 0x00000002u                // ULPOSC_26M_CG_SET[1]
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_ULPOSC_26M_CG_SET_SHFT 1u
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_ULPOSC_52M_CG_SET_ADDR CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_ULPOSC_52M_CG_SET_MASK 0x00000001u                // ULPOSC_52M_CG_SET[0]
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_SET_ULPOSC_52M_CG_SET_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_ON_CLK_SW_CG_CLR (0x70028000 + 0x908u)---

    ULPOSC_52M_CG_CLR[0]         - (WO)  xxx 
    ULPOSC_26M_CG_CLR[1]         - (WO)  xxx 
    CBTOP_BUS_CK_EN_CLR[2]       - (WO)  xxx 
    SEJ_CK_EN_CLR[3]             - (WO)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_SEJ_CK_EN_CLR_ADDR CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_SEJ_CK_EN_CLR_MASK 0x00000008u                // SEJ_CK_EN_CLR[3]
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_SEJ_CK_EN_CLR_SHFT 3u
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_CBTOP_BUS_CK_EN_CLR_ADDR CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_CBTOP_BUS_CK_EN_CLR_MASK 0x00000004u                // CBTOP_BUS_CK_EN_CLR[2]
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_CBTOP_BUS_CK_EN_CLR_SHFT 2u
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_ULPOSC_26M_CG_CLR_ADDR CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_ULPOSC_26M_CG_CLR_MASK 0x00000002u                // ULPOSC_26M_CG_CLR[1]
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_ULPOSC_26M_CG_CLR_SHFT 1u
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_ULPOSC_52M_CG_CLR_ADDR CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_ULPOSC_52M_CG_CLR_MASK 0x00000001u                // ULPOSC_52M_CG_CLR[0]
#define CB_INFRA_RGU_CB_INFRA_ON_CLK_SW_CG_CLR_ULPOSC_52M_CG_CLR_SHFT 0u

/* =====================================================================================

  ---CB_INFRA_ON_WFDMA_0_BYPASS (0x70028000 + 0xA00u)---

    cr_wfdma_0_bypass_gals_m_en[0] - (RW)  xxx 
    cr_wfdma_0_bypass_gals_m_rdy[1] - (RW)  xxx 
    cr_wfdma_0_bypass_gals_s_en[2] - (RW)  xxx 
    cr_wfdma_0_bypass_gals_s_rdy[3] - (RW)  xxx 
    cr_wfdma_0_bypass_hif_slv_en[4] - (RW)  xxx 
    cr_wfdma_0_bypass_hif_slv_rdy[5] - (RW)  xxx 
    cr_wfdma_0_bypass_hif_mst_en[6] - (RW)  xxx 
    cr_wfdma_0_bypass_hif_mst_rdy[7] - (RW)  xxx 
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_hif_mst_rdy_ADDR CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_hif_mst_rdy_MASK 0x00000080u                // cr_wfdma_0_bypass_hif_mst_rdy[7]
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_hif_mst_rdy_SHFT 7u
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_hif_mst_en_ADDR CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_hif_mst_en_MASK 0x00000040u                // cr_wfdma_0_bypass_hif_mst_en[6]
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_hif_mst_en_SHFT 6u
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_hif_slv_rdy_ADDR CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_hif_slv_rdy_MASK 0x00000020u                // cr_wfdma_0_bypass_hif_slv_rdy[5]
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_hif_slv_rdy_SHFT 5u
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_hif_slv_en_ADDR CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_hif_slv_en_MASK 0x00000010u                // cr_wfdma_0_bypass_hif_slv_en[4]
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_hif_slv_en_SHFT 4u
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_gals_s_rdy_ADDR CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_gals_s_rdy_MASK 0x00000008u                // cr_wfdma_0_bypass_gals_s_rdy[3]
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_gals_s_rdy_SHFT 3u
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_gals_s_en_ADDR CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_gals_s_en_MASK 0x00000004u                // cr_wfdma_0_bypass_gals_s_en[2]
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_gals_s_en_SHFT 2u
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_gals_m_rdy_ADDR CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_gals_m_rdy_MASK 0x00000002u                // cr_wfdma_0_bypass_gals_m_rdy[1]
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_gals_m_rdy_SHFT 1u
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_gals_m_en_ADDR CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_ADDR
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_gals_m_en_MASK 0x00000001u                // cr_wfdma_0_bypass_gals_m_en[0]
#define CB_INFRA_RGU_CB_INFRA_ON_WFDMA_0_BYPASS_cr_wfdma_0_bypass_gals_m_en_SHFT 0u

/* =====================================================================================

  ---CB_L05_RST_HIF_MAP_WF (0x70028000 + 0xA20u)---

    rg_wf_over_sdio[0]           - (RW)  xxx 
    rg_wf_over_usb[1]            - (RW)  xxx 
    rg_wf_over_pcie[2]           - (RW)  xxx 
    rg_wf_over_pcie_2[3]         - (RW)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_rg_wf_over_pcie_2_ADDR CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_ADDR
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_rg_wf_over_pcie_2_MASK 0x00000008u                // rg_wf_over_pcie_2[3]
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_rg_wf_over_pcie_2_SHFT 3u
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_rg_wf_over_pcie_ADDR CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_ADDR
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_rg_wf_over_pcie_MASK 0x00000004u                // rg_wf_over_pcie[2]
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_rg_wf_over_pcie_SHFT 2u
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_rg_wf_over_usb_ADDR CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_ADDR
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_rg_wf_over_usb_MASK 0x00000002u                // rg_wf_over_usb[1]
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_rg_wf_over_usb_SHFT 1u
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_rg_wf_over_sdio_ADDR CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_ADDR
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_rg_wf_over_sdio_MASK 0x00000001u                // rg_wf_over_sdio[0]
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_WF_rg_wf_over_sdio_SHFT 0u

/* =====================================================================================

  ---CB_L05_RST_HIF_MAP_BT (0x70028000 + 0xA24u)---

    rg_bt_over_sdio[0]           - (RW)  xxx 
    rg_bt_over_usb[1]            - (RW)  xxx 
    rg_bt_over_pcie[2]           - (RW)  xxx 
    rg_bt_over_pcie_2[3]         - (RW)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_rg_bt_over_pcie_2_ADDR CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_ADDR
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_rg_bt_over_pcie_2_MASK 0x00000008u                // rg_bt_over_pcie_2[3]
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_rg_bt_over_pcie_2_SHFT 3u
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_rg_bt_over_pcie_ADDR CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_ADDR
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_rg_bt_over_pcie_MASK 0x00000004u                // rg_bt_over_pcie[2]
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_rg_bt_over_pcie_SHFT 2u
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_rg_bt_over_usb_ADDR CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_ADDR
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_rg_bt_over_usb_MASK 0x00000002u                // rg_bt_over_usb[1]
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_rg_bt_over_usb_SHFT 1u
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_rg_bt_over_sdio_ADDR CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_ADDR
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_rg_bt_over_sdio_MASK 0x00000001u                // rg_bt_over_sdio[0]
#define CB_INFRA_RGU_CB_L05_RST_HIF_MAP_BT_rg_bt_over_sdio_SHFT 0u

/* =====================================================================================

  ---CB_INT_DFD_EN_VLD_0 (0x70028000 + 0xA60u)---

    cb_int_dfd_en_vld_0[31..0]   - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INT_DFD_EN_VLD_0_cb_int_dfd_en_vld_0_ADDR CB_INFRA_RGU_CB_INT_DFD_EN_VLD_0_ADDR
#define CB_INFRA_RGU_CB_INT_DFD_EN_VLD_0_cb_int_dfd_en_vld_0_MASK 0xFFFFFFFFu                // cb_int_dfd_en_vld_0[31..0]
#define CB_INFRA_RGU_CB_INT_DFD_EN_VLD_0_cb_int_dfd_en_vld_0_SHFT 0u

/* =====================================================================================

  ---CB_INT_DFD_EN_VLD_1 (0x70028000 + 0xA64u)---

    cb_int_dfd_en_vld_1[31..0]   - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INT_DFD_EN_VLD_1_cb_int_dfd_en_vld_1_ADDR CB_INFRA_RGU_CB_INT_DFD_EN_VLD_1_ADDR
#define CB_INFRA_RGU_CB_INT_DFD_EN_VLD_1_cb_int_dfd_en_vld_1_MASK 0xFFFFFFFFu                // cb_int_dfd_en_vld_1[31..0]
#define CB_INFRA_RGU_CB_INT_DFD_EN_VLD_1_cb_int_dfd_en_vld_1_SHFT 0u

/* =====================================================================================

  ---CB_INT_DFD_EN_VLD_2 (0x70028000 + 0xA68u)---

    cb_int_dfd_en_vld_2[31..0]   - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INT_DFD_EN_VLD_2_cb_int_dfd_en_vld_2_ADDR CB_INFRA_RGU_CB_INT_DFD_EN_VLD_2_ADDR
#define CB_INFRA_RGU_CB_INT_DFD_EN_VLD_2_cb_int_dfd_en_vld_2_MASK 0xFFFFFFFFu                // cb_int_dfd_en_vld_2[31..0]
#define CB_INFRA_RGU_CB_INT_DFD_EN_VLD_2_cb_int_dfd_en_vld_2_SHFT 0u

/* =====================================================================================

  ---CB_INT_DFD_EN_POL_0 (0x70028000 + 0xA70u)---

    cb_int_dfd_en_pol_0[31..0]   - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INT_DFD_EN_POL_0_cb_int_dfd_en_pol_0_ADDR CB_INFRA_RGU_CB_INT_DFD_EN_POL_0_ADDR
#define CB_INFRA_RGU_CB_INT_DFD_EN_POL_0_cb_int_dfd_en_pol_0_MASK 0xFFFFFFFFu                // cb_int_dfd_en_pol_0[31..0]
#define CB_INFRA_RGU_CB_INT_DFD_EN_POL_0_cb_int_dfd_en_pol_0_SHFT 0u

/* =====================================================================================

  ---CB_INT_DFD_EN_POL_1 (0x70028000 + 0xA74u)---

    cb_int_dfd_en_pol_1[31..0]   - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INT_DFD_EN_POL_1_cb_int_dfd_en_pol_1_ADDR CB_INFRA_RGU_CB_INT_DFD_EN_POL_1_ADDR
#define CB_INFRA_RGU_CB_INT_DFD_EN_POL_1_cb_int_dfd_en_pol_1_MASK 0xFFFFFFFFu                // cb_int_dfd_en_pol_1[31..0]
#define CB_INFRA_RGU_CB_INT_DFD_EN_POL_1_cb_int_dfd_en_pol_1_SHFT 0u

/* =====================================================================================

  ---CB_INT_DFD_EN_POL_2 (0x70028000 + 0xA78u)---

    cb_int_dfd_en_pol_2[31..0]   - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_CB_INT_DFD_EN_POL_2_cb_int_dfd_en_pol_2_ADDR CB_INFRA_RGU_CB_INT_DFD_EN_POL_2_ADDR
#define CB_INFRA_RGU_CB_INT_DFD_EN_POL_2_cb_int_dfd_en_pol_2_MASK 0xFFFFFFFFu                // cb_int_dfd_en_pol_2[31..0]
#define CB_INFRA_RGU_CB_INT_DFD_EN_POL_2_cb_int_dfd_en_pol_2_SHFT 0u

/* =====================================================================================

  ---MSI_MASK_LOCK (0x70028000 + 0xB10u)---

    rg_msi_mask_lock[0]          - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_MSI_MASK_LOCK_rg_msi_mask_lock_ADDR       CB_INFRA_RGU_MSI_MASK_LOCK_ADDR
#define CB_INFRA_RGU_MSI_MASK_LOCK_rg_msi_mask_lock_MASK       0x00000001u                // rg_msi_mask_lock[0]
#define CB_INFRA_RGU_MSI_MASK_LOCK_rg_msi_mask_lock_SHFT       0u

/* =====================================================================================

  ---WF_MSI_TO_CBMCU_MASK (0x70028000 + 0xB20u)---

    wf_msi_to_cbmcu_mask[31..0]  - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_WF_MSI_TO_CBMCU_MASK_wf_msi_to_cbmcu_mask_ADDR CB_INFRA_RGU_WF_MSI_TO_CBMCU_MASK_ADDR
#define CB_INFRA_RGU_WF_MSI_TO_CBMCU_MASK_wf_msi_to_cbmcu_mask_MASK 0xFFFFFFFFu                // wf_msi_to_cbmcu_mask[31..0]
#define CB_INFRA_RGU_WF_MSI_TO_CBMCU_MASK_wf_msi_to_cbmcu_mask_SHFT 0u

/* =====================================================================================

  ---BT_MSI_TO_CBMCU_MASK (0x70028000 + 0xB24u)---

    bt_msi_to_cbmcu_mask[31..0]  - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_BT_MSI_TO_CBMCU_MASK_bt_msi_to_cbmcu_mask_ADDR CB_INFRA_RGU_BT_MSI_TO_CBMCU_MASK_ADDR
#define CB_INFRA_RGU_BT_MSI_TO_CBMCU_MASK_bt_msi_to_cbmcu_mask_MASK 0xFFFFFFFFu                // bt_msi_to_cbmcu_mask[31..0]
#define CB_INFRA_RGU_BT_MSI_TO_CBMCU_MASK_bt_msi_to_cbmcu_mask_SHFT 0u

/* =====================================================================================

  ---ZB_MSI_TO_CBMCU_MASK (0x70028000 + 0xB28u)---

    zb_msi_to_cbmcu_mask[31..0]  - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_ZB_MSI_TO_CBMCU_MASK_zb_msi_to_cbmcu_mask_ADDR CB_INFRA_RGU_ZB_MSI_TO_CBMCU_MASK_ADDR
#define CB_INFRA_RGU_ZB_MSI_TO_CBMCU_MASK_zb_msi_to_cbmcu_mask_MASK 0xFFFFFFFFu                // zb_msi_to_cbmcu_mask[31..0]
#define CB_INFRA_RGU_ZB_MSI_TO_CBMCU_MASK_zb_msi_to_cbmcu_mask_SHFT 0u

/* =====================================================================================

  ---WF_MSI_TO_PCIE_MASK (0x70028000 + 0xB30u)---

    wf_msi_to_pcie_mask[31..0]   - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_WF_MSI_TO_PCIE_MASK_wf_msi_to_pcie_mask_ADDR CB_INFRA_RGU_WF_MSI_TO_PCIE_MASK_ADDR
#define CB_INFRA_RGU_WF_MSI_TO_PCIE_MASK_wf_msi_to_pcie_mask_MASK 0xFFFFFFFFu                // wf_msi_to_pcie_mask[31..0]
#define CB_INFRA_RGU_WF_MSI_TO_PCIE_MASK_wf_msi_to_pcie_mask_SHFT 0u

/* =====================================================================================

  ---BT_MSI_TO_PCIE_MASK (0x70028000 + 0xB34u)---

    bt_msi_to_pcie_mask[31..0]   - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_BT_MSI_TO_PCIE_MASK_bt_msi_to_pcie_mask_ADDR CB_INFRA_RGU_BT_MSI_TO_PCIE_MASK_ADDR
#define CB_INFRA_RGU_BT_MSI_TO_PCIE_MASK_bt_msi_to_pcie_mask_MASK 0xFFFFFFFFu                // bt_msi_to_pcie_mask[31..0]
#define CB_INFRA_RGU_BT_MSI_TO_PCIE_MASK_bt_msi_to_pcie_mask_SHFT 0u

/* =====================================================================================

  ---ZB_MSI_TO_PCIE_MASK (0x70028000 + 0xB38u)---

    zb_msi_to_pcie_mask[31..0]   - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_ZB_MSI_TO_PCIE_MASK_zb_msi_to_pcie_mask_ADDR CB_INFRA_RGU_ZB_MSI_TO_PCIE_MASK_ADDR
#define CB_INFRA_RGU_ZB_MSI_TO_PCIE_MASK_zb_msi_to_pcie_mask_MASK 0xFFFFFFFFu                // zb_msi_to_pcie_mask[31..0]
#define CB_INFRA_RGU_ZB_MSI_TO_PCIE_MASK_zb_msi_to_pcie_mask_SHFT 0u

/* =====================================================================================

  ---WF_MSI_TO_MBU_MASK (0x70028000 + 0xB40u)---

    wf_msi_to_mbu_mask[31..0]    - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_WF_MSI_TO_MBU_MASK_wf_msi_to_mbu_mask_ADDR CB_INFRA_RGU_WF_MSI_TO_MBU_MASK_ADDR
#define CB_INFRA_RGU_WF_MSI_TO_MBU_MASK_wf_msi_to_mbu_mask_MASK 0xFFFFFFFFu                // wf_msi_to_mbu_mask[31..0]
#define CB_INFRA_RGU_WF_MSI_TO_MBU_MASK_wf_msi_to_mbu_mask_SHFT 0u

/* =====================================================================================

  ---BT_MSI_TO_MBU_MASK (0x70028000 + 0xB44u)---

    bt_msi_to_mbu_mask[31..0]    - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_BT_MSI_TO_MBU_MASK_bt_msi_to_mbu_mask_ADDR CB_INFRA_RGU_BT_MSI_TO_MBU_MASK_ADDR
#define CB_INFRA_RGU_BT_MSI_TO_MBU_MASK_bt_msi_to_mbu_mask_MASK 0xFFFFFFFFu                // bt_msi_to_mbu_mask[31..0]
#define CB_INFRA_RGU_BT_MSI_TO_MBU_MASK_bt_msi_to_mbu_mask_SHFT 0u

/* =====================================================================================

  ---ZB_MSI_TO_MBU_MASK (0x70028000 + 0xB48u)---

    zb_msi_to_mbu_mask[31..0]    - (RW)  xxx 

 =====================================================================================*/
#define CB_INFRA_RGU_ZB_MSI_TO_MBU_MASK_zb_msi_to_mbu_mask_ADDR CB_INFRA_RGU_ZB_MSI_TO_MBU_MASK_ADDR
#define CB_INFRA_RGU_ZB_MSI_TO_MBU_MASK_zb_msi_to_mbu_mask_MASK 0xFFFFFFFFu                // zb_msi_to_mbu_mask[31..0]
#define CB_INFRA_RGU_ZB_MSI_TO_MBU_MASK_zb_msi_to_mbu_mask_SHFT 0u

/* =====================================================================================

  ---SUBSYS_RST_CFGCR_CFG_STA (0x70028000 + 0xB88u)---

    subsys_rst_cfgcr_mask[2..0]  - (RW)  xxx 
    RESERVED3[7..3]              - (RO) Reserved bits
    subsys_rst_cfgcr_r_clr[10..8] - (RW)  xxx 
    RESERVED11[15..11]           - (RO) Reserved bits
    subsys_rst_cfgcr_f_clr[18..16] - (RW)  xxx 
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_STA_subsys_rst_cfgcr_f_clr_ADDR CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_STA_ADDR
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_STA_subsys_rst_cfgcr_f_clr_MASK 0x00070000u                // subsys_rst_cfgcr_f_clr[18..16]
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_STA_subsys_rst_cfgcr_f_clr_SHFT 16u
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_STA_subsys_rst_cfgcr_r_clr_ADDR CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_STA_ADDR
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_STA_subsys_rst_cfgcr_r_clr_MASK 0x00000700u                // subsys_rst_cfgcr_r_clr[10..8]
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_STA_subsys_rst_cfgcr_r_clr_SHFT 8u
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_STA_subsys_rst_cfgcr_mask_ADDR CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_STA_ADDR
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_STA_subsys_rst_cfgcr_mask_MASK 0x00000007u                // subsys_rst_cfgcr_mask[2..0]
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_STA_subsys_rst_cfgcr_mask_SHFT 0u

/* =====================================================================================

  ---SUBSYS_RST_CFGCR_CFG_FLG (0x70028000 + 0xB8Cu)---

    RESERVED0[7..0]              - (RO) Reserved bits
    subsys_rst_cfgcr_r_flag[10..8] - (RO)  xxx 
    RESERVED11[15..11]           - (RO) Reserved bits
    subsys_rst_cfgcr_f_flag[18..16] - (RO)  xxx 
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_FLG_subsys_rst_cfgcr_f_flag_ADDR CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_FLG_ADDR
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_FLG_subsys_rst_cfgcr_f_flag_MASK 0x00070000u                // subsys_rst_cfgcr_f_flag[18..16]
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_FLG_subsys_rst_cfgcr_f_flag_SHFT 16u
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_FLG_subsys_rst_cfgcr_r_flag_ADDR CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_FLG_ADDR
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_FLG_subsys_rst_cfgcr_r_flag_MASK 0x00000700u                // subsys_rst_cfgcr_r_flag[10..8]
#define CB_INFRA_RGU_SUBSYS_RST_CFGCR_CFG_FLG_subsys_rst_cfgcr_r_flag_SHFT 8u

/* =====================================================================================

  ---PERI_INT_CORE_MAP_CFG (0x70028000 + 0xBA0u)---

    rg_peri_int_core_map_0[3..0] - (RW)  xxx 
    RESERVED4[7..4]              - (RO) Reserved bits
    rg_peri_int_core_map_1[11..8] - (RW)  xxx 
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PERI_INT_CORE_MAP_CFG_rg_peri_int_core_map_1_ADDR CB_INFRA_RGU_PERI_INT_CORE_MAP_CFG_ADDR
#define CB_INFRA_RGU_PERI_INT_CORE_MAP_CFG_rg_peri_int_core_map_1_MASK 0x00000F00u                // rg_peri_int_core_map_1[11..8]
#define CB_INFRA_RGU_PERI_INT_CORE_MAP_CFG_rg_peri_int_core_map_1_SHFT 8u
#define CB_INFRA_RGU_PERI_INT_CORE_MAP_CFG_rg_peri_int_core_map_0_ADDR CB_INFRA_RGU_PERI_INT_CORE_MAP_CFG_ADDR
#define CB_INFRA_RGU_PERI_INT_CORE_MAP_CFG_rg_peri_int_core_map_0_MASK 0x0000000Fu                // rg_peri_int_core_map_0[3..0]
#define CB_INFRA_RGU_PERI_INT_CORE_MAP_CFG_rg_peri_int_core_map_0_SHFT 0u

/* =====================================================================================

  ---PERI_INT_CORE_MAP_LOCK (0x70028000 + 0xBA4u)---

    rg_peri_int_core_map_lock[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CB_INFRA_RGU_PERI_INT_CORE_MAP_LOCK_rg_peri_int_core_map_lock_ADDR CB_INFRA_RGU_PERI_INT_CORE_MAP_LOCK_ADDR
#define CB_INFRA_RGU_PERI_INT_CORE_MAP_LOCK_rg_peri_int_core_map_lock_MASK 0x00000001u                // rg_peri_int_core_map_lock[0]
#define CB_INFRA_RGU_PERI_INT_CORE_MAP_LOCK_rg_peri_int_core_map_lock_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __CB_INFRA_RGU_REGS_H__
