#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fef4633d70 .scope module, "fifo_tb" "fifo_tb" 2 2;
 .timescale -9 -9;
P_000001fef462df60 .param/l "ADDR_WIDTH" 0 2 7, +C4<00000000000000000000000000000011>;
P_000001fef462df98 .param/l "CLK_PERIOD" 0 2 8, +C4<00000000000000000000000000001010>;
P_000001fef462dfd0 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
P_000001fef462e008 .param/l "FIFO_DEPTH" 0 2 6, +C4<00000000000000000000000000001000>;
v000001fef46a1ee0_0 .net "almost_empty", 0 0, L_000001fef46a2660;  1 drivers
v000001fef46a1940_0 .net "almost_full", 0 0, L_000001fef46a2520;  1 drivers
v000001fef46a2840_0 .var "clk", 0 0;
v000001fef46a1f80_0 .var "data_in", 7 0;
v000001fef46a0fe0_0 .net "data_out", 7 0, v000001fef4600830_0;  1 drivers
v000001fef46a2020_0 .net "empty", 0 0, L_000001fef46a0a40;  1 drivers
v000001fef46a14e0_0 .net "fifo_count", 3 0, v000001fef46005b0_0;  1 drivers
v000001fef46a0c20_0 .net "full", 0 0, L_000001fef46a22a0;  1 drivers
v000001fef46a2160_0 .var "rd_en", 0 0;
v000001fef46a0ae0_0 .var "rst_n", 0 0;
v000001fef46a19e0_0 .var "wr_en", 0 0;
E_000001fef4630ab0 .event posedge, v000001fef46006f0_0;
S_000001fef462cc80 .scope module, "dut" "fifo_sync" 2 24, 3 2 0, S_000001fef4633d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 4 "fifo_count";
    .port_info 9 /OUTPUT 1 "almost_full";
    .port_info 10 /OUTPUT 1 "almost_empty";
P_000001fef45f8010 .param/l "ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000000011>;
P_000001fef45f8048 .param/l "ALMOST_EMPTY_THRESHOLD" 0 3 7, +C4<00000000000000000000000000000001>;
P_000001fef45f8080 .param/l "ALMOST_FULL_THRESHOLD" 0 3 6, +C4<000000000000000000000000000000111>;
P_000001fef45f80b8 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_000001fef45f80f0 .param/l "FIFO_DEPTH" 0 3 4, +C4<00000000000000000000000000001000>;
v000001fef4600290_0 .net *"_ivl_0", 31 0, L_000001fef46a1e40;  1 drivers
L_000001fef46c0118 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fef4600f10_0 .net *"_ivl_11", 27 0, L_000001fef46c0118;  1 drivers
L_000001fef46c0160 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000001fef4600a10_0 .net/2u *"_ivl_12", 31 0, L_000001fef46c0160;  1 drivers
v000001fef4600510_0 .net *"_ivl_16", 31 0, L_000001fef46a1440;  1 drivers
L_000001fef46c01a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fef4600790_0 .net *"_ivl_19", 27 0, L_000001fef46c01a8;  1 drivers
L_000001fef46c01f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fef4600010_0 .net/2u *"_ivl_20", 31 0, L_000001fef46c01f0;  1 drivers
v000001fef46000b0_0 .net *"_ivl_24", 32 0, L_000001fef46a1080;  1 drivers
L_000001fef46c0238 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fef46003d0_0 .net *"_ivl_27", 28 0, L_000001fef46c0238;  1 drivers
L_000001fef46c0280 .functor BUFT 1, C4<000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000001fef4600150_0 .net/2u *"_ivl_28", 32 0, L_000001fef46c0280;  1 drivers
L_000001fef46c0088 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fef4600d30_0 .net *"_ivl_3", 27 0, L_000001fef46c0088;  1 drivers
L_000001fef46c00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fef4600c90_0 .net/2u *"_ivl_4", 31 0, L_000001fef46c00d0;  1 drivers
v000001fef4600970_0 .net *"_ivl_8", 31 0, L_000001fef46a0b80;  1 drivers
v000001fef46001f0_0 .net "almost_empty", 0 0, L_000001fef46a2660;  alias, 1 drivers
v000001fef4600330_0 .net "almost_full", 0 0, L_000001fef46a2520;  alias, 1 drivers
v000001fef46006f0_0 .net "clk", 0 0, v000001fef46a2840_0;  1 drivers
v000001fef4600470_0 .net "data_in", 7 0, v000001fef46a1f80_0;  1 drivers
v000001fef4600830_0 .var "data_out", 7 0;
v000001fef4600dd0_0 .net "empty", 0 0, L_000001fef46a0a40;  alias, 1 drivers
v000001fef46005b0_0 .var "fifo_count", 3 0;
v000001fef4600650_0 .net "full", 0 0, L_000001fef46a22a0;  alias, 1 drivers
v000001fef46008d0 .array "mem", 7 0, 7 0;
v000001fef4600ab0_0 .net "rd_en", 0 0, v000001fef46a2160_0;  1 drivers
v000001fef4600b50_0 .var "rd_ptr", 3 0;
v000001fef4600bf0_0 .net "rst_n", 0 0, v000001fef46a0ae0_0;  1 drivers
v000001fef46a1580_0 .net "wr_en", 0 0, v000001fef46a19e0_0;  1 drivers
v000001fef46a20c0_0 .var "wr_ptr", 3 0;
E_000001fef4630c70/0 .event negedge, v000001fef4600bf0_0;
E_000001fef4630c70/1 .event posedge, v000001fef46006f0_0;
E_000001fef4630c70 .event/or E_000001fef4630c70/0, E_000001fef4630c70/1;
L_000001fef46a1e40 .concat [ 4 28 0 0], v000001fef46005b0_0, L_000001fef46c0088;
L_000001fef46a0a40 .cmp/eq 32, L_000001fef46a1e40, L_000001fef46c00d0;
L_000001fef46a0b80 .concat [ 4 28 0 0], v000001fef46005b0_0, L_000001fef46c0118;
L_000001fef46a22a0 .cmp/eq 32, L_000001fef46a0b80, L_000001fef46c0160;
L_000001fef46a1440 .concat [ 4 28 0 0], v000001fef46005b0_0, L_000001fef46c01a8;
L_000001fef46a2660 .cmp/ge 32, L_000001fef46c01f0, L_000001fef46a1440;
L_000001fef46a1080 .concat [ 4 29 0 0], v000001fef46005b0_0, L_000001fef46c0238;
L_000001fef46a2520 .cmp/ge 33, L_000001fef46a1080, L_000001fef46c0280;
    .scope S_000001fef462cc80;
T_0 ;
    %wait E_000001fef4630c70;
    %load/vec4 v000001fef4600bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fef46a20c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fef46a1580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000001fef4600650_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001fef4600470_0;
    %load/vec4 v000001fef46a20c0_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fef46008d0, 0, 4;
    %load/vec4 v000001fef46a20c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001fef46a20c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fef462cc80;
T_1 ;
    %wait E_000001fef4630c70;
    %load/vec4 v000001fef4600bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fef4600b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fef4600830_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fef4600ab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000001fef4600dd0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001fef4600b50_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001fef46008d0, 4;
    %assign/vec4 v000001fef4600830_0, 0;
    %load/vec4 v000001fef4600b50_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001fef4600b50_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001fef4600ab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v000001fef4600dd0_0;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fef4600830_0, 0;
T_1.5 ;
T_1.3 ;
    %load/vec4 v000001fef46a1580_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_1.12, 11;
    %load/vec4 v000001fef4600ab0_0;
    %and;
T_1.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.11, 10;
    %load/vec4 v000001fef4600650_0;
    %nor/r;
    %and;
T_1.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.10, 9;
    %load/vec4 v000001fef4600dd0_0;
    %nor/r;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v000001fef4600b50_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001fef46008d0, 4;
    %assign/vec4 v000001fef4600830_0, 0;
    %load/vec4 v000001fef4600b50_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001fef4600b50_0, 0;
T_1.8 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fef462cc80;
T_2 ;
    %wait E_000001fef4630c70;
    %load/vec4 v000001fef4600bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fef46005b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fef46a1580_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001fef4600650_0;
    %nor/r;
    %and;
T_2.7;
    %load/vec4 v000001fef4600ab0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.8, 8;
    %load/vec4 v000001fef4600dd0_0;
    %nor/r;
    %and;
T_2.8;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %load/vec4 v000001fef46005b0_0;
    %assign/vec4 v000001fef46005b0_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000001fef46005b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001fef46005b0_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000001fef46005b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001fef46005b0_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000001fef46005b0_0;
    %assign/vec4 v000001fef46005b0_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fef4633d70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a2840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a0ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a19e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a2160_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001fef4633d70;
T_4 ;
    %delay 5, 0;
    %load/vec4 v000001fef46a2840_0;
    %inv;
    %store/vec4 v000001fef46a2840_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fef4633d70;
T_5 ;
    %vpi_call 2 37 "$dumpfile", "fifo_tb.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fef4633d70 {0 0 0};
    %vpi_call 2 39 "$display", "===================================" {0 0 0};
    %vpi_call 2 40 "$display", "=== FIFO SIMULATION STARTED ===" {0 0 0};
    %vpi_call 2 41 "$display", "===================================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a0ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a19e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a2160_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fef46a1f80_0, 0, 8;
    %vpi_call 2 50 "$display", "\012=== TEST CASE 1: RESET FIFO ===" {0 0 0};
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fef46a0ae0_0, 0, 1;
    %wait E_000001fef4630ab0;
    %vpi_call 2 53 "$display", "Status at Time=%0t ns:", $time {0 0 0};
    %vpi_call 2 54 "$display", "-----------------------------------" {0 0 0};
    %vpi_call 2 55 "$display", "rst_n=%b | wr_en=%b | rd_en=%b | data_in=%h | data_out=%h | fifo_count=%d", v000001fef46a0ae0_0, v000001fef46a19e0_0, v000001fef46a2160_0, v000001fef46a1f80_0, v000001fef46a0fe0_0, v000001fef46a14e0_0 {0 0 0};
    %vpi_call 2 57 "$display", "Flags: empty=%b | full=%b | almost_empty=%b | almost_full=%b", v000001fef46a2020_0, v000001fef46a0c20_0, v000001fef46a1ee0_0, v000001fef46a1940_0 {0 0 0};
    %vpi_call 2 59 "$display", "Expected: *empty=1, full=0, almost_empty=1, almost_full=0, fifo_count=0*" {0 0 0};
    %vpi_call 2 60 "$display", "Actual:   empty=%b, full=%b, almost_empty=%b, almost_full=%b, fifo_count=%d", v000001fef46a2020_0, v000001fef46a0c20_0, v000001fef46a1ee0_0, v000001fef46a1940_0, v000001fef46a14e0_0 {0 0 0};
    %vpi_call 2 62 "$display", "-----------------------------------" {0 0 0};
    %vpi_call 2 65 "$display", "\012=== TEST CASE 2: WRITE UNTIL ALMOST FULL ===" {0 0 0};
    %pushi/vec4 7, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fef4630ab0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fef46a19e0_0, 0, 1;
    %load/vec4 v000001fef46a1f80_0;
    %addi 1, 0, 8;
    %store/vec4 v000001fef46a1f80_0, 0, 8;
    %vpi_call 2 70 "$display", "Time=%0t ns: WRITE - data_in=%h | fifo_count=%d", $time, v000001fef46a1f80_0, v000001fef46a14e0_0 {0 0 0};
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %wait E_000001fef4630ab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a19e0_0, 0, 1;
    %vpi_call 2 74 "$display", "-----------------------------------" {0 0 0};
    %vpi_call 2 75 "$display", "Status at Time=%0t ns:", $time {0 0 0};
    %vpi_call 2 76 "$display", "rst_n=%b | wr_en=%b | rd_en=%b | data_in=%h | data_out=%h | fifo_count=%d", v000001fef46a0ae0_0, v000001fef46a19e0_0, v000001fef46a2160_0, v000001fef46a1f80_0, v000001fef46a0fe0_0, v000001fef46a14e0_0 {0 0 0};
    %vpi_call 2 78 "$display", "Flags: empty=%b | full=%b | almost_empty=%b | almost_full=%b", v000001fef46a2020_0, v000001fef46a0c20_0, v000001fef46a1ee0_0, v000001fef46a1940_0 {0 0 0};
    %vpi_call 2 80 "$display", "Expected: *empty=0, full=0, almost_empty=0, almost_full=1, fifo_count=7*" {0 0 0};
    %vpi_call 2 81 "$display", "Actual:   empty=%b, full=%b, almost_empty=%b, almost_full=%b, fifo_count=%d", v000001fef46a2020_0, v000001fef46a0c20_0, v000001fef46a1ee0_0, v000001fef46a1940_0, v000001fef46a14e0_0 {0 0 0};
    %vpi_call 2 83 "$display", "-----------------------------------" {0 0 0};
    %vpi_call 2 86 "$display", "\012=== TEST CASE 3: WRITE TO FULL AND ATTEMPT OVERFLOW ===" {0 0 0};
    %wait E_000001fef4630ab0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fef46a19e0_0, 0, 1;
    %load/vec4 v000001fef46a1f80_0;
    %addi 1, 0, 8;
    %store/vec4 v000001fef46a1f80_0, 0, 8;
    %vpi_call 2 90 "$display", "Time=%0t ns: WRITE - data_in=%h | fifo_count=%d", $time, v000001fef46a1f80_0, v000001fef46a14e0_0 {0 0 0};
    %wait E_000001fef4630ab0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fef46a19e0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001fef46a1f80_0, 0, 8;
    %vpi_call 2 95 "$display", "Time=%0t ns: *OVERFLOW ATTEMPT* - data_in=%h | fifo_count=%d", $time, v000001fef46a1f80_0, v000001fef46a14e0_0 {0 0 0};
    %wait E_000001fef4630ab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a19e0_0, 0, 1;
    %vpi_call 2 98 "$display", "-----------------------------------" {0 0 0};
    %vpi_call 2 99 "$display", "Status at Time=%0t ns:", $time {0 0 0};
    %vpi_call 2 100 "$display", "rst_n=%b | wr_en=%b | rd_en=%b | data_in=%h | data_out=%h | fifo_count=%d", v000001fef46a0ae0_0, v000001fef46a19e0_0, v000001fef46a2160_0, v000001fef46a1f80_0, v000001fef46a0fe0_0, v000001fef46a14e0_0 {0 0 0};
    %vpi_call 2 102 "$display", "Flags: empty=%b | full=%b | almost_empty=%b | almost_full=%b", v000001fef46a2020_0, v000001fef46a0c20_0, v000001fef46a1ee0_0, v000001fef46a1940_0 {0 0 0};
    %vpi_call 2 104 "$display", "Expected: *empty=0, full=1, almost_empty=0, almost_full=1, fifo_count=8*" {0 0 0};
    %vpi_call 2 105 "$display", "Actual:   empty=%b, full=%b, almost_empty=%b, almost_full=%b, fifo_count=%d", v000001fef46a2020_0, v000001fef46a0c20_0, v000001fef46a1ee0_0, v000001fef46a1940_0, v000001fef46a14e0_0 {0 0 0};
    %vpi_call 2 107 "$display", "-----------------------------------" {0 0 0};
    %vpi_call 2 110 "$display", "\012=== TEST CASE 4: READ UNTIL ALMOST EMPTY ===" {0 0 0};
    %pushi/vec4 7, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fef4630ab0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fef46a2160_0, 0, 1;
    %wait E_000001fef4630ab0;
    %vpi_call 2 115 "$display", "Time=%0t ns: READ - data_out=%h | fifo_count=%d", $time, v000001fef46a0fe0_0, v000001fef46a14e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a2160_0, 0, 1;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %vpi_call 2 119 "$display", "-----------------------------------" {0 0 0};
    %vpi_call 2 120 "$display", "Status at Time=%0t ns:", $time {0 0 0};
    %vpi_call 2 121 "$display", "rst_n=%b | wr_en=%b | rd_en=%b | data_in=%h | data_out=%h | fifo_count=%d", v000001fef46a0ae0_0, v000001fef46a19e0_0, v000001fef46a2160_0, v000001fef46a1f80_0, v000001fef46a0fe0_0, v000001fef46a14e0_0 {0 0 0};
    %vpi_call 2 123 "$display", "Flags: empty=%b | full=%b | almost_empty=%b | almost_full=%b", v000001fef46a2020_0, v000001fef46a0c20_0, v000001fef46a1ee0_0, v000001fef46a1940_0 {0 0 0};
    %vpi_call 2 125 "$display", "Expected: *empty=0, full=0, almost_empty=1, almost_full=0, fifo_count=1*" {0 0 0};
    %vpi_call 2 126 "$display", "Actual:   empty=%b, full=%b, almost_empty=%b, almost_full=%b, fifo_count=%d", v000001fef46a2020_0, v000001fef46a0c20_0, v000001fef46a1ee0_0, v000001fef46a1940_0, v000001fef46a14e0_0 {0 0 0};
    %vpi_call 2 128 "$display", "-----------------------------------" {0 0 0};
    %vpi_call 2 131 "$display", "\012=== TEST CASE 5: READ TO EMPTY AND ATTEMPT UNDERFLOW ===" {0 0 0};
    %wait E_000001fef4630ab0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fef46a2160_0, 0, 1;
    %wait E_000001fef4630ab0;
    %vpi_call 2 135 "$display", "Time=%0t ns: READ - data_out=%h | fifo_count=%d", $time, v000001fef46a0fe0_0, v000001fef46a14e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a2160_0, 0, 1;
    %wait E_000001fef4630ab0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fef46a2160_0, 0, 1;
    %wait E_000001fef4630ab0;
    %vpi_call 2 141 "$display", "Time=%0t ns: *UNDERFLOW ATTEMPT* - data_out=%h | fifo_count=%d", $time, v000001fef46a0fe0_0, v000001fef46a14e0_0 {0 0 0};
    %wait E_000001fef4630ab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a2160_0, 0, 1;
    %vpi_call 2 144 "$display", "-----------------------------------" {0 0 0};
    %vpi_call 2 145 "$display", "Status at Time=%0t ns:", $time {0 0 0};
    %vpi_call 2 146 "$display", "rst_n=%b | wr_en=%b | rd_en=%b | data_in=%h | data_out=%h | fifo_count=%d", v000001fef46a0ae0_0, v000001fef46a19e0_0, v000001fef46a2160_0, v000001fef46a1f80_0, v000001fef46a0fe0_0, v000001fef46a14e0_0 {0 0 0};
    %vpi_call 2 148 "$display", "Flags: empty=%b | full=%b | almost_empty=%b | almost_full=%b", v000001fef46a2020_0, v000001fef46a0c20_0, v000001fef46a1ee0_0, v000001fef46a1940_0 {0 0 0};
    %vpi_call 2 150 "$display", "Expected: *empty=1, full=0, almost_empty=1, almost_full=0, fifo_count=0*" {0 0 0};
    %vpi_call 2 151 "$display", "Actual:   empty=%b, full=%b, almost_empty=%b, almost_full=%b, fifo_count=%d", v000001fef46a2020_0, v000001fef46a0c20_0, v000001fef46a1ee0_0, v000001fef46a1940_0, v000001fef46a14e0_0 {0 0 0};
    %vpi_call 2 153 "$display", "-----------------------------------" {0 0 0};
    %vpi_call 2 156 "$display", "\012=== TEST CASE 6: SIMULTANEOUS READ AND WRITE ===" {0 0 0};
    %wait E_000001fef4630ab0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fef46a19e0_0, 0, 1;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001fef46a1f80_0, 0, 8;
    %vpi_call 2 161 "$display", "Time=%0t ns: WRITE - data_in=%h | fifo_count=%d", $time, v000001fef46a1f80_0, v000001fef46a14e0_0 {0 0 0};
    %wait E_000001fef4630ab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a19e0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fef4630ab0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fef46a19e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fef46a2160_0, 0, 1;
    %load/vec4 v000001fef46a1f80_0;
    %addi 1, 0, 8;
    %store/vec4 v000001fef46a1f80_0, 0, 8;
    %wait E_000001fef4630ab0;
    %vpi_call 2 170 "$display", "Time=%0t ns: SIM R/W - data_in=%h | data_out=%h | fifo_count=%d", $time, v000001fef46a1f80_0, v000001fef46a0fe0_0, v000001fef46a14e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a19e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fef46a2160_0, 0, 1;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %vpi_call 2 175 "$display", "-----------------------------------" {0 0 0};
    %vpi_call 2 176 "$display", "Status at Time=%0t ns:", $time {0 0 0};
    %vpi_call 2 177 "$display", "rst_n=%b | wr_en=%b | rd_en=%b | data_in=%h | data_out=%h | fifo_count=%d", v000001fef46a0ae0_0, v000001fef46a19e0_0, v000001fef46a2160_0, v000001fef46a1f80_0, v000001fef46a0fe0_0, v000001fef46a14e0_0 {0 0 0};
    %vpi_call 2 179 "$display", "Flags: empty=%b | full=%b | almost_empty=%b | almost_full=%b", v000001fef46a2020_0, v000001fef46a0c20_0, v000001fef46a1ee0_0, v000001fef46a1940_0 {0 0 0};
    %vpi_call 2 181 "$display", "Expected: *fifo_count remains stable during simultaneous read/write*" {0 0 0};
    %vpi_call 2 182 "$display", "Actual:   fifo_count=%d", v000001fef46a14e0_0 {0 0 0};
    %vpi_call 2 183 "$display", "-----------------------------------" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 186 "$display", "===================================" {0 0 0};
    %vpi_call 2 187 "$display", "=== SIMULATION COMPLETE ===" {0 0 0};
    %vpi_call 2 188 "$display", "===================================" {0 0 0};
    %vpi_call 2 189 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001fef4633d70;
T_6 ;
    %vpi_call 2 194 "$monitor", "Time=%0t ns | rst_n=%b | wr_en=%b | rd_en=%b | data_in=%h | data_out=%h | fifo_count=%d", $time, v000001fef46a0ae0_0, v000001fef46a19e0_0, v000001fef46a2160_0, v000001fef46a1f80_0, v000001fef46a0fe0_0, v000001fef46a14e0_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_fifo.v";
    "fifo_design.v";
