% $Id: 20041109.tex 367 2004-11-23 10:22:38Z conall $

\documentclass[a4paper,12pt]{article}
\usepackage{amssymb}
\usepackage{listings}

\setlength{\parindent}{0mm}
\setlength{\parskip}{7.5mm}

\begin{document}

\title{Course 3BA4: Computer Architecture II \\ Tutorial Solution\\$4^{th}$ February 2005}

\author{Conall O'Brien \\ conallob@maths.tcd.ie \\ 01734351}

\maketitle

\section{}

The cache coherency problem arises in a situation where multiple caches
(like in a multiple CPU system) all all being used to access a common
memory resource. Cache coherency tries to enure that any stale caches
are syncronised with each cache and the shared resource to avoid any
actions being performed with stale (ie invalid) data.


\subsection*{MESI}

\begin{tabular}{|l|l|l|l|}
\hline
CPU	&	Transaction	&	States	&	Description	\\
\hline
CPU0	&	read $a2$	&	E			&	$a2$ read from main memory						\\
\hline
CPU0	&	write $a2$	&	M			&	value written to $a2$ entry in cache0		\\
\hline
CPU0	&	write $a2$	&	M			&	value written to $a2$ entry in cache0		\\
\hline
CPU1	&	read $a2$	&	S			&	value read from $a2$ entry in cache0		\\
\hline
CPU1	&	read $a0$	&	E			&	$a2$ read from main memory						\\
\hline
CPU0	&	write $a2$	&	E			&	value written to $a2$ entry in cache0		\\
\hline
CPU0	&	write $a2$	&	M			&	value written to $a2$ entry in cache0		\\
\hline
\end{tabular}


\subsection*{Firefly}

\begin{tabular}{|l|l|l|l|}
\hline
CPU	&	Transaction	&	States	&	Description	\\
\hline
CPU0	&	read $a2$	&	$\overline{S}$ $\overline{D}$	&	$a2$ read from main memory						\\
\hline
CPU0	&	write $a2$	&	$\overline{S}$ $D$				&	value written to $a2$ entry in cache0		\\
\hline
CPU0	&	write $a2$	&	$\overline{S}$ $D$				&	value written to $a2$ entry in cache0		\\
\hline
CPU1	&	read $a2$	&	$S$ $D$								&	value read from $a2$ entry in cache0		\\
\hline
CPU1	&	read $a0$	&	$S$ $\overline{D}$				&	$a2$ read from main memory						\\
\hline
CPU0	&	write $a2$	&	$\overline{S}$ $\overline{D}$	&	value written to $a2$ entry in memory, \\
		&					&											&	then cache0 updates $a2$ cached record	\\
\hline
CPU0	&	write $a2$	&	$\overline{S}$ $D$				&	value written to $a2$ entry in cache0		\\
\hline
\end{tabular}


\end{document}
