<def f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/lib/librte_ether/rte_ethdev.h' l='994' ll='1032'/>
<size>176</size>
<doc f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/lib/librte_ether/rte_ethdev.h' l='991'>/**
 * Ethernet device information
 */</doc>
<mbr r='rte_eth_dev_info::pci_dev' o='0' t='struct rte_pci_device *'/>
<mbr r='rte_eth_dev_info::driver_name' o='64' t='const char *'/>
<mbr r='rte_eth_dev_info::if_index' o='128' t='unsigned int'/>
<mbr r='rte_eth_dev_info::min_rx_bufsize' o='160' t='uint32_t'/>
<mbr r='rte_eth_dev_info::max_rx_pktlen' o='192' t='uint32_t'/>
<mbr r='rte_eth_dev_info::max_rx_queues' o='224' t='uint16_t'/>
<mbr r='rte_eth_dev_info::max_tx_queues' o='240' t='uint16_t'/>
<mbr r='rte_eth_dev_info::max_mac_addrs' o='256' t='uint32_t'/>
<mbr r='rte_eth_dev_info::max_hash_mac_addrs' o='288' t='uint32_t'/>
<mbr r='rte_eth_dev_info::max_vfs' o='320' t='uint16_t'/>
<mbr r='rte_eth_dev_info::max_vmdq_pools' o='336' t='uint16_t'/>
<mbr r='rte_eth_dev_info::rx_offload_capa' o='384' t='uint64_t'/>
<mbr r='rte_eth_dev_info::tx_offload_capa' o='448' t='uint64_t'/>
<mbr r='rte_eth_dev_info::rx_queue_offload_capa' o='512' t='uint64_t'/>
<mbr r='rte_eth_dev_info::tx_queue_offload_capa' o='576' t='uint64_t'/>
<mbr r='rte_eth_dev_info::reta_size' o='640' t='uint16_t'/>
<mbr r='rte_eth_dev_info::hash_key_size' o='656' t='uint8_t'/>
<mbr r='rte_eth_dev_info::flow_type_rss_offloads' o='704' t='uint64_t'/>
<mbr r='rte_eth_dev_info::default_rxconf' o='768' t='struct rte_eth_rxconf'/>
<mbr r='rte_eth_dev_info::default_txconf' o='896' t='struct rte_eth_txconf'/>
<mbr r='rte_eth_dev_info::vmdq_queue_base' o='1088' t='uint16_t'/>
<mbr r='rte_eth_dev_info::vmdq_queue_num' o='1104' t='uint16_t'/>
<mbr r='rte_eth_dev_info::vmdq_pool_base' o='1120' t='uint16_t'/>
<mbr r='rte_eth_dev_info::rx_desc_lim' o='1136' t='struct rte_eth_desc_lim'/>
<mbr r='rte_eth_dev_info::tx_desc_lim' o='1216' t='struct rte_eth_desc_lim'/>
<mbr r='rte_eth_dev_info::speed_capa' o='1312' t='uint32_t'/>
<mbr r='rte_eth_dev_info::nb_rx_queues' o='1344' t='uint16_t'/>
<mbr r='rte_eth_dev_info::nb_tx_queues' o='1360' t='uint16_t'/>
<def f='vpp_1804/build-root/install-vpp_debug-native/dpdk/include/dpdk/rte_ethdev.h' l='994' ll='1032'/>
<size>176</size>
<doc f='vpp_1804/build-root/install-vpp_debug-native/dpdk/include/dpdk/rte_ethdev.h' l='991'>/**
 * Ethernet device information
 */</doc>
<mbr r='rte_eth_dev_info::pci_dev' o='0' t='struct rte_pci_device *'/>
<mbr r='rte_eth_dev_info::driver_name' o='64' t='const char *'/>
<mbr r='rte_eth_dev_info::if_index' o='128' t='unsigned int'/>
<mbr r='rte_eth_dev_info::min_rx_bufsize' o='160' t='uint32_t'/>
<mbr r='rte_eth_dev_info::max_rx_pktlen' o='192' t='uint32_t'/>
<mbr r='rte_eth_dev_info::max_rx_queues' o='224' t='uint16_t'/>
<mbr r='rte_eth_dev_info::max_tx_queues' o='240' t='uint16_t'/>
<mbr r='rte_eth_dev_info::max_mac_addrs' o='256' t='uint32_t'/>
<mbr r='rte_eth_dev_info::max_hash_mac_addrs' o='288' t='uint32_t'/>
<mbr r='rte_eth_dev_info::max_vfs' o='320' t='uint16_t'/>
<mbr r='rte_eth_dev_info::max_vmdq_pools' o='336' t='uint16_t'/>
<mbr r='rte_eth_dev_info::rx_offload_capa' o='384' t='uint64_t'/>
<mbr r='rte_eth_dev_info::tx_offload_capa' o='448' t='uint64_t'/>
<mbr r='rte_eth_dev_info::rx_queue_offload_capa' o='512' t='uint64_t'/>
<mbr r='rte_eth_dev_info::tx_queue_offload_capa' o='576' t='uint64_t'/>
<mbr r='rte_eth_dev_info::reta_size' o='640' t='uint16_t'/>
<mbr r='rte_eth_dev_info::hash_key_size' o='656' t='uint8_t'/>
<mbr r='rte_eth_dev_info::flow_type_rss_offloads' o='704' t='uint64_t'/>
<mbr r='rte_eth_dev_info::default_rxconf' o='768' t='struct rte_eth_rxconf'/>
<mbr r='rte_eth_dev_info::default_txconf' o='896' t='struct rte_eth_txconf'/>
<mbr r='rte_eth_dev_info::vmdq_queue_base' o='1088' t='uint16_t'/>
<mbr r='rte_eth_dev_info::vmdq_queue_num' o='1104' t='uint16_t'/>
<mbr r='rte_eth_dev_info::vmdq_pool_base' o='1120' t='uint16_t'/>
<mbr r='rte_eth_dev_info::rx_desc_lim' o='1136' t='struct rte_eth_desc_lim'/>
<mbr r='rte_eth_dev_info::tx_desc_lim' o='1216' t='struct rte_eth_desc_lim'/>
<mbr r='rte_eth_dev_info::speed_capa' o='1312' t='uint32_t'/>
<mbr r='rte_eth_dev_info::nb_rx_queues' o='1344' t='uint16_t'/>
<mbr r='rte_eth_dev_info::nb_tx_queues' o='1360' t='uint16_t'/>
