

================================================================
== Vitis HLS Report for 'ethernet_remover'
================================================================
* Date:           Wed Nov  3 14:22:42 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        PKT_HANDLER_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  3.067 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.06>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %m_axis_V_dest_V, i1 %m_axis_V_last_V, i64 %m_axis_V_strb_V, i64 %m_axis_V_keep_V, i512 %m_axis_V_data_V, void @empty_0, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%er_fsm_state_load = load i2 %er_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:64]   --->   Operation 10 'load' 'er_fsm_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V"   --->   Operation 11 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i64 %prevWord_keep_V"   --->   Operation 12 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sendWord_dest_V_1 = load i3 %prevWord_dest_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:118]   --->   Operation 13 'load' 'sendWord_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "%switch_ln64 = switch i2 %er_fsm_state_load, void %._crit_edge.i, i2 0, void, i2 1, void, i2 2, void, i2 3, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:64]   --->   Operation 14 'switch' 'switch_ln64' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 15 [1/1] (0.45ns)   --->   "%br_ln147 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:147]   --->   Operation 15 'br' 'br_ln147' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.45>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %eth_level_pkt, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 16 'nbreadreq' 'tmp_1_i' <Predicate = (er_fsm_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 17 [1/1] (0.45ns)   --->   "%br_ln111 = br i1 %tmp_1_i, void %._crit_edge.i, void %_ifconv1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:111]   --->   Operation 17 'br' 'br_ln111' <Predicate = (er_fsm_state_load == 2)> <Delay = 0.45>
ST_1 : Operation 18 [1/1] (1.45ns)   --->   "%eth_level_pkt_read_2 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'eth_level_pkt_read_2' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %eth_level_pkt_read_2" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'trunc' 'currWord_data_V' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %eth_level_pkt_read_2, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'currWord_keep_V' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %eth_level_pkt_read_2, i32 576" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'bitselect' 'currWord_last_V_4' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%currWord_dest_V_1 = partselect i3 @_ssdm_op_PartSelect.i3.i1024.i32.i32, i1024 %eth_level_pkt_read_2, i32 584, i32 586" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'currWord_dest_V_1' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i1024 %eth_level_pkt_read_2"   --->   Operation 23 'trunc' 'trunc_ln674' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_4_i = partselect i14 @_ssdm_op_PartSelect.i14.i1024.i32.i32, i1024 %eth_level_pkt_read_2, i32 512, i32 525"   --->   Operation 24 'partselect' 'p_Result_4_i' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %eth_level_pkt_read_2, i32 526"   --->   Operation 25 'bitselect' 'tmp_22' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_5)   --->   "%p_Result_s = xor i1 %tmp_22, i1 1"   --->   Operation 26 'xor' 'p_Result_s' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.27ns)   --->   "%select_ln121 = select i1 %tmp_22, i2 3, i2 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:121]   --->   Operation 27 'select' 'select_ln121' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.12ns) (out node of the LUT)   --->   "%sendWord_last_V_5 = and i1 %currWord_last_V_4, i1 %p_Result_s" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'and' 'sendWord_last_V_5' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln134 = store i512 %currWord_data_V, i512 %prevWord_data_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:134]   --->   Operation 29 'store' 'store_ln134' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln134 = store i64 %currWord_keep_V, i64 %prevWord_keep_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:134]   --->   Operation 30 'store' 'store_ln134' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln134 = store i3 %currWord_dest_V_1, i3 %prevWord_dest_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:134]   --->   Operation 31 'store' 'store_ln134' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.45ns)   --->   "%br_ln136 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:136]   --->   Operation 32 'br' 'br_ln136' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.45>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i_16 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %eth_level_pkt, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 33 'nbreadreq' 'tmp_i_16' <Predicate = (er_fsm_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 34 [1/1] (0.45ns)   --->   "%br_ln98 = br i1 %tmp_i_16, void %._crit_edge.i, void %._crit_edge5.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:98]   --->   Operation 34 'br' 'br_ln98' <Predicate = (er_fsm_state_load == 1)> <Delay = 0.45>
ST_1 : Operation 35 [1/1] (1.45ns)   --->   "%eth_level_pkt_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'eth_level_pkt_read_1' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i1024 %eth_level_pkt_read_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'trunc' 'tmp_17' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %eth_level_pkt_read_1, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'partselect' 'tmp_18' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %eth_level_pkt_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'bitselect' 'currWord_last_V' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i3 @_ssdm_op_PartSelect.i3.i1024.i32.i32, i1024 %eth_level_pkt_read_1, i32 584, i32 586" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'partselect' 'tmp_20' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%br_ln108 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:108]   --->   Operation 40 'br' 'br_ln108' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.45>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %eth_level_pkt, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 41 'nbreadreq' 'tmp_i' <Predicate = (er_fsm_state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 42 [1/1] (0.45ns)   --->   "%br_ln66 = br i1 %tmp_i, void %._crit_edge.i, void %_ifconv" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:66]   --->   Operation 42 'br' 'br_ln66' <Predicate = (er_fsm_state_load == 0)> <Delay = 0.45>
ST_1 : Operation 43 [1/1] (1.45ns)   --->   "%eth_level_pkt_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'eth_level_pkt_read' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sendWord_data_V_3 = trunc i1024 %eth_level_pkt_read" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'trunc' 'sendWord_data_V_3' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sendWord_keep_V_4 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %eth_level_pkt_read, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'partselect' 'sendWord_keep_V_4' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sendWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %eth_level_pkt_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'bitselect' 'sendWord_last_V' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sendWord_dest_V = partselect i3 @_ssdm_op_PartSelect.i3.i1024.i32.i32, i1024 %eth_level_pkt_read, i32 584, i32 586" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'sendWord_dest_V' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.49ns)   --->   "%icmp_ln1049 = icmp_eq  i3 %sendWord_dest_V, i3 0"   --->   Operation 48 'icmp' 'icmp_ln1049' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i400 @_ssdm_op_PartSelect.i400.i1024.i32.i32, i1024 %eth_level_pkt_read, i32 112, i32 511"   --->   Operation 49 'partselect' 'p_Result_1' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln414_2 = zext i400 %p_Result_1"   --->   Operation 50 'zext' 'zext_ln414_2' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i50 @_ssdm_op_PartSelect.i50.i1024.i32.i32, i1024 %eth_level_pkt_read, i32 526, i32 575"   --->   Operation 51 'partselect' 'p_Result_2' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln414_3 = zext i50 %p_Result_2"   --->   Operation 52 'zext' 'zext_ln414_3' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.27ns)   --->   "%select_ln1049 = select i1 %icmp_ln1049, i2 1, i2 2"   --->   Operation 53 'select' 'select_ln1049' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.57ns)   --->   "%sendWord_data_V = select i1 %icmp_ln1049, i512 %sendWord_data_V_3, i512 %zext_ln414_2"   --->   Operation 54 'select' 'sendWord_data_V' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.41ns)   --->   "%sendWord_keep_V = select i1 %icmp_ln1049, i64 %sendWord_keep_V_4, i64 %zext_ln414_3"   --->   Operation 55 'select' 'sendWord_keep_V' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_4)   --->   "%xor_ln1049 = xor i1 %icmp_ln1049, i1 1"   --->   Operation 56 'xor' 'xor_ln1049' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns) (out node of the LUT)   --->   "%sendWord_last_V_4 = or i1 %sendWord_last_V, i1 %xor_ln1049"   --->   Operation 57 'or' 'sendWord_last_V_4' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %sendWord_last_V, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:86]   --->   Operation 58 'br' 'br_ln86' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln1049, void %._crit_edge3.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:90]   --->   Operation 59 'br' 'br_ln90' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V)> <Delay = 0.38>
ST_1 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln89 = br void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:89]   --->   Operation 61 'br' 'br_ln89' <Predicate = (er_fsm_state_load == 0 & tmp_i & sendWord_last_V)> <Delay = 0.38>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%er_fsm_state_new_0_i = phi i2 0, void, i2 %select_ln1049, void %._crit_edge3.i"   --->   Operation 62 'phi' 'er_fsm_state_new_0_i' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln94 = store i512 %sendWord_data_V_3, i512 %prevWord_data_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:94]   --->   Operation 63 'store' 'store_ln94' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln94 = store i64 %sendWord_keep_V_4, i64 %prevWord_keep_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:94]   --->   Operation 64 'store' 'store_ln94' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln94 = store i3 %sendWord_dest_V, i3 %prevWord_dest_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:94]   --->   Operation 65 'store' 'store_ln94' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.45ns)   --->   "%br_ln95 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:95]   --->   Operation 66 'br' 'br_ln95' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.45>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%er_fsm_state_flag_6_i = phi i1 0, void %entry, i1 1, void, i1 1, void, i1 0, void, i1 %currWord_last_V, void %._crit_edge5.i, i1 0, void, i1 %currWord_last_V_4, void %_ifconv1, i1 0, void"   --->   Operation 67 'phi' 'er_fsm_state_flag_6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%er_fsm_state_new_6_i = phi i2 0, void %entry, i2 0, void, i2 %er_fsm_state_new_0_i, void, i2 0, void, i2 0, void %._crit_edge5.i, i2 0, void, i2 %select_ln121, void %_ifconv1, i2 0, void"   --->   Operation 68 'phi' 'er_fsm_state_new_6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %er_fsm_state_flag_6_i, void %ethernet_remover.exit, void %mergeST.i" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln74 = store i2 %er_fsm_state_new_6_i, i2 %er_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:74]   --->   Operation 70 'store' 'store_ln74' <Predicate = (er_fsm_state_flag_6_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ethernet_remover.exit"   --->   Operation 71 'br' 'br_ln0' <Predicate = (er_fsm_state_flag_6_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i400 @_ssdm_op_PartSelect.i400.i512.i32.i32, i512 %p_Val2_s, i32 112, i32 511"   --->   Operation 72 'partselect' 'p_Result_5' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i400 %p_Result_5"   --->   Operation 73 'zext' 'zext_ln414' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i50 @_ssdm_op_PartSelect.i50.i64.i32.i32, i64 %p_Val2_1, i32 14, i32 63"   --->   Operation 74 'partselect' 'p_Result_6' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i50 %p_Result_6"   --->   Operation 75 'zext' 'zext_ln414_1' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %zext_ln414, i64 %zext_ln414_1, i64 0, i1 1, i3 %sendWord_dest_V_1"   --->   Operation 76 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i400 @_ssdm_op_PartSelect.i400.i512.i32.i32, i512 %p_Val2_s, i32 112, i32 511"   --->   Operation 77 'partselect' 'p_Result_i' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_1_i = partselect i50 @_ssdm_op_PartSelect.i50.i64.i32.i32, i64 %p_Val2_1, i32 14, i32 63"   --->   Operation 78 'partselect' 'p_Result_1_i' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i112.i400, i112 %trunc_ln674, i400 %p_Result_i"   --->   Operation 79 'bitconcatenate' 'p_Result_3' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i14.i50, i14 %p_Result_4_i, i50 %p_Result_1_i"   --->   Operation 80 'bitconcatenate' 'p_Result_4' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %p_Result_3, i64 %p_Result_4, i64 0, i1 %sendWord_last_V_5, i3 %sendWord_dest_V_1"   --->   Operation 81 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 82 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %tmp_17, i64 %tmp_18, i64 0, i1 %currWord_last_V, i3 %tmp_20"   --->   Operation 82 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 83 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i64 0, i1 %sendWord_last_V_4, i3 0"   --->   Operation 83 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V & icmp_ln1049)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 84 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i64 0, i1 %sendWord_last_V_4, i3 %sendWord_dest_V"   --->   Operation 84 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 0 & tmp_i & sendWord_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %zext_ln414, i64 %zext_ln414_1, i64 0, i1 1, i3 %sendWord_dest_V_1"   --->   Operation 85 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 86 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %p_Result_3, i64 %p_Result_4, i64 0, i1 %sendWord_last_V_5, i3 %sendWord_dest_V_1"   --->   Operation 86 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 87 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %tmp_17, i64 %tmp_18, i64 0, i1 %currWord_last_V, i3 %tmp_20"   --->   Operation 87 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 88 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i64 0, i1 %sendWord_last_V_4, i3 0"   --->   Operation 88 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V & icmp_ln1049)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln92 = br void %._crit_edge3.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:92]   --->   Operation 89 'br' 'br_ln92' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V & icmp_ln1049)> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i64 0, i1 %sendWord_last_V_4, i3 %sendWord_dest_V"   --->   Operation 90 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 0 & tmp_i & sendWord_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ er_fsm_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_dest_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eth_level_pkt]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specpipeline_ln0      (specpipeline  ) [ 0000]
er_fsm_state_load     (load          ) [ 0111]
p_Val2_s              (load          ) [ 0110]
p_Val2_1              (load          ) [ 0110]
sendWord_dest_V_1     (load          ) [ 0111]
switch_ln64           (switch        ) [ 0000]
br_ln147              (br            ) [ 0000]
tmp_1_i               (nbreadreq     ) [ 0111]
br_ln111              (br            ) [ 0000]
eth_level_pkt_read_2  (read          ) [ 0000]
currWord_data_V       (trunc         ) [ 0000]
currWord_keep_V       (partselect    ) [ 0000]
currWord_last_V_4     (bitselect     ) [ 0000]
currWord_dest_V_1     (partselect    ) [ 0000]
trunc_ln674           (trunc         ) [ 0110]
p_Result_4_i          (partselect    ) [ 0110]
tmp_22                (bitselect     ) [ 0000]
p_Result_s            (xor           ) [ 0000]
select_ln121          (select        ) [ 0000]
sendWord_last_V_5     (and           ) [ 0111]
store_ln134           (store         ) [ 0000]
store_ln134           (store         ) [ 0000]
store_ln134           (store         ) [ 0000]
br_ln136              (br            ) [ 0000]
tmp_i_16              (nbreadreq     ) [ 0111]
br_ln98               (br            ) [ 0000]
eth_level_pkt_read_1  (read          ) [ 0000]
tmp_17                (trunc         ) [ 0111]
tmp_18                (partselect    ) [ 0111]
currWord_last_V       (bitselect     ) [ 0111]
tmp_20                (partselect    ) [ 0111]
br_ln108              (br            ) [ 0000]
tmp_i                 (nbreadreq     ) [ 0111]
br_ln66               (br            ) [ 0000]
eth_level_pkt_read    (read          ) [ 0000]
sendWord_data_V_3     (trunc         ) [ 0000]
sendWord_keep_V_4     (partselect    ) [ 0000]
sendWord_last_V       (bitselect     ) [ 0111]
sendWord_dest_V       (partselect    ) [ 0111]
icmp_ln1049           (icmp          ) [ 0111]
p_Result_1            (partselect    ) [ 0000]
zext_ln414_2          (zext          ) [ 0000]
p_Result_2            (partselect    ) [ 0000]
zext_ln414_3          (zext          ) [ 0000]
select_ln1049         (select        ) [ 0000]
sendWord_data_V       (select        ) [ 0111]
sendWord_keep_V       (select        ) [ 0111]
xor_ln1049            (xor           ) [ 0000]
sendWord_last_V_4     (or            ) [ 0111]
br_ln86               (br            ) [ 0000]
br_ln90               (br            ) [ 0000]
br_ln0                (br            ) [ 0000]
br_ln89               (br            ) [ 0000]
er_fsm_state_new_0_i  (phi           ) [ 0000]
store_ln94            (store         ) [ 0000]
store_ln94            (store         ) [ 0000]
store_ln94            (store         ) [ 0000]
br_ln95               (br            ) [ 0000]
er_fsm_state_flag_6_i (phi           ) [ 0100]
er_fsm_state_new_6_i  (phi           ) [ 0000]
br_ln145              (br            ) [ 0000]
store_ln74            (store         ) [ 0000]
br_ln0                (br            ) [ 0000]
p_Result_5            (partselect    ) [ 0000]
zext_ln414            (zext          ) [ 0101]
p_Result_6            (partselect    ) [ 0000]
zext_ln414_1          (zext          ) [ 0101]
p_Result_i            (partselect    ) [ 0000]
p_Result_1_i          (partselect    ) [ 0000]
p_Result_3            (bitconcatenate) [ 0101]
p_Result_4            (bitconcatenate) [ 0101]
write_ln304           (write         ) [ 0000]
write_ln304           (write         ) [ 0000]
write_ln304           (write         ) [ 0000]
write_ln304           (write         ) [ 0000]
br_ln92               (br            ) [ 0000]
write_ln304           (write         ) [ 0000]
ret_ln0               (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_V_dest_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="er_fsm_state">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="er_fsm_state"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="prevWord_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="prevWord_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="prevWord_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="eth_level_pkt">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_level_pkt"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i400.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i400.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i112.i400"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i14.i50"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="grp_nbreadreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1024" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_i/1 tmp_i_16/1 tmp_i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1024" slack="0"/>
<pin id="112" dir="0" index="1" bw="1024" slack="0"/>
<pin id="113" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_level_pkt_read_2/1 eth_level_pkt_read_1/1 eth_level_pkt_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="512" slack="0"/>
<pin id="119" dir="0" index="2" bw="64" slack="0"/>
<pin id="120" dir="0" index="3" bw="64" slack="0"/>
<pin id="121" dir="0" index="4" bw="1" slack="0"/>
<pin id="122" dir="0" index="5" bw="3" slack="0"/>
<pin id="123" dir="0" index="6" bw="512" slack="0"/>
<pin id="124" dir="0" index="7" bw="64" slack="0"/>
<pin id="125" dir="0" index="8" bw="1" slack="0"/>
<pin id="126" dir="0" index="9" bw="1" slack="0"/>
<pin id="127" dir="0" index="10" bw="3" slack="0"/>
<pin id="128" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 write_ln304/2 write_ln304/2 write_ln304/2 write_ln304/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="er_fsm_state_new_0_i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="140" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="er_fsm_state_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="er_fsm_state_new_0_i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="2" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="er_fsm_state_new_0_i/1 "/>
</bind>
</comp>

<comp id="148" class="1005" name="er_fsm_state_flag_6_i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="er_fsm_state_flag_6_i (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="er_fsm_state_flag_6_i_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="4" bw="1" slack="0"/>
<pin id="157" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="1" slack="0"/>
<pin id="159" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="8" bw="1" slack="0"/>
<pin id="161" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="10" bw="1" slack="0"/>
<pin id="163" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="12" bw="1" slack="0"/>
<pin id="165" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="14" bw="1" slack="0"/>
<pin id="167" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="16" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="er_fsm_state_flag_6_i/1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="er_fsm_state_new_6_i_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="er_fsm_state_new_6_i (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="er_fsm_state_new_6_i_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="4" bw="2" slack="0"/>
<pin id="184" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="1" slack="0"/>
<pin id="186" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="8" bw="1" slack="0"/>
<pin id="188" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="10" bw="1" slack="0"/>
<pin id="190" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="12" bw="2" slack="0"/>
<pin id="192" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="14" bw="1" slack="0"/>
<pin id="194" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="16" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="er_fsm_state_new_6_i/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="1024" slack="0"/>
<pin id="206" dir="0" index="2" bw="11" slack="0"/>
<pin id="207" dir="0" index="3" bw="11" slack="0"/>
<pin id="208" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_keep_V/1 tmp_18/1 sendWord_keep_V_4/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1024" slack="0"/>
<pin id="216" dir="0" index="2" bw="11" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_4/1 currWord_last_V/1 sendWord_last_V/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="1024" slack="0"/>
<pin id="226" dir="0" index="2" bw="11" slack="0"/>
<pin id="227" dir="0" index="3" bw="11" slack="0"/>
<pin id="228" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_dest_V_1/1 tmp_20/1 sendWord_dest_V/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="400" slack="0"/>
<pin id="235" dir="0" index="1" bw="512" slack="1"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="0" index="3" bw="10" slack="0"/>
<pin id="238" dir="1" index="4" bw="400" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/2 p_Result_i/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="50" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="1"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="0" index="3" bw="7" slack="0"/>
<pin id="247" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/2 p_Result_1_i/2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 sendWord_dest_V "/>
</bind>
</comp>

<comp id="256" class="1004" name="er_fsm_state_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="er_fsm_state_load/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_Val2_s_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="512" slack="0"/>
<pin id="262" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Val2_1_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sendWord_dest_V_1_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sendWord_dest_V_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="currWord_data_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1024" slack="0"/>
<pin id="274" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln674_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1024" slack="0"/>
<pin id="278" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_Result_4_i_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="0"/>
<pin id="282" dir="0" index="1" bw="1024" slack="0"/>
<pin id="283" dir="0" index="2" bw="11" slack="0"/>
<pin id="284" dir="0" index="3" bw="11" slack="0"/>
<pin id="285" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_22_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1024" slack="0"/>
<pin id="293" dir="0" index="2" bw="11" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_Result_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln121_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sendWord_last_V_5_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sendWord_last_V_5/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln134_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="512" slack="0"/>
<pin id="321" dir="0" index="1" bw="512" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln134_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="0" index="1" bw="64" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln134_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_17_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1024" slack="0"/>
<pin id="339" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sendWord_data_V_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1024" slack="0"/>
<pin id="343" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sendWord_data_V_3/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln1049_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Result_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="400" slack="0"/>
<pin id="353" dir="0" index="1" bw="1024" slack="0"/>
<pin id="354" dir="0" index="2" bw="8" slack="0"/>
<pin id="355" dir="0" index="3" bw="10" slack="0"/>
<pin id="356" dir="1" index="4" bw="400" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln414_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="400" slack="0"/>
<pin id="363" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_Result_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="50" slack="0"/>
<pin id="367" dir="0" index="1" bw="1024" slack="0"/>
<pin id="368" dir="0" index="2" bw="11" slack="0"/>
<pin id="369" dir="0" index="3" bw="11" slack="0"/>
<pin id="370" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln414_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="50" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_3/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_ln1049_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="2" slack="0"/>
<pin id="383" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1049/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sendWord_data_V_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="512" slack="0"/>
<pin id="391" dir="0" index="2" bw="400" slack="0"/>
<pin id="392" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sendWord_data_V/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sendWord_keep_V_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="64" slack="0"/>
<pin id="399" dir="0" index="2" bw="50" slack="0"/>
<pin id="400" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sendWord_keep_V/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="xor_ln1049_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1049/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sendWord_last_V_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sendWord_last_V_4/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln94_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="512" slack="0"/>
<pin id="418" dir="0" index="1" bw="512" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln94_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln94_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="0" index="1" bw="3" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln74_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="0"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln414_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="400" slack="0"/>
<pin id="442" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln414_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="50" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_Result_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="512" slack="0"/>
<pin id="452" dir="0" index="1" bw="112" slack="1"/>
<pin id="453" dir="0" index="2" bw="400" slack="0"/>
<pin id="454" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_Result_4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="0" index="1" bw="14" slack="1"/>
<pin id="461" dir="0" index="2" bw="50" slack="0"/>
<pin id="462" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="er_fsm_state_load_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="1"/>
<pin id="468" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="er_fsm_state_load "/>
</bind>
</comp>

<comp id="470" class="1005" name="p_Val2_s_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="512" slack="1"/>
<pin id="472" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="475" class="1005" name="p_Val2_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="sendWord_dest_V_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="1"/>
<pin id="482" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_dest_V_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_1_i_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="489" class="1005" name="trunc_ln674_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="112" slack="1"/>
<pin id="491" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="494" class="1005" name="p_Result_4_i_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="14" slack="1"/>
<pin id="496" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4_i "/>
</bind>
</comp>

<comp id="499" class="1005" name="sendWord_last_V_5_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V_5 "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_i_16_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_16 "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp_17_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="512" slack="1"/>
<pin id="510" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_18_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="1"/>
<pin id="515" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="518" class="1005" name="currWord_last_V_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_i_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="527" class="1005" name="sendWord_last_V_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sendWord_last_V "/>
</bind>
</comp>

<comp id="531" class="1005" name="icmp_ln1049_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

<comp id="535" class="1005" name="sendWord_data_V_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="512" slack="1"/>
<pin id="537" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_data_V "/>
</bind>
</comp>

<comp id="540" class="1005" name="sendWord_keep_V_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="1"/>
<pin id="542" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_keep_V "/>
</bind>
</comp>

<comp id="545" class="1005" name="sendWord_last_V_4_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V_4 "/>
</bind>
</comp>

<comp id="550" class="1005" name="zext_ln414_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="512" slack="1"/>
<pin id="552" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414 "/>
</bind>
</comp>

<comp id="555" class="1005" name="zext_ln414_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="1"/>
<pin id="557" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="p_Result_3_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="512" slack="1"/>
<pin id="562" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="565" class="1005" name="p_Result_4_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="1"/>
<pin id="567" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="129"><net_src comp="94" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="135"><net_src comp="96" pin="0"/><net_sink comp="116" pin=8"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="116" pin=9"/></net>

<net id="137"><net_src comp="72" pin="0"/><net_sink comp="116" pin=10"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="169"><net_src comp="82" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="171"><net_src comp="70" pin="0"/><net_sink comp="151" pin=4"/></net>

<net id="172"><net_src comp="82" pin="0"/><net_sink comp="151" pin=6"/></net>

<net id="173"><net_src comp="82" pin="0"/><net_sink comp="151" pin=10"/></net>

<net id="174"><net_src comp="82" pin="0"/><net_sink comp="151" pin=14"/></net>

<net id="196"><net_src comp="84" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="198"><net_src comp="141" pin="4"/><net_sink comp="178" pin=4"/></net>

<net id="199"><net_src comp="84" pin="0"/><net_sink comp="178" pin=6"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="178" pin=8"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="178" pin=10"/></net>

<net id="202"><net_src comp="84" pin="0"/><net_sink comp="178" pin=14"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="110" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="50" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="110" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="221"><net_src comp="213" pin="3"/><net_sink comp="151" pin=12"/></net>

<net id="222"><net_src comp="213" pin="3"/><net_sink comp="151" pin=8"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="110" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="62" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="239"><net_src comp="86" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="76" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="78" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="248"><net_src comp="88" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="90" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="92" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="254"><net_src comp="223" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="116" pin=10"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="110" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="110" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="110" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="66" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="110" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="290" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="36" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="304" pin="3"/><net_sink comp="178" pin=12"/></net>

<net id="317"><net_src comp="213" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="298" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="272" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="12" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="203" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="14" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="223" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="16" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="110" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="110" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="223" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="72" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="74" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="110" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="76" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="78" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="364"><net_src comp="351" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="80" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="110" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="68" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="378"><net_src comp="365" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="345" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="38" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="387"><net_src comp="379" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="393"><net_src comp="345" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="341" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="361" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="401"><net_src comp="345" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="203" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="375" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="408"><net_src comp="345" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="70" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="213" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="341" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="12" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="203" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="14" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="223" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="16" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="178" pin="16"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="10" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="233" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="448"><net_src comp="242" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="455"><net_src comp="98" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="233" pin="4"/><net_sink comp="450" pin=2"/></net>

<net id="457"><net_src comp="450" pin="3"/><net_sink comp="116" pin=6"/></net>

<net id="463"><net_src comp="100" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="242" pin="4"/><net_sink comp="458" pin=2"/></net>

<net id="465"><net_src comp="458" pin="3"/><net_sink comp="116" pin=7"/></net>

<net id="469"><net_src comp="256" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="260" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="478"><net_src comp="264" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="483"><net_src comp="268" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="116" pin=10"/></net>

<net id="488"><net_src comp="102" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="276" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="497"><net_src comp="280" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="502"><net_src comp="313" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="116" pin=9"/></net>

<net id="507"><net_src comp="102" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="337" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="516"><net_src comp="203" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="521"><net_src comp="213" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="116" pin=9"/></net>

<net id="526"><net_src comp="102" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="213" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="345" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="388" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="543"><net_src comp="396" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="548"><net_src comp="410" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="116" pin=9"/></net>

<net id="553"><net_src comp="440" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="558"><net_src comp="445" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="563"><net_src comp="450" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="568"><net_src comp="458" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="116" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_V_data_V | {3 }
	Port: m_axis_V_keep_V | {3 }
	Port: m_axis_V_strb_V | {3 }
	Port: m_axis_V_last_V | {3 }
	Port: m_axis_V_dest_V | {3 }
	Port: er_fsm_state | {1 }
	Port: prevWord_data_V | {1 }
	Port: prevWord_keep_V | {1 }
	Port: prevWord_dest_V | {1 }
 - Input state : 
	Port: ethernet_remover : er_fsm_state | {1 }
	Port: ethernet_remover : prevWord_data_V | {1 }
	Port: ethernet_remover : prevWord_keep_V | {1 }
	Port: ethernet_remover : prevWord_dest_V | {1 }
	Port: ethernet_remover : eth_level_pkt | {1 }
  - Chain level:
	State 1
		switch_ln64 : 1
		p_Result_s : 1
		select_ln121 : 1
		sendWord_last_V_5 : 1
		store_ln134 : 1
		store_ln134 : 1
		store_ln134 : 1
		icmp_ln1049 : 1
		zext_ln414_2 : 1
		zext_ln414_3 : 1
		select_ln1049 : 2
		sendWord_data_V : 2
		sendWord_keep_V : 2
		xor_ln1049 : 2
		sendWord_last_V_4 : 2
		br_ln86 : 1
		br_ln90 : 2
		er_fsm_state_new_0_i : 3
		store_ln94 : 1
		store_ln94 : 1
		store_ln94 : 1
		er_fsm_state_flag_6_i : 1
		er_fsm_state_new_6_i : 4
		br_ln145 : 2
		store_ln74 : 5
	State 2
		zext_ln414 : 1
		zext_ln414_1 : 1
		write_ln304 : 2
		p_Result_3 : 1
		p_Result_4 : 1
		write_ln304 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    select_ln121_fu_304   |    0    |    2    |
|  select  |   select_ln1049_fu_379   |    0    |    2    |
|          |  sendWord_data_V_fu_388  |    0    |   428   |
|          |  sendWord_keep_V_fu_396  |    0    |    63   |
|----------|--------------------------|---------|---------|
|   icmp   |    icmp_ln1049_fu_345    |    0    |    8    |
|----------|--------------------------|---------|---------|
|    xor   |     p_Result_s_fu_298    |    0    |    2    |
|          |     xor_ln1049_fu_404    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   | sendWord_last_V_5_fu_313 |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    | sendWord_last_V_4_fu_410 |    0    |    2    |
|----------|--------------------------|---------|---------|
| nbreadreq|   grp_nbreadreq_fu_102   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_110     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |     grp_write_fu_116     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_203        |    0    |    0    |
|          |        grp_fu_223        |    0    |    0    |
|          |        grp_fu_233        |    0    |    0    |
|partselect|        grp_fu_242        |    0    |    0    |
|          |    p_Result_4_i_fu_280   |    0    |    0    |
|          |     p_Result_1_fu_351    |    0    |    0    |
|          |     p_Result_2_fu_365    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        grp_fu_213        |    0    |    0    |
|          |       tmp_22_fu_290      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  currWord_data_V_fu_272  |    0    |    0    |
|   trunc  |    trunc_ln674_fu_276    |    0    |    0    |
|          |       tmp_17_fu_337      |    0    |    0    |
|          | sendWord_data_V_3_fu_341 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln414_2_fu_361   |    0    |    0    |
|   zext   |    zext_ln414_3_fu_375   |    0    |    0    |
|          |     zext_ln414_fu_440    |    0    |    0    |
|          |    zext_ln414_1_fu_445   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     p_Result_3_fu_450    |    0    |    0    |
|          |     p_Result_4_fu_458    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   511   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   currWord_last_V_reg_518   |    1   |
|er_fsm_state_flag_6_i_reg_148|    1   |
|  er_fsm_state_load_reg_466  |    2   |
| er_fsm_state_new_0_i_reg_138|    2   |
| er_fsm_state_new_6_i_reg_175|    2   |
|     icmp_ln1049_reg_531     |    1   |
|      p_Result_3_reg_560     |   512  |
|     p_Result_4_i_reg_494    |   14   |
|      p_Result_4_reg_565     |   64   |
|       p_Val2_1_reg_475      |   64   |
|       p_Val2_s_reg_470      |   512  |
|           reg_251           |    3   |
|   sendWord_data_V_reg_535   |   512  |
|  sendWord_dest_V_1_reg_480  |    3   |
|   sendWord_keep_V_reg_540   |   64   |
|  sendWord_last_V_4_reg_545  |    1   |
|  sendWord_last_V_5_reg_499  |    1   |
|   sendWord_last_V_reg_527   |    1   |
|        tmp_17_reg_508       |   512  |
|        tmp_18_reg_513       |   64   |
|       tmp_1_i_reg_485       |    1   |
|       tmp_i_16_reg_504      |    1   |
|        tmp_i_reg_523        |    1   |
|     trunc_ln674_reg_489     |   112  |
|     zext_ln414_1_reg_555    |   64   |
|      zext_ln414_reg_550     |   512  |
+-----------------------------+--------+
|            Total            |  3027  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_116 |  p6  |   6  |  512 |  3072  ||    31   |
| grp_write_fu_116 |  p7  |   6  |  64  |   384  ||    31   |
| grp_write_fu_116 |  p9  |   4  |   1  |    4   ||    20   |
| grp_write_fu_116 |  p10 |   3  |   3  |    9   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  3469  || 1.90943 ||    96   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   511  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   96   |
|  Register |    -   |  3027  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  3027  |   607  |
+-----------+--------+--------+--------+
