#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Fri Dec 13 13:56:31 2024
# Process ID: 12028
# Current directory: C:/Users/miken/Workspace/ultra96_bex/vivado/test_board.runs/zusys_smartconnect_0_0_synth_1
# Command line: vivado.exe -log zusys_smartconnect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zusys_smartconnect_0_0.tcl
# Log file: C:/Users/miken/Workspace/ultra96_bex/vivado/test_board.runs/zusys_smartconnect_0_0_synth_1/zusys_smartconnect_0_0.vds
# Journal file: C:/Users/miken/Workspace/ultra96_bex/vivado/test_board.runs/zusys_smartconnect_0_0_synth_1\vivado.jou
# Running On: LP4, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 34189 MB
#-----------------------------------------------------------
source zusys_smartconnect_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 518.785 ; gain = 101.676
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/miken/Workspace/ultra96_bex/ip_lib'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zusys_smartconnect_0_0
Command: synth_design -top zusys_smartconnect_0_0 -part xczu3eg-sbva484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'zusys_smartconnect_0_0' is locked:
* IP 'zusys_smartconnect_0_0' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16796
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'K_MAX_EP_ROUTE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:87]
WARNING: [Synth 8-11067] parameter 'K_MAX_SC_ROUTE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:88]
WARNING: [Synth 8-11067] parameter 'K_MAX_CMD_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:89]
WARNING: [Synth 8-11067] parameter 'K_MAX_LUTRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:90]
WARNING: [Synth 8-11067] parameter 'K_MAX_BRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:91]
WARNING: [Synth 8-11067] parameter 'K_MIN_BRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:92]
WARNING: [Synth 8-11067] parameter 'K_MAX_SYNC_RATIO' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:93]
WARNING: [Synth 8-11067] parameter 'K_MAX_PIPELINES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:94]
WARNING: [Synth 8-11067] parameter 'K_LOG_MAX_PIPELINES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:95]
WARNING: [Synth 8-11067] parameter 'K_MAX_LATENCY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:96]
WARNING: [Synth 8-11067] parameter 'K_LOG_MAX_LATENCY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:97]
WARNING: [Synth 8-11067] parameter 'K_AXIS_ARB_TDATA_NUM_BYTES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:98]
WARNING: [Synth 8-11067] parameter 'K_MAX_USER_BITS_PER_BYTE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:99]
WARNING: [Synth 8-11067] parameter 'K_MAX_INFO_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:100]
WARNING: [Synth 8-11067] parameter 'K_MAX_OUTSTANDING_REQ' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:101]
WARNING: [Synth 8-11067] parameter 'K_AXI_SIZE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:102]
WARNING: [Synth 8-11067] parameter 'K_AXI_BURST_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:103]
WARNING: [Synth 8-11067] parameter 'K_AXI_RESP_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:104]
WARNING: [Synth 8-11067] parameter 'K_AXI_LAST_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:105]
WARNING: [Synth 8-11067] parameter 'K_AXI_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:106]
WARNING: [Synth 8-11067] parameter 'K_AXI_EXCL_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:107]
WARNING: [Synth 8-11067] parameter 'K_AXI_LOCK_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:108]
WARNING: [Synth 8-11067] parameter 'K_AXI3_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:109]
WARNING: [Synth 8-11067] parameter 'K_AXI3_LOCK_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:110]
WARNING: [Synth 8-11067] parameter 'K_AXI_PROT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:111]
WARNING: [Synth 8-11067] parameter 'K_AXI_QOS_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:112]
WARNING: [Synth 8-11067] parameter 'K_AXI_CACHE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:113]
WARNING: [Synth 8-11067] parameter 'K_MAX_ACCEPTANCE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:114]
WARNING: [Synth 8-11067] parameter 'K_MAX_FANOUT' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:115]
WARNING: [Synth 8-11067] parameter 'K_MAX_READ_WATERMARK' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:116]
WARNING: [Synth 8-11067] parameter 'K_MAX_BURST_LENGTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:117]
WARNING: [Synth 8-11067] parameter 'CH_R' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:164]
WARNING: [Synth 8-11067] parameter 'CH_W' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:165]
WARNING: [Synth 8-11067] parameter 'CH_AR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:166]
WARNING: [Synth 8-11067] parameter 'CH_AW' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:167]
WARNING: [Synth 8-11067] parameter 'CH_B' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:168]
WARNING: [Synth 8-11067] parameter 'CLK_DOWN' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:170]
WARNING: [Synth 8-11067] parameter 'CLK_SYNC_ALIAS' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:171]
WARNING: [Synth 8-11067] parameter 'CLK_ASYNC' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:172]
WARNING: [Synth 8-11067] parameter 'CLK_SYNC' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:173]
WARNING: [Synth 8-11067] parameter 'CLK_UP' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:174]
WARNING: [Synth 8-11067] parameter 'CLKEN_NONE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:176]
WARNING: [Synth 8-11067] parameter 'CLKEN_S' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:177]
WARNING: [Synth 8-11067] parameter 'CLKEN_M' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:178]
WARNING: [Synth 8-11067] parameter 'CLKEN_S_AND_M' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:179]
WARNING: [Synth 8-11067] parameter 'ARB_BYPASS' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:180]
WARNING: [Synth 8-11067] parameter 'ARB_ROUNDROBIN' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:181]
WARNING: [Synth 8-11067] parameter 'ARB_SLAVE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:182]
WARNING: [Synth 8-11067] parameter 'FIFO_LUTRAM' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:183]
WARNING: [Synth 8-11067] parameter 'FIFO_BRAM' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:184]
WARNING: [Synth 8-11067] parameter 'FIFO_NONE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:185]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_XPM_MEMORY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:186]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_FG' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:187]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_XPM_FIFO' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:188]
WARNING: [Synth 8-11067] parameter 'K_T_STRUCT_EXCLUSIVE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:230]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_ADDR_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:232]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_RDATA_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:240]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_WDATA_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:244]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_BRSP_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:247]
WARNING: [Synth 8-11067] parameter 'K_T_EXCLUSIVE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:253]
WARNING: [Synth 8-11067] parameter 'K_T_ADDR_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:256]
WARNING: [Synth 8-11067] parameter 'K_T_DATA_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:259]
WARNING: [Synth 8-11067] parameter 'K_T_BRSP_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:261]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_ADDR_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:263]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_DATA_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:265]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BRSP_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:267]
WARNING: [Synth 8-11067] parameter 'K_T_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:270]
WARNING: [Synth 8-11067] parameter 'K_T_SEG_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:304]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_ADDR_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:305]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_DATA_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:308]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BRSP_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:310]
WARNING: [Synth 8-11067] parameter 'K_T_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:313]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_AXPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:341]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_WPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:348]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_RPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:352]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:357]
WARNING: [Synth 8-11067] parameter 'K_T_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:361]
WARNING: [Synth 8-11067] parameter 'K_MAX_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:362]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_AXVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:547]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_WVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:557]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_RVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:561]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:566]
WARNING: [Synth 8-11067] parameter 'K_STATIC_AXVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:574]
WARNING: [Synth 8-11067] parameter 'K_STATIC_WVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:584]
WARNING: [Synth 8-11067] parameter 'K_STATIC_RVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:588]
WARNING: [Synth 8-11067] parameter 'K_STATIC_BVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:593]
WARNING: [Synth 8-11067] parameter 'K_T_VECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:596]
WARNING: [Synth 8-11067] parameter 'K_MAX_VECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:597]
WARNING: [Synth 8-11067] parameter 'K_MAX_NUM_MNOC' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:674]
WARNING: [Synth 8-11067] parameter 'K_MAX_NUM_SNOC' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:675]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_SCHED_LEN' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:676]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_TKN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:677]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_RTR_ADDR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:678]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_EJECT' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:679]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_ASCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:680]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_DESCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:681]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_THROUGH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:682]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_THROUGH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:683]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_ASCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:684]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_DESCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:685]
INFO: [Common 17-14] Message 'Synth 8-11067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11014] non-net output port 'upsizer_valid' cannot be initialized at declaration in SystemVerilog mode [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv:2589]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1847.469 ; gain = 329.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zusys_smartconnect_0_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/synth/zusys_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:9]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1G5FUKG' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:1256]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_one_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_2abc_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_one_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_2abc_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_2abc_psr_aclk_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_2abc_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_2abc_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:132132' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:132132]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:132132]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_2abc_psr_aclk_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_2abc_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_2abc_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:1297]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_2abc_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:1297]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_2abc_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:1297]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_2abc_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:1297]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_2abc_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:1297]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1G5FUKG' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:1256]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_IOTG0R' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:1602]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_m00e_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_2abc_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_m00e_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_2abc_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_IOTG0R' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:1602]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_5E44TZ' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:1903]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_m00arn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_2abc_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_m00arn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_2abc_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_m00awn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_2abc_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_m00awn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_2abc_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_m00bn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_2abc_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_m00bn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_2abc_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_m00rn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_2abc_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_m00rn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_2abc_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_m00wn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_2abc_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_m00wn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_2abc_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_5E44TZ' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:1903]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_m00s2a_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_2abc_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_m00s2a_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_2abc_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_NFKRDN' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:2199]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_m01e_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_2abc_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_m01e_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_2abc_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_NFKRDN' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:2199]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_13I6OZL' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:2500]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_m01arn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_2abc_m01arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_m01arn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_2abc_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_m01awn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_2abc_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_m01awn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_2abc_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_m01bn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_2abc_m01bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_m01bn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_2abc_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_m01rn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_2abc_m01rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_m01rn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_2abc_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_m01wn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_2abc_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_m01wn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_2abc_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_13I6OZL' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:2500]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_m01s2a_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_2abc_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_m01s2a_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_2abc_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_s00a2s_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_2abc_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_s00a2s_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_2abc_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1HEATLK' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:2796]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_s00mmu_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_2abc_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_s00mmu_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_2abc_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_s00sic_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_2abc_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_s00sic_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_2abc_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_s00tr_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_2abc_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_s00tr_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_2abc_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1HEATLK' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:2796]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1NBIZIA' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:3455]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_sarn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_2abc_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_sarn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_2abc_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_sawn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_2abc_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_sawn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_2abc_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_sbn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_2abc_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_sbn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_2abc_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_srn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_2abc_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_srn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_2abc_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_swn_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_2abc_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_swn_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_2abc_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1NBIZIA' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:3455]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1GS84T2' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:3751]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_arinsw_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_2abc_arinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_arinsw_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_2abc_arinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_aroutsw_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_2abc_aroutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_aroutsw_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_2abc_aroutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_awinsw_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_2abc_awinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_awinsw_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_2abc_awinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_awoutsw_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_2abc_awoutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_awoutsw_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_2abc_awoutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_binsw_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_2abc_binsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_binsw_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_2abc_binsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_boutsw_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_2abc_boutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_boutsw_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_2abc_boutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_XVN3HQ' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:1306]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_arni_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_2abc_arni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_arni_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_2abc_arni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_awni_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_2abc_awni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_awni_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_2abc_awni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_bni_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_2abc_bni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_bni_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_2abc_bni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_rni_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_2abc_rni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_rni_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_2abc_rni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_wni_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_2abc_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_wni_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_2abc_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_XVN3HQ' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:1306]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_rinsw_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_2abc_rinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_rinsw_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_2abc_rinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_routsw_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_2abc_routsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_routsw_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_2abc_routsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_winsw_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_2abc_winsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_winsw_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_2abc_winsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2abc_woutsw_0' [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_2abc_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc_woutsw_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_2abc_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1GS84T2' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:3751]
INFO: [Synth 8-6155] done synthesizing module 'bd_2abc' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'zusys_smartconnect_0_0' (0#1) [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/synth/zusys_smartconnect_0_0.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1G5FUKG does not have driver. [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/synth/bd_2abc.v:1276]
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_6_top__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_6_top__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_6_top__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_6_top__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_6_top__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_6_top__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port slow_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port fast_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_14_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_14_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_14_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_14_top__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[56] in module sc_node_v1_0_14_ingress__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[55] in module sc_node_v1_0_14_ingress__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_14_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_14_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_14_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_14_fi_regulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[1] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_14_top__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[10] in module sc_node_v1_0_14_ingress__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[9] in module sc_node_v1_0_14_ingress__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[1] in module sc_node_v1_0_14_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_14_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_14_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_14_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_14_si_handler__parameterized6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2069.590 ; gain = 552.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2069.590 ; gain = 552.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2069.590 ; gain = 552.008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2069.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2355.328 ; gain = 26.020
Finished Parsing XDC File [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_1/bd_2abc_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_1/bd_2abc_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_1/bd_2abc_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/miken/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_1/bd_2abc_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/Users/miken/Workspace/ultra96_bex/vivado/test_board.runs/zusys_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/miken/Workspace/ultra96_bex/vivado/test_board.runs/zusys_smartconnect_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2355.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.641 . Memory (MB): peak = 2362.742 ; gain = 7.414
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:01:25 . Memory (MB): peak = 2362.742 ; gain = 845.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:09 ; elapsed = 00:01:25 . Memory (MB): peak = 2362.742 ; gain = 845.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/miken/Workspace/ultra96_bex/vivado/test_board.runs/zusys_smartconnect_0_0_synth_1/dont_touch.xdc, line 204).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:26 . Memory (MB): peak = 2362.742 ; gain = 845.160
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_11_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_11_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_11_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_11_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_11_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
               R_PENDING |                               01 | 00000000000000000000000000000001
                    R_RX |                               10 | 00000000000000000000000000000010
                    R_TX |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_11_axilite_conv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:35 . Memory (MB): peak = 2362.742 ; gain = 845.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 4     
	   4 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 21    
	   2 Input    2 Bit       Adders := 5     
	   3 Input    1 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 82    
+---Registers : 
	             2178 Bit    Registers := 4     
	              512 Bit    Registers := 1     
	              187 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	               74 Bit    Registers := 1     
	               73 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 58    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 272   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  172 Bit        Muxes := 6     
	   2 Input  128 Bit        Muxes := 4     
	   4 Input  128 Bit        Muxes := 3     
	   2 Input   57 Bit        Muxes := 2     
	   2 Input   55 Bit        Muxes := 3     
	   4 Input   40 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 7     
	   5 Input   12 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 8     
	   4 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 40    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 131   
	   3 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 25    
	  10 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_2abc.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_2abc.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_2abc.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_2abc.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_2abc.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_2abc.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_2abc.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_2abc.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_2abc.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_2abc.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_2abc.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_2abc.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:58 . Memory (MB): peak = 2362.742 ; gain = 845.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:26 . Memory (MB): peak = 2569.730 ; gain = 1052.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:28 . Memory (MB): peak = 2610.191 ; gain = 1092.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:30 . Memory (MB): peak = 2614.562 ; gain = 1096.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:07 ; elapsed = 00:02:34 . Memory (MB): peak = 2620.957 ; gain = 1103.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:07 ; elapsed = 00:02:34 . Memory (MB): peak = 2620.957 ; gain = 1103.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:07 ; elapsed = 00:02:34 . Memory (MB): peak = 2620.957 ; gain = 1103.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:07 ; elapsed = 00:02:34 . Memory (MB): peak = 2620.957 ; gain = 1103.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:02:35 . Memory (MB): peak = 2620.957 ; gain = 1103.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:02:35 . Memory (MB): peak = 2620.957 ; gain = 1103.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |   132|
|2     |LUT2  |   261|
|3     |LUT3  |   196|
|4     |LUT4  |   126|
|5     |LUT5  |    92|
|6     |LUT6  |   217|
|7     |SRL16 |     1|
|8     |FDCE  |   135|
|9     |FDR   |     4|
|10    |FDRE  |   751|
|11    |FDSE  |    35|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:02:35 . Memory (MB): peak = 2620.957 ; gain = 1103.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20879 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:59 . Memory (MB): peak = 2620.957 ; gain = 810.223
Synthesis Optimization Complete : Time (s): cpu = 00:02:08 ; elapsed = 00:02:35 . Memory (MB): peak = 2620.957 ; gain = 1103.375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2620.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2671.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: d8098aad
INFO: [Common 17-83] Releasing license: Synthesis
164 Infos, 221 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:56 . Memory (MB): peak = 2671.453 ; gain = 2082.887
INFO: [Common 17-1381] The checkpoint 'C:/Users/miken/Workspace/ultra96_bex/vivado/test_board.runs/zusys_smartconnect_0_0_synth_1/zusys_smartconnect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zusys_smartconnect_0_0, cache-ID = 70166dbf1dcb4824
INFO: [Coretcl 2-1174] Renamed 193 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/miken/Workspace/ultra96_bex/vivado/test_board.runs/zusys_smartconnect_0_0_synth_1/zusys_smartconnect_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zusys_smartconnect_0_0_utilization_synth.rpt -pb zusys_smartconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 13:59:58 2024...
