synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Sun May 26 11:22:14 2024


Command Line:  synthesis -f OneBitADCTestLattice_First_Implementation_lattice.synproj -gui 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-85F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-85F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = ADC_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = no
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/user/SDR-HLS/Testing/1bitADCLattice (searchpath added)
-p /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data (searchpath added)
-p /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation (searchpath added)
-p /home/user/SDR-HLS/Testing/1bitADCLattice (searchpath added)
Verilog design file = /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/adc_top.v
Verilog design file = /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/box_ave.v
Verilog design file = /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/sigmadelta_adc.v
Verilog design file = /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/PWM.v
NGD file = OneBitADCTestLattice_First_Implementation.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/adc_top.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/box_ave.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/sigmadelta_adc.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/PWM.v. VERI-1482
Analyzing Verilog file /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): ADC_top
INFO - synthesis: /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/adc_top.v(67): compiling module ADC_top. VERI-1018
INFO - synthesis: /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/sigmadelta_adc.v(68): compiling module sigmadelta_adc(ADC_WIDTH=10,LPF_DEPTH_BITS=2). VERI-1018
INFO - synthesis: /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/box_ave.v(72): compiling module box_ave(ADC_WIDTH=10,LPF_DEPTH_BITS=2). VERI-1018
WARNING - synthesis: /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/adc_top.v(139): expression size 10 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/PWM.v(1): compiling module PWM. VERI-1018
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Top-level module name = ADC_top.



Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in ADC_top_drc.log.
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file OneBitADCTestLattice_First_Implementation.ngd.

################### Begin Area Report (ADC_top)######################
Number of register bits => 91 of 84255 (0 % )
CCU2C => 30
FD1P3AX => 10
FD1P3DX => 44
FD1S3AX => 12
FD1S3DX => 25
GSR => 1
IB => 3
LUT4 => 39
OB => 11
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_in_c, loads : 91
Clock Enable Nets
Number of Clock Enables: 5
Top 5 highest fanout Clock Enables:
  Net : SSD_ADC/rollover, loads : 22
  Net : SSD_ADC/box_ave/accumulate, loads : 14
  Net : SSD_ADC/box_ave/latch_result, loads : 11
  Net : pwm_inst/clk_in_c_enable_11, loads : 10
  Net : SSD_ADC/clk_in_c_enable_20, loads : 10
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : SSD_ADC/rstn_N_55, loads : 69
  Net : SSD_ADC/rollover, loads : 22
  Net : SSD_ADC/box_ave/accumulate, loads : 14
  Net : SSD_ADC/box_ave/count_0, loads : 14
  Net : SSD_ADC/box_ave/count_1, loads : 13
  Net : SSD_ADC/box_ave/latch_result, loads : 11
  Net : pwm_inst/clk_in_c_enable_11, loads : 10
  Net : SSD_ADC/clk_in_c_enable_20, loads : 10
  Net : SSD_ADC/sigma_0, loads : 3
  Net : SSD_ADC/box_ave/sample_d1, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_in_c]                |  200.000 MHz|  205.931 MHz|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 260.723  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.198  secs
--------------------------------------------------------------
