INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/adc_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/master_axi_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/shift_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sim_1/new/simple_receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/top.sv:15]
INFO: [VRFC 10-2458] undeclared symbol ready, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/top.sv:16]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_driver
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv:13]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv:15]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv:16]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv:19]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv:20]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv:22]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv:23]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv:25]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv:26]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv:29]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv:30]
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv:38]
INFO: [VRFC 10-2458] undeclared symbol wr, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv:44]
INFO: [VRFC 10-2458] undeclared symbol rd, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sources_1/new/uart_driver.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sim_1/new/test_uart_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_uart_driver
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sim_1/new/test_uart_driver.sv:45]
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sim_1/new/test_uart_driver.sv:45]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sim_1/new/test_uart_driver.sv:45]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sim_1/new/test_uart_driver.sv:48]
INFO: [VRFC 10-2458] undeclared symbol finr, assumed default net type wire [C:/Users/Grzegorz/Desktop/JOS/Woltomierz_ADC/voltmeter-adc.srcs/sim_1/new/test_uart_driver.sv:50]
