# Digital Frequency Divider
VHDL and Verilog implementations for a clock frequency divider implemented at a component level.
