$date
	Wed Dec  3 16:14:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rc_adder_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module dut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " cout $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$scope module fa1 $end
$var wire 1 + C $end
$var wire 1 , S $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 % cin $end
$upscope $end
$scope module fa2 $end
$var wire 1 * C $end
$var wire 1 / S $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 + cin $end
$upscope $end
$scope module fa3 $end
$var wire 1 ) C $end
$var wire 1 2 S $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 * cin $end
$upscope $end
$scope module fa4 $end
$var wire 1 " C $end
$var wire 1 5 S $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 ) cin $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
17
06
15
04
03
02
01
00
0/
0.
1-
1,
0+
0*
0)
b1001 (
b1000 '
b1 &
0%
b1000 $
b1 #
0"
b1001 !
$end
#10
12
b1111 !
b1111 (
1/
14
10
b1100 $
b1100 '
b11 #
b11 &
#20
1"
05
1*
1)
0/
b101 !
b101 (
12
11
13
b1110 $
b1110 '
b111 #
b111 &
#30
1/
1+
0,
b1110 !
b1110 (
15
1.
16
b1111 $
b1111 '
b1111 #
b1111 &
#40
