
SIM ?= icarus
TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(PWD)/../common/timescaleit.v Counter.v
TOPLEVEL=Counter
MODULE=CounterTester

include $(shell cocotb-config --makefiles)/Makefile.sim
