// Seed: 951222786
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wire id_3,
    output supply1 id_4,
    output wor id_5,
    input tri0 id_6,
    output uwire id_7,
    output supply1 id_8,
    input supply1 id_9,
    input wire id_10,
    output uwire id_11,
    input uwire id_12,
    output tri id_13,
    output tri id_14,
    input tri0 id_15,
    input tri1 id_16,
    input tri0 id_17
);
  assign id_11 = id_15 | id_16 | id_2 | 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    output logic id_3,
    output supply0 id_4,
    input logic id_5,
    output supply1 id_6,
    output wand id_7,
    input tri1 id_8,
    input tri id_9,
    input wand id_10,
    input supply1 id_11,
    input wand id_12,
    input wire id_13
);
  initial begin
    id_3 <= id_5;
  end
  module_0(
      id_8,
      id_10,
      id_12,
      id_7,
      id_6,
      id_6,
      id_13,
      id_4,
      id_4,
      id_2,
      id_10,
      id_7,
      id_9,
      id_6,
      id_4,
      id_12,
      id_11,
      id_1
  );
endmodule
