
SW_Controller_ANA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4ac  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d0  0800a750  0800a750  0000b750  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ae20  0800ae20  0000be20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ae28  0800ae28  0000be28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800ae2c  0800ae2c  0000be2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000fc  24000000  0800ae30  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000f84  240000fc  0800af2c  0000c0fc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24001080  0800af2c  0000d080  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c0fc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018e00  00000000  00000000  0000c12a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002fa9  00000000  00000000  00024f2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001208  00000000  00000000  00027ed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000de8  00000000  00000000  000290e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039341  00000000  00000000  00029ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00018afa  00000000  00000000  00063209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001697ee  00000000  00000000  0007bd03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001e54f1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000532c  00000000  00000000  001e5534  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000053  00000000  00000000  001ea860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000fc 	.word	0x240000fc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a734 	.word	0x0800a734

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000100 	.word	0x24000100
 80002dc:	0800a734 	.word	0x0800a734

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <AnalogInput_Init>:
/**
 * @brief  Initialize analog input handler
 * @retval None
 */
void AnalogInput_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
    memset(&analogData, 0, sizeof(analogData));
 80006b2:	f44f 7212 	mov.w	r2, #584	@ 0x248
 80006b6:	2100      	movs	r1, #0
 80006b8:	4824      	ldr	r0, [pc, #144]	@ (800074c <AnalogInput_Init+0xa0>)
 80006ba:	f009 fb27 	bl	8009d0c <memset>
    
    /* Initialize calibration to unity */
    for (uint8_t i = 0; i < NUM_420MA_CHANNELS; i++) {
 80006be:	2300      	movs	r3, #0
 80006c0:	71fb      	strb	r3, [r7, #7]
 80006c2:	e010      	b.n	80006e6 <AnalogInput_Init+0x3a>
        calibration_420_offset[i] = 0.0f;
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	4a22      	ldr	r2, [pc, #136]	@ (8000750 <AnalogInput_Init+0xa4>)
 80006c8:	009b      	lsls	r3, r3, #2
 80006ca:	4413      	add	r3, r2
 80006cc:	f04f 0200 	mov.w	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
        calibration_420_gain[i] = 1.0f;
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	4a1f      	ldr	r2, [pc, #124]	@ (8000754 <AnalogInput_Init+0xa8>)
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	4413      	add	r3, r2
 80006da:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80006de:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < NUM_420MA_CHANNELS; i++) {
 80006e0:	79fb      	ldrb	r3, [r7, #7]
 80006e2:	3301      	adds	r3, #1
 80006e4:	71fb      	strb	r3, [r7, #7]
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	2b19      	cmp	r3, #25
 80006ea:	d9eb      	bls.n	80006c4 <AnalogInput_Init+0x18>
    }
    
    for (uint8_t i = 0; i < NUM_VOLTAGE_CHANNELS; i++) {
 80006ec:	2300      	movs	r3, #0
 80006ee:	71bb      	strb	r3, [r7, #6]
 80006f0:	e010      	b.n	8000714 <AnalogInput_Init+0x68>
        calibration_voltage_offset[i] = 0.0f;
 80006f2:	79bb      	ldrb	r3, [r7, #6]
 80006f4:	4a18      	ldr	r2, [pc, #96]	@ (8000758 <AnalogInput_Init+0xac>)
 80006f6:	009b      	lsls	r3, r3, #2
 80006f8:	4413      	add	r3, r2
 80006fa:	f04f 0200 	mov.w	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
        calibration_voltage_gain[i] = 1.0f;
 8000700:	79bb      	ldrb	r3, [r7, #6]
 8000702:	4a16      	ldr	r2, [pc, #88]	@ (800075c <AnalogInput_Init+0xb0>)
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	4413      	add	r3, r2
 8000708:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800070c:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < NUM_VOLTAGE_CHANNELS; i++) {
 800070e:	79bb      	ldrb	r3, [r7, #6]
 8000710:	3301      	adds	r3, #1
 8000712:	71bb      	strb	r3, [r7, #6]
 8000714:	79bb      	ldrb	r3, [r7, #6]
 8000716:	2b05      	cmp	r3, #5
 8000718:	d9eb      	bls.n	80006f2 <AnalogInput_Init+0x46>
    }
    
    /* Calibrate ADC - TODO: Enable ADC in STM32CubeMX */
    // HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
    
    DEBUG_INFO("Analog Input Handler initialized (STUB mode - no real ADC)");
 800071a:	4911      	ldr	r1, [pc, #68]	@ (8000760 <AnalogInput_Init+0xb4>)
 800071c:	2002      	movs	r0, #2
 800071e:	f000 fb1d 	bl	8000d5c <Debug_Print>
    DEBUG_INFO("  - 26x 4-20mA channels (simulated)");
 8000722:	4910      	ldr	r1, [pc, #64]	@ (8000764 <AnalogInput_Init+0xb8>)
 8000724:	2002      	movs	r0, #2
 8000726:	f000 fb19 	bl	8000d5c <Debug_Print>
    DEBUG_INFO("  - 6x 0-10V channels (simulated)");
 800072a:	490f      	ldr	r1, [pc, #60]	@ (8000768 <AnalogInput_Init+0xbc>)
 800072c:	2002      	movs	r0, #2
 800072e:	f000 fb15 	bl	8000d5c <Debug_Print>
    DEBUG_INFO("  - 4x NTC channels (simulated)");
 8000732:	490e      	ldr	r1, [pc, #56]	@ (800076c <AnalogInput_Init+0xc0>)
 8000734:	2002      	movs	r0, #2
 8000736:	f000 fb11 	bl	8000d5c <Debug_Print>
    DEBUG_WARNING("ADC not configured - returning test values");
 800073a:	490d      	ldr	r1, [pc, #52]	@ (8000770 <AnalogInput_Init+0xc4>)
 800073c:	2001      	movs	r0, #1
 800073e:	f000 fb0d 	bl	8000d5c <Debug_Print>
}
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	24000118 	.word	0x24000118
 8000750:	24000360 	.word	0x24000360
 8000754:	24000000 	.word	0x24000000
 8000758:	240003c8 	.word	0x240003c8
 800075c:	24000068 	.word	0x24000068
 8000760:	0800a750 	.word	0x0800a750
 8000764:	0800a78c 	.word	0x0800a78c
 8000768:	0800a7b0 	.word	0x0800a7b0
 800076c:	0800a7d4 	.word	0x0800a7d4
 8000770:	0800a7f4 	.word	0x0800a7f4

08000774 <AnalogInput_Update>:
/**
 * @brief  Update all analog inputs
 * @retval None
 */
void AnalogInput_Update(void)
{
 8000774:	b590      	push	{r4, r7, lr}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
     * TODO: Configure ADC1 and ADC2 in IOC file for real hardware
     * For now, generate simulated test values
     */
    
    static uint8_t current_channel = 0;
    uint16_t adc_value = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	80fb      	strh	r3, [r7, #6]
    
    /* Generate simulated ADC value */
    adc_value = 32768 + (current_channel * 1000);  // Simulated mid-range value
 800077e:	4b9e      	ldr	r3, [pc, #632]	@ (80009f8 <AnalogInput_Update+0x284>)
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	461a      	mov	r2, r3
 8000784:	0152      	lsls	r2, r2, #5
 8000786:	1ad2      	subs	r2, r2, r3
 8000788:	0092      	lsls	r2, r2, #2
 800078a:	4413      	add	r3, r2
 800078c:	00db      	lsls	r3, r3, #3
 800078e:	b29b      	uxth	r3, r3
 8000790:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8000794:	80fb      	strh	r3, [r7, #6]
    // HAL_ADC_Start(&hadc1);
    // if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
    //     adc_value = HAL_ADC_GetValue(&hadc1);
        
        /* Route to appropriate channel based on sequencer */
        if (current_channel < NUM_420MA_CHANNELS) {
 8000796:	4b98      	ldr	r3, [pc, #608]	@ (80009f8 <AnalogInput_Update+0x284>)
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	2b19      	cmp	r3, #25
 800079c:	d86b      	bhi.n	8000876 <AnalogInput_Update+0x102>
            /* 4-20mA Channel */
            analogData.analog_420[current_channel].raw_adc = adc_value;
 800079e:	4b96      	ldr	r3, [pc, #600]	@ (80009f8 <AnalogInput_Update+0x284>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	4a96      	ldr	r2, [pc, #600]	@ (80009fc <AnalogInput_Update+0x288>)
 80007a4:	011b      	lsls	r3, r3, #4
 80007a6:	4413      	add	r3, r2
 80007a8:	88fa      	ldrh	r2, [r7, #6]
 80007aa:	801a      	strh	r2, [r3, #0]
            analogData.analog_420[current_channel].current_mA = 
 80007ac:	4b92      	ldr	r3, [pc, #584]	@ (80009f8 <AnalogInput_Update+0x284>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	461c      	mov	r4, r3
                Convert_ADC_To_420mA(adc_value);
 80007b2:	88fb      	ldrh	r3, [r7, #6]
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 f985 	bl	8000ac4 <Convert_ADC_To_420mA>
 80007ba:	eef0 7a40 	vmov.f32	s15, s0
            analogData.analog_420[current_channel].current_mA = 
 80007be:	4a8f      	ldr	r2, [pc, #572]	@ (80009fc <AnalogInput_Update+0x288>)
 80007c0:	0123      	lsls	r3, r4, #4
 80007c2:	4413      	add	r3, r2
 80007c4:	3304      	adds	r3, #4
 80007c6:	edc3 7a00 	vstr	s15, [r3]
            
            /* Apply calibration */
            analogData.analog_420[current_channel].current_mA = 
                (analogData.analog_420[current_channel].current_mA + 
 80007ca:	4b8b      	ldr	r3, [pc, #556]	@ (80009f8 <AnalogInput_Update+0x284>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	4a8b      	ldr	r2, [pc, #556]	@ (80009fc <AnalogInput_Update+0x288>)
 80007d0:	011b      	lsls	r3, r3, #4
 80007d2:	4413      	add	r3, r2
 80007d4:	3304      	adds	r3, #4
 80007d6:	ed93 7a00 	vldr	s14, [r3]
                 calibration_420_offset[current_channel]) * 
 80007da:	4b87      	ldr	r3, [pc, #540]	@ (80009f8 <AnalogInput_Update+0x284>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	4a88      	ldr	r2, [pc, #544]	@ (8000a00 <AnalogInput_Update+0x28c>)
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	4413      	add	r3, r2
 80007e4:	edd3 7a00 	vldr	s15, [r3]
                (analogData.analog_420[current_channel].current_mA + 
 80007e8:	ee37 7a27 	vadd.f32	s14, s14, s15
                calibration_420_gain[current_channel];
 80007ec:	4b82      	ldr	r3, [pc, #520]	@ (80009f8 <AnalogInput_Update+0x284>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	4a84      	ldr	r2, [pc, #528]	@ (8000a04 <AnalogInput_Update+0x290>)
 80007f2:	009b      	lsls	r3, r3, #2
 80007f4:	4413      	add	r3, r2
 80007f6:	edd3 7a00 	vldr	s15, [r3]
            analogData.analog_420[current_channel].current_mA = 
 80007fa:	4b7f      	ldr	r3, [pc, #508]	@ (80009f8 <AnalogInput_Update+0x284>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
                 calibration_420_offset[current_channel]) * 
 80007fe:	ee67 7a27 	vmul.f32	s15, s14, s15
            analogData.analog_420[current_channel].current_mA = 
 8000802:	4a7e      	ldr	r2, [pc, #504]	@ (80009fc <AnalogInput_Update+0x288>)
 8000804:	011b      	lsls	r3, r3, #4
 8000806:	4413      	add	r3, r2
 8000808:	3304      	adds	r3, #4
 800080a:	edc3 7a00 	vstr	s15, [r3]
            
            /* Scale to percentage */
            analogData.analog_420[current_channel].scaled_percent = 
                ((analogData.analog_420[current_channel].current_mA - CURRENT_MIN_MA) / 
 800080e:	4b7a      	ldr	r3, [pc, #488]	@ (80009f8 <AnalogInput_Update+0x284>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	4a7a      	ldr	r2, [pc, #488]	@ (80009fc <AnalogInput_Update+0x288>)
 8000814:	011b      	lsls	r3, r3, #4
 8000816:	4413      	add	r3, r2
 8000818:	3304      	adds	r3, #4
 800081a:	edd3 7a00 	vldr	s15, [r3]
 800081e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000822:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000826:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800082a:	eec7 7a26 	vdiv.f32	s15, s14, s13
            analogData.analog_420[current_channel].scaled_percent = 
 800082e:	4b72      	ldr	r3, [pc, #456]	@ (80009f8 <AnalogInput_Update+0x284>)
 8000830:	781b      	ldrb	r3, [r3, #0]
                 (CURRENT_MAX_MA - CURRENT_MIN_MA)) * 100.0f;
 8000832:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 8000a08 <AnalogInput_Update+0x294>
 8000836:	ee67 7a87 	vmul.f32	s15, s15, s14
            analogData.analog_420[current_channel].scaled_percent = 
 800083a:	4a70      	ldr	r2, [pc, #448]	@ (80009fc <AnalogInput_Update+0x288>)
 800083c:	011b      	lsls	r3, r3, #4
 800083e:	4413      	add	r3, r2
 8000840:	3308      	adds	r3, #8
 8000842:	edc3 7a00 	vstr	s15, [r3]
            
            /* Check status */
            analogData.analog_420[current_channel].status = 
                Check_420mA_Status(analogData.analog_420[current_channel].current_mA);
 8000846:	4b6c      	ldr	r3, [pc, #432]	@ (80009f8 <AnalogInput_Update+0x284>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	4a6c      	ldr	r2, [pc, #432]	@ (80009fc <AnalogInput_Update+0x288>)
 800084c:	011b      	lsls	r3, r3, #4
 800084e:	4413      	add	r3, r2
 8000850:	3304      	adds	r3, #4
 8000852:	edd3 7a00 	vldr	s15, [r3]
            analogData.analog_420[current_channel].status = 
 8000856:	4b68      	ldr	r3, [pc, #416]	@ (80009f8 <AnalogInput_Update+0x284>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	461c      	mov	r4, r3
                Check_420mA_Status(analogData.analog_420[current_channel].current_mA);
 800085c:	eeb0 0a67 	vmov.f32	s0, s15
 8000860:	f000 fa10 	bl	8000c84 <Check_420mA_Status>
 8000864:	4603      	mov	r3, r0
 8000866:	4619      	mov	r1, r3
            analogData.analog_420[current_channel].status = 
 8000868:	4a64      	ldr	r2, [pc, #400]	@ (80009fc <AnalogInput_Update+0x288>)
 800086a:	0123      	lsls	r3, r4, #4
 800086c:	4413      	add	r3, r2
 800086e:	330c      	adds	r3, #12
 8000870:	460a      	mov	r2, r1
 8000872:	701a      	strb	r2, [r3, #0]
 8000874:	e0a2      	b.n	80009bc <AnalogInput_Update+0x248>
        }
        else if (current_channel < (NUM_420MA_CHANNELS + NUM_VOLTAGE_CHANNELS)) {
 8000876:	4b60      	ldr	r3, [pc, #384]	@ (80009f8 <AnalogInput_Update+0x284>)
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b1f      	cmp	r3, #31
 800087c:	d868      	bhi.n	8000950 <AnalogInput_Update+0x1dc>
            /* 0-10V Channel */
            uint8_t v_ch = current_channel - NUM_420MA_CHANNELS;
 800087e:	4b5e      	ldr	r3, [pc, #376]	@ (80009f8 <AnalogInput_Update+0x284>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	3b1a      	subs	r3, #26
 8000884:	713b      	strb	r3, [r7, #4]
            analogData.analog_voltage[v_ch].raw_adc = adc_value;
 8000886:	793b      	ldrb	r3, [r7, #4]
 8000888:	4a5c      	ldr	r2, [pc, #368]	@ (80009fc <AnalogInput_Update+0x288>)
 800088a:	331a      	adds	r3, #26
 800088c:	011b      	lsls	r3, r3, #4
 800088e:	4413      	add	r3, r2
 8000890:	88fa      	ldrh	r2, [r7, #6]
 8000892:	801a      	strh	r2, [r3, #0]
            analogData.analog_voltage[v_ch].voltage_V = 
 8000894:	793c      	ldrb	r4, [r7, #4]
                Convert_ADC_To_Voltage(adc_value);
 8000896:	88fb      	ldrh	r3, [r7, #6]
 8000898:	4618      	mov	r0, r3
 800089a:	f000 f945 	bl	8000b28 <Convert_ADC_To_Voltage>
 800089e:	eef0 7a40 	vmov.f32	s15, s0
            analogData.analog_voltage[v_ch].voltage_V = 
 80008a2:	4a56      	ldr	r2, [pc, #344]	@ (80009fc <AnalogInput_Update+0x288>)
 80008a4:	f104 031a 	add.w	r3, r4, #26
 80008a8:	011b      	lsls	r3, r3, #4
 80008aa:	4413      	add	r3, r2
 80008ac:	3304      	adds	r3, #4
 80008ae:	edc3 7a00 	vstr	s15, [r3]
            
            /* Apply calibration */
            analogData.analog_voltage[v_ch].voltage_V = 
                (analogData.analog_voltage[v_ch].voltage_V + 
 80008b2:	793b      	ldrb	r3, [r7, #4]
 80008b4:	4a51      	ldr	r2, [pc, #324]	@ (80009fc <AnalogInput_Update+0x288>)
 80008b6:	331a      	adds	r3, #26
 80008b8:	011b      	lsls	r3, r3, #4
 80008ba:	4413      	add	r3, r2
 80008bc:	3304      	adds	r3, #4
 80008be:	ed93 7a00 	vldr	s14, [r3]
                 calibration_voltage_offset[v_ch]) * 
 80008c2:	793b      	ldrb	r3, [r7, #4]
 80008c4:	4a51      	ldr	r2, [pc, #324]	@ (8000a0c <AnalogInput_Update+0x298>)
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	4413      	add	r3, r2
 80008ca:	edd3 7a00 	vldr	s15, [r3]
                (analogData.analog_voltage[v_ch].voltage_V + 
 80008ce:	ee37 7a27 	vadd.f32	s14, s14, s15
                calibration_voltage_gain[v_ch];
 80008d2:	793b      	ldrb	r3, [r7, #4]
 80008d4:	4a4e      	ldr	r2, [pc, #312]	@ (8000a10 <AnalogInput_Update+0x29c>)
 80008d6:	009b      	lsls	r3, r3, #2
 80008d8:	4413      	add	r3, r2
 80008da:	edd3 7a00 	vldr	s15, [r3]
            analogData.analog_voltage[v_ch].voltage_V = 
 80008de:	793b      	ldrb	r3, [r7, #4]
                 calibration_voltage_offset[v_ch]) * 
 80008e0:	ee67 7a27 	vmul.f32	s15, s14, s15
            analogData.analog_voltage[v_ch].voltage_V = 
 80008e4:	4a45      	ldr	r2, [pc, #276]	@ (80009fc <AnalogInput_Update+0x288>)
 80008e6:	331a      	adds	r3, #26
 80008e8:	011b      	lsls	r3, r3, #4
 80008ea:	4413      	add	r3, r2
 80008ec:	3304      	adds	r3, #4
 80008ee:	edc3 7a00 	vstr	s15, [r3]
            
            /* Scale to percentage */
            analogData.analog_voltage[v_ch].scaled_percent = 
                (analogData.analog_voltage[v_ch].voltage_V / VOLTAGE_MAX_V) * 100.0f;
 80008f2:	793b      	ldrb	r3, [r7, #4]
 80008f4:	4a41      	ldr	r2, [pc, #260]	@ (80009fc <AnalogInput_Update+0x288>)
 80008f6:	331a      	adds	r3, #26
 80008f8:	011b      	lsls	r3, r3, #4
 80008fa:	4413      	add	r3, r2
 80008fc:	3304      	adds	r3, #4
 80008fe:	ed93 7a00 	vldr	s14, [r3]
 8000902:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000906:	eec7 7a26 	vdiv.f32	s15, s14, s13
            analogData.analog_voltage[v_ch].scaled_percent = 
 800090a:	793b      	ldrb	r3, [r7, #4]
                (analogData.analog_voltage[v_ch].voltage_V / VOLTAGE_MAX_V) * 100.0f;
 800090c:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8000a08 <AnalogInput_Update+0x294>
 8000910:	ee67 7a87 	vmul.f32	s15, s15, s14
            analogData.analog_voltage[v_ch].scaled_percent = 
 8000914:	4a39      	ldr	r2, [pc, #228]	@ (80009fc <AnalogInput_Update+0x288>)
 8000916:	011b      	lsls	r3, r3, #4
 8000918:	4413      	add	r3, r2
 800091a:	f503 73d4 	add.w	r3, r3, #424	@ 0x1a8
 800091e:	edc3 7a00 	vstr	s15, [r3]
            
            /* Check status */
            analogData.analog_voltage[v_ch].status = 
                Check_Voltage_Status(analogData.analog_voltage[v_ch].voltage_V);
 8000922:	793b      	ldrb	r3, [r7, #4]
 8000924:	4a35      	ldr	r2, [pc, #212]	@ (80009fc <AnalogInput_Update+0x288>)
 8000926:	331a      	adds	r3, #26
 8000928:	011b      	lsls	r3, r3, #4
 800092a:	4413      	add	r3, r2
 800092c:	3304      	adds	r3, #4
 800092e:	edd3 7a00 	vldr	s15, [r3]
            analogData.analog_voltage[v_ch].status = 
 8000932:	793c      	ldrb	r4, [r7, #4]
                Check_Voltage_Status(analogData.analog_voltage[v_ch].voltage_V);
 8000934:	eeb0 0a67 	vmov.f32	s0, s15
 8000938:	f000 f9c8 	bl	8000ccc <Check_Voltage_Status>
 800093c:	4603      	mov	r3, r0
 800093e:	4619      	mov	r1, r3
            analogData.analog_voltage[v_ch].status = 
 8000940:	4a2e      	ldr	r2, [pc, #184]	@ (80009fc <AnalogInput_Update+0x288>)
 8000942:	0123      	lsls	r3, r4, #4
 8000944:	4413      	add	r3, r2
 8000946:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 800094a:	460a      	mov	r2, r1
 800094c:	701a      	strb	r2, [r3, #0]
 800094e:	e035      	b.n	80009bc <AnalogInput_Update+0x248>
        }
        else {
            /* NTC Channel */
            uint8_t ntc_ch = current_channel - NUM_420MA_CHANNELS - NUM_VOLTAGE_CHANNELS;
 8000950:	4b29      	ldr	r3, [pc, #164]	@ (80009f8 <AnalogInput_Update+0x284>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	3b20      	subs	r3, #32
 8000956:	717b      	strb	r3, [r7, #5]
            analogData.ntc[ntc_ch].raw_adc = adc_value;
 8000958:	797b      	ldrb	r3, [r7, #5]
 800095a:	4a28      	ldr	r2, [pc, #160]	@ (80009fc <AnalogInput_Update+0x288>)
 800095c:	3320      	adds	r3, #32
 800095e:	011b      	lsls	r3, r3, #4
 8000960:	4413      	add	r3, r2
 8000962:	88fa      	ldrh	r2, [r7, #6]
 8000964:	801a      	strh	r2, [r3, #0]
            analogData.ntc[ntc_ch].resistance_ohm = 
 8000966:	797c      	ldrb	r4, [r7, #5]
                Calculate_NTC_Resistance(adc_value);
 8000968:	88fb      	ldrh	r3, [r7, #6]
 800096a:	4618      	mov	r0, r3
 800096c:	f000 f908 	bl	8000b80 <Calculate_NTC_Resistance>
 8000970:	eef0 7a40 	vmov.f32	s15, s0
            analogData.ntc[ntc_ch].resistance_ohm = 
 8000974:	4a21      	ldr	r2, [pc, #132]	@ (80009fc <AnalogInput_Update+0x288>)
 8000976:	f104 0320 	add.w	r3, r4, #32
 800097a:	011b      	lsls	r3, r3, #4
 800097c:	4413      	add	r3, r2
 800097e:	3304      	adds	r3, #4
 8000980:	edc3 7a00 	vstr	s15, [r3]
            analogData.ntc[ntc_ch].temperature_C = 
 8000984:	797c      	ldrb	r4, [r7, #5]
                Convert_ADC_To_NTC_Temperature(adc_value);
 8000986:	88fb      	ldrh	r3, [r7, #6]
 8000988:	4618      	mov	r0, r3
 800098a:	f000 f92d 	bl	8000be8 <Convert_ADC_To_NTC_Temperature>
 800098e:	eef0 7a40 	vmov.f32	s15, s0
            analogData.ntc[ntc_ch].temperature_C = 
 8000992:	4a1a      	ldr	r2, [pc, #104]	@ (80009fc <AnalogInput_Update+0x288>)
 8000994:	0123      	lsls	r3, r4, #4
 8000996:	4413      	add	r3, r2
 8000998:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 800099c:	edc3 7a00 	vstr	s15, [r3]
            
            /* Check status */
            analogData.ntc[ntc_ch].status = Check_NTC_Status(adc_value);
 80009a0:	797c      	ldrb	r4, [r7, #5]
 80009a2:	88fb      	ldrh	r3, [r7, #6]
 80009a4:	4618      	mov	r0, r3
 80009a6:	f000 f9b1 	bl	8000d0c <Check_NTC_Status>
 80009aa:	4603      	mov	r3, r0
 80009ac:	4619      	mov	r1, r3
 80009ae:	4a13      	ldr	r2, [pc, #76]	@ (80009fc <AnalogInput_Update+0x288>)
 80009b0:	0123      	lsls	r3, r4, #4
 80009b2:	4413      	add	r3, r2
 80009b4:	f503 7303 	add.w	r3, r3, #524	@ 0x20c
 80009b8:	460a      	mov	r2, r1
 80009ba:	701a      	strb	r2, [r3, #0]
    
    /* STUB: Comment out until ADC configured */
    // HAL_ADC_Stop(&hadc1);
    
    /* Move to next channel */
    current_channel++;
 80009bc:	4b0e      	ldr	r3, [pc, #56]	@ (80009f8 <AnalogInput_Update+0x284>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	3301      	adds	r3, #1
 80009c2:	b2da      	uxtb	r2, r3
 80009c4:	4b0c      	ldr	r3, [pc, #48]	@ (80009f8 <AnalogInput_Update+0x284>)
 80009c6:	701a      	strb	r2, [r3, #0]
    if (current_channel >= TOTAL_ANALOG_CHANNELS) {
 80009c8:	4b0b      	ldr	r3, [pc, #44]	@ (80009f8 <AnalogInput_Update+0x284>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b23      	cmp	r3, #35	@ 0x23
 80009ce:	d90f      	bls.n	80009f0 <AnalogInput_Update+0x27c>
        current_channel = 0;
 80009d0:	4b09      	ldr	r3, [pc, #36]	@ (80009f8 <AnalogInput_Update+0x284>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	701a      	strb	r2, [r3, #0]
        analogData.last_update_time = HAL_GetTick();
 80009d6:	f002 f8e1 	bl	8002b9c <HAL_GetTick>
 80009da:	4603      	mov	r3, r0
 80009dc:	4a07      	ldr	r2, [pc, #28]	@ (80009fc <AnalogInput_Update+0x288>)
 80009de:	f8c2 3240 	str.w	r3, [r2, #576]	@ 0x240
        analogData.update_count++;
 80009e2:	4b06      	ldr	r3, [pc, #24]	@ (80009fc <AnalogInput_Update+0x288>)
 80009e4:	f8d3 3244 	ldr.w	r3, [r3, #580]	@ 0x244
 80009e8:	3301      	adds	r3, #1
 80009ea:	4a04      	ldr	r2, [pc, #16]	@ (80009fc <AnalogInput_Update+0x288>)
 80009ec:	f8c2 3244 	str.w	r3, [r2, #580]	@ 0x244
    }
}
 80009f0:	bf00      	nop
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd90      	pop	{r4, r7, pc}
 80009f8:	240003e0 	.word	0x240003e0
 80009fc:	24000118 	.word	0x24000118
 8000a00:	24000360 	.word	0x24000360
 8000a04:	24000000 	.word	0x24000000
 8000a08:	42c80000 	.word	0x42c80000
 8000a0c:	240003c8 	.word	0x240003c8
 8000a10:	24000068 	.word	0x24000068

08000a14 <AnalogInput_Get420mA_Current>:
 * @brief  Get 4-20mA current value
 * @param  channel: Channel number (0-25)
 * @retval Current in mA
 */
float AnalogInput_Get420mA_Current(uint8_t channel)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	71fb      	strb	r3, [r7, #7]
    if (channel < NUM_420MA_CHANNELS) {
 8000a1e:	79fb      	ldrb	r3, [r7, #7]
 8000a20:	2b19      	cmp	r3, #25
 8000a22:	d806      	bhi.n	8000a32 <AnalogInput_Get420mA_Current+0x1e>
        return analogData.analog_420[channel].current_mA;
 8000a24:	79fb      	ldrb	r3, [r7, #7]
 8000a26:	4a08      	ldr	r2, [pc, #32]	@ (8000a48 <AnalogInput_Get420mA_Current+0x34>)
 8000a28:	011b      	lsls	r3, r3, #4
 8000a2a:	4413      	add	r3, r2
 8000a2c:	3304      	adds	r3, #4
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	e001      	b.n	8000a36 <AnalogInput_Get420mA_Current+0x22>
    }
    return 0.0f;
 8000a32:	f04f 0300 	mov.w	r3, #0
}
 8000a36:	ee07 3a90 	vmov	s15, r3
 8000a3a:	eeb0 0a67 	vmov.f32	s0, s15
 8000a3e:	370c      	adds	r7, #12
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr
 8000a48:	24000118 	.word	0x24000118

08000a4c <AnalogInput_GetVoltage_V>:
 * @brief  Get voltage value
 * @param  channel: Channel number (0-5)
 * @retval Voltage in V
 */
float AnalogInput_GetVoltage_V(uint8_t channel)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	4603      	mov	r3, r0
 8000a54:	71fb      	strb	r3, [r7, #7]
    if (channel < NUM_VOLTAGE_CHANNELS) {
 8000a56:	79fb      	ldrb	r3, [r7, #7]
 8000a58:	2b05      	cmp	r3, #5
 8000a5a:	d807      	bhi.n	8000a6c <AnalogInput_GetVoltage_V+0x20>
        return analogData.analog_voltage[channel].voltage_V;
 8000a5c:	79fb      	ldrb	r3, [r7, #7]
 8000a5e:	4a09      	ldr	r2, [pc, #36]	@ (8000a84 <AnalogInput_GetVoltage_V+0x38>)
 8000a60:	331a      	adds	r3, #26
 8000a62:	011b      	lsls	r3, r3, #4
 8000a64:	4413      	add	r3, r2
 8000a66:	3304      	adds	r3, #4
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	e001      	b.n	8000a70 <AnalogInput_GetVoltage_V+0x24>
    }
    return 0.0f;
 8000a6c:	f04f 0300 	mov.w	r3, #0
}
 8000a70:	ee07 3a90 	vmov	s15, r3
 8000a74:	eeb0 0a67 	vmov.f32	s0, s15
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	24000118 	.word	0x24000118

08000a88 <AnalogInput_GetNTC_Temperature>:
 * @brief  Get NTC temperature
 * @param  channel: Channel number (0-3)
 * @retval Temperature in °C
 */
float AnalogInput_GetNTC_Temperature(uint8_t channel)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	71fb      	strb	r3, [r7, #7]
    if (channel < NUM_NTC_CHANNELS) {
 8000a92:	79fb      	ldrb	r3, [r7, #7]
 8000a94:	2b03      	cmp	r3, #3
 8000a96:	d807      	bhi.n	8000aa8 <AnalogInput_GetNTC_Temperature+0x20>
        return analogData.ntc[channel].temperature_C;
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	4a09      	ldr	r2, [pc, #36]	@ (8000ac0 <AnalogInput_GetNTC_Temperature+0x38>)
 8000a9c:	011b      	lsls	r3, r3, #4
 8000a9e:	4413      	add	r3, r2
 8000aa0:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	e001      	b.n	8000aac <AnalogInput_GetNTC_Temperature+0x24>
    }
    return 0.0f;
 8000aa8:	f04f 0300 	mov.w	r3, #0
}
 8000aac:	ee07 3a90 	vmov	s15, r3
 8000ab0:	eeb0 0a67 	vmov.f32	s0, s15
 8000ab4:	370c      	adds	r7, #12
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	24000118 	.word	0x24000118

08000ac4 <Convert_ADC_To_420mA>:
 * @brief  Convert ADC value to 4-20mA current
 * @param  adc_value: Raw ADC value
 * @retval Current in mA
 */
static float Convert_ADC_To_420mA(uint16_t adc_value)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	4603      	mov	r3, r0
 8000acc:	80fb      	strh	r3, [r7, #6]
    /* Voltage at ADC input */
    float voltage = ((float)adc_value / ADC_RESOLUTION) * ADC_VREF;
 8000ace:	88fb      	ldrh	r3, [r7, #6]
 8000ad0:	ee07 3a90 	vmov	s15, r3
 8000ad4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ad8:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8000b18 <Convert_ADC_To_420mA+0x54>
 8000adc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ae0:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000b1c <Convert_ADC_To_420mA+0x58>
 8000ae4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ae8:	edc7 7a03 	vstr	s15, [r7, #12]
    
    /* Current through sense resistor */
    float current_mA = (voltage / CURRENT_SENSE_RESISTOR) * 1000.0f;
 8000aec:	ed97 7a03 	vldr	s14, [r7, #12]
 8000af0:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8000b20 <Convert_ADC_To_420mA+0x5c>
 8000af4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000af8:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000b24 <Convert_ADC_To_420mA+0x60>
 8000afc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b00:	edc7 7a02 	vstr	s15, [r7, #8]
    
    return current_mA;
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	ee07 3a90 	vmov	s15, r3
}
 8000b0a:	eeb0 0a67 	vmov.f32	s0, s15
 8000b0e:	3714      	adds	r7, #20
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr
 8000b18:	477fff00 	.word	0x477fff00
 8000b1c:	40533333 	.word	0x40533333
 8000b20:	437a0000 	.word	0x437a0000
 8000b24:	447a0000 	.word	0x447a0000

08000b28 <Convert_ADC_To_Voltage>:
 * @brief  Convert ADC value to voltage
 * @param  adc_value: Raw ADC value
 * @retval Voltage in V
 */
static float Convert_ADC_To_Voltage(uint16_t adc_value)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b085      	sub	sp, #20
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	80fb      	strh	r3, [r7, #6]
    /* Voltage at ADC input */
    float voltage = ((float)adc_value / ADC_RESOLUTION) * ADC_VREF;
 8000b32:	88fb      	ldrh	r3, [r7, #6]
 8000b34:	ee07 3a90 	vmov	s15, r3
 8000b38:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b3c:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8000b74 <Convert_ADC_To_Voltage+0x4c>
 8000b40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b44:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000b78 <Convert_ADC_To_Voltage+0x50>
 8000b48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b4c:	edc7 7a03 	vstr	s15, [r7, #12]
    
    /* Compensate for voltage divider */
    voltage *= VOLTAGE_DIVIDER_RATIO;
 8000b50:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b54:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000b7c <Convert_ADC_To_Voltage+0x54>
 8000b58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b5c:	edc7 7a03 	vstr	s15, [r7, #12]
    
    return voltage;
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	ee07 3a90 	vmov	s15, r3
}
 8000b66:	eeb0 0a67 	vmov.f32	s0, s15
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr
 8000b74:	477fff00 	.word	0x477fff00
 8000b78:	40533333 	.word	0x40533333
 8000b7c:	4041eb85 	.word	0x4041eb85

08000b80 <Calculate_NTC_Resistance>:
 * @brief  Calculate NTC resistance from ADC value
 * @param  adc_value: Raw ADC value
 * @retval Resistance in Ohms
 */
static float Calculate_NTC_Resistance(uint16_t adc_value)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	80fb      	strh	r3, [r7, #6]
    /* Voltage at ADC input */
    float voltage = ((float)adc_value / ADC_RESOLUTION) * ADC_VREF;
 8000b8a:	88fb      	ldrh	r3, [r7, #6]
 8000b8c:	ee07 3a90 	vmov	s15, r3
 8000b90:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b94:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8000bdc <Calculate_NTC_Resistance+0x5c>
 8000b98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b9c:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000be0 <Calculate_NTC_Resistance+0x60>
 8000ba0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ba4:	edc7 7a03 	vstr	s15, [r7, #12]
    
    /* Calculate NTC resistance using voltage divider formula */
    float resistance = NTC_SERIES_RESISTOR * (ADC_VREF / voltage - 1.0f);
 8000ba8:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8000be0 <Calculate_NTC_Resistance+0x60>
 8000bac:	ed97 7a03 	vldr	s14, [r7, #12]
 8000bb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000bb4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000bb8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000bbc:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000be4 <Calculate_NTC_Resistance+0x64>
 8000bc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000bc4:	edc7 7a02 	vstr	s15, [r7, #8]
    
    return resistance;
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	ee07 3a90 	vmov	s15, r3
}
 8000bce:	eeb0 0a67 	vmov.f32	s0, s15
 8000bd2:	3714      	adds	r7, #20
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr
 8000bdc:	477fff00 	.word	0x477fff00
 8000be0:	40533333 	.word	0x40533333
 8000be4:	461c4000 	.word	0x461c4000

08000be8 <Convert_ADC_To_NTC_Temperature>:
 * @brief  Convert ADC value to NTC temperature using Beta equation
 * @param  adc_value: Raw ADC value
 * @retval Temperature in °C
 */
static float Convert_ADC_To_NTC_Temperature(uint16_t adc_value)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	80fb      	strh	r3, [r7, #6]
    float resistance = Calculate_NTC_Resistance(adc_value);
 8000bf2:	88fb      	ldrh	r3, [r7, #6]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff ffc3 	bl	8000b80 <Calculate_NTC_Resistance>
 8000bfa:	ed87 0a05 	vstr	s0, [r7, #20]
    
    /* Avoid division by zero */
    if (resistance <= 0.0f) {
 8000bfe:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c0a:	d801      	bhi.n	8000c10 <Convert_ADC_To_NTC_Temperature+0x28>
        return -273.15f;
 8000c0c:	4b18      	ldr	r3, [pc, #96]	@ (8000c70 <Convert_ADC_To_NTC_Temperature+0x88>)
 8000c0e:	e028      	b.n	8000c62 <Convert_ADC_To_NTC_Temperature+0x7a>
    }
    
    /* Beta parameter equation for NTC */
    float steinhart = 1.0f / (NTC_NOMINAL_TEMP + 273.15f);
 8000c10:	4b18      	ldr	r3, [pc, #96]	@ (8000c74 <Convert_ADC_To_NTC_Temperature+0x8c>)
 8000c12:	613b      	str	r3, [r7, #16]
    steinhart += (1.0f / NTC_BETA_COEFFICIENT) * logf(resistance / NTC_NOMINAL_RESISTANCE);
 8000c14:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c18:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8000c78 <Convert_ADC_To_NTC_Temperature+0x90>
 8000c1c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000c20:	eeb0 0a47 	vmov.f32	s0, s14
 8000c24:	f009 fcf0 	bl	800a608 <logf>
 8000c28:	eef0 7a40 	vmov.f32	s15, s0
 8000c2c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000c7c <Convert_ADC_To_NTC_Temperature+0x94>
 8000c30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c34:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c3c:	edc7 7a04 	vstr	s15, [r7, #16]
    float temperature_K = 1.0f / steinhart;
 8000c40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000c44:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c4c:	edc7 7a03 	vstr	s15, [r7, #12]
    float temperature_C = temperature_K - 273.15f;
 8000c50:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c54:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000c80 <Convert_ADC_To_NTC_Temperature+0x98>
 8000c58:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c5c:	edc7 7a02 	vstr	s15, [r7, #8]
    
    return temperature_C;
 8000c60:	68bb      	ldr	r3, [r7, #8]
}
 8000c62:	ee07 3a90 	vmov	s15, r3
 8000c66:	eeb0 0a67 	vmov.f32	s0, s15
 8000c6a:	3718      	adds	r7, #24
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	c3889333 	.word	0xc3889333
 8000c74:	3b5bcf0f 	.word	0x3b5bcf0f
 8000c78:	461c4000 	.word	0x461c4000
 8000c7c:	3984bb2c 	.word	0x3984bb2c
 8000c80:	43889333 	.word	0x43889333

08000c84 <Check_420mA_Status>:
 * @brief  Check 4-20mA status
 * @param  current_mA: Current value
 * @retval Status code
 */
static AnalogStatus_t Check_420mA_Status(float current_mA)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (current_mA < CURRENT_UNDERRANGE_MA) {
 8000c8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c92:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8000cc8 <Check_420mA_Status+0x44>
 8000c96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c9e:	d501      	bpl.n	8000ca4 <Check_420mA_Status+0x20>
        return ANALOG_STATUS_UNDERRANGE;  // Wire break
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	e00b      	b.n	8000cbc <Check_420mA_Status+0x38>
    }
    else if (current_mA > CURRENT_OVERRANGE_MA) {
 8000ca4:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ca8:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 8000cac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cb4:	dd01      	ble.n	8000cba <Check_420mA_Status+0x36>
        return ANALOG_STATUS_OVERRANGE;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	e000      	b.n	8000cbc <Check_420mA_Status+0x38>
    }
    return ANALOG_STATUS_OK;
 8000cba:	2300      	movs	r3, #0
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr
 8000cc8:	40733333 	.word	0x40733333

08000ccc <Check_Voltage_Status>:
 * @brief  Check voltage status
 * @param  voltage_V: Voltage value
 * @retval Status code
 */
static AnalogStatus_t Check_Voltage_Status(float voltage_V)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	ed87 0a01 	vstr	s0, [r7, #4]
    if (voltage_V < VOLTAGE_MIN_V) {
 8000cd6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cda:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ce2:	d501      	bpl.n	8000ce8 <Check_Voltage_Status+0x1c>
        return ANALOG_STATUS_UNDERRANGE;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	e00b      	b.n	8000d00 <Check_Voltage_Status+0x34>
    }
    else if (voltage_V > (VOLTAGE_MAX_V + 1.0f)) {
 8000ce8:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cec:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 8000cf0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cf8:	dd01      	ble.n	8000cfe <Check_Voltage_Status+0x32>
        return ANALOG_STATUS_OVERRANGE;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	e000      	b.n	8000d00 <Check_Voltage_Status+0x34>
    }
    return ANALOG_STATUS_OK;
 8000cfe:	2300      	movs	r3, #0
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <Check_NTC_Status>:
 * @brief  Check NTC status
 * @param  adc_value: Raw ADC value
 * @retval Status code
 */
static AnalogStatus_t Check_NTC_Status(uint16_t adc_value)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	4603      	mov	r3, r0
 8000d14:	80fb      	strh	r3, [r7, #6]
    /* Check for open circuit (very high resistance) */
    if (adc_value > 64000) {
 8000d16:	88fb      	ldrh	r3, [r7, #6]
 8000d18:	f5b3 4f7a 	cmp.w	r3, #64000	@ 0xfa00
 8000d1c:	d901      	bls.n	8000d22 <Check_NTC_Status+0x16>
        return ANALOG_STATUS_OPEN_CIRCUIT;
 8000d1e:	2303      	movs	r3, #3
 8000d20:	e006      	b.n	8000d30 <Check_NTC_Status+0x24>
    }
    /* Check for short circuit (very low resistance) */
    else if (adc_value < 500) {
 8000d22:	88fb      	ldrh	r3, [r7, #6]
 8000d24:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000d28:	d201      	bcs.n	8000d2e <Check_NTC_Status+0x22>
        return ANALOG_STATUS_SHORT_CIRCUIT;
 8000d2a:	2304      	movs	r3, #4
 8000d2c:	e000      	b.n	8000d30 <Check_NTC_Status+0x24>
    }
    return ANALOG_STATUS_OK;
 8000d2e:	2300      	movs	r3, #0
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	370c      	adds	r7, #12
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr

08000d3c <Debug_Init>:
/**
 * @brief  Initialize debug UART interface
 * @retval None
 */
void Debug_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
    currentDebugLevel = DEBUG_DEFAULT_LEVEL;
 8000d40:	4b04      	ldr	r3, [pc, #16]	@ (8000d54 <Debug_Init+0x18>)
 8000d42:	2202      	movs	r2, #2
 8000d44:	701a      	strb	r2, [r3, #0]
    DEBUG_INFO("Debug UART initialized");
 8000d46:	4904      	ldr	r1, [pc, #16]	@ (8000d58 <Debug_Init+0x1c>)
 8000d48:	2002      	movs	r0, #2
 8000d4a:	f000 f807 	bl	8000d5c <Debug_Print>
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	24000080 	.word	0x24000080
 8000d58:	0800a86c 	.word	0x0800a86c

08000d5c <Debug_Print>:
 * @param  level: Debug level
 * @param  format: Printf-style format string
 * @retval None
 */
void Debug_Print(DebugLevel_t level, const char* format, ...)
{
 8000d5c:	b40e      	push	{r1, r2, r3}
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b085      	sub	sp, #20
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	4603      	mov	r3, r0
 8000d66:	71fb      	strb	r3, [r7, #7]
    if (level > currentDebugLevel) {
 8000d68:	4b2d      	ldr	r3, [pc, #180]	@ (8000e20 <Debug_Print+0xc4>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	79fa      	ldrb	r2, [r7, #7]
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d84f      	bhi.n	8000e12 <Debug_Print+0xb6>
        return;
    }

    va_list args;
    va_start(args, format);
 8000d72:	f107 0320 	add.w	r3, r7, #32
 8000d76:	60bb      	str	r3, [r7, #8]

    /* Get system tick for timestamp */
    systemTicks = HAL_GetTick();
 8000d78:	f001 ff10 	bl	8002b9c <HAL_GetTick>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	4a29      	ldr	r2, [pc, #164]	@ (8000e24 <Debug_Print+0xc8>)
 8000d80:	6013      	str	r3, [r2, #0]

    /* Format message */
    int offset = 0;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60fb      	str	r3, [r7, #12]
    
#if DEBUG_TIMESTAMP_ENABLED
    offset = snprintf(debugBuffer, DEBUG_BUFFER_SIZE, "[%8lu] ", systemTicks);
 8000d86:	4b27      	ldr	r3, [pc, #156]	@ (8000e24 <Debug_Print+0xc8>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a27      	ldr	r2, [pc, #156]	@ (8000e28 <Debug_Print+0xcc>)
 8000d8c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d90:	4826      	ldr	r0, [pc, #152]	@ (8000e2c <Debug_Print+0xd0>)
 8000d92:	f008 ff49 	bl	8009c28 <sniprintf>
 8000d96:	60f8      	str	r0, [r7, #12]
#endif

    /* Add level */
    offset += snprintf(debugBuffer + offset, DEBUG_BUFFER_SIZE - offset, 
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	4a24      	ldr	r2, [pc, #144]	@ (8000e2c <Debug_Print+0xd0>)
 8000d9c:	1898      	adds	r0, r3, r2
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000da4:	4619      	mov	r1, r3
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	4a21      	ldr	r2, [pc, #132]	@ (8000e30 <Debug_Print+0xd4>)
 8000daa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dae:	4a21      	ldr	r2, [pc, #132]	@ (8000e34 <Debug_Print+0xd8>)
 8000db0:	f008 ff3a 	bl	8009c28 <sniprintf>
 8000db4:	4602      	mov	r2, r0
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	4413      	add	r3, r2
 8000dba:	60fb      	str	r3, [r7, #12]
                       "[%s] ", levelNames[level]);

    /* Add user message */
    offset += vsnprintf(debugBuffer + offset, DEBUG_BUFFER_SIZE - offset, 
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	4a1b      	ldr	r2, [pc, #108]	@ (8000e2c <Debug_Print+0xd0>)
 8000dc0:	1898      	adds	r0, r3, r2
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000dc8:	4619      	mov	r1, r3
 8000dca:	68bb      	ldr	r3, [r7, #8]
 8000dcc:	69fa      	ldr	r2, [r7, #28]
 8000dce:	f008 ff8f 	bl	8009cf0 <vsniprintf>
 8000dd2:	4602      	mov	r2, r0
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	60fb      	str	r3, [r7, #12]
                        format, args);

    /* Add newline */
    if (offset < DEBUG_BUFFER_SIZE - 2) {
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	2bfd      	cmp	r3, #253	@ 0xfd
 8000dde:	dc10      	bgt.n	8000e02 <Debug_Print+0xa6>
        debugBuffer[offset++] = '\r';
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	1c5a      	adds	r2, r3, #1
 8000de4:	60fa      	str	r2, [r7, #12]
 8000de6:	4a11      	ldr	r2, [pc, #68]	@ (8000e2c <Debug_Print+0xd0>)
 8000de8:	210d      	movs	r1, #13
 8000dea:	54d1      	strb	r1, [r2, r3]
        debugBuffer[offset++] = '\n';
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	1c5a      	adds	r2, r3, #1
 8000df0:	60fa      	str	r2, [r7, #12]
 8000df2:	4a0e      	ldr	r2, [pc, #56]	@ (8000e2c <Debug_Print+0xd0>)
 8000df4:	210a      	movs	r1, #10
 8000df6:	54d1      	strb	r1, [r2, r3]
        debugBuffer[offset] = '\0';
 8000df8:	4a0c      	ldr	r2, [pc, #48]	@ (8000e2c <Debug_Print+0xd0>)
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	2200      	movs	r2, #0
 8000e00:	701a      	strb	r2, [r3, #0]
    }

    va_end(args);

    /* Transmit via UART */
    HAL_UART_Transmit(&huart1, (uint8_t*)debugBuffer, offset, 100);
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	b29a      	uxth	r2, r3
 8000e06:	2364      	movs	r3, #100	@ 0x64
 8000e08:	4908      	ldr	r1, [pc, #32]	@ (8000e2c <Debug_Print+0xd0>)
 8000e0a:	480b      	ldr	r0, [pc, #44]	@ (8000e38 <Debug_Print+0xdc>)
 8000e0c:	f006 fb11 	bl	8007432 <HAL_UART_Transmit>
 8000e10:	e000      	b.n	8000e14 <Debug_Print+0xb8>
        return;
 8000e12:	bf00      	nop
}
 8000e14:	3714      	adds	r7, #20
 8000e16:	46bd      	mov	sp, r7
 8000e18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e1c:	b003      	add	sp, #12
 8000e1e:	4770      	bx	lr
 8000e20:	24000080 	.word	0x24000080
 8000e24:	240004e4 	.word	0x240004e4
 8000e28:	0800a884 	.word	0x0800a884
 8000e2c:	240003e4 	.word	0x240003e4
 8000e30:	24000084 	.word	0x24000084
 8000e34:	0800a88c 	.word	0x0800a88c
 8000e38:	24000698 	.word	0x24000698

08000e3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e3c:	b590      	push	{r4, r7, lr}
 8000e3e:	b087      	sub	sp, #28
 8000e40:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000e42:	f000 fccb 	bl	80017dc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e46:	f001 fe23 	bl	8002a90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e4a:	f000 f8b3 	bl	8000fb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e4e:	f000 fad5 	bl	80013fc <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000e52:	f000 f92b 	bl	80010ac <MX_FDCAN1_Init>
  MX_SPI4_Init();
 8000e56:	f000 f9e3 	bl	8001220 <MX_SPI4_Init>
  MX_USART1_UART_Init();
 8000e5a:	f000 fa37 	bl	80012cc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000e5e:	f000 fa81 	bl	8001364 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000e62:	f000 f987 	bl	8001174 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  
  /* Initialize hierarchical layers */
  Debug_Init();
 8000e66:	f7ff ff69 	bl	8000d3c <Debug_Init>
  
  /* Print startup banner */
  Version_GetString(versionString, VERSION_STRING_SIZE);
 8000e6a:	2140      	movs	r1, #64	@ 0x40
 8000e6c:	4843      	ldr	r0, [pc, #268]	@ (8000f7c <main+0x140>)
 8000e6e:	f001 fdbb 	bl	80029e8 <Version_GetString>
  DEBUG_INFO("===========================================");
 8000e72:	4943      	ldr	r1, [pc, #268]	@ (8000f80 <main+0x144>)
 8000e74:	2002      	movs	r0, #2
 8000e76:	f7ff ff71 	bl	8000d5c <Debug_Print>
  DEBUG_INFO("  %s", versionString);
 8000e7a:	4a40      	ldr	r2, [pc, #256]	@ (8000f7c <main+0x140>)
 8000e7c:	4941      	ldr	r1, [pc, #260]	@ (8000f84 <main+0x148>)
 8000e7e:	2002      	movs	r0, #2
 8000e80:	f7ff ff6c 	bl	8000d5c <Debug_Print>
  DEBUG_INFO("===========================================");
 8000e84:	493e      	ldr	r1, [pc, #248]	@ (8000f80 <main+0x144>)
 8000e86:	2002      	movs	r0, #2
 8000e88:	f7ff ff68 	bl	8000d5c <Debug_Print>
  
  /* Initialize analog input handler */
  AnalogInput_Init();
 8000e8c:	f7ff fc0e 	bl	80006ac <AnalogInput_Init>
  
  /* Initialize RS485 protocol layer */
  RS485_Init(RS485_ADDR_CONTROLLER_420);
 8000e90:	2001      	movs	r0, #1
 8000e92:	f000 fcd5 	bl	8001840 <RS485_Init>
  
  /* Register analog command handlers */
  RS485_RegisterCommandHandler(CMD_READ_ANALOG_420, HandleRead420mA);
 8000e96:	493c      	ldr	r1, [pc, #240]	@ (8000f88 <main+0x14c>)
 8000e98:	2040      	movs	r0, #64	@ 0x40
 8000e9a:	f000 ffaf 	bl	8001dfc <RS485_RegisterCommandHandler>
  RS485_RegisterCommandHandler(CMD_READ_ANALOG_VOLTAGE, HandleReadVoltage);
 8000e9e:	493b      	ldr	r1, [pc, #236]	@ (8000f8c <main+0x150>)
 8000ea0:	2042      	movs	r0, #66	@ 0x42
 8000ea2:	f000 ffab 	bl	8001dfc <RS485_RegisterCommandHandler>
  RS485_RegisterCommandHandler(CMD_READ_NTC, HandleReadNTC);
 8000ea6:	493a      	ldr	r1, [pc, #232]	@ (8000f90 <main+0x154>)
 8000ea8:	2044      	movs	r0, #68	@ 0x44
 8000eaa:	f000 ffa7 	bl	8001dfc <RS485_RegisterCommandHandler>
  RS485_RegisterCommandHandler(CMD_READ_ALL_ANALOG, HandleReadAllAnalog);
 8000eae:	4939      	ldr	r1, [pc, #228]	@ (8000f94 <main+0x158>)
 8000eb0:	2046      	movs	r0, #70	@ 0x46
 8000eb2:	f000 ffa3 	bl	8001dfc <RS485_RegisterCommandHandler>
  
  DEBUG_INFO("System initialization complete");
 8000eb6:	4938      	ldr	r1, [pc, #224]	@ (8000f98 <main+0x15c>)
 8000eb8:	2002      	movs	r0, #2
 8000eba:	f7ff ff4f 	bl	8000d5c <Debug_Print>
  DEBUG_INFO("Entering main loop...");
 8000ebe:	4937      	ldr	r1, [pc, #220]	@ (8000f9c <main+0x160>)
 8000ec0:	2002      	movs	r0, #2
 8000ec2:	f7ff ff4b 	bl	8000d5c <Debug_Print>
  
  heartbeatTimer = HAL_GetTick();
 8000ec6:	f001 fe69 	bl	8002b9c <HAL_GetTick>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	4a34      	ldr	r2, [pc, #208]	@ (8000fa0 <main+0x164>)
 8000ece:	6013      	str	r3, [r2, #0]
  statusLedTimer = HAL_GetTick();
 8000ed0:	f001 fe64 	bl	8002b9c <HAL_GetTick>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	4a33      	ldr	r2, [pc, #204]	@ (8000fa4 <main+0x168>)
 8000ed8:	6013      	str	r3, [r2, #0]
  analogUpdateTimer = HAL_GetTick();
 8000eda:	f001 fe5f 	bl	8002b9c <HAL_GetTick>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	4a31      	ldr	r2, [pc, #196]	@ (8000fa8 <main+0x16c>)
 8000ee2:	6013      	str	r3, [r2, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    
    /* Process RS485 communication */
    RS485_Process();
 8000ee4:	f000 fd02 	bl	80018ec <RS485_Process>
    
    /* Update analog inputs every 100ms */
    if (HAL_GetTick() - analogUpdateTimer >= 100) {
 8000ee8:	f001 fe58 	bl	8002b9c <HAL_GetTick>
 8000eec:	4602      	mov	r2, r0
 8000eee:	4b2e      	ldr	r3, [pc, #184]	@ (8000fa8 <main+0x16c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	2b63      	cmp	r3, #99	@ 0x63
 8000ef6:	d906      	bls.n	8000f06 <main+0xca>
      analogUpdateTimer = HAL_GetTick();
 8000ef8:	f001 fe50 	bl	8002b9c <HAL_GetTick>
 8000efc:	4603      	mov	r3, r0
 8000efe:	4a2a      	ldr	r2, [pc, #168]	@ (8000fa8 <main+0x16c>)
 8000f00:	6013      	str	r3, [r2, #0]
      AnalogInput_Update();
 8000f02:	f7ff fc37 	bl	8000774 <AnalogInput_Update>
    }
    
    /* Status LED blink (every 500ms) */
    if (HAL_GetTick() - statusLedTimer >= 500) {
 8000f06:	f001 fe49 	bl	8002b9c <HAL_GetTick>
 8000f0a:	4602      	mov	r2, r0
 8000f0c:	4b25      	ldr	r3, [pc, #148]	@ (8000fa4 <main+0x168>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000f16:	d308      	bcc.n	8000f2a <main+0xee>
      statusLedTimer = HAL_GetTick();
 8000f18:	f001 fe40 	bl	8002b9c <HAL_GetTick>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	4a21      	ldr	r2, [pc, #132]	@ (8000fa4 <main+0x168>)
 8000f20:	6013      	str	r3, [r2, #0]
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_1); // Status LED
 8000f22:	2102      	movs	r1, #2
 8000f24:	4821      	ldr	r0, [pc, #132]	@ (8000fac <main+0x170>)
 8000f26:	f003 fa8e 	bl	8004446 <HAL_GPIO_TogglePin>
    }
    
    /* Periodic heartbeat logging (every 10 seconds) */
    if (HAL_GetTick() - heartbeatTimer >= 10000) {
 8000f2a:	f001 fe37 	bl	8002b9c <HAL_GetTick>
 8000f2e:	4602      	mov	r2, r0
 8000f30:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa0 <main+0x164>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d91a      	bls.n	8000f74 <main+0x138>
      heartbeatTimer = HAL_GetTick();
 8000f3e:	f001 fe2d 	bl	8002b9c <HAL_GetTick>
 8000f42:	4603      	mov	r3, r0
 8000f44:	4a16      	ldr	r2, [pc, #88]	@ (8000fa0 <main+0x164>)
 8000f46:	6013      	str	r3, [r2, #0]
      RS485_Status_t* status = RS485_GetStatus();
 8000f48:	f000 ff6c 	bl	8001e24 <RS485_GetStatus>
 8000f4c:	6078      	str	r0, [r7, #4]
      DEBUG_INFO("Heartbeat: Uptime=%lu RX=%lu TX=%lu Err=%lu Health=%d%%", 
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6858      	ldr	r0, [r3, #4]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	68dc      	ldr	r4, [r3, #12]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	691b      	ldr	r3, [r3, #16]
 8000f5a:	687a      	ldr	r2, [r7, #4]
 8000f5c:	6892      	ldr	r2, [r2, #8]
 8000f5e:	6879      	ldr	r1, [r7, #4]
 8000f60:	7849      	ldrb	r1, [r1, #1]
 8000f62:	9102      	str	r1, [sp, #8]
 8000f64:	9201      	str	r2, [sp, #4]
 8000f66:	9300      	str	r3, [sp, #0]
 8000f68:	4623      	mov	r3, r4
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	4910      	ldr	r1, [pc, #64]	@ (8000fb0 <main+0x174>)
 8000f6e:	2002      	movs	r0, #2
 8000f70:	f7ff fef4 	bl	8000d5c <Debug_Print>
                 status->uptime, status->rxPacketCount, 
                 status->txPacketCount, status->errorCount, status->health);
    }
    
    /* Small delay to prevent CPU hogging */
    HAL_Delay(1);
 8000f74:	2001      	movs	r0, #1
 8000f76:	f001 fe1d 	bl	8002bb4 <HAL_Delay>
    RS485_Process();
 8000f7a:	e7b3      	b.n	8000ee4 <main+0xa8>
 8000f7c:	240007cc 	.word	0x240007cc
 8000f80:	0800a8b0 	.word	0x0800a8b0
 8000f84:	0800a8dc 	.word	0x0800a8dc
 8000f88:	080014fd 	.word	0x080014fd
 8000f8c:	0800159d 	.word	0x0800159d
 8000f90:	08001635 	.word	0x08001635
 8000f94:	080016c1 	.word	0x080016c1
 8000f98:	0800a8e4 	.word	0x0800a8e4
 8000f9c:	0800a904 	.word	0x0800a904
 8000fa0:	240007c0 	.word	0x240007c0
 8000fa4:	240007c4 	.word	0x240007c4
 8000fa8:	240007c8 	.word	0x240007c8
 8000fac:	58020c00 	.word	0x58020c00
 8000fb0:	0800a91c 	.word	0x0800a91c

08000fb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b09c      	sub	sp, #112	@ 0x70
 8000fb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fbe:	224c      	movs	r2, #76	@ 0x4c
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f008 fea2 	bl	8009d0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc8:	1d3b      	adds	r3, r7, #4
 8000fca:	2220      	movs	r2, #32
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f008 fe9c 	bl	8009d0c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000fd4:	2002      	movs	r0, #2
 8000fd6:	f003 fa51 	bl	800447c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000fda:	2300      	movs	r3, #0
 8000fdc:	603b      	str	r3, [r7, #0]
 8000fde:	4b31      	ldr	r3, [pc, #196]	@ (80010a4 <SystemClock_Config+0xf0>)
 8000fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fe2:	4a30      	ldr	r2, [pc, #192]	@ (80010a4 <SystemClock_Config+0xf0>)
 8000fe4:	f023 0301 	bic.w	r3, r3, #1
 8000fe8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000fea:	4b2e      	ldr	r3, [pc, #184]	@ (80010a4 <SystemClock_Config+0xf0>)
 8000fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fee:	f003 0301 	and.w	r3, r3, #1
 8000ff2:	603b      	str	r3, [r7, #0]
 8000ff4:	4b2c      	ldr	r3, [pc, #176]	@ (80010a8 <SystemClock_Config+0xf4>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ffc:	4a2a      	ldr	r2, [pc, #168]	@ (80010a8 <SystemClock_Config+0xf4>)
 8000ffe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001002:	6193      	str	r3, [r2, #24]
 8001004:	4b28      	ldr	r3, [pc, #160]	@ (80010a8 <SystemClock_Config+0xf4>)
 8001006:	699b      	ldr	r3, [r3, #24]
 8001008:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800100c:	603b      	str	r3, [r7, #0]
 800100e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001010:	bf00      	nop
 8001012:	4b25      	ldr	r3, [pc, #148]	@ (80010a8 <SystemClock_Config+0xf4>)
 8001014:	699b      	ldr	r3, [r3, #24]
 8001016:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800101a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800101e:	d1f8      	bne.n	8001012 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001020:	2301      	movs	r3, #1
 8001022:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001024:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001028:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800102a:	2302      	movs	r3, #2
 800102c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800102e:	2302      	movs	r3, #2
 8001030:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001032:	2302      	movs	r3, #2
 8001034:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 32;
 8001036:	2320      	movs	r3, #32
 8001038:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800103a:	2302      	movs	r3, #2
 800103c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800103e:	2304      	movs	r3, #4
 8001040:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001042:	2302      	movs	r3, #2
 8001044:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001046:	230c      	movs	r3, #12
 8001048:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800104a:	2300      	movs	r3, #0
 800104c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001052:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001056:	4618      	mov	r0, r3
 8001058:	f003 fa4a 	bl	80044f0 <HAL_RCC_OscConfig>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001062:	f000 fbe7 	bl	8001834 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001066:	233f      	movs	r3, #63	@ 0x3f
 8001068:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800106a:	2303      	movs	r3, #3
 800106c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001072:	2300      	movs	r3, #0
 8001074:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001076:	2340      	movs	r3, #64	@ 0x40
 8001078:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV4;
 800107a:	2350      	movs	r3, #80	@ 0x50
 800107c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV4;
 800107e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001082:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001084:	2340      	movs	r3, #64	@ 0x40
 8001086:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001088:	1d3b      	adds	r3, r7, #4
 800108a:	2104      	movs	r1, #4
 800108c:	4618      	mov	r0, r3
 800108e:	f003 fe89 	bl	8004da4 <HAL_RCC_ClockConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8001098:	f000 fbcc 	bl	8001834 <Error_Handler>
  }
}
 800109c:	bf00      	nop
 800109e:	3770      	adds	r7, #112	@ 0x70
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	58000400 	.word	0x58000400
 80010a8:	58024800 	.word	0x58024800

080010ac <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80010b0:	4b2e      	ldr	r3, [pc, #184]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 80010b2:	4a2f      	ldr	r2, [pc, #188]	@ (8001170 <MX_FDCAN1_Init+0xc4>)
 80010b4:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80010b6:	4b2d      	ldr	r3, [pc, #180]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80010bc:	4b2b      	ldr	r3, [pc, #172]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 80010be:	2200      	movs	r2, #0
 80010c0:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80010c2:	4b2a      	ldr	r3, [pc, #168]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80010c8:	4b28      	ldr	r3, [pc, #160]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80010ce:	4b27      	ldr	r3, [pc, #156]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 80010d4:	4b25      	ldr	r3, [pc, #148]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 80010d6:	2210      	movs	r2, #16
 80010d8:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80010da:	4b24      	ldr	r3, [pc, #144]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 80010dc:	2201      	movs	r2, #1
 80010de:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 80010e0:	4b22      	ldr	r3, [pc, #136]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 80010e2:	2201      	movs	r2, #1
 80010e4:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 80010e6:	4b21      	ldr	r3, [pc, #132]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80010ec:	4b1f      	ldr	r3, [pc, #124]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 80010ee:	2201      	movs	r2, #1
 80010f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80010f2:	4b1e      	ldr	r3, [pc, #120]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80010f8:	4b1c      	ldr	r3, [pc, #112]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 80010fa:	2201      	movs	r2, #1
 80010fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80010fe:	4b1b      	ldr	r3, [pc, #108]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 8001100:	2201      	movs	r2, #1
 8001102:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001104:	4b19      	ldr	r3, [pc, #100]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 8001106:	2200      	movs	r2, #0
 8001108:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 800110a:	4b18      	ldr	r3, [pc, #96]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 800110c:	2200      	movs	r2, #0
 800110e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001110:	4b16      	ldr	r3, [pc, #88]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 8001112:	2200      	movs	r2, #0
 8001114:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8001116:	4b15      	ldr	r3, [pc, #84]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 8001118:	2200      	movs	r2, #0
 800111a:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800111c:	4b13      	ldr	r3, [pc, #76]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 800111e:	2204      	movs	r2, #4
 8001120:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8001122:	4b12      	ldr	r3, [pc, #72]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 8001124:	2200      	movs	r2, #0
 8001126:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001128:	4b10      	ldr	r3, [pc, #64]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 800112a:	2204      	movs	r2, #4
 800112c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800112e:	4b0f      	ldr	r3, [pc, #60]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 8001130:	2200      	movs	r2, #0
 8001132:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001134:	4b0d      	ldr	r3, [pc, #52]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 8001136:	2204      	movs	r2, #4
 8001138:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 800113a:	4b0c      	ldr	r3, [pc, #48]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 800113c:	2200      	movs	r2, #0
 800113e:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8001140:	4b0a      	ldr	r3, [pc, #40]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 8001142:	2200      	movs	r2, #0
 8001144:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8001146:	4b09      	ldr	r3, [pc, #36]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 8001148:	2200      	movs	r2, #0
 800114a:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800114c:	4b07      	ldr	r3, [pc, #28]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 800114e:	2200      	movs	r2, #0
 8001150:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001152:	4b06      	ldr	r3, [pc, #24]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 8001154:	2204      	movs	r2, #4
 8001156:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001158:	4804      	ldr	r0, [pc, #16]	@ (800116c <MX_FDCAN1_Init+0xc0>)
 800115a:	f002 fc47 	bl	80039ec <HAL_FDCAN_Init>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8001164:	f000 fb66 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001168:	bf00      	nop
 800116a:	bd80      	pop	{r7, pc}
 800116c:	240004e8 	.word	0x240004e8
 8001170:	4000a000 	.word	0x4000a000

08001174 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001178:	4b27      	ldr	r3, [pc, #156]	@ (8001218 <MX_SPI1_Init+0xa4>)
 800117a:	4a28      	ldr	r2, [pc, #160]	@ (800121c <MX_SPI1_Init+0xa8>)
 800117c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800117e:	4b26      	ldr	r3, [pc, #152]	@ (8001218 <MX_SPI1_Init+0xa4>)
 8001180:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001184:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001186:	4b24      	ldr	r3, [pc, #144]	@ (8001218 <MX_SPI1_Init+0xa4>)
 8001188:	2200      	movs	r2, #0
 800118a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800118c:	4b22      	ldr	r3, [pc, #136]	@ (8001218 <MX_SPI1_Init+0xa4>)
 800118e:	2207      	movs	r2, #7
 8001190:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001192:	4b21      	ldr	r3, [pc, #132]	@ (8001218 <MX_SPI1_Init+0xa4>)
 8001194:	2200      	movs	r2, #0
 8001196:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001198:	4b1f      	ldr	r3, [pc, #124]	@ (8001218 <MX_SPI1_Init+0xa4>)
 800119a:	2200      	movs	r2, #0
 800119c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800119e:	4b1e      	ldr	r3, [pc, #120]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011a0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80011a4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80011a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011a8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80011ac:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011b4:	4b18      	ldr	r3, [pc, #96]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011ba:	4b17      	ldr	r3, [pc, #92]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011bc:	2200      	movs	r2, #0
 80011be:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80011c0:	4b15      	ldr	r3, [pc, #84]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80011c6:	4b14      	ldr	r3, [pc, #80]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011c8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011cc:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80011ce:	4b12      	ldr	r3, [pc, #72]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80011d4:	4b10      	ldr	r3, [pc, #64]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80011da:	4b0f      	ldr	r3, [pc, #60]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011dc:	2200      	movs	r2, #0
 80011de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80011e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80011e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80011ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80011f2:	4b09      	ldr	r3, [pc, #36]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80011f8:	4b07      	ldr	r3, [pc, #28]	@ (8001218 <MX_SPI1_Init+0xa4>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80011fe:	4b06      	ldr	r3, [pc, #24]	@ (8001218 <MX_SPI1_Init+0xa4>)
 8001200:	2200      	movs	r2, #0
 8001202:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001204:	4804      	ldr	r0, [pc, #16]	@ (8001218 <MX_SPI1_Init+0xa4>)
 8001206:	f005 ff85 	bl	8007114 <HAL_SPI_Init>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8001210:	f000 fb10 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001214:	bf00      	nop
 8001216:	bd80      	pop	{r7, pc}
 8001218:	24000588 	.word	0x24000588
 800121c:	40013000 	.word	0x40013000

08001220 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001224:	4b27      	ldr	r3, [pc, #156]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 8001226:	4a28      	ldr	r2, [pc, #160]	@ (80012c8 <MX_SPI4_Init+0xa8>)
 8001228:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800122a:	4b26      	ldr	r3, [pc, #152]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 800122c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001230:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001232:	4b24      	ldr	r3, [pc, #144]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001238:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 800123a:	2207      	movs	r2, #7
 800123c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800123e:	4b21      	ldr	r3, [pc, #132]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001244:	4b1f      	ldr	r3, [pc, #124]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 8001246:	2200      	movs	r2, #0
 8001248:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800124a:	4b1e      	ldr	r3, [pc, #120]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 800124c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001250:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001252:	4b1c      	ldr	r3, [pc, #112]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 8001254:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001258:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800125a:	4b1a      	ldr	r3, [pc, #104]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 800125c:	2200      	movs	r2, #0
 800125e:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001260:	4b18      	ldr	r3, [pc, #96]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 8001262:	2200      	movs	r2, #0
 8001264:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001266:	4b17      	ldr	r3, [pc, #92]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 8001268:	2200      	movs	r2, #0
 800126a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 800126c:	4b15      	ldr	r3, [pc, #84]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 800126e:	2200      	movs	r2, #0
 8001270:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001272:	4b14      	ldr	r3, [pc, #80]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 8001274:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001278:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800127a:	4b12      	ldr	r3, [pc, #72]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 800127c:	2200      	movs	r2, #0
 800127e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001280:	4b10      	ldr	r3, [pc, #64]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 8001282:	2200      	movs	r2, #0
 8001284:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001286:	4b0f      	ldr	r3, [pc, #60]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 8001288:	2200      	movs	r2, #0
 800128a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800128c:	4b0d      	ldr	r3, [pc, #52]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 800128e:	2200      	movs	r2, #0
 8001290:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001292:	4b0c      	ldr	r3, [pc, #48]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 8001294:	2200      	movs	r2, #0
 8001296:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001298:	4b0a      	ldr	r3, [pc, #40]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 800129a:	2200      	movs	r2, #0
 800129c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800129e:	4b09      	ldr	r3, [pc, #36]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80012a4:	4b07      	ldr	r3, [pc, #28]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80012aa:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80012b0:	4804      	ldr	r0, [pc, #16]	@ (80012c4 <MX_SPI4_Init+0xa4>)
 80012b2:	f005 ff2f 	bl	8007114 <HAL_SPI_Init>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_SPI4_Init+0xa0>
  {
    Error_Handler();
 80012bc:	f000 faba 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	24000610 	.word	0x24000610
 80012c8:	40013400 	.word	0x40013400

080012cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012d0:	4b22      	ldr	r3, [pc, #136]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012d2:	4a23      	ldr	r2, [pc, #140]	@ (8001360 <MX_USART1_UART_Init+0x94>)
 80012d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80012d6:	4b21      	ldr	r3, [pc, #132]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012de:	4b1f      	ldr	r3, [pc, #124]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012e4:	4b1d      	ldr	r3, [pc, #116]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012ea:	4b1c      	ldr	r3, [pc, #112]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012f0:	4b1a      	ldr	r3, [pc, #104]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012f2:	220c      	movs	r2, #12
 80012f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012f6:	4b19      	ldr	r3, [pc, #100]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012fc:	4b17      	ldr	r3, [pc, #92]	@ (800135c <MX_USART1_UART_Init+0x90>)
 80012fe:	2200      	movs	r2, #0
 8001300:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001302:	4b16      	ldr	r3, [pc, #88]	@ (800135c <MX_USART1_UART_Init+0x90>)
 8001304:	2200      	movs	r2, #0
 8001306:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001308:	4b14      	ldr	r3, [pc, #80]	@ (800135c <MX_USART1_UART_Init+0x90>)
 800130a:	2200      	movs	r2, #0
 800130c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800130e:	4b13      	ldr	r3, [pc, #76]	@ (800135c <MX_USART1_UART_Init+0x90>)
 8001310:	2200      	movs	r2, #0
 8001312:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001314:	4811      	ldr	r0, [pc, #68]	@ (800135c <MX_USART1_UART_Init+0x90>)
 8001316:	f006 f83c 	bl	8007392 <HAL_UART_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001320:	f000 fa88 	bl	8001834 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001324:	2100      	movs	r1, #0
 8001326:	480d      	ldr	r0, [pc, #52]	@ (800135c <MX_USART1_UART_Init+0x90>)
 8001328:	f008 fbb3 	bl	8009a92 <HAL_UARTEx_SetTxFifoThreshold>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001332:	f000 fa7f 	bl	8001834 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001336:	2100      	movs	r1, #0
 8001338:	4808      	ldr	r0, [pc, #32]	@ (800135c <MX_USART1_UART_Init+0x90>)
 800133a:	f008 fbe8 	bl	8009b0e <HAL_UARTEx_SetRxFifoThreshold>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001344:	f000 fa76 	bl	8001834 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001348:	4804      	ldr	r0, [pc, #16]	@ (800135c <MX_USART1_UART_Init+0x90>)
 800134a:	f008 fb69 	bl	8009a20 <HAL_UARTEx_DisableFifoMode>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001354:	f000 fa6e 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	24000698 	.word	0x24000698
 8001360:	40011000 	.word	0x40011000

08001364 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001368:	4b22      	ldr	r3, [pc, #136]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 800136a:	4a23      	ldr	r2, [pc, #140]	@ (80013f8 <MX_USART2_UART_Init+0x94>)
 800136c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800136e:	4b21      	ldr	r3, [pc, #132]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 8001370:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001374:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001376:	4b1f      	ldr	r3, [pc, #124]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800137c:	4b1d      	ldr	r3, [pc, #116]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 800137e:	2200      	movs	r2, #0
 8001380:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001382:	4b1c      	ldr	r3, [pc, #112]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 8001384:	2200      	movs	r2, #0
 8001386:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001388:	4b1a      	ldr	r3, [pc, #104]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 800138a:	220c      	movs	r2, #12
 800138c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800138e:	4b19      	ldr	r3, [pc, #100]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 8001390:	2200      	movs	r2, #0
 8001392:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001394:	4b17      	ldr	r3, [pc, #92]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 8001396:	2200      	movs	r2, #0
 8001398:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800139a:	4b16      	ldr	r3, [pc, #88]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 800139c:	2200      	movs	r2, #0
 800139e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013a0:	4b14      	ldr	r3, [pc, #80]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013a6:	4b13      	ldr	r3, [pc, #76]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013ac:	4811      	ldr	r0, [pc, #68]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 80013ae:	f005 fff0 	bl	8007392 <HAL_UART_Init>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80013b8:	f000 fa3c 	bl	8001834 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013bc:	2100      	movs	r1, #0
 80013be:	480d      	ldr	r0, [pc, #52]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 80013c0:	f008 fb67 	bl	8009a92 <HAL_UARTEx_SetTxFifoThreshold>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80013ca:	f000 fa33 	bl	8001834 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013ce:	2100      	movs	r1, #0
 80013d0:	4808      	ldr	r0, [pc, #32]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 80013d2:	f008 fb9c 	bl	8009b0e <HAL_UARTEx_SetRxFifoThreshold>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80013dc:	f000 fa2a 	bl	8001834 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80013e0:	4804      	ldr	r0, [pc, #16]	@ (80013f4 <MX_USART2_UART_Init+0x90>)
 80013e2:	f008 fb1d 	bl	8009a20 <HAL_UARTEx_DisableFifoMode>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80013ec:	f000 fa22 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013f0:	bf00      	nop
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	2400072c 	.word	0x2400072c
 80013f8:	40004400 	.word	0x40004400

080013fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08c      	sub	sp, #48	@ 0x30
 8001400:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001402:	f107 031c 	add.w	r3, r7, #28
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]
 800140e:	60da      	str	r2, [r3, #12]
 8001410:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001412:	4b38      	ldr	r3, [pc, #224]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 8001414:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001418:	4a36      	ldr	r2, [pc, #216]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 800141a:	f043 0304 	orr.w	r3, r3, #4
 800141e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001422:	4b34      	ldr	r3, [pc, #208]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 8001424:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001428:	f003 0304 	and.w	r3, r3, #4
 800142c:	61bb      	str	r3, [r7, #24]
 800142e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001430:	4b30      	ldr	r3, [pc, #192]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 8001432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001436:	4a2f      	ldr	r2, [pc, #188]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 8001438:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800143c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001440:	4b2c      	ldr	r3, [pc, #176]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 8001442:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800144a:	617b      	str	r3, [r7, #20]
 800144c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800144e:	4b29      	ldr	r3, [pc, #164]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 8001450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001454:	4a27      	ldr	r2, [pc, #156]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 8001456:	f043 0301 	orr.w	r3, r3, #1
 800145a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800145e:	4b25      	ldr	r3, [pc, #148]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 8001460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001464:	f003 0301 	and.w	r3, r3, #1
 8001468:	613b      	str	r3, [r7, #16]
 800146a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800146c:	4b21      	ldr	r3, [pc, #132]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 800146e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001472:	4a20      	ldr	r2, [pc, #128]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 8001474:	f043 0310 	orr.w	r3, r3, #16
 8001478:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800147c:	4b1d      	ldr	r3, [pc, #116]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 800147e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001482:	f003 0310 	and.w	r3, r3, #16
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800148a:	4b1a      	ldr	r3, [pc, #104]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 800148c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001490:	4a18      	ldr	r2, [pc, #96]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 8001492:	f043 0302 	orr.w	r3, r3, #2
 8001496:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800149a:	4b16      	ldr	r3, [pc, #88]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 800149c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014a0:	f003 0302 	and.w	r3, r3, #2
 80014a4:	60bb      	str	r3, [r7, #8]
 80014a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014a8:	4b12      	ldr	r3, [pc, #72]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 80014aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014ae:	4a11      	ldr	r2, [pc, #68]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 80014b0:	f043 0308 	orr.w	r3, r3, #8
 80014b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014b8:	4b0e      	ldr	r3, [pc, #56]	@ (80014f4 <MX_GPIO_Init+0xf8>)
 80014ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014be:	f003 0308 	and.w	r3, r3, #8
 80014c2:	607b      	str	r3, [r7, #4]
 80014c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_RUN_Pin|LED_ERR_Pin|RS485_ANA_COM_Pin, GPIO_PIN_RESET);
 80014c6:	2200      	movs	r2, #0
 80014c8:	2116      	movs	r1, #22
 80014ca:	480b      	ldr	r0, [pc, #44]	@ (80014f8 <MX_GPIO_Init+0xfc>)
 80014cc:	f002 ffa2 	bl	8004414 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_RUN_Pin LED_ERR_Pin RS485_ANA_COM_Pin */
  GPIO_InitStruct.Pin = LED_RUN_Pin|LED_ERR_Pin|RS485_ANA_COM_Pin;
 80014d0:	2316      	movs	r3, #22
 80014d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d4:	2301      	movs	r3, #1
 80014d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	2300      	movs	r3, #0
 80014da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014dc:	2300      	movs	r3, #0
 80014de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014e0:	f107 031c 	add.w	r3, r7, #28
 80014e4:	4619      	mov	r1, r3
 80014e6:	4804      	ldr	r0, [pc, #16]	@ (80014f8 <MX_GPIO_Init+0xfc>)
 80014e8:	f002 fde4 	bl	80040b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014ec:	bf00      	nop
 80014ee:	3730      	adds	r7, #48	@ 0x30
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	58024400 	.word	0x58024400
 80014f8:	58020c00 	.word	0x58020c00

080014fc <HandleRead420mA>:
 * @brief  Handle Read 4-20mA command
 * @param  packet: Received packet
 * @retval None
 */
void HandleRead420mA(const RS485_Packet_t* packet)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b0a0      	sub	sp, #128	@ 0x80
 8001500:	af02      	add	r7, sp, #8
 8001502:	6078      	str	r0, [r7, #4]
    DEBUG_INFO("READ_420MA command from 0x%02X", packet->srcAddr);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	789b      	ldrb	r3, [r3, #2]
 8001508:	461a      	mov	r2, r3
 800150a:	4921      	ldr	r1, [pc, #132]	@ (8001590 <HandleRead420mA+0x94>)
 800150c:	2002      	movs	r0, #2
 800150e:	f7ff fc25 	bl	8000d5c <Debug_Print>
    
    // Get all 4-20mA values as floats (26 channels × 4 bytes = 104 bytes)
    uint8_t analogData[NUM_420MA_CHANNELS * 4];
    
    for (uint8_t i = 0; i < NUM_420MA_CHANNELS; i++) {
 8001512:	2300      	movs	r3, #0
 8001514:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001518:	e026      	b.n	8001568 <HandleRead420mA+0x6c>
        float value = AnalogInput_Get420mA_Current(i);
 800151a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff fa78 	bl	8000a14 <AnalogInput_Get420mA_Current>
 8001524:	eef0 7a40 	vmov.f32	s15, s0
 8001528:	edc7 7a02 	vstr	s15, [r7, #8]
        memcpy(&analogData[i * 4], &value, 4);  // Little-endian float
 800152c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	f107 020c 	add.w	r2, r7, #12
 8001536:	4413      	add	r3, r2
 8001538:	68ba      	ldr	r2, [r7, #8]
 800153a:	601a      	str	r2, [r3, #0]
        
        if (i < 5) {  // Debug first 5 channels
 800153c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001540:	2b04      	cmp	r3, #4
 8001542:	d80c      	bhi.n	800155e <HandleRead420mA+0x62>
            DEBUG_DEBUG("AI%d: %.2f mA", i, value);
 8001544:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001548:	edd7 7a02 	vldr	s15, [r7, #8]
 800154c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001550:	ed8d 7b00 	vstr	d7, [sp]
 8001554:	461a      	mov	r2, r3
 8001556:	490f      	ldr	r1, [pc, #60]	@ (8001594 <HandleRead420mA+0x98>)
 8001558:	2003      	movs	r0, #3
 800155a:	f7ff fbff 	bl	8000d5c <Debug_Print>
    for (uint8_t i = 0; i < NUM_420MA_CHANNELS; i++) {
 800155e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001562:	3301      	adds	r3, #1
 8001564:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001568:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800156c:	2b19      	cmp	r3, #25
 800156e:	d9d4      	bls.n	800151a <HandleRead420mA+0x1e>
        }
    }
    
    RS485_SendResponse(packet->srcAddr, CMD_ANALOG_420_RESPONSE, 
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	7898      	ldrb	r0, [r3, #2]
 8001574:	f107 020c 	add.w	r2, r7, #12
 8001578:	2368      	movs	r3, #104	@ 0x68
 800157a:	2141      	movs	r1, #65	@ 0x41
 800157c:	f000 fc0c 	bl	8001d98 <RS485_SendResponse>
                      analogData, sizeof(analogData));
    
    DEBUG_INFO("4-20mA data sent (26 channels, 104 bytes)");
 8001580:	4905      	ldr	r1, [pc, #20]	@ (8001598 <HandleRead420mA+0x9c>)
 8001582:	2002      	movs	r0, #2
 8001584:	f7ff fbea 	bl	8000d5c <Debug_Print>
}
 8001588:	bf00      	nop
 800158a:	3778      	adds	r7, #120	@ 0x78
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	0800a954 	.word	0x0800a954
 8001594:	0800a974 	.word	0x0800a974
 8001598:	0800a984 	.word	0x0800a984

0800159c <HandleReadVoltage>:
 * @brief  Handle Read Voltage command
 * @param  packet: Received packet
 * @retval None
 */
void HandleReadVoltage(const RS485_Packet_t* packet)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08c      	sub	sp, #48	@ 0x30
 80015a0:	af02      	add	r7, sp, #8
 80015a2:	6078      	str	r0, [r7, #4]
    DEBUG_INFO("READ_VOLTAGE command from 0x%02X", packet->srcAddr);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	789b      	ldrb	r3, [r3, #2]
 80015a8:	461a      	mov	r2, r3
 80015aa:	491f      	ldr	r1, [pc, #124]	@ (8001628 <HandleReadVoltage+0x8c>)
 80015ac:	2002      	movs	r0, #2
 80015ae:	f7ff fbd5 	bl	8000d5c <Debug_Print>
    
    // Get all 0-10V values as floats (6 channels × 4 bytes = 24 bytes)
    uint8_t voltageData[NUM_VOLTAGE_CHANNELS * 4];
    
    for (uint8_t i = 0; i < NUM_VOLTAGE_CHANNELS; i++) {
 80015b2:	2300      	movs	r3, #0
 80015b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80015b8:	e022      	b.n	8001600 <HandleReadVoltage+0x64>
        float value = AnalogInput_GetVoltage_V(i);
 80015ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff fa44 	bl	8000a4c <AnalogInput_GetVoltage_V>
 80015c4:	eef0 7a40 	vmov.f32	s15, s0
 80015c8:	edc7 7a02 	vstr	s15, [r7, #8]
        memcpy(&voltageData[i * 4], &value, 4);  // Little-endian float
 80015cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	f107 020c 	add.w	r2, r7, #12
 80015d6:	4413      	add	r3, r2
 80015d8:	68ba      	ldr	r2, [r7, #8]
 80015da:	601a      	str	r2, [r3, #0]
        DEBUG_DEBUG("V%d: %.2f V", i, value);
 80015dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80015e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015e8:	ed8d 7b00 	vstr	d7, [sp]
 80015ec:	461a      	mov	r2, r3
 80015ee:	490f      	ldr	r1, [pc, #60]	@ (800162c <HandleReadVoltage+0x90>)
 80015f0:	2003      	movs	r0, #3
 80015f2:	f7ff fbb3 	bl	8000d5c <Debug_Print>
    for (uint8_t i = 0; i < NUM_VOLTAGE_CHANNELS; i++) {
 80015f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015fa:	3301      	adds	r3, #1
 80015fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001600:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001604:	2b05      	cmp	r3, #5
 8001606:	d9d8      	bls.n	80015ba <HandleReadVoltage+0x1e>
    }
    
    RS485_SendResponse(packet->srcAddr, CMD_ANALOG_VOLTAGE_RESPONSE, 
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	7898      	ldrb	r0, [r3, #2]
 800160c:	f107 020c 	add.w	r2, r7, #12
 8001610:	2318      	movs	r3, #24
 8001612:	2143      	movs	r1, #67	@ 0x43
 8001614:	f000 fbc0 	bl	8001d98 <RS485_SendResponse>
                      voltageData, sizeof(voltageData));
    
    DEBUG_INFO("0-10V data sent (6 channels, 24 bytes)");
 8001618:	4905      	ldr	r1, [pc, #20]	@ (8001630 <HandleReadVoltage+0x94>)
 800161a:	2002      	movs	r0, #2
 800161c:	f7ff fb9e 	bl	8000d5c <Debug_Print>
}
 8001620:	bf00      	nop
 8001622:	3728      	adds	r7, #40	@ 0x28
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	0800a9b0 	.word	0x0800a9b0
 800162c:	0800a9d4 	.word	0x0800a9d4
 8001630:	0800a9e0 	.word	0x0800a9e0

08001634 <HandleReadNTC>:
 * @brief  Handle Read NTC command
 * @param  packet: Received packet
 * @retval None
 */
void HandleReadNTC(const RS485_Packet_t* packet)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b08a      	sub	sp, #40	@ 0x28
 8001638:	af02      	add	r7, sp, #8
 800163a:	6078      	str	r0, [r7, #4]
    DEBUG_INFO("READ_NTC command from 0x%02X", packet->srcAddr);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	789b      	ldrb	r3, [r3, #2]
 8001640:	461a      	mov	r2, r3
 8001642:	491c      	ldr	r1, [pc, #112]	@ (80016b4 <HandleReadNTC+0x80>)
 8001644:	2002      	movs	r0, #2
 8001646:	f7ff fb89 	bl	8000d5c <Debug_Print>
    
    // Get all NTC values as floats (4 channels × 4 bytes = 16 bytes)
    uint8_t ntcData[NUM_NTC_CHANNELS * 4];
    
    for (uint8_t i = 0; i < NUM_NTC_CHANNELS; i++) {
 800164a:	2300      	movs	r3, #0
 800164c:	77fb      	strb	r3, [r7, #31]
 800164e:	e01d      	b.n	800168c <HandleReadNTC+0x58>
        float value = AnalogInput_GetNTC_Temperature(i);
 8001650:	7ffb      	ldrb	r3, [r7, #31]
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff fa18 	bl	8000a88 <AnalogInput_GetNTC_Temperature>
 8001658:	eef0 7a40 	vmov.f32	s15, s0
 800165c:	edc7 7a02 	vstr	s15, [r7, #8]
        memcpy(&ntcData[i * 4], &value, 4);  // Little-endian float
 8001660:	7ffb      	ldrb	r3, [r7, #31]
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	f107 020c 	add.w	r2, r7, #12
 8001668:	4413      	add	r3, r2
 800166a:	68ba      	ldr	r2, [r7, #8]
 800166c:	601a      	str	r2, [r3, #0]
        DEBUG_DEBUG("NTC%d: %.1f °C", i, value);
 800166e:	7ffb      	ldrb	r3, [r7, #31]
 8001670:	edd7 7a02 	vldr	s15, [r7, #8]
 8001674:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001678:	ed8d 7b00 	vstr	d7, [sp]
 800167c:	461a      	mov	r2, r3
 800167e:	490e      	ldr	r1, [pc, #56]	@ (80016b8 <HandleReadNTC+0x84>)
 8001680:	2003      	movs	r0, #3
 8001682:	f7ff fb6b 	bl	8000d5c <Debug_Print>
    for (uint8_t i = 0; i < NUM_NTC_CHANNELS; i++) {
 8001686:	7ffb      	ldrb	r3, [r7, #31]
 8001688:	3301      	adds	r3, #1
 800168a:	77fb      	strb	r3, [r7, #31]
 800168c:	7ffb      	ldrb	r3, [r7, #31]
 800168e:	2b03      	cmp	r3, #3
 8001690:	d9de      	bls.n	8001650 <HandleReadNTC+0x1c>
    }
    
    RS485_SendResponse(packet->srcAddr, CMD_NTC_RESPONSE, 
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	7898      	ldrb	r0, [r3, #2]
 8001696:	f107 020c 	add.w	r2, r7, #12
 800169a:	2310      	movs	r3, #16
 800169c:	2145      	movs	r1, #69	@ 0x45
 800169e:	f000 fb7b 	bl	8001d98 <RS485_SendResponse>
                      ntcData, sizeof(ntcData));
    
    DEBUG_INFO("NTC temperature data sent (4 channels, 16 bytes)");
 80016a2:	4906      	ldr	r1, [pc, #24]	@ (80016bc <HandleReadNTC+0x88>)
 80016a4:	2002      	movs	r0, #2
 80016a6:	f7ff fb59 	bl	8000d5c <Debug_Print>
}
 80016aa:	bf00      	nop
 80016ac:	3720      	adds	r7, #32
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	0800aa08 	.word	0x0800aa08
 80016b8:	0800aa28 	.word	0x0800aa28
 80016bc:	0800aa38 	.word	0x0800aa38

080016c0 <HandleReadAllAnalog>:
 * @brief  Handle Read All Analog command
 * @param  packet: Received packet
 * @retval None
 */
void HandleReadAllAnalog(const RS485_Packet_t* packet)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b0ac      	sub	sp, #176	@ 0xb0
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
    DEBUG_INFO("READ_ALL_ANALOG command from 0x%02X", packet->srcAddr);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	789b      	ldrb	r3, [r3, #2]
 80016cc:	461a      	mov	r2, r3
 80016ce:	4941      	ldr	r1, [pc, #260]	@ (80017d4 <HandleReadAllAnalog+0x114>)
 80016d0:	2002      	movs	r0, #2
 80016d2:	f7ff fb43 	bl	8000d5c <Debug_Print>
    
    // Pack all analog data: 4-20mA (104 bytes) + 0-10V (24 bytes) + NTC (16 bytes) = 144 bytes
    uint8_t allData[144];
    uint16_t offset = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
    
    // Pack 4-20mA data
    for (uint8_t i = 0; i < NUM_420MA_CHANNELS; i++) {
 80016dc:	2300      	movs	r3, #0
 80016de:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
 80016e2:	e019      	b.n	8001718 <HandleReadAllAnalog+0x58>
        float value = AnalogInput_Get420mA_Current(i);
 80016e4:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff f993 	bl	8000a14 <AnalogInput_Get420mA_Current>
 80016ee:	eef0 7a40 	vmov.f32	s15, s0
 80016f2:	edc7 7a05 	vstr	s15, [r7, #20]
        memcpy(&allData[offset], &value, 4);
 80016f6:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 80016fa:	f107 0218 	add.w	r2, r7, #24
 80016fe:	4413      	add	r3, r2
 8001700:	697a      	ldr	r2, [r7, #20]
 8001702:	601a      	str	r2, [r3, #0]
        offset += 4;
 8001704:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8001708:	3304      	adds	r3, #4
 800170a:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
    for (uint8_t i = 0; i < NUM_420MA_CHANNELS; i++) {
 800170e:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8001712:	3301      	adds	r3, #1
 8001714:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
 8001718:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 800171c:	2b19      	cmp	r3, #25
 800171e:	d9e1      	bls.n	80016e4 <HandleReadAllAnalog+0x24>
    }
    
    // Pack 0-10V data
    for (uint8_t i = 0; i < NUM_VOLTAGE_CHANNELS; i++) {
 8001720:	2300      	movs	r3, #0
 8001722:	f887 30ac 	strb.w	r3, [r7, #172]	@ 0xac
 8001726:	e019      	b.n	800175c <HandleReadAllAnalog+0x9c>
        float value = AnalogInput_GetVoltage_V(i);
 8001728:	f897 30ac 	ldrb.w	r3, [r7, #172]	@ 0xac
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff f98d 	bl	8000a4c <AnalogInput_GetVoltage_V>
 8001732:	eef0 7a40 	vmov.f32	s15, s0
 8001736:	edc7 7a04 	vstr	s15, [r7, #16]
        memcpy(&allData[offset], &value, 4);
 800173a:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800173e:	f107 0218 	add.w	r2, r7, #24
 8001742:	4413      	add	r3, r2
 8001744:	693a      	ldr	r2, [r7, #16]
 8001746:	601a      	str	r2, [r3, #0]
        offset += 4;
 8001748:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800174c:	3304      	adds	r3, #4
 800174e:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
    for (uint8_t i = 0; i < NUM_VOLTAGE_CHANNELS; i++) {
 8001752:	f897 30ac 	ldrb.w	r3, [r7, #172]	@ 0xac
 8001756:	3301      	adds	r3, #1
 8001758:	f887 30ac 	strb.w	r3, [r7, #172]	@ 0xac
 800175c:	f897 30ac 	ldrb.w	r3, [r7, #172]	@ 0xac
 8001760:	2b05      	cmp	r3, #5
 8001762:	d9e1      	bls.n	8001728 <HandleReadAllAnalog+0x68>
    }
    
    // Pack NTC data
    for (uint8_t i = 0; i < NUM_NTC_CHANNELS; i++) {
 8001764:	2300      	movs	r3, #0
 8001766:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
 800176a:	e019      	b.n	80017a0 <HandleReadAllAnalog+0xe0>
        float value = AnalogInput_GetNTC_Temperature(i);
 800176c:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff f989 	bl	8000a88 <AnalogInput_GetNTC_Temperature>
 8001776:	eef0 7a40 	vmov.f32	s15, s0
 800177a:	edc7 7a03 	vstr	s15, [r7, #12]
        memcpy(&allData[offset], &value, 4);
 800177e:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8001782:	f107 0218 	add.w	r2, r7, #24
 8001786:	4413      	add	r3, r2
 8001788:	68fa      	ldr	r2, [r7, #12]
 800178a:	601a      	str	r2, [r3, #0]
        offset += 4;
 800178c:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8001790:	3304      	adds	r3, #4
 8001792:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
    for (uint8_t i = 0; i < NUM_NTC_CHANNELS; i++) {
 8001796:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 800179a:	3301      	adds	r3, #1
 800179c:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
 80017a0:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 80017a4:	2b03      	cmp	r3, #3
 80017a6:	d9e1      	bls.n	800176c <HandleReadAllAnalog+0xac>
    }
    
    RS485_SendResponse(packet->srcAddr, CMD_ALL_ANALOG_RESPONSE, 
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	7898      	ldrb	r0, [r3, #2]
 80017ac:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	f107 0218 	add.w	r2, r7, #24
 80017b6:	2147      	movs	r1, #71	@ 0x47
 80017b8:	f000 faee 	bl	8001d98 <RS485_SendResponse>
                      allData, offset);
    
    DEBUG_INFO("All analog data sent (%d bytes)", offset);
 80017bc:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 80017c0:	461a      	mov	r2, r3
 80017c2:	4905      	ldr	r1, [pc, #20]	@ (80017d8 <HandleReadAllAnalog+0x118>)
 80017c4:	2002      	movs	r0, #2
 80017c6:	f7ff fac9 	bl	8000d5c <Debug_Print>
}
 80017ca:	bf00      	nop
 80017cc:	37b0      	adds	r7, #176	@ 0xb0
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	0800aa6c 	.word	0x0800aa6c
 80017d8:	0800aa90 	.word	0x0800aa90

080017dc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80017e2:	463b      	mov	r3, r7
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80017ee:	f001 fb21 	bl	8002e34 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80017f2:	2301      	movs	r3, #1
 80017f4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80017f6:	2300      	movs	r3, #0
 80017f8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80017fa:	2300      	movs	r3, #0
 80017fc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80017fe:	231f      	movs	r3, #31
 8001800:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001802:	2387      	movs	r3, #135	@ 0x87
 8001804:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001806:	2300      	movs	r3, #0
 8001808:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800180a:	2300      	movs	r3, #0
 800180c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800180e:	2301      	movs	r3, #1
 8001810:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001812:	2301      	movs	r3, #1
 8001814:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001816:	2300      	movs	r3, #0
 8001818:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800181a:	2300      	movs	r3, #0
 800181c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800181e:	463b      	mov	r3, r7
 8001820:	4618      	mov	r0, r3
 8001822:	f001 fb3f 	bl	8002ea4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001826:	2004      	movs	r0, #4
 8001828:	f001 fb1c 	bl	8002e64 <HAL_MPU_Enable>

}
 800182c:	bf00      	nop
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001838:	b672      	cpsid	i
}
 800183a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800183c:	bf00      	nop
 800183e:	e7fd      	b.n	800183c <Error_Handler+0x8>

08001840 <RS485_Init>:
 * @brief  Initialize RS485 protocol
 * @param  myAddr: This MCU's address
 * @retval None
 */
void RS485_Init(uint8_t myAddr)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	71fb      	strb	r3, [r7, #7]
    myAddress = myAddr;
 800184a:	4a1d      	ldr	r2, [pc, #116]	@ (80018c0 <RS485_Init+0x80>)
 800184c:	79fb      	ldrb	r3, [r7, #7]
 800184e:	7013      	strb	r3, [r2, #0]
    rxIndex = 0;
 8001850:	4b1c      	ldr	r3, [pc, #112]	@ (80018c4 <RS485_Init+0x84>)
 8001852:	2200      	movs	r2, #0
 8001854:	801a      	strh	r2, [r3, #0]
    memset(&status, 0, sizeof(status));
 8001856:	2214      	movs	r2, #20
 8001858:	2100      	movs	r1, #0
 800185a:	481b      	ldr	r0, [pc, #108]	@ (80018c8 <RS485_Init+0x88>)
 800185c:	f008 fa56 	bl	8009d0c <memset>
    
    status.mcuId = myAddress;
 8001860:	4b17      	ldr	r3, [pc, #92]	@ (80018c0 <RS485_Init+0x80>)
 8001862:	781a      	ldrb	r2, [r3, #0]
 8001864:	4b18      	ldr	r3, [pc, #96]	@ (80018c8 <RS485_Init+0x88>)
 8001866:	701a      	strb	r2, [r3, #0]
    status.health = 100;
 8001868:	4b17      	ldr	r3, [pc, #92]	@ (80018c8 <RS485_Init+0x88>)
 800186a:	2264      	movs	r2, #100	@ 0x64
 800186c:	705a      	strb	r2, [r3, #1]
    
    /* Disable UART FIFO to prevent overrun issues */
    HAL_UARTEx_DisableFifoMode(&huart2);
 800186e:	4817      	ldr	r0, [pc, #92]	@ (80018cc <RS485_Init+0x8c>)
 8001870:	f008 f8d6 	bl	8009a20 <HAL_UARTEx_DisableFifoMode>
    
    /* Initialize RS485 direction pin to RX mode (LOW) */
    HAL_GPIO_WritePin(RS485_ANA_COM_GPIO_Port, RS485_ANA_COM_Pin, GPIO_PIN_RESET);
 8001874:	2200      	movs	r2, #0
 8001876:	2110      	movs	r1, #16
 8001878:	4815      	ldr	r0, [pc, #84]	@ (80018d0 <RS485_Init+0x90>)
 800187a:	f002 fdcb 	bl	8004414 <HAL_GPIO_WritePin>
    
    /* Register default command handlers */
    RS485_RegisterCommandHandler(CMD_PING, RS485_HandlePing);
 800187e:	4915      	ldr	r1, [pc, #84]	@ (80018d4 <RS485_Init+0x94>)
 8001880:	2001      	movs	r0, #1
 8001882:	f000 fabb 	bl	8001dfc <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_GET_VERSION, RS485_HandleGetVersion);
 8001886:	4914      	ldr	r1, [pc, #80]	@ (80018d8 <RS485_Init+0x98>)
 8001888:	2003      	movs	r0, #3
 800188a:	f000 fab7 	bl	8001dfc <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_HEARTBEAT, RS485_HandleHeartbeat);
 800188e:	4913      	ldr	r1, [pc, #76]	@ (80018dc <RS485_Init+0x9c>)
 8001890:	2005      	movs	r0, #5
 8001892:	f000 fab3 	bl	8001dfc <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_GET_STATUS, RS485_HandleGetStatus);
 8001896:	4912      	ldr	r1, [pc, #72]	@ (80018e0 <RS485_Init+0xa0>)
 8001898:	2010      	movs	r0, #16
 800189a:	f000 faaf 	bl	8001dfc <RS485_RegisterCommandHandler>
    
    /* Start receiving in interrupt mode */
    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 800189e:	2201      	movs	r2, #1
 80018a0:	4910      	ldr	r1, [pc, #64]	@ (80018e4 <RS485_Init+0xa4>)
 80018a2:	480a      	ldr	r0, [pc, #40]	@ (80018cc <RS485_Init+0x8c>)
 80018a4:	f005 fe54 	bl	8007550 <HAL_UART_Receive_IT>
    
    DEBUG_INFO("RS485 Protocol initialized, Address: 0x%02X", myAddress);
 80018a8:	4b05      	ldr	r3, [pc, #20]	@ (80018c0 <RS485_Init+0x80>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	461a      	mov	r2, r3
 80018ae:	490e      	ldr	r1, [pc, #56]	@ (80018e8 <RS485_Init+0xa8>)
 80018b0:	2002      	movs	r0, #2
 80018b2:	f7ff fa53 	bl	8000d5c <Debug_Print>
}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	24000098 	.word	0x24000098
 80018c4:	24000a0c 	.word	0x24000a0c
 80018c8:	24000a10 	.word	0x24000a10
 80018cc:	2400072c 	.word	0x2400072c
 80018d0:	58020c00 	.word	0x58020c00
 80018d4:	0800211d 	.word	0x0800211d
 80018d8:	08002175 	.word	0x08002175
 80018dc:	080021cd 	.word	0x080021cd
 80018e0:	08002201 	.word	0x08002201
 80018e4:	2400080c 	.word	0x2400080c
 80018e8:	0800aab0 	.word	0x0800aab0

080018ec <RS485_Process>:
/**
 * @brief  Process RS485 communication (call in main loop)
 * @retval None
 */
void RS485_Process(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
    /* Update uptime */
    status.uptime = HAL_GetTick() / 1000;
 80018f0:	f001 f954 	bl	8002b9c <HAL_GetTick>
 80018f4:	4603      	mov	r3, r0
 80018f6:	4a04      	ldr	r2, [pc, #16]	@ (8001908 <RS485_Process+0x1c>)
 80018f8:	fba2 2303 	umull	r2, r3, r2, r3
 80018fc:	099b      	lsrs	r3, r3, #6
 80018fe:	4a03      	ldr	r2, [pc, #12]	@ (800190c <RS485_Process+0x20>)
 8001900:	6053      	str	r3, [r2, #4]
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	10624dd3 	.word	0x10624dd3
 800190c:	24000a10 	.word	0x24000a10

08001910 <RS485_SendPacket>:
 * @param  length: Data length
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendPacket(uint8_t destAddr, RS485_Command_t cmd, 
                                   const uint8_t* data, uint8_t length)
{
 8001910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001914:	b0cf      	sub	sp, #316	@ 0x13c
 8001916:	af02      	add	r7, sp, #8
 8001918:	4606      	mov	r6, r0
 800191a:	4608      	mov	r0, r1
 800191c:	f507 7198 	add.w	r1, r7, #304	@ 0x130
 8001920:	f5a1 7194 	sub.w	r1, r1, #296	@ 0x128
 8001924:	600a      	str	r2, [r1, #0]
 8001926:	4619      	mov	r1, r3
 8001928:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800192c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8001930:	4632      	mov	r2, r6
 8001932:	701a      	strb	r2, [r3, #0]
 8001934:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001938:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 800193c:	4602      	mov	r2, r0
 800193e:	701a      	strb	r2, [r3, #0]
 8001940:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001944:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001948:	460a      	mov	r2, r1
 800194a:	701a      	strb	r2, [r3, #0]
 800194c:	466b      	mov	r3, sp
 800194e:	461e      	mov	r6, r3
    if (length > 250) {
 8001950:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001954:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	2bfa      	cmp	r3, #250	@ 0xfa
 800195c:	d901      	bls.n	8001962 <RS485_SendPacket+0x52>
        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e204      	b.n	8001d6c <RS485_SendPacket+0x45c>
    }
    
    RS485_Packet_t packet;
    packet.startByte = RS485_START_BYTE;
 8001962:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001966:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800196a:	22aa      	movs	r2, #170	@ 0xaa
 800196c:	701a      	strb	r2, [r3, #0]
    packet.destAddr = destAddr;
 800196e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001972:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001976:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800197a:	f2a2 1221 	subw	r2, r2, #289	@ 0x121
 800197e:	7812      	ldrb	r2, [r2, #0]
 8001980:	705a      	strb	r2, [r3, #1]
    packet.srcAddr = myAddress;
 8001982:	4bc9      	ldr	r3, [pc, #804]	@ (8001ca8 <RS485_SendPacket+0x398>)
 8001984:	781a      	ldrb	r2, [r3, #0]
 8001986:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800198a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800198e:	709a      	strb	r2, [r3, #2]
    packet.command = cmd;
 8001990:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001994:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001998:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800199c:	f5a2 7291 	sub.w	r2, r2, #290	@ 0x122
 80019a0:	7812      	ldrb	r2, [r2, #0]
 80019a2:	70da      	strb	r2, [r3, #3]
    packet.length = length;
 80019a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80019a8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80019ac:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80019b0:	f2a2 1223 	subw	r2, r2, #291	@ 0x123
 80019b4:	7812      	ldrb	r2, [r2, #0]
 80019b6:	711a      	strb	r2, [r3, #4]
    
    if (length > 0 && data != NULL) {
 80019b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80019bc:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d016      	beq.n	80019f4 <RS485_SendPacket+0xe4>
 80019c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80019ca:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d00f      	beq.n	80019f4 <RS485_SendPacket+0xe4>
        memcpy(packet.data, data, length);
 80019d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80019d8:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80019dc:	7819      	ldrb	r1, [r3, #0]
 80019de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80019e2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80019e6:	f107 0218 	add.w	r2, r7, #24
 80019ea:	1d50      	adds	r0, r2, #5
 80019ec:	460a      	mov	r2, r1
 80019ee:	6819      	ldr	r1, [r3, #0]
 80019f0:	f008 f9c0 	bl	8009d74 <memcpy>
    }
    
    /* Calculate CRC over header and data */
    uint8_t crcBuffer[5 + length];
 80019f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80019f8:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	1d59      	adds	r1, r3, #5
 8001a00:	1e4b      	subs	r3, r1, #1
 8001a02:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001a06:	460a      	mov	r2, r1
 8001a08:	2300      	movs	r3, #0
 8001a0a:	603a      	str	r2, [r7, #0]
 8001a0c:	607b      	str	r3, [r7, #4]
 8001a0e:	f04f 0200 	mov.w	r2, #0
 8001a12:	f04f 0300 	mov.w	r3, #0
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	00c3      	lsls	r3, r0, #3
 8001a1a:	6838      	ldr	r0, [r7, #0]
 8001a1c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001a20:	6838      	ldr	r0, [r7, #0]
 8001a22:	00c2      	lsls	r2, r0, #3
 8001a24:	460a      	mov	r2, r1
 8001a26:	2300      	movs	r3, #0
 8001a28:	4692      	mov	sl, r2
 8001a2a:	469b      	mov	fp, r3
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	f04f 0300 	mov.w	r3, #0
 8001a34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001a38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001a3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001a40:	460b      	mov	r3, r1
 8001a42:	3307      	adds	r3, #7
 8001a44:	08db      	lsrs	r3, r3, #3
 8001a46:	00db      	lsls	r3, r3, #3
 8001a48:	ebad 0d03 	sub.w	sp, sp, r3
 8001a4c:	ab02      	add	r3, sp, #8
 8001a4e:	3300      	adds	r3, #0
 8001a50:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    crcBuffer[0] = packet.destAddr;
 8001a54:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a58:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001a5c:	785a      	ldrb	r2, [r3, #1]
 8001a5e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001a62:	701a      	strb	r2, [r3, #0]
    crcBuffer[1] = packet.srcAddr;
 8001a64:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a68:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001a6c:	789a      	ldrb	r2, [r3, #2]
 8001a6e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001a72:	705a      	strb	r2, [r3, #1]
    crcBuffer[2] = packet.command;
 8001a74:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a78:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001a7c:	78da      	ldrb	r2, [r3, #3]
 8001a7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001a82:	709a      	strb	r2, [r3, #2]
    crcBuffer[3] = packet.length;
 8001a84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a88:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001a8c:	791a      	ldrb	r2, [r3, #4]
 8001a8e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001a92:	70da      	strb	r2, [r3, #3]
    memcpy(&crcBuffer[4], packet.data, length);
 8001a94:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001a98:	1d18      	adds	r0, r3, #4
 8001a9a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a9e:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001aa2:	781a      	ldrb	r2, [r3, #0]
 8001aa4:	f107 0318 	add.w	r3, r7, #24
 8001aa8:	3305      	adds	r3, #5
 8001aaa:	4619      	mov	r1, r3
 8001aac:	f008 f962 	bl	8009d74 <memcpy>
    
    packet.checksum = RS485_CalculateCRC(crcBuffer, 4 + length);
 8001ab0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001ab4:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	3304      	adds	r3, #4
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8001ac6:	f000 f9b7 	bl	8001e38 <RS485_CalculateCRC>
 8001aca:	4603      	mov	r3, r0
 8001acc:	461a      	mov	r2, r3
 8001ace:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001ad2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001ad6:	f8a3 20ff 	strh.w	r2, [r3, #255]	@ 0xff
    packet.endByte = RS485_END_BYTE;
 8001ada:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001ade:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001ae2:	2255      	movs	r2, #85	@ 0x55
 8001ae4:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    
    /* Build packet buffer manually (to avoid struct padding issues) */
    uint16_t packetSize = 5 + length + 2 + 1; // header + data + crc + end
 8001ae8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001aec:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	3308      	adds	r3, #8
 8001af6:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
    uint8_t txBuffer[packetSize];
 8001afa:	f8b7 1126 	ldrh.w	r1, [r7, #294]	@ 0x126
 8001afe:	460b      	mov	r3, r1
 8001b00:	3b01      	subs	r3, #1
 8001b02:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001b06:	b28b      	uxth	r3, r1
 8001b08:	2200      	movs	r2, #0
 8001b0a:	4698      	mov	r8, r3
 8001b0c:	4691      	mov	r9, r2
 8001b0e:	f04f 0200 	mov.w	r2, #0
 8001b12:	f04f 0300 	mov.w	r3, #0
 8001b16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b22:	b28b      	uxth	r3, r1
 8001b24:	2200      	movs	r2, #0
 8001b26:	461c      	mov	r4, r3
 8001b28:	4615      	mov	r5, r2
 8001b2a:	f04f 0200 	mov.w	r2, #0
 8001b2e:	f04f 0300 	mov.w	r3, #0
 8001b32:	00eb      	lsls	r3, r5, #3
 8001b34:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b38:	00e2      	lsls	r2, r4, #3
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	3307      	adds	r3, #7
 8001b3e:	08db      	lsrs	r3, r3, #3
 8001b40:	00db      	lsls	r3, r3, #3
 8001b42:	ebad 0d03 	sub.w	sp, sp, r3
 8001b46:	ab02      	add	r3, sp, #8
 8001b48:	3300      	adds	r3, #0
 8001b4a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    
    txBuffer[0] = RS485_START_BYTE;
 8001b4e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001b52:	22aa      	movs	r2, #170	@ 0xaa
 8001b54:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = packet.destAddr;
 8001b56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001b5a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001b5e:	785a      	ldrb	r2, [r3, #1]
 8001b60:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001b64:	705a      	strb	r2, [r3, #1]
    txBuffer[2] = packet.srcAddr;
 8001b66:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001b6a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001b6e:	789a      	ldrb	r2, [r3, #2]
 8001b70:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001b74:	709a      	strb	r2, [r3, #2]
    txBuffer[3] = packet.command;
 8001b76:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001b7a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001b7e:	78da      	ldrb	r2, [r3, #3]
 8001b80:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001b84:	70da      	strb	r2, [r3, #3]
    txBuffer[4] = packet.length;
 8001b86:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001b8a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001b8e:	791a      	ldrb	r2, [r3, #4]
 8001b90:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001b94:	711a      	strb	r2, [r3, #4]
    if (length > 0) {
 8001b96:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001b9a:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d00d      	beq.n	8001bc0 <RS485_SendPacket+0x2b0>
        memcpy(&txBuffer[5], packet.data, length);
 8001ba4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001ba8:	1d58      	adds	r0, r3, #5
 8001baa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001bae:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001bb2:	781a      	ldrb	r2, [r3, #0]
 8001bb4:	f107 0318 	add.w	r3, r7, #24
 8001bb8:	3305      	adds	r3, #5
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f008 f8da 	bl	8009d74 <memcpy>
    }
    txBuffer[5 + length] = packet.checksum & 0xFF;         // CRC low byte
 8001bc0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001bc4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001bc8:	f8b3 30ff 	ldrh.w	r3, [r3, #255]	@ 0xff
 8001bcc:	b29a      	uxth	r2, r3
 8001bce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001bd2:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	3305      	adds	r3, #5
 8001bda:	b2d1      	uxtb	r1, r2
 8001bdc:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001be0:	54d1      	strb	r1, [r2, r3]
    txBuffer[5 + length + 1] = (packet.checksum >> 8) & 0xFF; // CRC high byte
 8001be2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001be6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001bea:	f8b3 30ff 	ldrh.w	r3, [r3, #255]	@ 0xff
 8001bee:	b29b      	uxth	r3, r3
 8001bf0:	0a1b      	lsrs	r3, r3, #8
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001bf8:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	3306      	adds	r3, #6
 8001c00:	b2d1      	uxtb	r1, r2
 8001c02:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001c06:	54d1      	strb	r1, [r2, r3]
    txBuffer[5 + length + 2] = RS485_END_BYTE;
 8001c08:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001c0c:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	3307      	adds	r3, #7
 8001c14:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001c18:	2155      	movs	r1, #85	@ 0x55
 8001c1a:	54d1      	strb	r1, [r2, r3]
    
    /* Set TX in progress flag */
    txInProgress = 1;
 8001c1c:	4b23      	ldr	r3, [pc, #140]	@ (8001cac <RS485_SendPacket+0x39c>)
 8001c1e:	2201      	movs	r2, #1
 8001c20:	701a      	strb	r2, [r3, #0]
    
    /* Disable UART RX interrupt during TX to prevent conflicts */
    __HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE);
 8001c22:	4b23      	ldr	r3, [pc, #140]	@ (8001cb0 <RS485_SendPacket+0x3a0>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	4b21      	ldr	r3, [pc, #132]	@ (8001cb0 <RS485_SendPacket+0x3a0>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f022 0220 	bic.w	r2, r2, #32
 8001c30:	601a      	str	r2, [r3, #0]
    
    /* Enable RS485 transmitter (COM pin = HIGH) */
    HAL_GPIO_WritePin(RS485_ANA_COM_GPIO_Port, RS485_ANA_COM_Pin, GPIO_PIN_SET);
 8001c32:	2201      	movs	r2, #1
 8001c34:	2110      	movs	r1, #16
 8001c36:	481f      	ldr	r0, [pc, #124]	@ (8001cb4 <RS485_SendPacket+0x3a4>)
 8001c38:	f002 fbec 	bl	8004414 <HAL_GPIO_WritePin>
    
    /* Small delay for transceiver switching - busy wait instead of HAL_Delay */
    /* At 480MHz, this gives ~1ms delay */
    for(volatile uint32_t i = 0; i < 240000; i++) {
 8001c3c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001c40:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	e00b      	b.n	8001c62 <RS485_SendPacket+0x352>
        __NOP();
 8001c4a:	bf00      	nop
    for(volatile uint32_t i = 0; i < 240000; i++) {
 8001c4c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001c50:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	1c5a      	adds	r2, r3, #1
 8001c58:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001c5c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001c66:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a12      	ldr	r2, [pc, #72]	@ (8001cb8 <RS485_SendPacket+0x3a8>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d9eb      	bls.n	8001c4a <RS485_SendPacket+0x33a>
    }
    
    /* Transmit packet */
    HAL_StatusTypeDef result = HAL_UART_Transmit(&huart2, txBuffer, 
 8001c72:	f8b7 2126 	ldrh.w	r2, [r7, #294]	@ 0x126
 8001c76:	2364      	movs	r3, #100	@ 0x64
 8001c78:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 8001c7c:	480c      	ldr	r0, [pc, #48]	@ (8001cb0 <RS485_SendPacket+0x3a0>)
 8001c7e:	f005 fbd8 	bl	8007432 <HAL_UART_Transmit>
 8001c82:	4603      	mov	r3, r0
 8001c84:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
                                                  packetSize, RS485_TIMEOUT_MS);
    
    /* Wait for transmission complete */
    while(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC) == RESET);
 8001c88:	bf00      	nop
 8001c8a:	4b09      	ldr	r3, [pc, #36]	@ (8001cb0 <RS485_SendPacket+0x3a0>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	69db      	ldr	r3, [r3, #28]
 8001c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c94:	2b40      	cmp	r3, #64	@ 0x40
 8001c96:	d1f8      	bne.n	8001c8a <RS485_SendPacket+0x37a>
    
    /* Small delay before switching back - busy wait instead of HAL_Delay */
    for(volatile uint32_t i = 0; i < 240000; i++) {
 8001c98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001c9c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	e016      	b.n	8001cd4 <RS485_SendPacket+0x3c4>
 8001ca6:	bf00      	nop
 8001ca8:	24000098 	.word	0x24000098
 8001cac:	24000a24 	.word	0x24000a24
 8001cb0:	2400072c 	.word	0x2400072c
 8001cb4:	58020c00 	.word	0x58020c00
 8001cb8:	0003a97f 	.word	0x0003a97f
        __NOP();
 8001cbc:	bf00      	nop
    for(volatile uint32_t i = 0; i < 240000; i++) {
 8001cbe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001cc2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	1c5a      	adds	r2, r3, #1
 8001cca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001cce:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001cd8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a27      	ldr	r2, [pc, #156]	@ (8001d7c <RS485_SendPacket+0x46c>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d9eb      	bls.n	8001cbc <RS485_SendPacket+0x3ac>
    }
    
    /* Switch back to receive mode (COM pin = LOW) */
    HAL_GPIO_WritePin(RS485_ANA_COM_GPIO_Port, RS485_ANA_COM_Pin, GPIO_PIN_RESET);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	2110      	movs	r1, #16
 8001ce8:	4825      	ldr	r0, [pc, #148]	@ (8001d80 <RS485_SendPacket+0x470>)
 8001cea:	f002 fb93 	bl	8004414 <HAL_GPIO_WritePin>
    
    /* Re-enable UART RX interrupt */
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 8001cee:	4b25      	ldr	r3, [pc, #148]	@ (8001d84 <RS485_SendPacket+0x474>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	4b23      	ldr	r3, [pc, #140]	@ (8001d84 <RS485_SendPacket+0x474>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f042 0220 	orr.w	r2, r2, #32
 8001cfc:	601a      	str	r2, [r3, #0]
    
    /* Clear TX in progress flag */
    txInProgress = 0;
 8001cfe:	4b22      	ldr	r3, [pc, #136]	@ (8001d88 <RS485_SendPacket+0x478>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	701a      	strb	r2, [r3, #0]
    
    if (result == HAL_OK) {
 8001d04:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d11a      	bne.n	8001d42 <RS485_SendPacket+0x432>
        status.txPacketCount++;
 8001d0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001d8c <RS485_SendPacket+0x47c>)
 8001d0e:	691b      	ldr	r3, [r3, #16]
 8001d10:	3301      	adds	r3, #1
 8001d12:	4a1e      	ldr	r2, [pc, #120]	@ (8001d8c <RS485_SendPacket+0x47c>)
 8001d14:	6113      	str	r3, [r2, #16]
        DEBUG_DEBUG("TX: Addr=0x%02X Cmd=0x%02X Len=%d", destAddr, cmd, length);
 8001d16:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d1a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8001d1e:	781a      	ldrb	r2, [r3, #0]
 8001d20:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d24:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 8001d28:	7819      	ldrb	r1, [r3, #0]
 8001d2a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d2e:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	9300      	str	r3, [sp, #0]
 8001d36:	460b      	mov	r3, r1
 8001d38:	4915      	ldr	r1, [pc, #84]	@ (8001d90 <RS485_SendPacket+0x480>)
 8001d3a:	2003      	movs	r0, #3
 8001d3c:	f7ff f80e 	bl	8000d5c <Debug_Print>
 8001d40:	e012      	b.n	8001d68 <RS485_SendPacket+0x458>
    } else {
        status.errorCount++;
 8001d42:	4b12      	ldr	r3, [pc, #72]	@ (8001d8c <RS485_SendPacket+0x47c>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	3301      	adds	r3, #1
 8001d48:	4a10      	ldr	r2, [pc, #64]	@ (8001d8c <RS485_SendPacket+0x47c>)
 8001d4a:	6093      	str	r3, [r2, #8]
        DEBUG_ERROR("TX Failed: Addr=0x%02X Cmd=0x%02X", destAddr, cmd);
 8001d4c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d50:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8001d54:	781a      	ldrb	r2, [r3, #0]
 8001d56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d5a:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	490c      	ldr	r1, [pc, #48]	@ (8001d94 <RS485_SendPacket+0x484>)
 8001d62:	2000      	movs	r0, #0
 8001d64:	f7fe fffa 	bl	8000d5c <Debug_Print>
    }
    
    return result;
 8001d68:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001d6c:	46b5      	mov	sp, r6
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8001d74:	46bd      	mov	sp, r7
 8001d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d7a:	bf00      	nop
 8001d7c:	0003a97f 	.word	0x0003a97f
 8001d80:	58020c00 	.word	0x58020c00
 8001d84:	2400072c 	.word	0x2400072c
 8001d88:	24000a24 	.word	0x24000a24
 8001d8c:	24000a10 	.word	0x24000a10
 8001d90:	0800aadc 	.word	0x0800aadc
 8001d94:	0800ab00 	.word	0x0800ab00

08001d98 <RS485_SendResponse>:
 * @param  length: Data length
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendResponse(uint8_t destAddr, RS485_Command_t cmd, 
                                     const uint8_t* data, uint8_t length)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	603a      	str	r2, [r7, #0]
 8001da0:	461a      	mov	r2, r3
 8001da2:	4603      	mov	r3, r0
 8001da4:	71fb      	strb	r3, [r7, #7]
 8001da6:	460b      	mov	r3, r1
 8001da8:	71bb      	strb	r3, [r7, #6]
 8001daa:	4613      	mov	r3, r2
 8001dac:	717b      	strb	r3, [r7, #5]
    return RS485_SendPacket(destAddr, cmd, data, length);
 8001dae:	797b      	ldrb	r3, [r7, #5]
 8001db0:	79b9      	ldrb	r1, [r7, #6]
 8001db2:	79f8      	ldrb	r0, [r7, #7]
 8001db4:	683a      	ldr	r2, [r7, #0]
 8001db6:	f7ff fdab 	bl	8001910 <RS485_SendPacket>
 8001dba:	4603      	mov	r3, r0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3708      	adds	r7, #8
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <RS485_SendError>:
 * @param  destAddr: Destination address
 * @param  error: Error code
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendError(uint8_t destAddr, RS485_Error_t error)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	4603      	mov	r3, r0
 8001dcc:	460a      	mov	r2, r1
 8001dce:	71fb      	strb	r3, [r7, #7]
 8001dd0:	4613      	mov	r3, r2
 8001dd2:	71bb      	strb	r3, [r7, #6]
    uint8_t errorData[2];
    errorData[0] = error;
 8001dd4:	79bb      	ldrb	r3, [r7, #6]
 8001dd6:	733b      	strb	r3, [r7, #12]
    errorData[1] = myAddress;
 8001dd8:	4b07      	ldr	r3, [pc, #28]	@ (8001df8 <RS485_SendError+0x34>)
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	737b      	strb	r3, [r7, #13]
    
    return RS485_SendPacket(destAddr, CMD_ERROR_RESPONSE, errorData, 2);
 8001dde:	f107 020c 	add.w	r2, r7, #12
 8001de2:	79f8      	ldrb	r0, [r7, #7]
 8001de4:	2302      	movs	r3, #2
 8001de6:	21ff      	movs	r1, #255	@ 0xff
 8001de8:	f7ff fd92 	bl	8001910 <RS485_SendPacket>
 8001dec:	4603      	mov	r3, r0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	24000098 	.word	0x24000098

08001dfc <RS485_RegisterCommandHandler>:
 * @param  handler: Handler function
 * @retval None
 */
void RS485_RegisterCommandHandler(RS485_Command_t cmd, 
                                  void (*handler)(const RS485_Packet_t* packet))
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	6039      	str	r1, [r7, #0]
 8001e06:	71fb      	strb	r3, [r7, #7]
    commandHandlers[cmd] = handler;
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	4905      	ldr	r1, [pc, #20]	@ (8001e20 <RS485_RegisterCommandHandler+0x24>)
 8001e0c:	683a      	ldr	r2, [r7, #0]
 8001e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001e12:	bf00      	nop
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	24000a28 	.word	0x24000a28

08001e24 <RS485_GetStatus>:
/**
 * @brief  Get protocol status
 * @retval Pointer to status structure
 */
RS485_Status_t* RS485_GetStatus(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
    return &status;
 8001e28:	4b02      	ldr	r3, [pc, #8]	@ (8001e34 <RS485_GetStatus+0x10>)
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	24000a10 	.word	0x24000a10

08001e38 <RS485_CalculateCRC>:
 * @param  data: Data buffer
 * @param  length: Data length
 * @retval CRC16 value
 */
uint16_t RS485_CalculateCRC(const uint8_t* data, uint16_t length)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	460b      	mov	r3, r1
 8001e42:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8001e44:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001e48:	81fb      	strh	r3, [r7, #14]
    
    for (uint16_t i = 0; i < length; i++) {
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	81bb      	strh	r3, [r7, #12]
 8001e4e:	e022      	b.n	8001e96 <RS485_CalculateCRC+0x5e>
        crc ^= data[i];
 8001e50:	89bb      	ldrh	r3, [r7, #12]
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	4413      	add	r3, r2
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	461a      	mov	r2, r3
 8001e5a:	89fb      	ldrh	r3, [r7, #14]
 8001e5c:	4053      	eors	r3, r2
 8001e5e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001e60:	2300      	movs	r3, #0
 8001e62:	72fb      	strb	r3, [r7, #11]
 8001e64:	e011      	b.n	8001e8a <RS485_CalculateCRC+0x52>
            if (crc & 0x0001) {
 8001e66:	89fb      	ldrh	r3, [r7, #14]
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d006      	beq.n	8001e7e <RS485_CalculateCRC+0x46>
                crc = (crc >> 1) ^ 0xA001;
 8001e70:	89fb      	ldrh	r3, [r7, #14]
 8001e72:	085b      	lsrs	r3, r3, #1
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	4b0d      	ldr	r3, [pc, #52]	@ (8001eac <RS485_CalculateCRC+0x74>)
 8001e78:	4053      	eors	r3, r2
 8001e7a:	81fb      	strh	r3, [r7, #14]
 8001e7c:	e002      	b.n	8001e84 <RS485_CalculateCRC+0x4c>
            } else {
                crc >>= 1;
 8001e7e:	89fb      	ldrh	r3, [r7, #14]
 8001e80:	085b      	lsrs	r3, r3, #1
 8001e82:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001e84:	7afb      	ldrb	r3, [r7, #11]
 8001e86:	3301      	adds	r3, #1
 8001e88:	72fb      	strb	r3, [r7, #11]
 8001e8a:	7afb      	ldrb	r3, [r7, #11]
 8001e8c:	2b07      	cmp	r3, #7
 8001e8e:	d9ea      	bls.n	8001e66 <RS485_CalculateCRC+0x2e>
    for (uint16_t i = 0; i < length; i++) {
 8001e90:	89bb      	ldrh	r3, [r7, #12]
 8001e92:	3301      	adds	r3, #1
 8001e94:	81bb      	strh	r3, [r7, #12]
 8001e96:	89ba      	ldrh	r2, [r7, #12]
 8001e98:	887b      	ldrh	r3, [r7, #2]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d3d8      	bcc.n	8001e50 <RS485_CalculateCRC+0x18>
            }
        }
    }
    
    return crc;
 8001e9e:	89fb      	ldrh	r3, [r7, #14]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3714      	adds	r7, #20
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	ffffa001 	.word	0xffffa001

08001eb0 <RS485_ProcessPacket>:
 * @brief  Process received packet (from raw buffer)
 * @param  buffer: Raw packet buffer
 * @retval None
 */
static void RS485_ProcessPacket(const uint8_t* buffer)
{
 8001eb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001eb4:	b0c9      	sub	sp, #292	@ 0x124
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ebc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001ec0:	6018      	str	r0, [r3, #0]
 8001ec2:	466b      	mov	r3, sp
 8001ec4:	461e      	mov	r6, r3
    /* Parse packet manually to handle variable length data */
    uint8_t destAddr = buffer[1];
 8001ec6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001eca:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    uint8_t srcAddr = buffer[2];
 8001ed8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001edc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	3302      	adds	r3, #2
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    uint8_t command = buffer[3];
 8001eea:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001eee:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	3303      	adds	r3, #3
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
    uint8_t length = buffer[4];
 8001efc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001f00:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	3304      	adds	r3, #4
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
    const uint8_t* data = &buffer[5];
 8001f0e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001f12:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	3305      	adds	r3, #5
 8001f1a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    
    /* CRC is at position 5 + length (2 bytes, little endian) */
    uint16_t receivedCRC = buffer[5 + length] | (buffer[5 + length + 1] << 8);
 8001f1e:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001f22:	3305      	adds	r3, #5
 8001f24:	461a      	mov	r2, r3
 8001f26:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001f2a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4413      	add	r3, r2
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	b21a      	sxth	r2, r3
 8001f36:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001f3a:	3306      	adds	r3, #6
 8001f3c:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8001f40:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 8001f44:	6809      	ldr	r1, [r1, #0]
 8001f46:	440b      	add	r3, r1
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	b21b      	sxth	r3, r3
 8001f4c:	021b      	lsls	r3, r3, #8
 8001f4e:	b21b      	sxth	r3, r3
 8001f50:	4313      	orrs	r3, r2
 8001f52:	b21b      	sxth	r3, r3
 8001f54:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    
    /* Verify checksum */
    uint8_t crcBuffer[4 + length];
 8001f58:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001f5c:	1d19      	adds	r1, r3, #4
 8001f5e:	1e4b      	subs	r3, r1, #1
 8001f60:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001f64:	460a      	mov	r2, r1
 8001f66:	2300      	movs	r3, #0
 8001f68:	4690      	mov	r8, r2
 8001f6a:	4699      	mov	r9, r3
 8001f6c:	f04f 0200 	mov.w	r2, #0
 8001f70:	f04f 0300 	mov.w	r3, #0
 8001f74:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f78:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f7c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001f80:	460a      	mov	r2, r1
 8001f82:	2300      	movs	r3, #0
 8001f84:	4614      	mov	r4, r2
 8001f86:	461d      	mov	r5, r3
 8001f88:	f04f 0200 	mov.w	r2, #0
 8001f8c:	f04f 0300 	mov.w	r3, #0
 8001f90:	00eb      	lsls	r3, r5, #3
 8001f92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f96:	00e2      	lsls	r2, r4, #3
 8001f98:	460b      	mov	r3, r1
 8001f9a:	3307      	adds	r3, #7
 8001f9c:	08db      	lsrs	r3, r3, #3
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	ebad 0d03 	sub.w	sp, sp, r3
 8001fa4:	466b      	mov	r3, sp
 8001fa6:	3300      	adds	r3, #0
 8001fa8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    crcBuffer[0] = destAddr;
 8001fac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001fb0:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001fb4:	701a      	strb	r2, [r3, #0]
    crcBuffer[1] = srcAddr;
 8001fb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001fba:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 8001fbe:	705a      	strb	r2, [r3, #1]
    crcBuffer[2] = command;
 8001fc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001fc4:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8001fc8:	709a      	strb	r2, [r3, #2]
    crcBuffer[3] = length;
 8001fca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001fce:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001fd2:	70da      	strb	r2, [r3, #3]
    if (length > 0) {
 8001fd4:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d009      	beq.n	8001ff0 <RS485_ProcessPacket+0x140>
        memcpy(&crcBuffer[4], data, length);
 8001fdc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001fe0:	3304      	adds	r3, #4
 8001fe2:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001fe6:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 8001fea:	4618      	mov	r0, r3
 8001fec:	f007 fec2 	bl	8009d74 <memcpy>
    }
    
    uint16_t calculatedCRC = RS485_CalculateCRC(crcBuffer, 4 + length);
 8001ff0:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	3304      	adds	r3, #4
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8002000:	f7ff ff1a 	bl	8001e38 <RS485_CalculateCRC>
 8002004:	4603      	mov	r3, r0
 8002006:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
    
    if (calculatedCRC != receivedCRC) {
 800200a:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 800200e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8002012:	429a      	cmp	r2, r3
 8002014:	d013      	beq.n	800203e <RS485_ProcessPacket+0x18e>
        DEBUG_ERROR("CRC Error: Expected 0x%04X, Got 0x%04X", 
 8002016:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 800201a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800201e:	493a      	ldr	r1, [pc, #232]	@ (8002108 <RS485_ProcessPacket+0x258>)
 8002020:	2000      	movs	r0, #0
 8002022:	f7fe fe9b 	bl	8000d5c <Debug_Print>
                   calculatedCRC, receivedCRC);
        status.errorCount++;
 8002026:	4b39      	ldr	r3, [pc, #228]	@ (800210c <RS485_ProcessPacket+0x25c>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	3301      	adds	r3, #1
 800202c:	4a37      	ldr	r2, [pc, #220]	@ (800210c <RS485_ProcessPacket+0x25c>)
 800202e:	6093      	str	r3, [r2, #8]
        RS485_SendError(srcAddr, RS485_ERR_INVALID_CHECKSUM);
 8002030:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8002034:	2101      	movs	r1, #1
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff fec4 	bl	8001dc4 <RS485_SendError>
        return;
 800203c:	e05d      	b.n	80020fa <RS485_ProcessPacket+0x24a>
    }
    
    /* Check if packet is for us */
    if (destAddr != myAddress && destAddr != RS485_ADDR_BROADCAST) {
 800203e:	4b34      	ldr	r3, [pc, #208]	@ (8002110 <RS485_ProcessPacket+0x260>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8002046:	429a      	cmp	r2, r3
 8002048:	d003      	beq.n	8002052 <RS485_ProcessPacket+0x1a2>
 800204a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800204e:	2b00      	cmp	r3, #0
 8002050:	d152      	bne.n	80020f8 <RS485_ProcessPacket+0x248>
        // Not for us - ignore silently
        return;
    }
    
    status.rxPacketCount++;
 8002052:	4b2e      	ldr	r3, [pc, #184]	@ (800210c <RS485_ProcessPacket+0x25c>)
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	3301      	adds	r3, #1
 8002058:	4a2c      	ldr	r2, [pc, #176]	@ (800210c <RS485_ProcessPacket+0x25c>)
 800205a:	60d3      	str	r3, [r2, #12]
    
    /* Build packet structure for handler */
    RS485_Packet_t packet;
    packet.destAddr = destAddr;
 800205c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002060:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002064:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8002068:	705a      	strb	r2, [r3, #1]
    packet.srcAddr = srcAddr;
 800206a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800206e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002072:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 8002076:	709a      	strb	r2, [r3, #2]
    packet.command = command;
 8002078:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800207c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002080:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002084:	70da      	strb	r2, [r3, #3]
    packet.length = length;
 8002086:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800208a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800208e:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8002092:	711a      	strb	r2, [r3, #4]
    if (length > 0 && length <= 250) {
 8002094:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8002098:	2b00      	cmp	r3, #0
 800209a:	d00d      	beq.n	80020b8 <RS485_ProcessPacket+0x208>
 800209c:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80020a0:	2bfa      	cmp	r3, #250	@ 0xfa
 80020a2:	d809      	bhi.n	80020b8 <RS485_ProcessPacket+0x208>
        memcpy(packet.data, data, length);
 80020a4:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 80020a8:	f107 0308 	add.w	r3, r7, #8
 80020ac:	3305      	adds	r3, #5
 80020ae:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 80020b2:	4618      	mov	r0, r3
 80020b4:	f007 fe5e 	bl	8009d74 <memcpy>
    }
    
    /* Call command handler if registered */
    if (commandHandlers[command] != NULL) {
 80020b8:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80020bc:	4a15      	ldr	r2, [pc, #84]	@ (8002114 <RS485_ProcessPacket+0x264>)
 80020be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d009      	beq.n	80020da <RS485_ProcessPacket+0x22a>
        commandHandlers[command](&packet);
 80020c6:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80020ca:	4a12      	ldr	r2, [pc, #72]	@ (8002114 <RS485_ProcessPacket+0x264>)
 80020cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020d0:	f107 0208 	add.w	r2, r7, #8
 80020d4:	4610      	mov	r0, r2
 80020d6:	4798      	blx	r3
 80020d8:	e00c      	b.n	80020f4 <RS485_ProcessPacket+0x244>
    } else {
        DEBUG_WARNING("Unhandled command: 0x%02X", command);
 80020da:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80020de:	461a      	mov	r2, r3
 80020e0:	490d      	ldr	r1, [pc, #52]	@ (8002118 <RS485_ProcessPacket+0x268>)
 80020e2:	2001      	movs	r0, #1
 80020e4:	f7fe fe3a 	bl	8000d5c <Debug_Print>
        RS485_SendError(srcAddr, RS485_ERR_INVALID_COMMAND);
 80020e8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80020ec:	2103      	movs	r1, #3
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7ff fe68 	bl	8001dc4 <RS485_SendError>
 80020f4:	46b5      	mov	sp, r6
 80020f6:	e001      	b.n	80020fc <RS485_ProcessPacket+0x24c>
        return;
 80020f8:	bf00      	nop
        return;
 80020fa:	46b5      	mov	sp, r6
    }
}
 80020fc:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8002100:	46bd      	mov	sp, r7
 8002102:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002106:	bf00      	nop
 8002108:	0800ab24 	.word	0x0800ab24
 800210c:	24000a10 	.word	0x24000a10
 8002110:	24000098 	.word	0x24000098
 8002114:	24000a28 	.word	0x24000a28
 8002118:	0800ab4c 	.word	0x0800ab4c

0800211c <RS485_HandlePing>:
 * @brief  Handle PING command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandlePing(const RS485_Packet_t* packet)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
    DEBUG_INFO("PING received from 0x%02X", packet->srcAddr);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	789b      	ldrb	r3, [r3, #2]
 8002128:	461a      	mov	r2, r3
 800212a:	490f      	ldr	r1, [pc, #60]	@ (8002168 <RS485_HandlePing+0x4c>)
 800212c:	2002      	movs	r0, #2
 800212e:	f7fe fe15 	bl	8000d5c <Debug_Print>
    HAL_StatusTypeDef result = RS485_SendResponse(packet->srcAddr, CMD_PING_RESPONSE, NULL, 0);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	7898      	ldrb	r0, [r3, #2]
 8002136:	2300      	movs	r3, #0
 8002138:	2200      	movs	r2, #0
 800213a:	2102      	movs	r1, #2
 800213c:	f7ff fe2c 	bl	8001d98 <RS485_SendResponse>
 8002140:	4603      	mov	r3, r0
 8002142:	73fb      	strb	r3, [r7, #15]
    if (result == HAL_OK) {
 8002144:	7bfb      	ldrb	r3, [r7, #15]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d104      	bne.n	8002154 <RS485_HandlePing+0x38>
        DEBUG_INFO("PING response sent");
 800214a:	4908      	ldr	r1, [pc, #32]	@ (800216c <RS485_HandlePing+0x50>)
 800214c:	2002      	movs	r0, #2
 800214e:	f7fe fe05 	bl	8000d5c <Debug_Print>
    } else {
        DEBUG_ERROR("PING response FAILED! Error=%d", result);
    }
}
 8002152:	e005      	b.n	8002160 <RS485_HandlePing+0x44>
        DEBUG_ERROR("PING response FAILED! Error=%d", result);
 8002154:	7bfb      	ldrb	r3, [r7, #15]
 8002156:	461a      	mov	r2, r3
 8002158:	4905      	ldr	r1, [pc, #20]	@ (8002170 <RS485_HandlePing+0x54>)
 800215a:	2000      	movs	r0, #0
 800215c:	f7fe fdfe 	bl	8000d5c <Debug_Print>
}
 8002160:	bf00      	nop
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	0800ab68 	.word	0x0800ab68
 800216c:	0800ab84 	.word	0x0800ab84
 8002170:	0800ab98 	.word	0x0800ab98

08002174 <RS485_HandleGetVersion>:
 * @brief  Handle GET_VERSION command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleGetVersion(const RS485_Packet_t* packet)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
    uint8_t versionData[8];
    versionData[0] = FW_VERSION_MAJOR;
 800217c:	2301      	movs	r3, #1
 800217e:	723b      	strb	r3, [r7, #8]
    versionData[1] = FW_VERSION_MINOR;
 8002180:	2300      	movs	r3, #0
 8002182:	727b      	strb	r3, [r7, #9]
    versionData[2] = FW_VERSION_PATCH;
 8002184:	2300      	movs	r3, #0
 8002186:	72bb      	strb	r3, [r7, #10]
    versionData[3] = FW_BUILD_NUMBER;
 8002188:	2301      	movs	r3, #1
 800218a:	72fb      	strb	r3, [r7, #11]
    versionData[4] = myAddress;
 800218c:	4b0d      	ldr	r3, [pc, #52]	@ (80021c4 <RS485_HandleGetVersion+0x50>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	733b      	strb	r3, [r7, #12]
    versionData[5] = 0; // Reserved
 8002192:	2300      	movs	r3, #0
 8002194:	737b      	strb	r3, [r7, #13]
    versionData[6] = 0; // Reserved
 8002196:	2300      	movs	r3, #0
 8002198:	73bb      	strb	r3, [r7, #14]
    versionData[7] = 0; // Reserved
 800219a:	2300      	movs	r3, #0
 800219c:	73fb      	strb	r3, [r7, #15]
    
    DEBUG_INFO("VERSION request from 0x%02X", packet->srcAddr);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	789b      	ldrb	r3, [r3, #2]
 80021a2:	461a      	mov	r2, r3
 80021a4:	4908      	ldr	r1, [pc, #32]	@ (80021c8 <RS485_HandleGetVersion+0x54>)
 80021a6:	2002      	movs	r0, #2
 80021a8:	f7fe fdd8 	bl	8000d5c <Debug_Print>
    RS485_SendResponse(packet->srcAddr, CMD_VERSION_RESPONSE, versionData, 8);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	7898      	ldrb	r0, [r3, #2]
 80021b0:	f107 0208 	add.w	r2, r7, #8
 80021b4:	2308      	movs	r3, #8
 80021b6:	2104      	movs	r1, #4
 80021b8:	f7ff fdee 	bl	8001d98 <RS485_SendResponse>
}
 80021bc:	bf00      	nop
 80021be:	3710      	adds	r7, #16
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	24000098 	.word	0x24000098
 80021c8:	0800abb8 	.word	0x0800abb8

080021cc <RS485_HandleHeartbeat>:
 * @brief  Handle HEARTBEAT command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleHeartbeat(const RS485_Packet_t* packet)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
    uint8_t heartbeatData[2];
    heartbeatData[0] = myAddress;
 80021d4:	4b08      	ldr	r3, [pc, #32]	@ (80021f8 <RS485_HandleHeartbeat+0x2c>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	733b      	strb	r3, [r7, #12]
    heartbeatData[1] = status.health;
 80021da:	4b08      	ldr	r3, [pc, #32]	@ (80021fc <RS485_HandleHeartbeat+0x30>)
 80021dc:	785b      	ldrb	r3, [r3, #1]
 80021de:	737b      	strb	r3, [r7, #13]
    
    RS485_SendResponse(packet->srcAddr, CMD_HEARTBEAT_RESPONSE, heartbeatData, 2);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	7898      	ldrb	r0, [r3, #2]
 80021e4:	f107 020c 	add.w	r2, r7, #12
 80021e8:	2302      	movs	r3, #2
 80021ea:	2106      	movs	r1, #6
 80021ec:	f7ff fdd4 	bl	8001d98 <RS485_SendResponse>
}
 80021f0:	bf00      	nop
 80021f2:	3710      	adds	r7, #16
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	24000098 	.word	0x24000098
 80021fc:	24000a10 	.word	0x24000a10

08002200 <RS485_HandleGetStatus>:
 * @brief  Handle GET_STATUS command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleGetStatus(const RS485_Packet_t* packet)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b086      	sub	sp, #24
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
    uint8_t statusData[16];
    statusData[0] = status.mcuId;
 8002208:	4b13      	ldr	r3, [pc, #76]	@ (8002258 <RS485_HandleGetStatus+0x58>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	723b      	strb	r3, [r7, #8]
    statusData[1] = status.health;
 800220e:	4b12      	ldr	r3, [pc, #72]	@ (8002258 <RS485_HandleGetStatus+0x58>)
 8002210:	785b      	ldrb	r3, [r3, #1]
 8002212:	727b      	strb	r3, [r7, #9]
    memcpy(&statusData[2], &status.uptime, 4);
 8002214:	4b10      	ldr	r3, [pc, #64]	@ (8002258 <RS485_HandleGetStatus+0x58>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f8c7 300a 	str.w	r3, [r7, #10]
    memcpy(&statusData[6], &status.errorCount, 4);
 800221c:	4b0e      	ldr	r3, [pc, #56]	@ (8002258 <RS485_HandleGetStatus+0x58>)
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f8c7 300e 	str.w	r3, [r7, #14]
    memcpy(&statusData[10], &status.rxPacketCount, 4);
 8002224:	4b0c      	ldr	r3, [pc, #48]	@ (8002258 <RS485_HandleGetStatus+0x58>)
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	f8c7 3012 	str.w	r3, [r7, #18]
    memcpy(&statusData[14], &status.txPacketCount, 2);
 800222c:	4b0a      	ldr	r3, [pc, #40]	@ (8002258 <RS485_HandleGetStatus+0x58>)
 800222e:	8a1b      	ldrh	r3, [r3, #16]
 8002230:	82fb      	strh	r3, [r7, #22]
    
    DEBUG_INFO("STATUS request from 0x%02X", packet->srcAddr);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	789b      	ldrb	r3, [r3, #2]
 8002236:	461a      	mov	r2, r3
 8002238:	4908      	ldr	r1, [pc, #32]	@ (800225c <RS485_HandleGetStatus+0x5c>)
 800223a:	2002      	movs	r0, #2
 800223c:	f7fe fd8e 	bl	8000d5c <Debug_Print>
    RS485_SendResponse(packet->srcAddr, CMD_STATUS_RESPONSE, statusData, 16);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	7898      	ldrb	r0, [r3, #2]
 8002244:	f107 0208 	add.w	r2, r7, #8
 8002248:	2310      	movs	r3, #16
 800224a:	2111      	movs	r1, #17
 800224c:	f7ff fda4 	bl	8001d98 <RS485_SendResponse>
}
 8002250:	bf00      	nop
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	24000a10 	.word	0x24000a10
 800225c:	0800abd4 	.word	0x0800abd4

08002260 <HAL_UART_RxCpltCallback>:
 * @brief  UART Receive Complete Callback
 * @param  huart: UART handle
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a0d      	ldr	r2, [pc, #52]	@ (80022a4 <HAL_UART_RxCpltCallback+0x44>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d114      	bne.n	800229c <HAL_UART_RxCpltCallback+0x3c>
        /* Ignore RX during TX (loopback prevention) */
        if (txInProgress) {
 8002272:	4b0d      	ldr	r3, [pc, #52]	@ (80022a8 <HAL_UART_RxCpltCallback+0x48>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b00      	cmp	r3, #0
 800227a:	d005      	beq.n	8002288 <HAL_UART_RxCpltCallback+0x28>
            // RX ignored during TX (no debug in interrupt!)
            HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 800227c:	2201      	movs	r2, #1
 800227e:	490b      	ldr	r1, [pc, #44]	@ (80022ac <HAL_UART_RxCpltCallback+0x4c>)
 8002280:	480b      	ldr	r0, [pc, #44]	@ (80022b0 <HAL_UART_RxCpltCallback+0x50>)
 8002282:	f005 f965 	bl	8007550 <HAL_UART_Receive_IT>
            return;
 8002286:	e009      	b.n	800229c <HAL_UART_RxCpltCallback+0x3c>
        }
        
        // Process received byte (no debug in interrupt!)
        RS485_ProcessReceivedByte(rxBuffer[0]);
 8002288:	4b08      	ldr	r3, [pc, #32]	@ (80022ac <HAL_UART_RxCpltCallback+0x4c>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	4618      	mov	r0, r3
 800228e:	f000 f811 	bl	80022b4 <RS485_ProcessReceivedByte>
        HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8002292:	2201      	movs	r2, #1
 8002294:	4905      	ldr	r1, [pc, #20]	@ (80022ac <HAL_UART_RxCpltCallback+0x4c>)
 8002296:	4806      	ldr	r0, [pc, #24]	@ (80022b0 <HAL_UART_RxCpltCallback+0x50>)
 8002298:	f005 f95a 	bl	8007550 <HAL_UART_Receive_IT>
    }
}
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	40004400 	.word	0x40004400
 80022a8:	24000a24 	.word	0x24000a24
 80022ac:	2400080c 	.word	0x2400080c
 80022b0:	2400072c 	.word	0x2400072c

080022b4 <RS485_ProcessReceivedByte>:
 * @brief  Process received byte
 * @param  byte: Received byte
 * @retval None
 */
static void RS485_ProcessReceivedByte(uint8_t byte)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	71fb      	strb	r3, [r7, #7]
    static uint16_t packetIndex = 0;
    static uint8_t expectedLength = 0;
    static uint32_t lastByteTime = 0;
    
    /* Reset parser if no byte received for >500ms (inter-packet timeout) */
    uint32_t now = HAL_GetTick();
 80022be:	f000 fc6d 	bl	8002b9c <HAL_GetTick>
 80022c2:	60f8      	str	r0, [r7, #12]
    if (now - lastByteTime > 500 && packetIndex > 0) {
 80022c4:	4b30      	ldr	r3, [pc, #192]	@ (8002388 <RS485_ProcessReceivedByte+0xd4>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80022d0:	d909      	bls.n	80022e6 <RS485_ProcessReceivedByte+0x32>
 80022d2:	4b2e      	ldr	r3, [pc, #184]	@ (800238c <RS485_ProcessReceivedByte+0xd8>)
 80022d4:	881b      	ldrh	r3, [r3, #0]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d005      	beq.n	80022e6 <RS485_ProcessReceivedByte+0x32>
        // Timeout - reset parser (no debug in interrupt!)
        packetIndex = 0;
 80022da:	4b2c      	ldr	r3, [pc, #176]	@ (800238c <RS485_ProcessReceivedByte+0xd8>)
 80022dc:	2200      	movs	r2, #0
 80022de:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 80022e0:	4b2b      	ldr	r3, [pc, #172]	@ (8002390 <RS485_ProcessReceivedByte+0xdc>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	701a      	strb	r2, [r3, #0]
    }
    lastByteTime = now;
 80022e6:	4a28      	ldr	r2, [pc, #160]	@ (8002388 <RS485_ProcessReceivedByte+0xd4>)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6013      	str	r3, [r2, #0]
    
    if (packetIndex == 0 && byte != RS485_START_BYTE) {
 80022ec:	4b27      	ldr	r3, [pc, #156]	@ (800238c <RS485_ProcessReceivedByte+0xd8>)
 80022ee:	881b      	ldrh	r3, [r3, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d102      	bne.n	80022fa <RS485_ProcessReceivedByte+0x46>
 80022f4:	79fb      	ldrb	r3, [r7, #7]
 80022f6:	2baa      	cmp	r3, #170	@ 0xaa
 80022f8:	d142      	bne.n	8002380 <RS485_ProcessReceivedByte+0xcc>
        // Waiting for START byte (no debug in interrupt!)
        return; // Wait for start byte
    }
    
    packetBuffer[packetIndex++] = byte;
 80022fa:	4b24      	ldr	r3, [pc, #144]	@ (800238c <RS485_ProcessReceivedByte+0xd8>)
 80022fc:	881b      	ldrh	r3, [r3, #0]
 80022fe:	1c5a      	adds	r2, r3, #1
 8002300:	b291      	uxth	r1, r2
 8002302:	4a22      	ldr	r2, [pc, #136]	@ (800238c <RS485_ProcessReceivedByte+0xd8>)
 8002304:	8011      	strh	r1, [r2, #0]
 8002306:	4619      	mov	r1, r3
 8002308:	4a22      	ldr	r2, [pc, #136]	@ (8002394 <RS485_ProcessReceivedByte+0xe0>)
 800230a:	79fb      	ldrb	r3, [r7, #7]
 800230c:	5453      	strb	r3, [r2, r1]
    // Packet byte stored (no debug in interrupt!)
    
    /* Get expected length from packet header */
    if (packetIndex == 5) {
 800230e:	4b1f      	ldr	r3, [pc, #124]	@ (800238c <RS485_ProcessReceivedByte+0xd8>)
 8002310:	881b      	ldrh	r3, [r3, #0]
 8002312:	2b05      	cmp	r3, #5
 8002314:	d103      	bne.n	800231e <RS485_ProcessReceivedByte+0x6a>
        expectedLength = packetBuffer[4]; // Length field
 8002316:	4b1f      	ldr	r3, [pc, #124]	@ (8002394 <RS485_ProcessReceivedByte+0xe0>)
 8002318:	791a      	ldrb	r2, [r3, #4]
 800231a:	4b1d      	ldr	r3, [pc, #116]	@ (8002390 <RS485_ProcessReceivedByte+0xdc>)
 800231c:	701a      	strb	r2, [r3, #0]
    }
    
    /* Check if we have complete packet */
    if (packetIndex >= 8 && packetIndex >= (5 + expectedLength + 3)) {
 800231e:	4b1b      	ldr	r3, [pc, #108]	@ (800238c <RS485_ProcessReceivedByte+0xd8>)
 8002320:	881b      	ldrh	r3, [r3, #0]
 8002322:	2b07      	cmp	r3, #7
 8002324:	d91c      	bls.n	8002360 <RS485_ProcessReceivedByte+0xac>
 8002326:	4b1a      	ldr	r3, [pc, #104]	@ (8002390 <RS485_ProcessReceivedByte+0xdc>)
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	3307      	adds	r3, #7
 800232c:	4a17      	ldr	r2, [pc, #92]	@ (800238c <RS485_ProcessReceivedByte+0xd8>)
 800232e:	8812      	ldrh	r2, [r2, #0]
 8002330:	4293      	cmp	r3, r2
 8002332:	da15      	bge.n	8002360 <RS485_ProcessReceivedByte+0xac>
        // Packet complete (no debug in interrupt!)
        /* Verify end byte */
        if (packetBuffer[packetIndex - 1] == RS485_END_BYTE) {
 8002334:	4b15      	ldr	r3, [pc, #84]	@ (800238c <RS485_ProcessReceivedByte+0xd8>)
 8002336:	881b      	ldrh	r3, [r3, #0]
 8002338:	3b01      	subs	r3, #1
 800233a:	4a16      	ldr	r2, [pc, #88]	@ (8002394 <RS485_ProcessReceivedByte+0xe0>)
 800233c:	5cd3      	ldrb	r3, [r2, r3]
 800233e:	2b55      	cmp	r3, #85	@ 0x55
 8002340:	d103      	bne.n	800234a <RS485_ProcessReceivedByte+0x96>
            // Valid packet - process it (no debug in interrupt!)
            RS485_ProcessPacket(packetBuffer);
 8002342:	4814      	ldr	r0, [pc, #80]	@ (8002394 <RS485_ProcessReceivedByte+0xe0>)
 8002344:	f7ff fdb4 	bl	8001eb0 <RS485_ProcessPacket>
 8002348:	e004      	b.n	8002354 <RS485_ProcessReceivedByte+0xa0>
        } else {
            // Invalid end byte (no debug in interrupt!)
            status.errorCount++;
 800234a:	4b13      	ldr	r3, [pc, #76]	@ (8002398 <RS485_ProcessReceivedByte+0xe4>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	3301      	adds	r3, #1
 8002350:	4a11      	ldr	r2, [pc, #68]	@ (8002398 <RS485_ProcessReceivedByte+0xe4>)
 8002352:	6093      	str	r3, [r2, #8]
        }
        packetIndex = 0;
 8002354:	4b0d      	ldr	r3, [pc, #52]	@ (800238c <RS485_ProcessReceivedByte+0xd8>)
 8002356:	2200      	movs	r2, #0
 8002358:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 800235a:	4b0d      	ldr	r3, [pc, #52]	@ (8002390 <RS485_ProcessReceivedByte+0xdc>)
 800235c:	2200      	movs	r2, #0
 800235e:	701a      	strb	r2, [r3, #0]
    }
    
    /* Prevent buffer overflow */
    if (packetIndex >= RS485_MAX_PACKET_SIZE) {
 8002360:	4b0a      	ldr	r3, [pc, #40]	@ (800238c <RS485_ProcessReceivedByte+0xd8>)
 8002362:	881b      	ldrh	r3, [r3, #0]
 8002364:	2bff      	cmp	r3, #255	@ 0xff
 8002366:	d90c      	bls.n	8002382 <RS485_ProcessReceivedByte+0xce>
        packetIndex = 0;
 8002368:	4b08      	ldr	r3, [pc, #32]	@ (800238c <RS485_ProcessReceivedByte+0xd8>)
 800236a:	2200      	movs	r2, #0
 800236c:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 800236e:	4b08      	ldr	r3, [pc, #32]	@ (8002390 <RS485_ProcessReceivedByte+0xdc>)
 8002370:	2200      	movs	r2, #0
 8002372:	701a      	strb	r2, [r3, #0]
        // Buffer overflow (no debug in interrupt!)
        status.errorCount++;
 8002374:	4b08      	ldr	r3, [pc, #32]	@ (8002398 <RS485_ProcessReceivedByte+0xe4>)
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	3301      	adds	r3, #1
 800237a:	4a07      	ldr	r2, [pc, #28]	@ (8002398 <RS485_ProcessReceivedByte+0xe4>)
 800237c:	6093      	str	r3, [r2, #8]
 800237e:	e000      	b.n	8002382 <RS485_ProcessReceivedByte+0xce>
        return; // Wait for start byte
 8002380:	bf00      	nop
    }
}
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	24000e28 	.word	0x24000e28
 800238c:	24000e2c 	.word	0x24000e2c
 8002390:	24000e2e 	.word	0x24000e2e
 8002394:	24000e30 	.word	0x24000e30
 8002398:	24000a10 	.word	0x24000a10

0800239c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023a2:	4b0a      	ldr	r3, [pc, #40]	@ (80023cc <HAL_MspInit+0x30>)
 80023a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80023a8:	4a08      	ldr	r2, [pc, #32]	@ (80023cc <HAL_MspInit+0x30>)
 80023aa:	f043 0302 	orr.w	r3, r3, #2
 80023ae:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80023b2:	4b06      	ldr	r3, [pc, #24]	@ (80023cc <HAL_MspInit+0x30>)
 80023b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80023b8:	f003 0302 	and.w	r3, r3, #2
 80023bc:	607b      	str	r3, [r7, #4]
 80023be:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023c0:	bf00      	nop
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr
 80023cc:	58024400 	.word	0x58024400

080023d0 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b0ba      	sub	sp, #232	@ 0xe8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023d8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	605a      	str	r2, [r3, #4]
 80023e2:	609a      	str	r2, [r3, #8]
 80023e4:	60da      	str	r2, [r3, #12]
 80023e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023e8:	f107 0310 	add.w	r3, r7, #16
 80023ec:	22c0      	movs	r2, #192	@ 0xc0
 80023ee:	2100      	movs	r1, #0
 80023f0:	4618      	mov	r0, r3
 80023f2:	f007 fc8b 	bl	8009d0c <memset>
  if(hfdcan->Instance==FDCAN1)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a27      	ldr	r2, [pc, #156]	@ (8002498 <HAL_FDCAN_MspInit+0xc8>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d146      	bne.n	800248e <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002400:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002404:	f04f 0300 	mov.w	r3, #0
 8002408:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 800240c:	2300      	movs	r3, #0
 800240e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002412:	f107 0310 	add.w	r3, r7, #16
 8002416:	4618      	mov	r0, r3
 8002418:	f003 f850 	bl	80054bc <HAL_RCCEx_PeriphCLKConfig>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8002422:	f7ff fa07 	bl	8001834 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002426:	4b1d      	ldr	r3, [pc, #116]	@ (800249c <HAL_FDCAN_MspInit+0xcc>)
 8002428:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800242c:	4a1b      	ldr	r2, [pc, #108]	@ (800249c <HAL_FDCAN_MspInit+0xcc>)
 800242e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002432:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8002436:	4b19      	ldr	r3, [pc, #100]	@ (800249c <HAL_FDCAN_MspInit+0xcc>)
 8002438:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800243c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002440:	60fb      	str	r3, [r7, #12]
 8002442:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002444:	4b15      	ldr	r3, [pc, #84]	@ (800249c <HAL_FDCAN_MspInit+0xcc>)
 8002446:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800244a:	4a14      	ldr	r2, [pc, #80]	@ (800249c <HAL_FDCAN_MspInit+0xcc>)
 800244c:	f043 0301 	orr.w	r3, r3, #1
 8002450:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002454:	4b11      	ldr	r3, [pc, #68]	@ (800249c <HAL_FDCAN_MspInit+0xcc>)
 8002456:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	60bb      	str	r3, [r7, #8]
 8002460:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002462:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002466:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246a:	2302      	movs	r3, #2
 800246c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002470:	2300      	movs	r3, #0
 8002472:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002476:	2300      	movs	r3, #0
 8002478:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800247c:	2309      	movs	r3, #9
 800247e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002482:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002486:	4619      	mov	r1, r3
 8002488:	4805      	ldr	r0, [pc, #20]	@ (80024a0 <HAL_FDCAN_MspInit+0xd0>)
 800248a:	f001 fe13 	bl	80040b4 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800248e:	bf00      	nop
 8002490:	37e8      	adds	r7, #232	@ 0xe8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	4000a000 	.word	0x4000a000
 800249c:	58024400 	.word	0x58024400
 80024a0:	58020000 	.word	0x58020000

080024a4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b0bc      	sub	sp, #240	@ 0xf0
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ac:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	60da      	str	r2, [r3, #12]
 80024ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024bc:	f107 0318 	add.w	r3, r7, #24
 80024c0:	22c0      	movs	r2, #192	@ 0xc0
 80024c2:	2100      	movs	r1, #0
 80024c4:	4618      	mov	r0, r3
 80024c6:	f007 fc21 	bl	8009d0c <memset>
  if(hspi->Instance==SPI1)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a4c      	ldr	r2, [pc, #304]	@ (8002600 <HAL_SPI_MspInit+0x15c>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d145      	bne.n	8002560 <HAL_SPI_MspInit+0xbc>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80024d4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024d8:	f04f 0300 	mov.w	r3, #0
 80024dc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80024e0:	2300      	movs	r3, #0
 80024e2:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024e4:	f107 0318 	add.w	r3, r7, #24
 80024e8:	4618      	mov	r0, r3
 80024ea:	f002 ffe7 	bl	80054bc <HAL_RCCEx_PeriphCLKConfig>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80024f4:	f7ff f99e 	bl	8001834 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80024f8:	4b42      	ldr	r3, [pc, #264]	@ (8002604 <HAL_SPI_MspInit+0x160>)
 80024fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024fe:	4a41      	ldr	r2, [pc, #260]	@ (8002604 <HAL_SPI_MspInit+0x160>)
 8002500:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002504:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002508:	4b3e      	ldr	r3, [pc, #248]	@ (8002604 <HAL_SPI_MspInit+0x160>)
 800250a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800250e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002512:	617b      	str	r3, [r7, #20]
 8002514:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002516:	4b3b      	ldr	r3, [pc, #236]	@ (8002604 <HAL_SPI_MspInit+0x160>)
 8002518:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800251c:	4a39      	ldr	r2, [pc, #228]	@ (8002604 <HAL_SPI_MspInit+0x160>)
 800251e:	f043 0301 	orr.w	r3, r3, #1
 8002522:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002526:	4b37      	ldr	r3, [pc, #220]	@ (8002604 <HAL_SPI_MspInit+0x160>)
 8002528:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800252c:	f003 0301 	and.w	r3, r3, #1
 8002530:	613b      	str	r3, [r7, #16]
 8002532:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002534:	23e0      	movs	r3, #224	@ 0xe0
 8002536:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800253a:	2302      	movs	r3, #2
 800253c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002540:	2300      	movs	r3, #0
 8002542:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002546:	2300      	movs	r3, #0
 8002548:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800254c:	2305      	movs	r3, #5
 800254e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002552:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002556:	4619      	mov	r1, r3
 8002558:	482b      	ldr	r0, [pc, #172]	@ (8002608 <HAL_SPI_MspInit+0x164>)
 800255a:	f001 fdab 	bl	80040b4 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }

}
 800255e:	e04a      	b.n	80025f6 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI4)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a29      	ldr	r2, [pc, #164]	@ (800260c <HAL_SPI_MspInit+0x168>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d145      	bne.n	80025f6 <HAL_SPI_MspInit+0x152>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 800256a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800256e:	f04f 0300 	mov.w	r3, #0
 8002572:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8002576:	2300      	movs	r3, #0
 8002578:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800257a:	f107 0318 	add.w	r3, r7, #24
 800257e:	4618      	mov	r0, r3
 8002580:	f002 ff9c 	bl	80054bc <HAL_RCCEx_PeriphCLKConfig>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <HAL_SPI_MspInit+0xea>
      Error_Handler();
 800258a:	f7ff f953 	bl	8001834 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800258e:	4b1d      	ldr	r3, [pc, #116]	@ (8002604 <HAL_SPI_MspInit+0x160>)
 8002590:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002594:	4a1b      	ldr	r2, [pc, #108]	@ (8002604 <HAL_SPI_MspInit+0x160>)
 8002596:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800259a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800259e:	4b19      	ldr	r3, [pc, #100]	@ (8002604 <HAL_SPI_MspInit+0x160>)
 80025a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025a8:	60fb      	str	r3, [r7, #12]
 80025aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80025ac:	4b15      	ldr	r3, [pc, #84]	@ (8002604 <HAL_SPI_MspInit+0x160>)
 80025ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025b2:	4a14      	ldr	r2, [pc, #80]	@ (8002604 <HAL_SPI_MspInit+0x160>)
 80025b4:	f043 0310 	orr.w	r3, r3, #16
 80025b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025bc:	4b11      	ldr	r3, [pc, #68]	@ (8002604 <HAL_SPI_MspInit+0x160>)
 80025be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025c2:	f003 0310 	and.w	r3, r3, #16
 80025c6:	60bb      	str	r3, [r7, #8]
 80025c8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80025ca:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80025ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d2:	2302      	movs	r3, #2
 80025d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d8:	2300      	movs	r3, #0
 80025da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025de:	2300      	movs	r3, #0
 80025e0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80025e4:	2305      	movs	r3, #5
 80025e6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025ea:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80025ee:	4619      	mov	r1, r3
 80025f0:	4807      	ldr	r0, [pc, #28]	@ (8002610 <HAL_SPI_MspInit+0x16c>)
 80025f2:	f001 fd5f 	bl	80040b4 <HAL_GPIO_Init>
}
 80025f6:	bf00      	nop
 80025f8:	37f0      	adds	r7, #240	@ 0xf0
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	40013000 	.word	0x40013000
 8002604:	58024400 	.word	0x58024400
 8002608:	58020000 	.word	0x58020000
 800260c:	40013400 	.word	0x40013400
 8002610:	58021000 	.word	0x58021000

08002614 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b0bc      	sub	sp, #240	@ 0xf0
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800261c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	609a      	str	r2, [r3, #8]
 8002628:	60da      	str	r2, [r3, #12]
 800262a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800262c:	f107 0318 	add.w	r3, r7, #24
 8002630:	22c0      	movs	r2, #192	@ 0xc0
 8002632:	2100      	movs	r1, #0
 8002634:	4618      	mov	r0, r3
 8002636:	f007 fb69 	bl	8009d0c <memset>
  if(huart->Instance==USART1)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a51      	ldr	r2, [pc, #324]	@ (8002784 <HAL_UART_MspInit+0x170>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d147      	bne.n	80026d4 <HAL_UART_MspInit+0xc0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002644:	f04f 0201 	mov.w	r2, #1
 8002648:	f04f 0300 	mov.w	r3, #0
 800264c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8002650:	2300      	movs	r3, #0
 8002652:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002656:	f107 0318 	add.w	r3, r7, #24
 800265a:	4618      	mov	r0, r3
 800265c:	f002 ff2e 	bl	80054bc <HAL_RCCEx_PeriphCLKConfig>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d001      	beq.n	800266a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002666:	f7ff f8e5 	bl	8001834 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800266a:	4b47      	ldr	r3, [pc, #284]	@ (8002788 <HAL_UART_MspInit+0x174>)
 800266c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002670:	4a45      	ldr	r2, [pc, #276]	@ (8002788 <HAL_UART_MspInit+0x174>)
 8002672:	f043 0310 	orr.w	r3, r3, #16
 8002676:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800267a:	4b43      	ldr	r3, [pc, #268]	@ (8002788 <HAL_UART_MspInit+0x174>)
 800267c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002680:	f003 0310 	and.w	r3, r3, #16
 8002684:	617b      	str	r3, [r7, #20]
 8002686:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002688:	4b3f      	ldr	r3, [pc, #252]	@ (8002788 <HAL_UART_MspInit+0x174>)
 800268a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800268e:	4a3e      	ldr	r2, [pc, #248]	@ (8002788 <HAL_UART_MspInit+0x174>)
 8002690:	f043 0302 	orr.w	r3, r3, #2
 8002694:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002698:	4b3b      	ldr	r3, [pc, #236]	@ (8002788 <HAL_UART_MspInit+0x174>)
 800269a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	613b      	str	r3, [r7, #16]
 80026a4:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80026a6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80026aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ae:	2302      	movs	r3, #2
 80026b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b4:	2300      	movs	r3, #0
 80026b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ba:	2300      	movs	r3, #0
 80026bc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80026c0:	2304      	movs	r3, #4
 80026c2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026c6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80026ca:	4619      	mov	r1, r3
 80026cc:	482f      	ldr	r0, [pc, #188]	@ (800278c <HAL_UART_MspInit+0x178>)
 80026ce:	f001 fcf1 	bl	80040b4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80026d2:	e052      	b.n	800277a <HAL_UART_MspInit+0x166>
  else if(huart->Instance==USART2)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a2d      	ldr	r2, [pc, #180]	@ (8002790 <HAL_UART_MspInit+0x17c>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d14d      	bne.n	800277a <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80026de:	f04f 0202 	mov.w	r2, #2
 80026e2:	f04f 0300 	mov.w	r3, #0
 80026e6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80026ea:	2300      	movs	r3, #0
 80026ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026f0:	f107 0318 	add.w	r3, r7, #24
 80026f4:	4618      	mov	r0, r3
 80026f6:	f002 fee1 	bl	80054bc <HAL_RCCEx_PeriphCLKConfig>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8002700:	f7ff f898 	bl	8001834 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002704:	4b20      	ldr	r3, [pc, #128]	@ (8002788 <HAL_UART_MspInit+0x174>)
 8002706:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800270a:	4a1f      	ldr	r2, [pc, #124]	@ (8002788 <HAL_UART_MspInit+0x174>)
 800270c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002710:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002714:	4b1c      	ldr	r3, [pc, #112]	@ (8002788 <HAL_UART_MspInit+0x174>)
 8002716:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800271a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800271e:	60fb      	str	r3, [r7, #12]
 8002720:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002722:	4b19      	ldr	r3, [pc, #100]	@ (8002788 <HAL_UART_MspInit+0x174>)
 8002724:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002728:	4a17      	ldr	r2, [pc, #92]	@ (8002788 <HAL_UART_MspInit+0x174>)
 800272a:	f043 0308 	orr.w	r3, r3, #8
 800272e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002732:	4b15      	ldr	r3, [pc, #84]	@ (8002788 <HAL_UART_MspInit+0x174>)
 8002734:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002738:	f003 0308 	and.w	r3, r3, #8
 800273c:	60bb      	str	r3, [r7, #8]
 800273e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS485_ANA_TX_Pin|RS485_ANA_RX_Pin;
 8002740:	2360      	movs	r3, #96	@ 0x60
 8002742:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002746:	2302      	movs	r3, #2
 8002748:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274c:	2300      	movs	r3, #0
 800274e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002752:	2300      	movs	r3, #0
 8002754:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002758:	2307      	movs	r3, #7
 800275a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800275e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002762:	4619      	mov	r1, r3
 8002764:	480b      	ldr	r0, [pc, #44]	@ (8002794 <HAL_UART_MspInit+0x180>)
 8002766:	f001 fca5 	bl	80040b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800276a:	2200      	movs	r2, #0
 800276c:	2100      	movs	r1, #0
 800276e:	2026      	movs	r0, #38	@ 0x26
 8002770:	f000 fb2b 	bl	8002dca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002774:	2026      	movs	r0, #38	@ 0x26
 8002776:	f000 fb42 	bl	8002dfe <HAL_NVIC_EnableIRQ>
}
 800277a:	bf00      	nop
 800277c:	37f0      	adds	r7, #240	@ 0xf0
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	40011000 	.word	0x40011000
 8002788:	58024400 	.word	0x58024400
 800278c:	58020400 	.word	0x58020400
 8002790:	40004400 	.word	0x40004400
 8002794:	58020c00 	.word	0x58020c00

08002798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800279c:	bf00      	nop
 800279e:	e7fd      	b.n	800279c <NMI_Handler+0x4>

080027a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027a4:	bf00      	nop
 80027a6:	e7fd      	b.n	80027a4 <HardFault_Handler+0x4>

080027a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027ac:	bf00      	nop
 80027ae:	e7fd      	b.n	80027ac <MemManage_Handler+0x4>

080027b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027b4:	bf00      	nop
 80027b6:	e7fd      	b.n	80027b4 <BusFault_Handler+0x4>

080027b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027bc:	bf00      	nop
 80027be:	e7fd      	b.n	80027bc <UsageFault_Handler+0x4>

080027c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027c4:	bf00      	nop
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr

080027ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027ce:	b480      	push	{r7}
 80027d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027d2:	bf00      	nop
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027e0:	bf00      	nop
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr

080027ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027ee:	f000 f9c1 	bl	8002b74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027f2:	bf00      	nop
 80027f4:	bd80      	pop	{r7, pc}
	...

080027f8 <USART2_IRQHandler>:
/**
  * @brief This function handles USART2 global interrupt (RS485).
  */
extern UART_HandleTypeDef huart2;
void USART2_IRQHandler(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart2);
 80027fc:	4802      	ldr	r0, [pc, #8]	@ (8002808 <USART2_IRQHandler+0x10>)
 80027fe:	f004 fef3 	bl	80075e8 <HAL_UART_IRQHandler>
}
 8002802:	bf00      	nop
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	2400072c 	.word	0x2400072c

0800280c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002814:	4a14      	ldr	r2, [pc, #80]	@ (8002868 <_sbrk+0x5c>)
 8002816:	4b15      	ldr	r3, [pc, #84]	@ (800286c <_sbrk+0x60>)
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002820:	4b13      	ldr	r3, [pc, #76]	@ (8002870 <_sbrk+0x64>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d102      	bne.n	800282e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002828:	4b11      	ldr	r3, [pc, #68]	@ (8002870 <_sbrk+0x64>)
 800282a:	4a12      	ldr	r2, [pc, #72]	@ (8002874 <_sbrk+0x68>)
 800282c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800282e:	4b10      	ldr	r3, [pc, #64]	@ (8002870 <_sbrk+0x64>)
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4413      	add	r3, r2
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	429a      	cmp	r2, r3
 800283a:	d207      	bcs.n	800284c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800283c:	f007 fa6e 	bl	8009d1c <__errno>
 8002840:	4603      	mov	r3, r0
 8002842:	220c      	movs	r2, #12
 8002844:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002846:	f04f 33ff 	mov.w	r3, #4294967295
 800284a:	e009      	b.n	8002860 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800284c:	4b08      	ldr	r3, [pc, #32]	@ (8002870 <_sbrk+0x64>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002852:	4b07      	ldr	r3, [pc, #28]	@ (8002870 <_sbrk+0x64>)
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4413      	add	r3, r2
 800285a:	4a05      	ldr	r2, [pc, #20]	@ (8002870 <_sbrk+0x64>)
 800285c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800285e:	68fb      	ldr	r3, [r7, #12]
}
 8002860:	4618      	mov	r0, r3
 8002862:	3718      	adds	r7, #24
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	24080000 	.word	0x24080000
 800286c:	00000400 	.word	0x00000400
 8002870:	24000f30 	.word	0x24000f30
 8002874:	24001080 	.word	0x24001080

08002878 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800287c:	4b43      	ldr	r3, [pc, #268]	@ (800298c <SystemInit+0x114>)
 800287e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002882:	4a42      	ldr	r2, [pc, #264]	@ (800298c <SystemInit+0x114>)
 8002884:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002888:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800288c:	4b40      	ldr	r3, [pc, #256]	@ (8002990 <SystemInit+0x118>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 030f 	and.w	r3, r3, #15
 8002894:	2b06      	cmp	r3, #6
 8002896:	d807      	bhi.n	80028a8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002898:	4b3d      	ldr	r3, [pc, #244]	@ (8002990 <SystemInit+0x118>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f023 030f 	bic.w	r3, r3, #15
 80028a0:	4a3b      	ldr	r2, [pc, #236]	@ (8002990 <SystemInit+0x118>)
 80028a2:	f043 0307 	orr.w	r3, r3, #7
 80028a6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80028a8:	4b3a      	ldr	r3, [pc, #232]	@ (8002994 <SystemInit+0x11c>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a39      	ldr	r2, [pc, #228]	@ (8002994 <SystemInit+0x11c>)
 80028ae:	f043 0301 	orr.w	r3, r3, #1
 80028b2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80028b4:	4b37      	ldr	r3, [pc, #220]	@ (8002994 <SystemInit+0x11c>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80028ba:	4b36      	ldr	r3, [pc, #216]	@ (8002994 <SystemInit+0x11c>)
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	4935      	ldr	r1, [pc, #212]	@ (8002994 <SystemInit+0x11c>)
 80028c0:	4b35      	ldr	r3, [pc, #212]	@ (8002998 <SystemInit+0x120>)
 80028c2:	4013      	ands	r3, r2
 80028c4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80028c6:	4b32      	ldr	r3, [pc, #200]	@ (8002990 <SystemInit+0x118>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0308 	and.w	r3, r3, #8
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d007      	beq.n	80028e2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80028d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002990 <SystemInit+0x118>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f023 030f 	bic.w	r3, r3, #15
 80028da:	4a2d      	ldr	r2, [pc, #180]	@ (8002990 <SystemInit+0x118>)
 80028dc:	f043 0307 	orr.w	r3, r3, #7
 80028e0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80028e2:	4b2c      	ldr	r3, [pc, #176]	@ (8002994 <SystemInit+0x11c>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80028e8:	4b2a      	ldr	r3, [pc, #168]	@ (8002994 <SystemInit+0x11c>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80028ee:	4b29      	ldr	r3, [pc, #164]	@ (8002994 <SystemInit+0x11c>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80028f4:	4b27      	ldr	r3, [pc, #156]	@ (8002994 <SystemInit+0x11c>)
 80028f6:	4a29      	ldr	r2, [pc, #164]	@ (800299c <SystemInit+0x124>)
 80028f8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80028fa:	4b26      	ldr	r3, [pc, #152]	@ (8002994 <SystemInit+0x11c>)
 80028fc:	4a28      	ldr	r2, [pc, #160]	@ (80029a0 <SystemInit+0x128>)
 80028fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002900:	4b24      	ldr	r3, [pc, #144]	@ (8002994 <SystemInit+0x11c>)
 8002902:	4a28      	ldr	r2, [pc, #160]	@ (80029a4 <SystemInit+0x12c>)
 8002904:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002906:	4b23      	ldr	r3, [pc, #140]	@ (8002994 <SystemInit+0x11c>)
 8002908:	2200      	movs	r2, #0
 800290a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800290c:	4b21      	ldr	r3, [pc, #132]	@ (8002994 <SystemInit+0x11c>)
 800290e:	4a25      	ldr	r2, [pc, #148]	@ (80029a4 <SystemInit+0x12c>)
 8002910:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002912:	4b20      	ldr	r3, [pc, #128]	@ (8002994 <SystemInit+0x11c>)
 8002914:	2200      	movs	r2, #0
 8002916:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002918:	4b1e      	ldr	r3, [pc, #120]	@ (8002994 <SystemInit+0x11c>)
 800291a:	4a22      	ldr	r2, [pc, #136]	@ (80029a4 <SystemInit+0x12c>)
 800291c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800291e:	4b1d      	ldr	r3, [pc, #116]	@ (8002994 <SystemInit+0x11c>)
 8002920:	2200      	movs	r2, #0
 8002922:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002924:	4b1b      	ldr	r3, [pc, #108]	@ (8002994 <SystemInit+0x11c>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a1a      	ldr	r2, [pc, #104]	@ (8002994 <SystemInit+0x11c>)
 800292a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800292e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002930:	4b18      	ldr	r3, [pc, #96]	@ (8002994 <SystemInit+0x11c>)
 8002932:	2200      	movs	r2, #0
 8002934:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002936:	4b1c      	ldr	r3, [pc, #112]	@ (80029a8 <SystemInit+0x130>)
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	4b1c      	ldr	r3, [pc, #112]	@ (80029ac <SystemInit+0x134>)
 800293c:	4013      	ands	r3, r2
 800293e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002942:	d202      	bcs.n	800294a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002944:	4b1a      	ldr	r3, [pc, #104]	@ (80029b0 <SystemInit+0x138>)
 8002946:	2201      	movs	r2, #1
 8002948:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800294a:	4b12      	ldr	r3, [pc, #72]	@ (8002994 <SystemInit+0x11c>)
 800294c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002950:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d113      	bne.n	8002980 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002958:	4b0e      	ldr	r3, [pc, #56]	@ (8002994 <SystemInit+0x11c>)
 800295a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800295e:	4a0d      	ldr	r2, [pc, #52]	@ (8002994 <SystemInit+0x11c>)
 8002960:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002964:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002968:	4b12      	ldr	r3, [pc, #72]	@ (80029b4 <SystemInit+0x13c>)
 800296a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800296e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002970:	4b08      	ldr	r3, [pc, #32]	@ (8002994 <SystemInit+0x11c>)
 8002972:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002976:	4a07      	ldr	r2, [pc, #28]	@ (8002994 <SystemInit+0x11c>)
 8002978:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800297c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002980:	bf00      	nop
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	e000ed00 	.word	0xe000ed00
 8002990:	52002000 	.word	0x52002000
 8002994:	58024400 	.word	0x58024400
 8002998:	eaf6ed7f 	.word	0xeaf6ed7f
 800299c:	02020200 	.word	0x02020200
 80029a0:	01ff0000 	.word	0x01ff0000
 80029a4:	01010280 	.word	0x01010280
 80029a8:	5c001000 	.word	0x5c001000
 80029ac:	ffff0000 	.word	0xffff0000
 80029b0:	51008108 	.word	0x51008108
 80029b4:	52004000 	.word	0x52004000

080029b8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80029bc:	4b09      	ldr	r3, [pc, #36]	@ (80029e4 <ExitRun0Mode+0x2c>)
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	4a08      	ldr	r2, [pc, #32]	@ (80029e4 <ExitRun0Mode+0x2c>)
 80029c2:	f043 0302 	orr.w	r3, r3, #2
 80029c6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80029c8:	bf00      	nop
 80029ca:	4b06      	ldr	r3, [pc, #24]	@ (80029e4 <ExitRun0Mode+0x2c>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d0f9      	beq.n	80029ca <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80029d6:	bf00      	nop
 80029d8:	bf00      	nop
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	58024800 	.word	0x58024800

080029e8 <Version_GetString>:
 * @param  buffer: Buffer to store version string
 * @param  size: Buffer size
 * @retval None
 */
void Version_GetString(char* buffer, uint32_t size)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b08a      	sub	sp, #40	@ 0x28
 80029ec:	af08      	add	r7, sp, #32
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
    snprintf(buffer, size, "%s v%d.%d.%d.%d HW:%s Built: %s %s",
 80029f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002a24 <Version_GetString+0x3c>)
 80029f4:	9306      	str	r3, [sp, #24]
 80029f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002a28 <Version_GetString+0x40>)
 80029f8:	9305      	str	r3, [sp, #20]
 80029fa:	4b0c      	ldr	r3, [pc, #48]	@ (8002a2c <Version_GetString+0x44>)
 80029fc:	9304      	str	r3, [sp, #16]
 80029fe:	2301      	movs	r3, #1
 8002a00:	9303      	str	r3, [sp, #12]
 8002a02:	2300      	movs	r3, #0
 8002a04:	9302      	str	r3, [sp, #8]
 8002a06:	2300      	movs	r3, #0
 8002a08:	9301      	str	r3, [sp, #4]
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	4b08      	ldr	r3, [pc, #32]	@ (8002a30 <Version_GetString+0x48>)
 8002a10:	4a08      	ldr	r2, [pc, #32]	@ (8002a34 <Version_GetString+0x4c>)
 8002a12:	6839      	ldr	r1, [r7, #0]
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f007 f907 	bl	8009c28 <sniprintf>
             FW_VERSION_PATCH,
             FW_BUILD_NUMBER,
             HW_VERSION,
             BUILD_DATE,
             BUILD_TIME);
}
 8002a1a:	bf00      	nop
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	0800ac24 	.word	0x0800ac24
 8002a28:	0800ac30 	.word	0x0800ac30
 8002a2c:	0800ac3c 	.word	0x0800ac3c
 8002a30:	0800abf0 	.word	0x0800abf0
 8002a34:	0800ac00 	.word	0x0800ac00

08002a38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002a38:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002a74 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002a3c:	f7ff ffbc 	bl	80029b8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002a40:	f7ff ff1a 	bl	8002878 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a44:	480c      	ldr	r0, [pc, #48]	@ (8002a78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a46:	490d      	ldr	r1, [pc, #52]	@ (8002a7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a48:	4a0d      	ldr	r2, [pc, #52]	@ (8002a80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a4c:	e002      	b.n	8002a54 <LoopCopyDataInit>

08002a4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a52:	3304      	adds	r3, #4

08002a54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a58:	d3f9      	bcc.n	8002a4e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a5a:	4a0a      	ldr	r2, [pc, #40]	@ (8002a84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002a5c:	4c0a      	ldr	r4, [pc, #40]	@ (8002a88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002a5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a60:	e001      	b.n	8002a66 <LoopFillZerobss>

08002a62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a64:	3204      	adds	r2, #4

08002a66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a68:	d3fb      	bcc.n	8002a62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a6a:	f007 f95d 	bl	8009d28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a6e:	f7fe f9e5 	bl	8000e3c <main>
  bx  lr
 8002a72:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002a74:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002a78:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002a7c:	240000fc 	.word	0x240000fc
  ldr r2, =_sidata
 8002a80:	0800ae30 	.word	0x0800ae30
  ldr r2, =_sbss
 8002a84:	240000fc 	.word	0x240000fc
  ldr r4, =_ebss
 8002a88:	24001080 	.word	0x24001080

08002a8c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a8c:	e7fe      	b.n	8002a8c <ADC3_IRQHandler>
	...

08002a90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a96:	2003      	movs	r0, #3
 8002a98:	f000 f98c 	bl	8002db4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002a9c:	f002 fb38 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	4b15      	ldr	r3, [pc, #84]	@ (8002af8 <HAL_Init+0x68>)
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	0a1b      	lsrs	r3, r3, #8
 8002aa8:	f003 030f 	and.w	r3, r3, #15
 8002aac:	4913      	ldr	r1, [pc, #76]	@ (8002afc <HAL_Init+0x6c>)
 8002aae:	5ccb      	ldrb	r3, [r1, r3]
 8002ab0:	f003 031f 	and.w	r3, r3, #31
 8002ab4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ab8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002aba:	4b0f      	ldr	r3, [pc, #60]	@ (8002af8 <HAL_Init+0x68>)
 8002abc:	699b      	ldr	r3, [r3, #24]
 8002abe:	f003 030f 	and.w	r3, r3, #15
 8002ac2:	4a0e      	ldr	r2, [pc, #56]	@ (8002afc <HAL_Init+0x6c>)
 8002ac4:	5cd3      	ldrb	r3, [r2, r3]
 8002ac6:	f003 031f 	and.w	r3, r3, #31
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	fa22 f303 	lsr.w	r3, r2, r3
 8002ad0:	4a0b      	ldr	r2, [pc, #44]	@ (8002b00 <HAL_Init+0x70>)
 8002ad2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002ad4:	4a0b      	ldr	r2, [pc, #44]	@ (8002b04 <HAL_Init+0x74>)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ada:	200f      	movs	r0, #15
 8002adc:	f000 f814 	bl	8002b08 <HAL_InitTick>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d001      	beq.n	8002aea <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e002      	b.n	8002af0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002aea:	f7ff fc57 	bl	800239c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3708      	adds	r7, #8
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	58024400 	.word	0x58024400
 8002afc:	0800ac90 	.word	0x0800ac90
 8002b00:	240000a0 	.word	0x240000a0
 8002b04:	2400009c 	.word	0x2400009c

08002b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002b10:	4b15      	ldr	r3, [pc, #84]	@ (8002b68 <HAL_InitTick+0x60>)
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d101      	bne.n	8002b1c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e021      	b.n	8002b60 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002b1c:	4b13      	ldr	r3, [pc, #76]	@ (8002b6c <HAL_InitTick+0x64>)
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	4b11      	ldr	r3, [pc, #68]	@ (8002b68 <HAL_InitTick+0x60>)
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	4619      	mov	r1, r3
 8002b26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b32:	4618      	mov	r0, r3
 8002b34:	f000 f971 	bl	8002e1a <HAL_SYSTICK_Config>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e00e      	b.n	8002b60 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b0f      	cmp	r3, #15
 8002b46:	d80a      	bhi.n	8002b5e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b48:	2200      	movs	r2, #0
 8002b4a:	6879      	ldr	r1, [r7, #4]
 8002b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b50:	f000 f93b 	bl	8002dca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b54:	4a06      	ldr	r2, [pc, #24]	@ (8002b70 <HAL_InitTick+0x68>)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	e000      	b.n	8002b60 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3708      	adds	r7, #8
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	240000a8 	.word	0x240000a8
 8002b6c:	2400009c 	.word	0x2400009c
 8002b70:	240000a4 	.word	0x240000a4

08002b74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002b78:	4b06      	ldr	r3, [pc, #24]	@ (8002b94 <HAL_IncTick+0x20>)
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	4b06      	ldr	r3, [pc, #24]	@ (8002b98 <HAL_IncTick+0x24>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4413      	add	r3, r2
 8002b84:	4a04      	ldr	r2, [pc, #16]	@ (8002b98 <HAL_IncTick+0x24>)
 8002b86:	6013      	str	r3, [r2, #0]
}
 8002b88:	bf00      	nop
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	240000a8 	.word	0x240000a8
 8002b98:	24000f34 	.word	0x24000f34

08002b9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
  return uwTick;
 8002ba0:	4b03      	ldr	r3, [pc, #12]	@ (8002bb0 <HAL_GetTick+0x14>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	24000f34 	.word	0x24000f34

08002bb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bbc:	f7ff ffee 	bl	8002b9c <HAL_GetTick>
 8002bc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bcc:	d005      	beq.n	8002bda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bce:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf8 <HAL_Delay+0x44>)
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002bda:	bf00      	nop
 8002bdc:	f7ff ffde 	bl	8002b9c <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d8f7      	bhi.n	8002bdc <HAL_Delay+0x28>
  {
  }
}
 8002bec:	bf00      	nop
 8002bee:	bf00      	nop
 8002bf0:	3710      	adds	r7, #16
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	240000a8 	.word	0x240000a8

08002bfc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002c00:	4b03      	ldr	r3, [pc, #12]	@ (8002c10 <HAL_GetREVID+0x14>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	0c1b      	lsrs	r3, r3, #16
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr
 8002c10:	5c001000 	.word	0x5c001000

08002c14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c24:	4b0b      	ldr	r3, [pc, #44]	@ (8002c54 <__NVIC_SetPriorityGrouping+0x40>)
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c2a:	68ba      	ldr	r2, [r7, #8]
 8002c2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c30:	4013      	ands	r3, r2
 8002c32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002c3c:	4b06      	ldr	r3, [pc, #24]	@ (8002c58 <__NVIC_SetPriorityGrouping+0x44>)
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c42:	4a04      	ldr	r2, [pc, #16]	@ (8002c54 <__NVIC_SetPriorityGrouping+0x40>)
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	60d3      	str	r3, [r2, #12]
}
 8002c48:	bf00      	nop
 8002c4a:	3714      	adds	r7, #20
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	e000ed00 	.word	0xe000ed00
 8002c58:	05fa0000 	.word	0x05fa0000

08002c5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c60:	4b04      	ldr	r3, [pc, #16]	@ (8002c74 <__NVIC_GetPriorityGrouping+0x18>)
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	0a1b      	lsrs	r3, r3, #8
 8002c66:	f003 0307 	and.w	r3, r3, #7
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	e000ed00 	.word	0xe000ed00

08002c78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	db0b      	blt.n	8002ca2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c8a:	88fb      	ldrh	r3, [r7, #6]
 8002c8c:	f003 021f 	and.w	r2, r3, #31
 8002c90:	4907      	ldr	r1, [pc, #28]	@ (8002cb0 <__NVIC_EnableIRQ+0x38>)
 8002c92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c96:	095b      	lsrs	r3, r3, #5
 8002c98:	2001      	movs	r0, #1
 8002c9a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ca2:	bf00      	nop
 8002ca4:	370c      	adds	r7, #12
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	e000e100 	.word	0xe000e100

08002cb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	4603      	mov	r3, r0
 8002cbc:	6039      	str	r1, [r7, #0]
 8002cbe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002cc0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	db0a      	blt.n	8002cde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	b2da      	uxtb	r2, r3
 8002ccc:	490c      	ldr	r1, [pc, #48]	@ (8002d00 <__NVIC_SetPriority+0x4c>)
 8002cce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cd2:	0112      	lsls	r2, r2, #4
 8002cd4:	b2d2      	uxtb	r2, r2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cdc:	e00a      	b.n	8002cf4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	b2da      	uxtb	r2, r3
 8002ce2:	4908      	ldr	r1, [pc, #32]	@ (8002d04 <__NVIC_SetPriority+0x50>)
 8002ce4:	88fb      	ldrh	r3, [r7, #6]
 8002ce6:	f003 030f 	and.w	r3, r3, #15
 8002cea:	3b04      	subs	r3, #4
 8002cec:	0112      	lsls	r2, r2, #4
 8002cee:	b2d2      	uxtb	r2, r2
 8002cf0:	440b      	add	r3, r1
 8002cf2:	761a      	strb	r2, [r3, #24]
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr
 8002d00:	e000e100 	.word	0xe000e100
 8002d04:	e000ed00 	.word	0xe000ed00

08002d08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b089      	sub	sp, #36	@ 0x24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f003 0307 	and.w	r3, r3, #7
 8002d1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	f1c3 0307 	rsb	r3, r3, #7
 8002d22:	2b04      	cmp	r3, #4
 8002d24:	bf28      	it	cs
 8002d26:	2304      	movcs	r3, #4
 8002d28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	3304      	adds	r3, #4
 8002d2e:	2b06      	cmp	r3, #6
 8002d30:	d902      	bls.n	8002d38 <NVIC_EncodePriority+0x30>
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	3b03      	subs	r3, #3
 8002d36:	e000      	b.n	8002d3a <NVIC_EncodePriority+0x32>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	fa02 f303 	lsl.w	r3, r2, r3
 8002d46:	43da      	mvns	r2, r3
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	401a      	ands	r2, r3
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d50:	f04f 31ff 	mov.w	r1, #4294967295
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5a:	43d9      	mvns	r1, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d60:	4313      	orrs	r3, r2
         );
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3724      	adds	r7, #36	@ 0x24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
	...

08002d70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d80:	d301      	bcc.n	8002d86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d82:	2301      	movs	r3, #1
 8002d84:	e00f      	b.n	8002da6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d86:	4a0a      	ldr	r2, [pc, #40]	@ (8002db0 <SysTick_Config+0x40>)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d8e:	210f      	movs	r1, #15
 8002d90:	f04f 30ff 	mov.w	r0, #4294967295
 8002d94:	f7ff ff8e 	bl	8002cb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d98:	4b05      	ldr	r3, [pc, #20]	@ (8002db0 <SysTick_Config+0x40>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d9e:	4b04      	ldr	r3, [pc, #16]	@ (8002db0 <SysTick_Config+0x40>)
 8002da0:	2207      	movs	r2, #7
 8002da2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	e000e010 	.word	0xe000e010

08002db4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f7ff ff29 	bl	8002c14 <__NVIC_SetPriorityGrouping>
}
 8002dc2:	bf00      	nop
 8002dc4:	3708      	adds	r7, #8
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b086      	sub	sp, #24
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	60b9      	str	r1, [r7, #8]
 8002dd4:	607a      	str	r2, [r7, #4]
 8002dd6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002dd8:	f7ff ff40 	bl	8002c5c <__NVIC_GetPriorityGrouping>
 8002ddc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	68b9      	ldr	r1, [r7, #8]
 8002de2:	6978      	ldr	r0, [r7, #20]
 8002de4:	f7ff ff90 	bl	8002d08 <NVIC_EncodePriority>
 8002de8:	4602      	mov	r2, r0
 8002dea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002dee:	4611      	mov	r1, r2
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7ff ff5f 	bl	8002cb4 <__NVIC_SetPriority>
}
 8002df6:	bf00      	nop
 8002df8:	3718      	adds	r7, #24
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b082      	sub	sp, #8
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	4603      	mov	r3, r0
 8002e06:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e08:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7ff ff33 	bl	8002c78 <__NVIC_EnableIRQ>
}
 8002e12:	bf00      	nop
 8002e14:	3708      	adds	r7, #8
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b082      	sub	sp, #8
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f7ff ffa4 	bl	8002d70 <SysTick_Config>
 8002e28:	4603      	mov	r3, r0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3708      	adds	r7, #8
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
	...

08002e34 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002e38:	f3bf 8f5f 	dmb	sy
}
 8002e3c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002e3e:	4b07      	ldr	r3, [pc, #28]	@ (8002e5c <HAL_MPU_Disable+0x28>)
 8002e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e42:	4a06      	ldr	r2, [pc, #24]	@ (8002e5c <HAL_MPU_Disable+0x28>)
 8002e44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e48:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002e4a:	4b05      	ldr	r3, [pc, #20]	@ (8002e60 <HAL_MPU_Disable+0x2c>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	605a      	str	r2, [r3, #4]
}
 8002e50:	bf00      	nop
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	e000ed00 	.word	0xe000ed00
 8002e60:	e000ed90 	.word	0xe000ed90

08002e64 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002e6c:	4a0b      	ldr	r2, [pc, #44]	@ (8002e9c <HAL_MPU_Enable+0x38>)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f043 0301 	orr.w	r3, r3, #1
 8002e74:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002e76:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea0 <HAL_MPU_Enable+0x3c>)
 8002e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7a:	4a09      	ldr	r2, [pc, #36]	@ (8002ea0 <HAL_MPU_Enable+0x3c>)
 8002e7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e80:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002e82:	f3bf 8f4f 	dsb	sy
}
 8002e86:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002e88:	f3bf 8f6f 	isb	sy
}
 8002e8c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	e000ed90 	.word	0xe000ed90
 8002ea0:	e000ed00 	.word	0xe000ed00

08002ea4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	785a      	ldrb	r2, [r3, #1]
 8002eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002f20 <HAL_MPU_ConfigRegion+0x7c>)
 8002eb2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8002f20 <HAL_MPU_ConfigRegion+0x7c>)
 8002eb6:	691b      	ldr	r3, [r3, #16]
 8002eb8:	4a19      	ldr	r2, [pc, #100]	@ (8002f20 <HAL_MPU_ConfigRegion+0x7c>)
 8002eba:	f023 0301 	bic.w	r3, r3, #1
 8002ebe:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002ec0:	4a17      	ldr	r2, [pc, #92]	@ (8002f20 <HAL_MPU_ConfigRegion+0x7c>)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	7b1b      	ldrb	r3, [r3, #12]
 8002ecc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	7adb      	ldrb	r3, [r3, #11]
 8002ed2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002ed4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	7a9b      	ldrb	r3, [r3, #10]
 8002eda:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002edc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	7b5b      	ldrb	r3, [r3, #13]
 8002ee2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002ee4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	7b9b      	ldrb	r3, [r3, #14]
 8002eea:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002eec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	7bdb      	ldrb	r3, [r3, #15]
 8002ef2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002ef4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	7a5b      	ldrb	r3, [r3, #9]
 8002efa:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002efc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	7a1b      	ldrb	r3, [r3, #8]
 8002f02:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002f04:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	7812      	ldrb	r2, [r2, #0]
 8002f0a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002f0c:	4a04      	ldr	r2, [pc, #16]	@ (8002f20 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002f0e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002f10:	6113      	str	r3, [r2, #16]
}
 8002f12:	bf00      	nop
 8002f14:	370c      	adds	r7, #12
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	e000ed90 	.word	0xe000ed90

08002f24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b086      	sub	sp, #24
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002f2c:	f7ff fe36 	bl	8002b9c <HAL_GetTick>
 8002f30:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d101      	bne.n	8002f3c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e2dc      	b.n	80034f6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d008      	beq.n	8002f5a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2280      	movs	r2, #128	@ 0x80
 8002f4c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e2cd      	b.n	80034f6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a76      	ldr	r2, [pc, #472]	@ (8003138 <HAL_DMA_Abort+0x214>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d04a      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a74      	ldr	r2, [pc, #464]	@ (800313c <HAL_DMA_Abort+0x218>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d045      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a73      	ldr	r2, [pc, #460]	@ (8003140 <HAL_DMA_Abort+0x21c>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d040      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a71      	ldr	r2, [pc, #452]	@ (8003144 <HAL_DMA_Abort+0x220>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d03b      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a70      	ldr	r2, [pc, #448]	@ (8003148 <HAL_DMA_Abort+0x224>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d036      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a6e      	ldr	r2, [pc, #440]	@ (800314c <HAL_DMA_Abort+0x228>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d031      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a6d      	ldr	r2, [pc, #436]	@ (8003150 <HAL_DMA_Abort+0x22c>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d02c      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a6b      	ldr	r2, [pc, #428]	@ (8003154 <HAL_DMA_Abort+0x230>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d027      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a6a      	ldr	r2, [pc, #424]	@ (8003158 <HAL_DMA_Abort+0x234>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d022      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a68      	ldr	r2, [pc, #416]	@ (800315c <HAL_DMA_Abort+0x238>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d01d      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a67      	ldr	r2, [pc, #412]	@ (8003160 <HAL_DMA_Abort+0x23c>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d018      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a65      	ldr	r2, [pc, #404]	@ (8003164 <HAL_DMA_Abort+0x240>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d013      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a64      	ldr	r2, [pc, #400]	@ (8003168 <HAL_DMA_Abort+0x244>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d00e      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a62      	ldr	r2, [pc, #392]	@ (800316c <HAL_DMA_Abort+0x248>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d009      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a61      	ldr	r2, [pc, #388]	@ (8003170 <HAL_DMA_Abort+0x24c>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d004      	beq.n	8002ffa <HAL_DMA_Abort+0xd6>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a5f      	ldr	r2, [pc, #380]	@ (8003174 <HAL_DMA_Abort+0x250>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d101      	bne.n	8002ffe <HAL_DMA_Abort+0xda>
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e000      	b.n	8003000 <HAL_DMA_Abort+0xdc>
 8002ffe:	2300      	movs	r3, #0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d013      	beq.n	800302c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f022 021e 	bic.w	r2, r2, #30
 8003012:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	695a      	ldr	r2, [r3, #20]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003022:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	617b      	str	r3, [r7, #20]
 800302a:	e00a      	b.n	8003042 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f022 020e 	bic.w	r2, r2, #14
 800303a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a3c      	ldr	r2, [pc, #240]	@ (8003138 <HAL_DMA_Abort+0x214>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d072      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a3a      	ldr	r2, [pc, #232]	@ (800313c <HAL_DMA_Abort+0x218>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d06d      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a39      	ldr	r2, [pc, #228]	@ (8003140 <HAL_DMA_Abort+0x21c>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d068      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a37      	ldr	r2, [pc, #220]	@ (8003144 <HAL_DMA_Abort+0x220>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d063      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a36      	ldr	r2, [pc, #216]	@ (8003148 <HAL_DMA_Abort+0x224>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d05e      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a34      	ldr	r2, [pc, #208]	@ (800314c <HAL_DMA_Abort+0x228>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d059      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a33      	ldr	r2, [pc, #204]	@ (8003150 <HAL_DMA_Abort+0x22c>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d054      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a31      	ldr	r2, [pc, #196]	@ (8003154 <HAL_DMA_Abort+0x230>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d04f      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a30      	ldr	r2, [pc, #192]	@ (8003158 <HAL_DMA_Abort+0x234>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d04a      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a2e      	ldr	r2, [pc, #184]	@ (800315c <HAL_DMA_Abort+0x238>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d045      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a2d      	ldr	r2, [pc, #180]	@ (8003160 <HAL_DMA_Abort+0x23c>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d040      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a2b      	ldr	r2, [pc, #172]	@ (8003164 <HAL_DMA_Abort+0x240>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d03b      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a2a      	ldr	r2, [pc, #168]	@ (8003168 <HAL_DMA_Abort+0x244>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d036      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a28      	ldr	r2, [pc, #160]	@ (800316c <HAL_DMA_Abort+0x248>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d031      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a27      	ldr	r2, [pc, #156]	@ (8003170 <HAL_DMA_Abort+0x24c>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d02c      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a25      	ldr	r2, [pc, #148]	@ (8003174 <HAL_DMA_Abort+0x250>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d027      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a24      	ldr	r2, [pc, #144]	@ (8003178 <HAL_DMA_Abort+0x254>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d022      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a22      	ldr	r2, [pc, #136]	@ (800317c <HAL_DMA_Abort+0x258>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d01d      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a21      	ldr	r2, [pc, #132]	@ (8003180 <HAL_DMA_Abort+0x25c>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d018      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a1f      	ldr	r2, [pc, #124]	@ (8003184 <HAL_DMA_Abort+0x260>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d013      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a1e      	ldr	r2, [pc, #120]	@ (8003188 <HAL_DMA_Abort+0x264>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d00e      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a1c      	ldr	r2, [pc, #112]	@ (800318c <HAL_DMA_Abort+0x268>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d009      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a1b      	ldr	r2, [pc, #108]	@ (8003190 <HAL_DMA_Abort+0x26c>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d004      	beq.n	8003132 <HAL_DMA_Abort+0x20e>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a19      	ldr	r2, [pc, #100]	@ (8003194 <HAL_DMA_Abort+0x270>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d132      	bne.n	8003198 <HAL_DMA_Abort+0x274>
 8003132:	2301      	movs	r3, #1
 8003134:	e031      	b.n	800319a <HAL_DMA_Abort+0x276>
 8003136:	bf00      	nop
 8003138:	40020010 	.word	0x40020010
 800313c:	40020028 	.word	0x40020028
 8003140:	40020040 	.word	0x40020040
 8003144:	40020058 	.word	0x40020058
 8003148:	40020070 	.word	0x40020070
 800314c:	40020088 	.word	0x40020088
 8003150:	400200a0 	.word	0x400200a0
 8003154:	400200b8 	.word	0x400200b8
 8003158:	40020410 	.word	0x40020410
 800315c:	40020428 	.word	0x40020428
 8003160:	40020440 	.word	0x40020440
 8003164:	40020458 	.word	0x40020458
 8003168:	40020470 	.word	0x40020470
 800316c:	40020488 	.word	0x40020488
 8003170:	400204a0 	.word	0x400204a0
 8003174:	400204b8 	.word	0x400204b8
 8003178:	58025408 	.word	0x58025408
 800317c:	5802541c 	.word	0x5802541c
 8003180:	58025430 	.word	0x58025430
 8003184:	58025444 	.word	0x58025444
 8003188:	58025458 	.word	0x58025458
 800318c:	5802546c 	.word	0x5802546c
 8003190:	58025480 	.word	0x58025480
 8003194:	58025494 	.word	0x58025494
 8003198:	2300      	movs	r3, #0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d007      	beq.n	80031ae <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031ac:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a6d      	ldr	r2, [pc, #436]	@ (8003368 <HAL_DMA_Abort+0x444>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d04a      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a6b      	ldr	r2, [pc, #428]	@ (800336c <HAL_DMA_Abort+0x448>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d045      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a6a      	ldr	r2, [pc, #424]	@ (8003370 <HAL_DMA_Abort+0x44c>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d040      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a68      	ldr	r2, [pc, #416]	@ (8003374 <HAL_DMA_Abort+0x450>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d03b      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a67      	ldr	r2, [pc, #412]	@ (8003378 <HAL_DMA_Abort+0x454>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d036      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a65      	ldr	r2, [pc, #404]	@ (800337c <HAL_DMA_Abort+0x458>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d031      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a64      	ldr	r2, [pc, #400]	@ (8003380 <HAL_DMA_Abort+0x45c>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d02c      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a62      	ldr	r2, [pc, #392]	@ (8003384 <HAL_DMA_Abort+0x460>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d027      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a61      	ldr	r2, [pc, #388]	@ (8003388 <HAL_DMA_Abort+0x464>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d022      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a5f      	ldr	r2, [pc, #380]	@ (800338c <HAL_DMA_Abort+0x468>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d01d      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a5e      	ldr	r2, [pc, #376]	@ (8003390 <HAL_DMA_Abort+0x46c>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d018      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a5c      	ldr	r2, [pc, #368]	@ (8003394 <HAL_DMA_Abort+0x470>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d013      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a5b      	ldr	r2, [pc, #364]	@ (8003398 <HAL_DMA_Abort+0x474>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d00e      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a59      	ldr	r2, [pc, #356]	@ (800339c <HAL_DMA_Abort+0x478>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d009      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a58      	ldr	r2, [pc, #352]	@ (80033a0 <HAL_DMA_Abort+0x47c>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d004      	beq.n	800324e <HAL_DMA_Abort+0x32a>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a56      	ldr	r2, [pc, #344]	@ (80033a4 <HAL_DMA_Abort+0x480>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d108      	bne.n	8003260 <HAL_DMA_Abort+0x33c>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f022 0201 	bic.w	r2, r2, #1
 800325c:	601a      	str	r2, [r3, #0]
 800325e:	e007      	b.n	8003270 <HAL_DMA_Abort+0x34c>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f022 0201 	bic.w	r2, r2, #1
 800326e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003270:	e013      	b.n	800329a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003272:	f7ff fc93 	bl	8002b9c <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	2b05      	cmp	r3, #5
 800327e:	d90c      	bls.n	800329a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2220      	movs	r2, #32
 8003284:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2203      	movs	r2, #3
 800328a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e12d      	b.n	80034f6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0301 	and.w	r3, r3, #1
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d1e5      	bne.n	8003272 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a2f      	ldr	r2, [pc, #188]	@ (8003368 <HAL_DMA_Abort+0x444>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d04a      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a2d      	ldr	r2, [pc, #180]	@ (800336c <HAL_DMA_Abort+0x448>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d045      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a2c      	ldr	r2, [pc, #176]	@ (8003370 <HAL_DMA_Abort+0x44c>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d040      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a2a      	ldr	r2, [pc, #168]	@ (8003374 <HAL_DMA_Abort+0x450>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d03b      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a29      	ldr	r2, [pc, #164]	@ (8003378 <HAL_DMA_Abort+0x454>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d036      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a27      	ldr	r2, [pc, #156]	@ (800337c <HAL_DMA_Abort+0x458>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d031      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a26      	ldr	r2, [pc, #152]	@ (8003380 <HAL_DMA_Abort+0x45c>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d02c      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a24      	ldr	r2, [pc, #144]	@ (8003384 <HAL_DMA_Abort+0x460>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d027      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a23      	ldr	r2, [pc, #140]	@ (8003388 <HAL_DMA_Abort+0x464>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d022      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a21      	ldr	r2, [pc, #132]	@ (800338c <HAL_DMA_Abort+0x468>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d01d      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a20      	ldr	r2, [pc, #128]	@ (8003390 <HAL_DMA_Abort+0x46c>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d018      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a1e      	ldr	r2, [pc, #120]	@ (8003394 <HAL_DMA_Abort+0x470>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d013      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a1d      	ldr	r2, [pc, #116]	@ (8003398 <HAL_DMA_Abort+0x474>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d00e      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a1b      	ldr	r2, [pc, #108]	@ (800339c <HAL_DMA_Abort+0x478>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d009      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a1a      	ldr	r2, [pc, #104]	@ (80033a0 <HAL_DMA_Abort+0x47c>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d004      	beq.n	8003346 <HAL_DMA_Abort+0x422>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a18      	ldr	r2, [pc, #96]	@ (80033a4 <HAL_DMA_Abort+0x480>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d101      	bne.n	800334a <HAL_DMA_Abort+0x426>
 8003346:	2301      	movs	r3, #1
 8003348:	e000      	b.n	800334c <HAL_DMA_Abort+0x428>
 800334a:	2300      	movs	r3, #0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d02b      	beq.n	80033a8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003354:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800335a:	f003 031f 	and.w	r3, r3, #31
 800335e:	223f      	movs	r2, #63	@ 0x3f
 8003360:	409a      	lsls	r2, r3
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	609a      	str	r2, [r3, #8]
 8003366:	e02a      	b.n	80033be <HAL_DMA_Abort+0x49a>
 8003368:	40020010 	.word	0x40020010
 800336c:	40020028 	.word	0x40020028
 8003370:	40020040 	.word	0x40020040
 8003374:	40020058 	.word	0x40020058
 8003378:	40020070 	.word	0x40020070
 800337c:	40020088 	.word	0x40020088
 8003380:	400200a0 	.word	0x400200a0
 8003384:	400200b8 	.word	0x400200b8
 8003388:	40020410 	.word	0x40020410
 800338c:	40020428 	.word	0x40020428
 8003390:	40020440 	.word	0x40020440
 8003394:	40020458 	.word	0x40020458
 8003398:	40020470 	.word	0x40020470
 800339c:	40020488 	.word	0x40020488
 80033a0:	400204a0 	.word	0x400204a0
 80033a4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ac:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b2:	f003 031f 	and.w	r3, r3, #31
 80033b6:	2201      	movs	r2, #1
 80033b8:	409a      	lsls	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a4f      	ldr	r2, [pc, #316]	@ (8003500 <HAL_DMA_Abort+0x5dc>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d072      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a4d      	ldr	r2, [pc, #308]	@ (8003504 <HAL_DMA_Abort+0x5e0>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d06d      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a4c      	ldr	r2, [pc, #304]	@ (8003508 <HAL_DMA_Abort+0x5e4>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d068      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a4a      	ldr	r2, [pc, #296]	@ (800350c <HAL_DMA_Abort+0x5e8>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d063      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a49      	ldr	r2, [pc, #292]	@ (8003510 <HAL_DMA_Abort+0x5ec>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d05e      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a47      	ldr	r2, [pc, #284]	@ (8003514 <HAL_DMA_Abort+0x5f0>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d059      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a46      	ldr	r2, [pc, #280]	@ (8003518 <HAL_DMA_Abort+0x5f4>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d054      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a44      	ldr	r2, [pc, #272]	@ (800351c <HAL_DMA_Abort+0x5f8>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d04f      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a43      	ldr	r2, [pc, #268]	@ (8003520 <HAL_DMA_Abort+0x5fc>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d04a      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a41      	ldr	r2, [pc, #260]	@ (8003524 <HAL_DMA_Abort+0x600>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d045      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a40      	ldr	r2, [pc, #256]	@ (8003528 <HAL_DMA_Abort+0x604>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d040      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a3e      	ldr	r2, [pc, #248]	@ (800352c <HAL_DMA_Abort+0x608>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d03b      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a3d      	ldr	r2, [pc, #244]	@ (8003530 <HAL_DMA_Abort+0x60c>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d036      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a3b      	ldr	r2, [pc, #236]	@ (8003534 <HAL_DMA_Abort+0x610>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d031      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a3a      	ldr	r2, [pc, #232]	@ (8003538 <HAL_DMA_Abort+0x614>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d02c      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a38      	ldr	r2, [pc, #224]	@ (800353c <HAL_DMA_Abort+0x618>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d027      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a37      	ldr	r2, [pc, #220]	@ (8003540 <HAL_DMA_Abort+0x61c>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d022      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a35      	ldr	r2, [pc, #212]	@ (8003544 <HAL_DMA_Abort+0x620>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d01d      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a34      	ldr	r2, [pc, #208]	@ (8003548 <HAL_DMA_Abort+0x624>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d018      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a32      	ldr	r2, [pc, #200]	@ (800354c <HAL_DMA_Abort+0x628>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d013      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a31      	ldr	r2, [pc, #196]	@ (8003550 <HAL_DMA_Abort+0x62c>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d00e      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a2f      	ldr	r2, [pc, #188]	@ (8003554 <HAL_DMA_Abort+0x630>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d009      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a2e      	ldr	r2, [pc, #184]	@ (8003558 <HAL_DMA_Abort+0x634>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d004      	beq.n	80034ae <HAL_DMA_Abort+0x58a>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a2c      	ldr	r2, [pc, #176]	@ (800355c <HAL_DMA_Abort+0x638>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d101      	bne.n	80034b2 <HAL_DMA_Abort+0x58e>
 80034ae:	2301      	movs	r3, #1
 80034b0:	e000      	b.n	80034b4 <HAL_DMA_Abort+0x590>
 80034b2:	2300      	movs	r3, #0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d015      	beq.n	80034e4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034bc:	687a      	ldr	r2, [r7, #4]
 80034be:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80034c0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00c      	beq.n	80034e4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034d8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80034e2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3718      	adds	r7, #24
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	40020010 	.word	0x40020010
 8003504:	40020028 	.word	0x40020028
 8003508:	40020040 	.word	0x40020040
 800350c:	40020058 	.word	0x40020058
 8003510:	40020070 	.word	0x40020070
 8003514:	40020088 	.word	0x40020088
 8003518:	400200a0 	.word	0x400200a0
 800351c:	400200b8 	.word	0x400200b8
 8003520:	40020410 	.word	0x40020410
 8003524:	40020428 	.word	0x40020428
 8003528:	40020440 	.word	0x40020440
 800352c:	40020458 	.word	0x40020458
 8003530:	40020470 	.word	0x40020470
 8003534:	40020488 	.word	0x40020488
 8003538:	400204a0 	.word	0x400204a0
 800353c:	400204b8 	.word	0x400204b8
 8003540:	58025408 	.word	0x58025408
 8003544:	5802541c 	.word	0x5802541c
 8003548:	58025430 	.word	0x58025430
 800354c:	58025444 	.word	0x58025444
 8003550:	58025458 	.word	0x58025458
 8003554:	5802546c 	.word	0x5802546c
 8003558:	58025480 	.word	0x58025480
 800355c:	58025494 	.word	0x58025494

08003560 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e237      	b.n	80039e2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003578:	b2db      	uxtb	r3, r3
 800357a:	2b02      	cmp	r3, #2
 800357c:	d004      	beq.n	8003588 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2280      	movs	r2, #128	@ 0x80
 8003582:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e22c      	b.n	80039e2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a5c      	ldr	r2, [pc, #368]	@ (8003700 <HAL_DMA_Abort_IT+0x1a0>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d04a      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a5b      	ldr	r2, [pc, #364]	@ (8003704 <HAL_DMA_Abort_IT+0x1a4>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d045      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a59      	ldr	r2, [pc, #356]	@ (8003708 <HAL_DMA_Abort_IT+0x1a8>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d040      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a58      	ldr	r2, [pc, #352]	@ (800370c <HAL_DMA_Abort_IT+0x1ac>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d03b      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a56      	ldr	r2, [pc, #344]	@ (8003710 <HAL_DMA_Abort_IT+0x1b0>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d036      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a55      	ldr	r2, [pc, #340]	@ (8003714 <HAL_DMA_Abort_IT+0x1b4>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d031      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a53      	ldr	r2, [pc, #332]	@ (8003718 <HAL_DMA_Abort_IT+0x1b8>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d02c      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a52      	ldr	r2, [pc, #328]	@ (800371c <HAL_DMA_Abort_IT+0x1bc>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d027      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a50      	ldr	r2, [pc, #320]	@ (8003720 <HAL_DMA_Abort_IT+0x1c0>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d022      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a4f      	ldr	r2, [pc, #316]	@ (8003724 <HAL_DMA_Abort_IT+0x1c4>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d01d      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a4d      	ldr	r2, [pc, #308]	@ (8003728 <HAL_DMA_Abort_IT+0x1c8>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d018      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a4c      	ldr	r2, [pc, #304]	@ (800372c <HAL_DMA_Abort_IT+0x1cc>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d013      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a4a      	ldr	r2, [pc, #296]	@ (8003730 <HAL_DMA_Abort_IT+0x1d0>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d00e      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a49      	ldr	r2, [pc, #292]	@ (8003734 <HAL_DMA_Abort_IT+0x1d4>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d009      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a47      	ldr	r2, [pc, #284]	@ (8003738 <HAL_DMA_Abort_IT+0x1d8>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d004      	beq.n	8003628 <HAL_DMA_Abort_IT+0xc8>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a46      	ldr	r2, [pc, #280]	@ (800373c <HAL_DMA_Abort_IT+0x1dc>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d101      	bne.n	800362c <HAL_DMA_Abort_IT+0xcc>
 8003628:	2301      	movs	r3, #1
 800362a:	e000      	b.n	800362e <HAL_DMA_Abort_IT+0xce>
 800362c:	2300      	movs	r3, #0
 800362e:	2b00      	cmp	r3, #0
 8003630:	f000 8086 	beq.w	8003740 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2204      	movs	r2, #4
 8003638:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a2f      	ldr	r2, [pc, #188]	@ (8003700 <HAL_DMA_Abort_IT+0x1a0>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d04a      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a2e      	ldr	r2, [pc, #184]	@ (8003704 <HAL_DMA_Abort_IT+0x1a4>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d045      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a2c      	ldr	r2, [pc, #176]	@ (8003708 <HAL_DMA_Abort_IT+0x1a8>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d040      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a2b      	ldr	r2, [pc, #172]	@ (800370c <HAL_DMA_Abort_IT+0x1ac>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d03b      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a29      	ldr	r2, [pc, #164]	@ (8003710 <HAL_DMA_Abort_IT+0x1b0>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d036      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a28      	ldr	r2, [pc, #160]	@ (8003714 <HAL_DMA_Abort_IT+0x1b4>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d031      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a26      	ldr	r2, [pc, #152]	@ (8003718 <HAL_DMA_Abort_IT+0x1b8>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d02c      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a25      	ldr	r2, [pc, #148]	@ (800371c <HAL_DMA_Abort_IT+0x1bc>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d027      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a23      	ldr	r2, [pc, #140]	@ (8003720 <HAL_DMA_Abort_IT+0x1c0>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d022      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a22      	ldr	r2, [pc, #136]	@ (8003724 <HAL_DMA_Abort_IT+0x1c4>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d01d      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a20      	ldr	r2, [pc, #128]	@ (8003728 <HAL_DMA_Abort_IT+0x1c8>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d018      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a1f      	ldr	r2, [pc, #124]	@ (800372c <HAL_DMA_Abort_IT+0x1cc>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d013      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a1d      	ldr	r2, [pc, #116]	@ (8003730 <HAL_DMA_Abort_IT+0x1d0>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d00e      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a1c      	ldr	r2, [pc, #112]	@ (8003734 <HAL_DMA_Abort_IT+0x1d4>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d009      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a1a      	ldr	r2, [pc, #104]	@ (8003738 <HAL_DMA_Abort_IT+0x1d8>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d004      	beq.n	80036dc <HAL_DMA_Abort_IT+0x17c>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a19      	ldr	r2, [pc, #100]	@ (800373c <HAL_DMA_Abort_IT+0x1dc>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d108      	bne.n	80036ee <HAL_DMA_Abort_IT+0x18e>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f022 0201 	bic.w	r2, r2, #1
 80036ea:	601a      	str	r2, [r3, #0]
 80036ec:	e178      	b.n	80039e0 <HAL_DMA_Abort_IT+0x480>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0201 	bic.w	r2, r2, #1
 80036fc:	601a      	str	r2, [r3, #0]
 80036fe:	e16f      	b.n	80039e0 <HAL_DMA_Abort_IT+0x480>
 8003700:	40020010 	.word	0x40020010
 8003704:	40020028 	.word	0x40020028
 8003708:	40020040 	.word	0x40020040
 800370c:	40020058 	.word	0x40020058
 8003710:	40020070 	.word	0x40020070
 8003714:	40020088 	.word	0x40020088
 8003718:	400200a0 	.word	0x400200a0
 800371c:	400200b8 	.word	0x400200b8
 8003720:	40020410 	.word	0x40020410
 8003724:	40020428 	.word	0x40020428
 8003728:	40020440 	.word	0x40020440
 800372c:	40020458 	.word	0x40020458
 8003730:	40020470 	.word	0x40020470
 8003734:	40020488 	.word	0x40020488
 8003738:	400204a0 	.word	0x400204a0
 800373c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f022 020e 	bic.w	r2, r2, #14
 800374e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a6c      	ldr	r2, [pc, #432]	@ (8003908 <HAL_DMA_Abort_IT+0x3a8>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d04a      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a6b      	ldr	r2, [pc, #428]	@ (800390c <HAL_DMA_Abort_IT+0x3ac>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d045      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a69      	ldr	r2, [pc, #420]	@ (8003910 <HAL_DMA_Abort_IT+0x3b0>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d040      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a68      	ldr	r2, [pc, #416]	@ (8003914 <HAL_DMA_Abort_IT+0x3b4>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d03b      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a66      	ldr	r2, [pc, #408]	@ (8003918 <HAL_DMA_Abort_IT+0x3b8>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d036      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a65      	ldr	r2, [pc, #404]	@ (800391c <HAL_DMA_Abort_IT+0x3bc>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d031      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a63      	ldr	r2, [pc, #396]	@ (8003920 <HAL_DMA_Abort_IT+0x3c0>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d02c      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a62      	ldr	r2, [pc, #392]	@ (8003924 <HAL_DMA_Abort_IT+0x3c4>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d027      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a60      	ldr	r2, [pc, #384]	@ (8003928 <HAL_DMA_Abort_IT+0x3c8>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d022      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a5f      	ldr	r2, [pc, #380]	@ (800392c <HAL_DMA_Abort_IT+0x3cc>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d01d      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a5d      	ldr	r2, [pc, #372]	@ (8003930 <HAL_DMA_Abort_IT+0x3d0>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d018      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a5c      	ldr	r2, [pc, #368]	@ (8003934 <HAL_DMA_Abort_IT+0x3d4>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d013      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a5a      	ldr	r2, [pc, #360]	@ (8003938 <HAL_DMA_Abort_IT+0x3d8>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d00e      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a59      	ldr	r2, [pc, #356]	@ (800393c <HAL_DMA_Abort_IT+0x3dc>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d009      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a57      	ldr	r2, [pc, #348]	@ (8003940 <HAL_DMA_Abort_IT+0x3e0>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d004      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x290>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a56      	ldr	r2, [pc, #344]	@ (8003944 <HAL_DMA_Abort_IT+0x3e4>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d108      	bne.n	8003802 <HAL_DMA_Abort_IT+0x2a2>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f022 0201 	bic.w	r2, r2, #1
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	e007      	b.n	8003812 <HAL_DMA_Abort_IT+0x2b2>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f022 0201 	bic.w	r2, r2, #1
 8003810:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a3c      	ldr	r2, [pc, #240]	@ (8003908 <HAL_DMA_Abort_IT+0x3a8>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d072      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a3a      	ldr	r2, [pc, #232]	@ (800390c <HAL_DMA_Abort_IT+0x3ac>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d06d      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a39      	ldr	r2, [pc, #228]	@ (8003910 <HAL_DMA_Abort_IT+0x3b0>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d068      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a37      	ldr	r2, [pc, #220]	@ (8003914 <HAL_DMA_Abort_IT+0x3b4>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d063      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a36      	ldr	r2, [pc, #216]	@ (8003918 <HAL_DMA_Abort_IT+0x3b8>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d05e      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a34      	ldr	r2, [pc, #208]	@ (800391c <HAL_DMA_Abort_IT+0x3bc>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d059      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a33      	ldr	r2, [pc, #204]	@ (8003920 <HAL_DMA_Abort_IT+0x3c0>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d054      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a31      	ldr	r2, [pc, #196]	@ (8003924 <HAL_DMA_Abort_IT+0x3c4>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d04f      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a30      	ldr	r2, [pc, #192]	@ (8003928 <HAL_DMA_Abort_IT+0x3c8>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d04a      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a2e      	ldr	r2, [pc, #184]	@ (800392c <HAL_DMA_Abort_IT+0x3cc>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d045      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a2d      	ldr	r2, [pc, #180]	@ (8003930 <HAL_DMA_Abort_IT+0x3d0>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d040      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a2b      	ldr	r2, [pc, #172]	@ (8003934 <HAL_DMA_Abort_IT+0x3d4>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d03b      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a2a      	ldr	r2, [pc, #168]	@ (8003938 <HAL_DMA_Abort_IT+0x3d8>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d036      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a28      	ldr	r2, [pc, #160]	@ (800393c <HAL_DMA_Abort_IT+0x3dc>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d031      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a27      	ldr	r2, [pc, #156]	@ (8003940 <HAL_DMA_Abort_IT+0x3e0>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d02c      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a25      	ldr	r2, [pc, #148]	@ (8003944 <HAL_DMA_Abort_IT+0x3e4>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d027      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a24      	ldr	r2, [pc, #144]	@ (8003948 <HAL_DMA_Abort_IT+0x3e8>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d022      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a22      	ldr	r2, [pc, #136]	@ (800394c <HAL_DMA_Abort_IT+0x3ec>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d01d      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a21      	ldr	r2, [pc, #132]	@ (8003950 <HAL_DMA_Abort_IT+0x3f0>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d018      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a1f      	ldr	r2, [pc, #124]	@ (8003954 <HAL_DMA_Abort_IT+0x3f4>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d013      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a1e      	ldr	r2, [pc, #120]	@ (8003958 <HAL_DMA_Abort_IT+0x3f8>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d00e      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a1c      	ldr	r2, [pc, #112]	@ (800395c <HAL_DMA_Abort_IT+0x3fc>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d009      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a1b      	ldr	r2, [pc, #108]	@ (8003960 <HAL_DMA_Abort_IT+0x400>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d004      	beq.n	8003902 <HAL_DMA_Abort_IT+0x3a2>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a19      	ldr	r2, [pc, #100]	@ (8003964 <HAL_DMA_Abort_IT+0x404>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d132      	bne.n	8003968 <HAL_DMA_Abort_IT+0x408>
 8003902:	2301      	movs	r3, #1
 8003904:	e031      	b.n	800396a <HAL_DMA_Abort_IT+0x40a>
 8003906:	bf00      	nop
 8003908:	40020010 	.word	0x40020010
 800390c:	40020028 	.word	0x40020028
 8003910:	40020040 	.word	0x40020040
 8003914:	40020058 	.word	0x40020058
 8003918:	40020070 	.word	0x40020070
 800391c:	40020088 	.word	0x40020088
 8003920:	400200a0 	.word	0x400200a0
 8003924:	400200b8 	.word	0x400200b8
 8003928:	40020410 	.word	0x40020410
 800392c:	40020428 	.word	0x40020428
 8003930:	40020440 	.word	0x40020440
 8003934:	40020458 	.word	0x40020458
 8003938:	40020470 	.word	0x40020470
 800393c:	40020488 	.word	0x40020488
 8003940:	400204a0 	.word	0x400204a0
 8003944:	400204b8 	.word	0x400204b8
 8003948:	58025408 	.word	0x58025408
 800394c:	5802541c 	.word	0x5802541c
 8003950:	58025430 	.word	0x58025430
 8003954:	58025444 	.word	0x58025444
 8003958:	58025458 	.word	0x58025458
 800395c:	5802546c 	.word	0x5802546c
 8003960:	58025480 	.word	0x58025480
 8003964:	58025494 	.word	0x58025494
 8003968:	2300      	movs	r3, #0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d028      	beq.n	80039c0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003978:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800397c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003982:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003988:	f003 031f 	and.w	r3, r3, #31
 800398c:	2201      	movs	r2, #1
 800398e:	409a      	lsls	r2, r3
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800399c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00c      	beq.n	80039c0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039b4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80039be:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d003      	beq.n	80039e0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3710      	adds	r7, #16
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop

080039ec <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b098      	sub	sp, #96	@ 0x60
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80039f4:	4a84      	ldr	r2, [pc, #528]	@ (8003c08 <HAL_FDCAN_Init+0x21c>)
 80039f6:	f107 030c 	add.w	r3, r7, #12
 80039fa:	4611      	mov	r1, r2
 80039fc:	224c      	movs	r2, #76	@ 0x4c
 80039fe:	4618      	mov	r0, r3
 8003a00:	f006 f9b8 	bl	8009d74 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d101      	bne.n	8003a0e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e1c6      	b.n	8003d9c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a7e      	ldr	r2, [pc, #504]	@ (8003c0c <HAL_FDCAN_Init+0x220>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d106      	bne.n	8003a26 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003a20:	461a      	mov	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d106      	bne.n	8003a40 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f7fe fcc8 	bl	80023d0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	699a      	ldr	r2, [r3, #24]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 0210 	bic.w	r2, r2, #16
 8003a4e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a50:	f7ff f8a4 	bl	8002b9c <HAL_GetTick>
 8003a54:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003a56:	e014      	b.n	8003a82 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003a58:	f7ff f8a0 	bl	8002b9c <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b0a      	cmp	r3, #10
 8003a64:	d90d      	bls.n	8003a82 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a6c:	f043 0201 	orr.w	r2, r3, #1
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2203      	movs	r2, #3
 8003a7a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e18c      	b.n	8003d9c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	699b      	ldr	r3, [r3, #24]
 8003a88:	f003 0308 	and.w	r3, r3, #8
 8003a8c:	2b08      	cmp	r3, #8
 8003a8e:	d0e3      	beq.n	8003a58 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	699a      	ldr	r2, [r3, #24]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f042 0201 	orr.w	r2, r2, #1
 8003a9e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003aa0:	f7ff f87c 	bl	8002b9c <HAL_GetTick>
 8003aa4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003aa6:	e014      	b.n	8003ad2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003aa8:	f7ff f878 	bl	8002b9c <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	2b0a      	cmp	r3, #10
 8003ab4:	d90d      	bls.n	8003ad2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003abc:	f043 0201 	orr.w	r2, r3, #1
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2203      	movs	r2, #3
 8003aca:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e164      	b.n	8003d9c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d0e3      	beq.n	8003aa8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	699a      	ldr	r2, [r3, #24]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f042 0202 	orr.w	r2, r2, #2
 8003aee:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	7c1b      	ldrb	r3, [r3, #16]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d108      	bne.n	8003b0a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	699a      	ldr	r2, [r3, #24]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b06:	619a      	str	r2, [r3, #24]
 8003b08:	e007      	b.n	8003b1a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	699a      	ldr	r2, [r3, #24]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b18:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	7c5b      	ldrb	r3, [r3, #17]
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d108      	bne.n	8003b34 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	699a      	ldr	r2, [r3, #24]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b30:	619a      	str	r2, [r3, #24]
 8003b32:	e007      	b.n	8003b44 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	699a      	ldr	r2, [r3, #24]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003b42:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	7c9b      	ldrb	r3, [r3, #18]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d108      	bne.n	8003b5e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	699a      	ldr	r2, [r3, #24]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b5a:	619a      	str	r2, [r3, #24]
 8003b5c:	e007      	b.n	8003b6e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	699a      	ldr	r2, [r3, #24]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003b6c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	699b      	ldr	r3, [r3, #24]
 8003b74:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689a      	ldr	r2, [r3, #8]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	430a      	orrs	r2, r1
 8003b82:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	699a      	ldr	r2, [r3, #24]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003b92:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	691a      	ldr	r2, [r3, #16]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f022 0210 	bic.w	r2, r2, #16
 8003ba2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d108      	bne.n	8003bbe <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	699a      	ldr	r2, [r3, #24]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f042 0204 	orr.w	r2, r2, #4
 8003bba:	619a      	str	r2, [r3, #24]
 8003bbc:	e030      	b.n	8003c20 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d02c      	beq.n	8003c20 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d020      	beq.n	8003c10 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	699a      	ldr	r2, [r3, #24]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003bdc:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	691a      	ldr	r2, [r3, #16]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f042 0210 	orr.w	r2, r2, #16
 8003bec:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	2b03      	cmp	r3, #3
 8003bf4:	d114      	bne.n	8003c20 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	699a      	ldr	r2, [r3, #24]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f042 0220 	orr.w	r2, r2, #32
 8003c04:	619a      	str	r2, [r3, #24]
 8003c06:	e00b      	b.n	8003c20 <HAL_FDCAN_Init+0x234>
 8003c08:	0800ac44 	.word	0x0800ac44
 8003c0c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	699a      	ldr	r2, [r3, #24]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f042 0220 	orr.w	r2, r2, #32
 8003c1e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	3b01      	subs	r3, #1
 8003c26:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	69db      	ldr	r3, [r3, #28]
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003c30:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a1b      	ldr	r3, [r3, #32]
 8003c36:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003c38:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	695b      	ldr	r3, [r3, #20]
 8003c40:	3b01      	subs	r3, #1
 8003c42:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003c48:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003c4a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c54:	d115      	bne.n	8003c82 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c5a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c60:	3b01      	subs	r3, #1
 8003c62:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003c64:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003c6e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c76:	3b01      	subs	r3, #1
 8003c78:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003c7e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003c80:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00a      	beq.n	8003ca0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ca8:	4413      	add	r3, r2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d011      	beq.n	8003cd2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003cb6:	f023 0107 	bic.w	r1, r3, #7
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	3360      	adds	r3, #96	@ 0x60
 8003cc2:	443b      	add	r3, r7
 8003cc4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	430a      	orrs	r2, r1
 8003cce:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d011      	beq.n	8003cfe <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003ce2:	f023 0107 	bic.w	r1, r3, #7
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	3360      	adds	r3, #96	@ 0x60
 8003cee:	443b      	add	r3, r7
 8003cf0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d012      	beq.n	8003d2c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003d0e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	3360      	adds	r3, #96	@ 0x60
 8003d1a:	443b      	add	r3, r7
 8003d1c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003d20:	011a      	lsls	r2, r3, #4
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d012      	beq.n	8003d5a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003d3c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d44:	009b      	lsls	r3, r3, #2
 8003d46:	3360      	adds	r3, #96	@ 0x60
 8003d48:	443b      	add	r3, r7
 8003d4a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003d4e:	021a      	lsls	r2, r3, #8
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	430a      	orrs	r2, r1
 8003d56:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a11      	ldr	r2, [pc, #68]	@ (8003da4 <HAL_FDCAN_Init+0x3b8>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d107      	bne.n	8003d74 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	689a      	ldr	r2, [r3, #8]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f022 0203 	bic.w	r2, r2, #3
 8003d72:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f000 f80b 	bl	8003da8 <FDCAN_CalcultateRamBlockAddresses>
 8003d92:	4603      	mov	r3, r0
 8003d94:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8003d98:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3760      	adds	r7, #96	@ 0x60
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	4000a000 	.word	0x4000a000

08003da8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b085      	sub	sp, #20
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003db4:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003dbe:	4ba7      	ldr	r3, [pc, #668]	@ (800405c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	68ba      	ldr	r2, [r7, #8]
 8003dc4:	0091      	lsls	r1, r2, #2
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	6812      	ldr	r2, [r2, #0]
 8003dca:	430b      	orrs	r3, r1
 8003dcc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dd8:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de0:	041a      	lsls	r2, r3, #16
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df0:	68ba      	ldr	r2, [r7, #8]
 8003df2:	4413      	add	r3, r2
 8003df4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003dfe:	4b97      	ldr	r3, [pc, #604]	@ (800405c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003e00:	4013      	ands	r3, r2
 8003e02:	68ba      	ldr	r2, [r7, #8]
 8003e04:	0091      	lsls	r1, r2, #2
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	6812      	ldr	r2, [r2, #0]
 8003e0a:	430b      	orrs	r3, r1
 8003e0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e18:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e20:	041a      	lsls	r2, r3, #16
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	430a      	orrs	r2, r1
 8003e28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e30:	005b      	lsls	r3, r3, #1
 8003e32:	68ba      	ldr	r2, [r7, #8]
 8003e34:	4413      	add	r3, r2
 8003e36:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003e40:	4b86      	ldr	r3, [pc, #536]	@ (800405c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003e42:	4013      	ands	r3, r2
 8003e44:	68ba      	ldr	r2, [r7, #8]
 8003e46:	0091      	lsls	r1, r2, #2
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	6812      	ldr	r2, [r2, #0]
 8003e4c:	430b      	orrs	r3, r1
 8003e4e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003e5a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e62:	041a      	lsls	r2, r3, #16
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003e76:	fb02 f303 	mul.w	r3, r2, r3
 8003e7a:	68ba      	ldr	r2, [r7, #8]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003e88:	4b74      	ldr	r3, [pc, #464]	@ (800405c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	68ba      	ldr	r2, [r7, #8]
 8003e8e:	0091      	lsls	r1, r2, #2
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	6812      	ldr	r2, [r2, #0]
 8003e94:	430b      	orrs	r3, r1
 8003e96:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003ea2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eaa:	041a      	lsls	r2, r3, #16
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003ebe:	fb02 f303 	mul.w	r3, r2, r3
 8003ec2:	68ba      	ldr	r2, [r7, #8]
 8003ec4:	4413      	add	r3, r2
 8003ec6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8003ed0:	4b62      	ldr	r3, [pc, #392]	@ (800405c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	0091      	lsls	r1, r2, #2
 8003ed8:	687a      	ldr	r2, [r7, #4]
 8003eda:	6812      	ldr	r2, [r2, #0]
 8003edc:	430b      	orrs	r3, r1
 8003ede:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003eea:	fb02 f303 	mul.w	r3, r2, r3
 8003eee:	68ba      	ldr	r2, [r7, #8]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003efc:	4b57      	ldr	r3, [pc, #348]	@ (800405c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003efe:	4013      	ands	r3, r2
 8003f00:	68ba      	ldr	r2, [r7, #8]
 8003f02:	0091      	lsls	r1, r2, #2
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	6812      	ldr	r2, [r2, #0]
 8003f08:	430b      	orrs	r3, r1
 8003f0a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f16:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f1e:	041a      	lsls	r2, r3, #16
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	430a      	orrs	r2, r1
 8003f26:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f2e:	005b      	lsls	r3, r3, #1
 8003f30:	68ba      	ldr	r2, [r7, #8]
 8003f32:	4413      	add	r3, r2
 8003f34:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003f3e:	4b47      	ldr	r3, [pc, #284]	@ (800405c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003f40:	4013      	ands	r3, r2
 8003f42:	68ba      	ldr	r2, [r7, #8]
 8003f44:	0091      	lsls	r1, r2, #2
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	6812      	ldr	r2, [r2, #0]
 8003f4a:	430b      	orrs	r3, r1
 8003f4c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003f58:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f60:	041a      	lsls	r2, r3, #16
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	430a      	orrs	r2, r1
 8003f68:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003f74:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f7c:	061a      	lsls	r2, r3, #24
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	430a      	orrs	r2, r1
 8003f84:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f8c:	4b34      	ldr	r3, [pc, #208]	@ (8004060 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8003f8e:	4413      	add	r3, r2
 8003f90:	009a      	lsls	r2, r3, #2
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	441a      	add	r2, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fae:	00db      	lsls	r3, r3, #3
 8003fb0:	441a      	add	r2, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fbe:	6879      	ldr	r1, [r7, #4]
 8003fc0:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8003fc2:	fb01 f303 	mul.w	r3, r1, r3
 8003fc6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003fc8:	441a      	add	r2, r3
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fd6:	6879      	ldr	r1, [r7, #4]
 8003fd8:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8003fda:	fb01 f303 	mul.w	r3, r1, r3
 8003fde:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003fe0:	441a      	add	r2, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fee:	6879      	ldr	r1, [r7, #4]
 8003ff0:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8003ff2:	fb01 f303 	mul.w	r3, r1, r3
 8003ff6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003ff8:	441a      	add	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800400a:	00db      	lsls	r3, r3, #3
 800400c:	441a      	add	r2, r3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800401e:	6879      	ldr	r1, [r7, #4]
 8004020:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004022:	fb01 f303 	mul.w	r3, r1, r3
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	441a      	add	r2, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800403a:	6879      	ldr	r1, [r7, #4]
 800403c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800403e:	fb01 f303 	mul.w	r3, r1, r3
 8004042:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004044:	441a      	add	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004052:	4a04      	ldr	r2, [pc, #16]	@ (8004064 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d915      	bls.n	8004084 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8004058:	e006      	b.n	8004068 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800405a:	bf00      	nop
 800405c:	ffff0003 	.word	0xffff0003
 8004060:	10002b00 	.word	0x10002b00
 8004064:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800406e:	f043 0220 	orr.w	r2, r3, #32
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2203      	movs	r2, #3
 800407c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e010      	b.n	80040a6 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	e005      	b.n	8004098 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2200      	movs	r2, #0
 8004090:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	3304      	adds	r3, #4
 8004096:	60fb      	str	r3, [r7, #12]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d3f3      	bcc.n	800408c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3714      	adds	r7, #20
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop

080040b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b089      	sub	sp, #36	@ 0x24
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80040be:	2300      	movs	r3, #0
 80040c0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80040c2:	4b89      	ldr	r3, [pc, #548]	@ (80042e8 <HAL_GPIO_Init+0x234>)
 80040c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80040c6:	e194      	b.n	80043f2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	2101      	movs	r1, #1
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	fa01 f303 	lsl.w	r3, r1, r3
 80040d4:	4013      	ands	r3, r2
 80040d6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f000 8186 	beq.w	80043ec <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f003 0303 	and.w	r3, r3, #3
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d005      	beq.n	80040f8 <HAL_GPIO_Init+0x44>
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f003 0303 	and.w	r3, r3, #3
 80040f4:	2b02      	cmp	r3, #2
 80040f6:	d130      	bne.n	800415a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	005b      	lsls	r3, r3, #1
 8004102:	2203      	movs	r2, #3
 8004104:	fa02 f303 	lsl.w	r3, r2, r3
 8004108:	43db      	mvns	r3, r3
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	4013      	ands	r3, r2
 800410e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	68da      	ldr	r2, [r3, #12]
 8004114:	69fb      	ldr	r3, [r7, #28]
 8004116:	005b      	lsls	r3, r3, #1
 8004118:	fa02 f303 	lsl.w	r3, r2, r3
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	4313      	orrs	r3, r2
 8004120:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800412e:	2201      	movs	r2, #1
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	fa02 f303 	lsl.w	r3, r2, r3
 8004136:	43db      	mvns	r3, r3
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	4013      	ands	r3, r2
 800413c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	091b      	lsrs	r3, r3, #4
 8004144:	f003 0201 	and.w	r2, r3, #1
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	fa02 f303 	lsl.w	r3, r2, r3
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	4313      	orrs	r3, r2
 8004152:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	69ba      	ldr	r2, [r7, #24]
 8004158:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f003 0303 	and.w	r3, r3, #3
 8004162:	2b03      	cmp	r3, #3
 8004164:	d017      	beq.n	8004196 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	005b      	lsls	r3, r3, #1
 8004170:	2203      	movs	r2, #3
 8004172:	fa02 f303 	lsl.w	r3, r2, r3
 8004176:	43db      	mvns	r3, r3
 8004178:	69ba      	ldr	r2, [r7, #24]
 800417a:	4013      	ands	r3, r2
 800417c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	689a      	ldr	r2, [r3, #8]
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	005b      	lsls	r3, r3, #1
 8004186:	fa02 f303 	lsl.w	r3, r2, r3
 800418a:	69ba      	ldr	r2, [r7, #24]
 800418c:	4313      	orrs	r3, r2
 800418e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	69ba      	ldr	r2, [r7, #24]
 8004194:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f003 0303 	and.w	r3, r3, #3
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d123      	bne.n	80041ea <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	08da      	lsrs	r2, r3, #3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	3208      	adds	r2, #8
 80041aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	f003 0307 	and.w	r3, r3, #7
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	220f      	movs	r2, #15
 80041ba:	fa02 f303 	lsl.w	r3, r2, r3
 80041be:	43db      	mvns	r3, r3
 80041c0:	69ba      	ldr	r2, [r7, #24]
 80041c2:	4013      	ands	r3, r2
 80041c4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	691a      	ldr	r2, [r3, #16]
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	f003 0307 	and.w	r3, r3, #7
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	fa02 f303 	lsl.w	r3, r2, r3
 80041d6:	69ba      	ldr	r2, [r7, #24]
 80041d8:	4313      	orrs	r3, r2
 80041da:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80041dc:	69fb      	ldr	r3, [r7, #28]
 80041de:	08da      	lsrs	r2, r3, #3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	3208      	adds	r2, #8
 80041e4:	69b9      	ldr	r1, [r7, #24]
 80041e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	005b      	lsls	r3, r3, #1
 80041f4:	2203      	movs	r2, #3
 80041f6:	fa02 f303 	lsl.w	r3, r2, r3
 80041fa:	43db      	mvns	r3, r3
 80041fc:	69ba      	ldr	r2, [r7, #24]
 80041fe:	4013      	ands	r3, r2
 8004200:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f003 0203 	and.w	r2, r3, #3
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	fa02 f303 	lsl.w	r3, r2, r3
 8004212:	69ba      	ldr	r2, [r7, #24]
 8004214:	4313      	orrs	r3, r2
 8004216:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	69ba      	ldr	r2, [r7, #24]
 800421c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004226:	2b00      	cmp	r3, #0
 8004228:	f000 80e0 	beq.w	80043ec <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800422c:	4b2f      	ldr	r3, [pc, #188]	@ (80042ec <HAL_GPIO_Init+0x238>)
 800422e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004232:	4a2e      	ldr	r2, [pc, #184]	@ (80042ec <HAL_GPIO_Init+0x238>)
 8004234:	f043 0302 	orr.w	r3, r3, #2
 8004238:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800423c:	4b2b      	ldr	r3, [pc, #172]	@ (80042ec <HAL_GPIO_Init+0x238>)
 800423e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	60fb      	str	r3, [r7, #12]
 8004248:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800424a:	4a29      	ldr	r2, [pc, #164]	@ (80042f0 <HAL_GPIO_Init+0x23c>)
 800424c:	69fb      	ldr	r3, [r7, #28]
 800424e:	089b      	lsrs	r3, r3, #2
 8004250:	3302      	adds	r3, #2
 8004252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004256:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	f003 0303 	and.w	r3, r3, #3
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	220f      	movs	r2, #15
 8004262:	fa02 f303 	lsl.w	r3, r2, r3
 8004266:	43db      	mvns	r3, r3
 8004268:	69ba      	ldr	r2, [r7, #24]
 800426a:	4013      	ands	r3, r2
 800426c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a20      	ldr	r2, [pc, #128]	@ (80042f4 <HAL_GPIO_Init+0x240>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d052      	beq.n	800431c <HAL_GPIO_Init+0x268>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a1f      	ldr	r2, [pc, #124]	@ (80042f8 <HAL_GPIO_Init+0x244>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d031      	beq.n	80042e2 <HAL_GPIO_Init+0x22e>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a1e      	ldr	r2, [pc, #120]	@ (80042fc <HAL_GPIO_Init+0x248>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d02b      	beq.n	80042de <HAL_GPIO_Init+0x22a>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a1d      	ldr	r2, [pc, #116]	@ (8004300 <HAL_GPIO_Init+0x24c>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d025      	beq.n	80042da <HAL_GPIO_Init+0x226>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a1c      	ldr	r2, [pc, #112]	@ (8004304 <HAL_GPIO_Init+0x250>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d01f      	beq.n	80042d6 <HAL_GPIO_Init+0x222>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a1b      	ldr	r2, [pc, #108]	@ (8004308 <HAL_GPIO_Init+0x254>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d019      	beq.n	80042d2 <HAL_GPIO_Init+0x21e>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a1a      	ldr	r2, [pc, #104]	@ (800430c <HAL_GPIO_Init+0x258>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d013      	beq.n	80042ce <HAL_GPIO_Init+0x21a>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a19      	ldr	r2, [pc, #100]	@ (8004310 <HAL_GPIO_Init+0x25c>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d00d      	beq.n	80042ca <HAL_GPIO_Init+0x216>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a18      	ldr	r2, [pc, #96]	@ (8004314 <HAL_GPIO_Init+0x260>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d007      	beq.n	80042c6 <HAL_GPIO_Init+0x212>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a17      	ldr	r2, [pc, #92]	@ (8004318 <HAL_GPIO_Init+0x264>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d101      	bne.n	80042c2 <HAL_GPIO_Init+0x20e>
 80042be:	2309      	movs	r3, #9
 80042c0:	e02d      	b.n	800431e <HAL_GPIO_Init+0x26a>
 80042c2:	230a      	movs	r3, #10
 80042c4:	e02b      	b.n	800431e <HAL_GPIO_Init+0x26a>
 80042c6:	2308      	movs	r3, #8
 80042c8:	e029      	b.n	800431e <HAL_GPIO_Init+0x26a>
 80042ca:	2307      	movs	r3, #7
 80042cc:	e027      	b.n	800431e <HAL_GPIO_Init+0x26a>
 80042ce:	2306      	movs	r3, #6
 80042d0:	e025      	b.n	800431e <HAL_GPIO_Init+0x26a>
 80042d2:	2305      	movs	r3, #5
 80042d4:	e023      	b.n	800431e <HAL_GPIO_Init+0x26a>
 80042d6:	2304      	movs	r3, #4
 80042d8:	e021      	b.n	800431e <HAL_GPIO_Init+0x26a>
 80042da:	2303      	movs	r3, #3
 80042dc:	e01f      	b.n	800431e <HAL_GPIO_Init+0x26a>
 80042de:	2302      	movs	r3, #2
 80042e0:	e01d      	b.n	800431e <HAL_GPIO_Init+0x26a>
 80042e2:	2301      	movs	r3, #1
 80042e4:	e01b      	b.n	800431e <HAL_GPIO_Init+0x26a>
 80042e6:	bf00      	nop
 80042e8:	58000080 	.word	0x58000080
 80042ec:	58024400 	.word	0x58024400
 80042f0:	58000400 	.word	0x58000400
 80042f4:	58020000 	.word	0x58020000
 80042f8:	58020400 	.word	0x58020400
 80042fc:	58020800 	.word	0x58020800
 8004300:	58020c00 	.word	0x58020c00
 8004304:	58021000 	.word	0x58021000
 8004308:	58021400 	.word	0x58021400
 800430c:	58021800 	.word	0x58021800
 8004310:	58021c00 	.word	0x58021c00
 8004314:	58022000 	.word	0x58022000
 8004318:	58022400 	.word	0x58022400
 800431c:	2300      	movs	r3, #0
 800431e:	69fa      	ldr	r2, [r7, #28]
 8004320:	f002 0203 	and.w	r2, r2, #3
 8004324:	0092      	lsls	r2, r2, #2
 8004326:	4093      	lsls	r3, r2
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	4313      	orrs	r3, r2
 800432c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800432e:	4938      	ldr	r1, [pc, #224]	@ (8004410 <HAL_GPIO_Init+0x35c>)
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	089b      	lsrs	r3, r3, #2
 8004334:	3302      	adds	r3, #2
 8004336:	69ba      	ldr	r2, [r7, #24]
 8004338:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800433c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	43db      	mvns	r3, r3
 8004348:	69ba      	ldr	r2, [r7, #24]
 800434a:	4013      	ands	r3, r2
 800434c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d003      	beq.n	8004362 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800435a:	69ba      	ldr	r2, [r7, #24]
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	4313      	orrs	r3, r2
 8004360:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004362:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004366:	69bb      	ldr	r3, [r7, #24]
 8004368:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800436a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	43db      	mvns	r3, r3
 8004376:	69ba      	ldr	r2, [r7, #24]
 8004378:	4013      	ands	r3, r2
 800437a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d003      	beq.n	8004390 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004388:	69ba      	ldr	r2, [r7, #24]
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	4313      	orrs	r3, r2
 800438e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004390:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	43db      	mvns	r3, r3
 80043a2:	69ba      	ldr	r2, [r7, #24]
 80043a4:	4013      	ands	r3, r2
 80043a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d003      	beq.n	80043bc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	69ba      	ldr	r2, [r7, #24]
 80043c0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	43db      	mvns	r3, r3
 80043cc:	69ba      	ldr	r2, [r7, #24]
 80043ce:	4013      	ands	r3, r2
 80043d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d003      	beq.n	80043e6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	3301      	adds	r3, #1
 80043f0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	fa22 f303 	lsr.w	r3, r2, r3
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f47f ae63 	bne.w	80040c8 <HAL_GPIO_Init+0x14>
  }
}
 8004402:	bf00      	nop
 8004404:	bf00      	nop
 8004406:	3724      	adds	r7, #36	@ 0x24
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr
 8004410:	58000400 	.word	0x58000400

08004414 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	460b      	mov	r3, r1
 800441e:	807b      	strh	r3, [r7, #2]
 8004420:	4613      	mov	r3, r2
 8004422:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004424:	787b      	ldrb	r3, [r7, #1]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d003      	beq.n	8004432 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800442a:	887a      	ldrh	r2, [r7, #2]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004430:	e003      	b.n	800443a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004432:	887b      	ldrh	r3, [r7, #2]
 8004434:	041a      	lsls	r2, r3, #16
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	619a      	str	r2, [r3, #24]
}
 800443a:	bf00      	nop
 800443c:	370c      	adds	r7, #12
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr

08004446 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004446:	b480      	push	{r7}
 8004448:	b085      	sub	sp, #20
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
 800444e:	460b      	mov	r3, r1
 8004450:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	695b      	ldr	r3, [r3, #20]
 8004456:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004458:	887a      	ldrh	r2, [r7, #2]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	4013      	ands	r3, r2
 800445e:	041a      	lsls	r2, r3, #16
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	43d9      	mvns	r1, r3
 8004464:	887b      	ldrh	r3, [r7, #2]
 8004466:	400b      	ands	r3, r1
 8004468:	431a      	orrs	r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	619a      	str	r2, [r3, #24]
}
 800446e:	bf00      	nop
 8004470:	3714      	adds	r7, #20
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr
	...

0800447c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004484:	4b19      	ldr	r3, [pc, #100]	@ (80044ec <HAL_PWREx_ConfigSupply+0x70>)
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	f003 0304 	and.w	r3, r3, #4
 800448c:	2b04      	cmp	r3, #4
 800448e:	d00a      	beq.n	80044a6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004490:	4b16      	ldr	r3, [pc, #88]	@ (80044ec <HAL_PWREx_ConfigSupply+0x70>)
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	f003 0307 	and.w	r3, r3, #7
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	429a      	cmp	r2, r3
 800449c:	d001      	beq.n	80044a2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e01f      	b.n	80044e2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80044a2:	2300      	movs	r3, #0
 80044a4:	e01d      	b.n	80044e2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80044a6:	4b11      	ldr	r3, [pc, #68]	@ (80044ec <HAL_PWREx_ConfigSupply+0x70>)
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	f023 0207 	bic.w	r2, r3, #7
 80044ae:	490f      	ldr	r1, [pc, #60]	@ (80044ec <HAL_PWREx_ConfigSupply+0x70>)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80044b6:	f7fe fb71 	bl	8002b9c <HAL_GetTick>
 80044ba:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80044bc:	e009      	b.n	80044d2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80044be:	f7fe fb6d 	bl	8002b9c <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80044cc:	d901      	bls.n	80044d2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e007      	b.n	80044e2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80044d2:	4b06      	ldr	r3, [pc, #24]	@ (80044ec <HAL_PWREx_ConfigSupply+0x70>)
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044de:	d1ee      	bne.n	80044be <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	58024800 	.word	0x58024800

080044f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b08c      	sub	sp, #48	@ 0x30
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d102      	bne.n	8004504 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	f000 bc48 	b.w	8004d94 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 8088 	beq.w	8004622 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004512:	4b99      	ldr	r3, [pc, #612]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800451a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800451c:	4b96      	ldr	r3, [pc, #600]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 800451e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004520:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004524:	2b10      	cmp	r3, #16
 8004526:	d007      	beq.n	8004538 <HAL_RCC_OscConfig+0x48>
 8004528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800452a:	2b18      	cmp	r3, #24
 800452c:	d111      	bne.n	8004552 <HAL_RCC_OscConfig+0x62>
 800452e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004530:	f003 0303 	and.w	r3, r3, #3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d10c      	bne.n	8004552 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004538:	4b8f      	ldr	r3, [pc, #572]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d06d      	beq.n	8004620 <HAL_RCC_OscConfig+0x130>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d169      	bne.n	8004620 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	f000 bc21 	b.w	8004d94 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800455a:	d106      	bne.n	800456a <HAL_RCC_OscConfig+0x7a>
 800455c:	4b86      	ldr	r3, [pc, #536]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a85      	ldr	r2, [pc, #532]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004562:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004566:	6013      	str	r3, [r2, #0]
 8004568:	e02e      	b.n	80045c8 <HAL_RCC_OscConfig+0xd8>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d10c      	bne.n	800458c <HAL_RCC_OscConfig+0x9c>
 8004572:	4b81      	ldr	r3, [pc, #516]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a80      	ldr	r2, [pc, #512]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004578:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800457c:	6013      	str	r3, [r2, #0]
 800457e:	4b7e      	ldr	r3, [pc, #504]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a7d      	ldr	r2, [pc, #500]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004584:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004588:	6013      	str	r3, [r2, #0]
 800458a:	e01d      	b.n	80045c8 <HAL_RCC_OscConfig+0xd8>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004594:	d10c      	bne.n	80045b0 <HAL_RCC_OscConfig+0xc0>
 8004596:	4b78      	ldr	r3, [pc, #480]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a77      	ldr	r2, [pc, #476]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 800459c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045a0:	6013      	str	r3, [r2, #0]
 80045a2:	4b75      	ldr	r3, [pc, #468]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a74      	ldr	r2, [pc, #464]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 80045a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045ac:	6013      	str	r3, [r2, #0]
 80045ae:	e00b      	b.n	80045c8 <HAL_RCC_OscConfig+0xd8>
 80045b0:	4b71      	ldr	r3, [pc, #452]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a70      	ldr	r2, [pc, #448]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 80045b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045ba:	6013      	str	r3, [r2, #0]
 80045bc:	4b6e      	ldr	r3, [pc, #440]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a6d      	ldr	r2, [pc, #436]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 80045c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d013      	beq.n	80045f8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d0:	f7fe fae4 	bl	8002b9c <HAL_GetTick>
 80045d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80045d6:	e008      	b.n	80045ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045d8:	f7fe fae0 	bl	8002b9c <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b64      	cmp	r3, #100	@ 0x64
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e3d4      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80045ea:	4b63      	ldr	r3, [pc, #396]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d0f0      	beq.n	80045d8 <HAL_RCC_OscConfig+0xe8>
 80045f6:	e014      	b.n	8004622 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f8:	f7fe fad0 	bl	8002b9c <HAL_GetTick>
 80045fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80045fe:	e008      	b.n	8004612 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004600:	f7fe facc 	bl	8002b9c <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	2b64      	cmp	r3, #100	@ 0x64
 800460c:	d901      	bls.n	8004612 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e3c0      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004612:	4b59      	ldr	r3, [pc, #356]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d1f0      	bne.n	8004600 <HAL_RCC_OscConfig+0x110>
 800461e:	e000      	b.n	8004622 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004620:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	f000 80ca 	beq.w	80047c4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004630:	4b51      	ldr	r3, [pc, #324]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004638:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800463a:	4b4f      	ldr	r3, [pc, #316]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 800463c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800463e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004640:	6a3b      	ldr	r3, [r7, #32]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d007      	beq.n	8004656 <HAL_RCC_OscConfig+0x166>
 8004646:	6a3b      	ldr	r3, [r7, #32]
 8004648:	2b18      	cmp	r3, #24
 800464a:	d156      	bne.n	80046fa <HAL_RCC_OscConfig+0x20a>
 800464c:	69fb      	ldr	r3, [r7, #28]
 800464e:	f003 0303 	and.w	r3, r3, #3
 8004652:	2b00      	cmp	r3, #0
 8004654:	d151      	bne.n	80046fa <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004656:	4b48      	ldr	r3, [pc, #288]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0304 	and.w	r3, r3, #4
 800465e:	2b00      	cmp	r3, #0
 8004660:	d005      	beq.n	800466e <HAL_RCC_OscConfig+0x17e>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	68db      	ldr	r3, [r3, #12]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e392      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800466e:	4b42      	ldr	r3, [pc, #264]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f023 0219 	bic.w	r2, r3, #25
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	493f      	ldr	r1, [pc, #252]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 800467c:	4313      	orrs	r3, r2
 800467e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004680:	f7fe fa8c 	bl	8002b9c <HAL_GetTick>
 8004684:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004686:	e008      	b.n	800469a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004688:	f7fe fa88 	bl	8002b9c <HAL_GetTick>
 800468c:	4602      	mov	r2, r0
 800468e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	2b02      	cmp	r3, #2
 8004694:	d901      	bls.n	800469a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e37c      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800469a:	4b37      	ldr	r3, [pc, #220]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0304 	and.w	r3, r3, #4
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d0f0      	beq.n	8004688 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046a6:	f7fe faa9 	bl	8002bfc <HAL_GetREVID>
 80046aa:	4603      	mov	r3, r0
 80046ac:	f241 0203 	movw	r2, #4099	@ 0x1003
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d817      	bhi.n	80046e4 <HAL_RCC_OscConfig+0x1f4>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	691b      	ldr	r3, [r3, #16]
 80046b8:	2b40      	cmp	r3, #64	@ 0x40
 80046ba:	d108      	bne.n	80046ce <HAL_RCC_OscConfig+0x1de>
 80046bc:	4b2e      	ldr	r3, [pc, #184]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80046c4:	4a2c      	ldr	r2, [pc, #176]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 80046c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046ca:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046cc:	e07a      	b.n	80047c4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046ce:	4b2a      	ldr	r3, [pc, #168]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	031b      	lsls	r3, r3, #12
 80046dc:	4926      	ldr	r1, [pc, #152]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 80046de:	4313      	orrs	r3, r2
 80046e0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046e2:	e06f      	b.n	80047c4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046e4:	4b24      	ldr	r3, [pc, #144]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	691b      	ldr	r3, [r3, #16]
 80046f0:	061b      	lsls	r3, r3, #24
 80046f2:	4921      	ldr	r1, [pc, #132]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 80046f4:	4313      	orrs	r3, r2
 80046f6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046f8:	e064      	b.n	80047c4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d047      	beq.n	8004792 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004702:	4b1d      	ldr	r3, [pc, #116]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f023 0219 	bic.w	r2, r3, #25
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	491a      	ldr	r1, [pc, #104]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004710:	4313      	orrs	r3, r2
 8004712:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004714:	f7fe fa42 	bl	8002b9c <HAL_GetTick>
 8004718:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800471a:	e008      	b.n	800472e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800471c:	f7fe fa3e 	bl	8002b9c <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	2b02      	cmp	r3, #2
 8004728:	d901      	bls.n	800472e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e332      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800472e:	4b12      	ldr	r3, [pc, #72]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0304 	and.w	r3, r3, #4
 8004736:	2b00      	cmp	r3, #0
 8004738:	d0f0      	beq.n	800471c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800473a:	f7fe fa5f 	bl	8002bfc <HAL_GetREVID>
 800473e:	4603      	mov	r3, r0
 8004740:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004744:	4293      	cmp	r3, r2
 8004746:	d819      	bhi.n	800477c <HAL_RCC_OscConfig+0x28c>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	2b40      	cmp	r3, #64	@ 0x40
 800474e:	d108      	bne.n	8004762 <HAL_RCC_OscConfig+0x272>
 8004750:	4b09      	ldr	r3, [pc, #36]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004758:	4a07      	ldr	r2, [pc, #28]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 800475a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800475e:	6053      	str	r3, [r2, #4]
 8004760:	e030      	b.n	80047c4 <HAL_RCC_OscConfig+0x2d4>
 8004762:	4b05      	ldr	r3, [pc, #20]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	691b      	ldr	r3, [r3, #16]
 800476e:	031b      	lsls	r3, r3, #12
 8004770:	4901      	ldr	r1, [pc, #4]	@ (8004778 <HAL_RCC_OscConfig+0x288>)
 8004772:	4313      	orrs	r3, r2
 8004774:	604b      	str	r3, [r1, #4]
 8004776:	e025      	b.n	80047c4 <HAL_RCC_OscConfig+0x2d4>
 8004778:	58024400 	.word	0x58024400
 800477c:	4b9a      	ldr	r3, [pc, #616]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	691b      	ldr	r3, [r3, #16]
 8004788:	061b      	lsls	r3, r3, #24
 800478a:	4997      	ldr	r1, [pc, #604]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 800478c:	4313      	orrs	r3, r2
 800478e:	604b      	str	r3, [r1, #4]
 8004790:	e018      	b.n	80047c4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004792:	4b95      	ldr	r3, [pc, #596]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a94      	ldr	r2, [pc, #592]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 8004798:	f023 0301 	bic.w	r3, r3, #1
 800479c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479e:	f7fe f9fd 	bl	8002b9c <HAL_GetTick>
 80047a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80047a4:	e008      	b.n	80047b8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047a6:	f7fe f9f9 	bl	8002b9c <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	d901      	bls.n	80047b8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e2ed      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80047b8:	4b8b      	ldr	r3, [pc, #556]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0304 	and.w	r3, r3, #4
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1f0      	bne.n	80047a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0310 	and.w	r3, r3, #16
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	f000 80a9 	beq.w	8004924 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047d2:	4b85      	ldr	r3, [pc, #532]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80047da:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80047dc:	4b82      	ldr	r3, [pc, #520]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80047de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80047e2:	69bb      	ldr	r3, [r7, #24]
 80047e4:	2b08      	cmp	r3, #8
 80047e6:	d007      	beq.n	80047f8 <HAL_RCC_OscConfig+0x308>
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	2b18      	cmp	r3, #24
 80047ec:	d13a      	bne.n	8004864 <HAL_RCC_OscConfig+0x374>
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	f003 0303 	and.w	r3, r3, #3
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d135      	bne.n	8004864 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80047f8:	4b7b      	ldr	r3, [pc, #492]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004800:	2b00      	cmp	r3, #0
 8004802:	d005      	beq.n	8004810 <HAL_RCC_OscConfig+0x320>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	69db      	ldr	r3, [r3, #28]
 8004808:	2b80      	cmp	r3, #128	@ 0x80
 800480a:	d001      	beq.n	8004810 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e2c1      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004810:	f7fe f9f4 	bl	8002bfc <HAL_GetREVID>
 8004814:	4603      	mov	r3, r0
 8004816:	f241 0203 	movw	r2, #4099	@ 0x1003
 800481a:	4293      	cmp	r3, r2
 800481c:	d817      	bhi.n	800484e <HAL_RCC_OscConfig+0x35e>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a1b      	ldr	r3, [r3, #32]
 8004822:	2b20      	cmp	r3, #32
 8004824:	d108      	bne.n	8004838 <HAL_RCC_OscConfig+0x348>
 8004826:	4b70      	ldr	r3, [pc, #448]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800482e:	4a6e      	ldr	r2, [pc, #440]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 8004830:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004834:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004836:	e075      	b.n	8004924 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004838:	4b6b      	ldr	r3, [pc, #428]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6a1b      	ldr	r3, [r3, #32]
 8004844:	069b      	lsls	r3, r3, #26
 8004846:	4968      	ldr	r1, [pc, #416]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 8004848:	4313      	orrs	r3, r2
 800484a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800484c:	e06a      	b.n	8004924 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800484e:	4b66      	ldr	r3, [pc, #408]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	061b      	lsls	r3, r3, #24
 800485c:	4962      	ldr	r1, [pc, #392]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 800485e:	4313      	orrs	r3, r2
 8004860:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004862:	e05f      	b.n	8004924 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	69db      	ldr	r3, [r3, #28]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d042      	beq.n	80048f2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800486c:	4b5e      	ldr	r3, [pc, #376]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a5d      	ldr	r2, [pc, #372]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 8004872:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004876:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004878:	f7fe f990 	bl	8002b9c <HAL_GetTick>
 800487c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800487e:	e008      	b.n	8004892 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004880:	f7fe f98c 	bl	8002b9c <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	2b02      	cmp	r3, #2
 800488c:	d901      	bls.n	8004892 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e280      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004892:	4b55      	ldr	r3, [pc, #340]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800489a:	2b00      	cmp	r3, #0
 800489c:	d0f0      	beq.n	8004880 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800489e:	f7fe f9ad 	bl	8002bfc <HAL_GetREVID>
 80048a2:	4603      	mov	r3, r0
 80048a4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d817      	bhi.n	80048dc <HAL_RCC_OscConfig+0x3ec>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a1b      	ldr	r3, [r3, #32]
 80048b0:	2b20      	cmp	r3, #32
 80048b2:	d108      	bne.n	80048c6 <HAL_RCC_OscConfig+0x3d6>
 80048b4:	4b4c      	ldr	r3, [pc, #304]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80048bc:	4a4a      	ldr	r2, [pc, #296]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80048be:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80048c2:	6053      	str	r3, [r2, #4]
 80048c4:	e02e      	b.n	8004924 <HAL_RCC_OscConfig+0x434>
 80048c6:	4b48      	ldr	r3, [pc, #288]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a1b      	ldr	r3, [r3, #32]
 80048d2:	069b      	lsls	r3, r3, #26
 80048d4:	4944      	ldr	r1, [pc, #272]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	604b      	str	r3, [r1, #4]
 80048da:	e023      	b.n	8004924 <HAL_RCC_OscConfig+0x434>
 80048dc:	4b42      	ldr	r3, [pc, #264]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a1b      	ldr	r3, [r3, #32]
 80048e8:	061b      	lsls	r3, r3, #24
 80048ea:	493f      	ldr	r1, [pc, #252]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60cb      	str	r3, [r1, #12]
 80048f0:	e018      	b.n	8004924 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80048f2:	4b3d      	ldr	r3, [pc, #244]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a3c      	ldr	r2, [pc, #240]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80048f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048fe:	f7fe f94d 	bl	8002b9c <HAL_GetTick>
 8004902:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004904:	e008      	b.n	8004918 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004906:	f7fe f949 	bl	8002b9c <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	2b02      	cmp	r3, #2
 8004912:	d901      	bls.n	8004918 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	e23d      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004918:	4b33      	ldr	r3, [pc, #204]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004920:	2b00      	cmp	r3, #0
 8004922:	d1f0      	bne.n	8004906 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0308 	and.w	r3, r3, #8
 800492c:	2b00      	cmp	r3, #0
 800492e:	d036      	beq.n	800499e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	695b      	ldr	r3, [r3, #20]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d019      	beq.n	800496c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004938:	4b2b      	ldr	r3, [pc, #172]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 800493a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800493c:	4a2a      	ldr	r2, [pc, #168]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 800493e:	f043 0301 	orr.w	r3, r3, #1
 8004942:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004944:	f7fe f92a 	bl	8002b9c <HAL_GetTick>
 8004948:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800494a:	e008      	b.n	800495e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800494c:	f7fe f926 	bl	8002b9c <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	2b02      	cmp	r3, #2
 8004958:	d901      	bls.n	800495e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e21a      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800495e:	4b22      	ldr	r3, [pc, #136]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 8004960:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004962:	f003 0302 	and.w	r3, r3, #2
 8004966:	2b00      	cmp	r3, #0
 8004968:	d0f0      	beq.n	800494c <HAL_RCC_OscConfig+0x45c>
 800496a:	e018      	b.n	800499e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800496c:	4b1e      	ldr	r3, [pc, #120]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 800496e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004970:	4a1d      	ldr	r2, [pc, #116]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 8004972:	f023 0301 	bic.w	r3, r3, #1
 8004976:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004978:	f7fe f910 	bl	8002b9c <HAL_GetTick>
 800497c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800497e:	e008      	b.n	8004992 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004980:	f7fe f90c 	bl	8002b9c <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	2b02      	cmp	r3, #2
 800498c:	d901      	bls.n	8004992 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e200      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004992:	4b15      	ldr	r3, [pc, #84]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 8004994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004996:	f003 0302 	and.w	r3, r3, #2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d1f0      	bne.n	8004980 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0320 	and.w	r3, r3, #32
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d039      	beq.n	8004a1e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d01c      	beq.n	80049ec <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80049b2:	4b0d      	ldr	r3, [pc, #52]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a0c      	ldr	r2, [pc, #48]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80049b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80049bc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80049be:	f7fe f8ed 	bl	8002b9c <HAL_GetTick>
 80049c2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80049c4:	e008      	b.n	80049d8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049c6:	f7fe f8e9 	bl	8002b9c <HAL_GetTick>
 80049ca:	4602      	mov	r2, r0
 80049cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d901      	bls.n	80049d8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80049d4:	2303      	movs	r3, #3
 80049d6:	e1dd      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80049d8:	4b03      	ldr	r3, [pc, #12]	@ (80049e8 <HAL_RCC_OscConfig+0x4f8>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d0f0      	beq.n	80049c6 <HAL_RCC_OscConfig+0x4d6>
 80049e4:	e01b      	b.n	8004a1e <HAL_RCC_OscConfig+0x52e>
 80049e6:	bf00      	nop
 80049e8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80049ec:	4b9b      	ldr	r3, [pc, #620]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a9a      	ldr	r2, [pc, #616]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 80049f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80049f6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80049f8:	f7fe f8d0 	bl	8002b9c <HAL_GetTick>
 80049fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80049fe:	e008      	b.n	8004a12 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a00:	f7fe f8cc 	bl	8002b9c <HAL_GetTick>
 8004a04:	4602      	mov	r2, r0
 8004a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	2b02      	cmp	r3, #2
 8004a0c:	d901      	bls.n	8004a12 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	e1c0      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004a12:	4b92      	ldr	r3, [pc, #584]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1f0      	bne.n	8004a00 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0304 	and.w	r3, r3, #4
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	f000 8081 	beq.w	8004b2e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004a2c:	4b8c      	ldr	r3, [pc, #560]	@ (8004c60 <HAL_RCC_OscConfig+0x770>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a8b      	ldr	r2, [pc, #556]	@ (8004c60 <HAL_RCC_OscConfig+0x770>)
 8004a32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a36:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a38:	f7fe f8b0 	bl	8002b9c <HAL_GetTick>
 8004a3c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a3e:	e008      	b.n	8004a52 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a40:	f7fe f8ac 	bl	8002b9c <HAL_GetTick>
 8004a44:	4602      	mov	r2, r0
 8004a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a48:	1ad3      	subs	r3, r2, r3
 8004a4a:	2b64      	cmp	r3, #100	@ 0x64
 8004a4c:	d901      	bls.n	8004a52 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e1a0      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a52:	4b83      	ldr	r3, [pc, #524]	@ (8004c60 <HAL_RCC_OscConfig+0x770>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d0f0      	beq.n	8004a40 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d106      	bne.n	8004a74 <HAL_RCC_OscConfig+0x584>
 8004a66:	4b7d      	ldr	r3, [pc, #500]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a6a:	4a7c      	ldr	r2, [pc, #496]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004a6c:	f043 0301 	orr.w	r3, r3, #1
 8004a70:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a72:	e02d      	b.n	8004ad0 <HAL_RCC_OscConfig+0x5e0>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d10c      	bne.n	8004a96 <HAL_RCC_OscConfig+0x5a6>
 8004a7c:	4b77      	ldr	r3, [pc, #476]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a80:	4a76      	ldr	r2, [pc, #472]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004a82:	f023 0301 	bic.w	r3, r3, #1
 8004a86:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a88:	4b74      	ldr	r3, [pc, #464]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a8c:	4a73      	ldr	r2, [pc, #460]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004a8e:	f023 0304 	bic.w	r3, r3, #4
 8004a92:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a94:	e01c      	b.n	8004ad0 <HAL_RCC_OscConfig+0x5e0>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	2b05      	cmp	r3, #5
 8004a9c:	d10c      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x5c8>
 8004a9e:	4b6f      	ldr	r3, [pc, #444]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aa2:	4a6e      	ldr	r2, [pc, #440]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004aa4:	f043 0304 	orr.w	r3, r3, #4
 8004aa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004aaa:	4b6c      	ldr	r3, [pc, #432]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aae:	4a6b      	ldr	r2, [pc, #428]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004ab0:	f043 0301 	orr.w	r3, r3, #1
 8004ab4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ab6:	e00b      	b.n	8004ad0 <HAL_RCC_OscConfig+0x5e0>
 8004ab8:	4b68      	ldr	r3, [pc, #416]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004aba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004abc:	4a67      	ldr	r2, [pc, #412]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004abe:	f023 0301 	bic.w	r3, r3, #1
 8004ac2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ac4:	4b65      	ldr	r3, [pc, #404]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ac8:	4a64      	ldr	r2, [pc, #400]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004aca:	f023 0304 	bic.w	r3, r3, #4
 8004ace:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d015      	beq.n	8004b04 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ad8:	f7fe f860 	bl	8002b9c <HAL_GetTick>
 8004adc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ade:	e00a      	b.n	8004af6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ae0:	f7fe f85c 	bl	8002b9c <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d901      	bls.n	8004af6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	e14e      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004af6:	4b59      	ldr	r3, [pc, #356]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004afa:	f003 0302 	and.w	r3, r3, #2
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d0ee      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x5f0>
 8004b02:	e014      	b.n	8004b2e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b04:	f7fe f84a 	bl	8002b9c <HAL_GetTick>
 8004b08:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004b0a:	e00a      	b.n	8004b22 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b0c:	f7fe f846 	bl	8002b9c <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e138      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004b22:	4b4e      	ldr	r3, [pc, #312]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d1ee      	bne.n	8004b0c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	f000 812d 	beq.w	8004d92 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004b38:	4b48      	ldr	r3, [pc, #288]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b40:	2b18      	cmp	r3, #24
 8004b42:	f000 80bd 	beq.w	8004cc0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	f040 809e 	bne.w	8004c8c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b50:	4b42      	ldr	r3, [pc, #264]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a41      	ldr	r2, [pc, #260]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004b56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b5c:	f7fe f81e 	bl	8002b9c <HAL_GetTick>
 8004b60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004b62:	e008      	b.n	8004b76 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b64:	f7fe f81a 	bl	8002b9c <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	2b02      	cmp	r3, #2
 8004b70:	d901      	bls.n	8004b76 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e10e      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004b76:	4b39      	ldr	r3, [pc, #228]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d1f0      	bne.n	8004b64 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b82:	4b36      	ldr	r3, [pc, #216]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004b84:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b86:	4b37      	ldr	r3, [pc, #220]	@ (8004c64 <HAL_RCC_OscConfig+0x774>)
 8004b88:	4013      	ands	r3, r2
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004b92:	0112      	lsls	r2, r2, #4
 8004b94:	430a      	orrs	r2, r1
 8004b96:	4931      	ldr	r1, [pc, #196]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004baa:	3b01      	subs	r3, #1
 8004bac:	025b      	lsls	r3, r3, #9
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	431a      	orrs	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	041b      	lsls	r3, r3, #16
 8004bba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004bbe:	431a      	orrs	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	061b      	lsls	r3, r3, #24
 8004bc8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004bcc:	4923      	ldr	r1, [pc, #140]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004bd2:	4b22      	ldr	r3, [pc, #136]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd6:	4a21      	ldr	r2, [pc, #132]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004bd8:	f023 0301 	bic.w	r3, r3, #1
 8004bdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004bde:	4b1f      	ldr	r3, [pc, #124]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004be0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004be2:	4b21      	ldr	r3, [pc, #132]	@ (8004c68 <HAL_RCC_OscConfig+0x778>)
 8004be4:	4013      	ands	r3, r2
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004bea:	00d2      	lsls	r2, r2, #3
 8004bec:	491b      	ldr	r1, [pc, #108]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004bf2:	4b1a      	ldr	r3, [pc, #104]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf6:	f023 020c 	bic.w	r2, r3, #12
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bfe:	4917      	ldr	r1, [pc, #92]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004c00:	4313      	orrs	r3, r2
 8004c02:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004c04:	4b15      	ldr	r3, [pc, #84]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c08:	f023 0202 	bic.w	r2, r3, #2
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c10:	4912      	ldr	r1, [pc, #72]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004c12:	4313      	orrs	r3, r2
 8004c14:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004c16:	4b11      	ldr	r3, [pc, #68]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c1a:	4a10      	ldr	r2, [pc, #64]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004c1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c22:	4b0e      	ldr	r3, [pc, #56]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c26:	4a0d      	ldr	r2, [pc, #52]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004c28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c32:	4a0a      	ldr	r2, [pc, #40]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004c34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004c3a:	4b08      	ldr	r3, [pc, #32]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c3e:	4a07      	ldr	r2, [pc, #28]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004c40:	f043 0301 	orr.w	r3, r3, #1
 8004c44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c46:	4b05      	ldr	r3, [pc, #20]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a04      	ldr	r2, [pc, #16]	@ (8004c5c <HAL_RCC_OscConfig+0x76c>)
 8004c4c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c52:	f7fd ffa3 	bl	8002b9c <HAL_GetTick>
 8004c56:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004c58:	e011      	b.n	8004c7e <HAL_RCC_OscConfig+0x78e>
 8004c5a:	bf00      	nop
 8004c5c:	58024400 	.word	0x58024400
 8004c60:	58024800 	.word	0x58024800
 8004c64:	fffffc0c 	.word	0xfffffc0c
 8004c68:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c6c:	f7fd ff96 	bl	8002b9c <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e08a      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004c7e:	4b47      	ldr	r3, [pc, #284]	@ (8004d9c <HAL_RCC_OscConfig+0x8ac>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d0f0      	beq.n	8004c6c <HAL_RCC_OscConfig+0x77c>
 8004c8a:	e082      	b.n	8004d92 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c8c:	4b43      	ldr	r3, [pc, #268]	@ (8004d9c <HAL_RCC_OscConfig+0x8ac>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a42      	ldr	r2, [pc, #264]	@ (8004d9c <HAL_RCC_OscConfig+0x8ac>)
 8004c92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c98:	f7fd ff80 	bl	8002b9c <HAL_GetTick>
 8004c9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004c9e:	e008      	b.n	8004cb2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ca0:	f7fd ff7c 	bl	8002b9c <HAL_GetTick>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	d901      	bls.n	8004cb2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e070      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004cb2:	4b3a      	ldr	r3, [pc, #232]	@ (8004d9c <HAL_RCC_OscConfig+0x8ac>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d1f0      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x7b0>
 8004cbe:	e068      	b.n	8004d92 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004cc0:	4b36      	ldr	r3, [pc, #216]	@ (8004d9c <HAL_RCC_OscConfig+0x8ac>)
 8004cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004cc6:	4b35      	ldr	r3, [pc, #212]	@ (8004d9c <HAL_RCC_OscConfig+0x8ac>)
 8004cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cca:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d031      	beq.n	8004d38 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	f003 0203 	and.w	r2, r3, #3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d12a      	bne.n	8004d38 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	091b      	lsrs	r3, r3, #4
 8004ce6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d122      	bne.n	8004d38 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cfc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d11a      	bne.n	8004d38 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	0a5b      	lsrs	r3, r3, #9
 8004d06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d0e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d111      	bne.n	8004d38 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	0c1b      	lsrs	r3, r3, #16
 8004d18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d20:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d108      	bne.n	8004d38 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	0e1b      	lsrs	r3, r3, #24
 8004d2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d32:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d001      	beq.n	8004d3c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e02b      	b.n	8004d94 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004d3c:	4b17      	ldr	r3, [pc, #92]	@ (8004d9c <HAL_RCC_OscConfig+0x8ac>)
 8004d3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d40:	08db      	lsrs	r3, r3, #3
 8004d42:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d46:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d4c:	693a      	ldr	r2, [r7, #16]
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d01f      	beq.n	8004d92 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004d52:	4b12      	ldr	r3, [pc, #72]	@ (8004d9c <HAL_RCC_OscConfig+0x8ac>)
 8004d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d56:	4a11      	ldr	r2, [pc, #68]	@ (8004d9c <HAL_RCC_OscConfig+0x8ac>)
 8004d58:	f023 0301 	bic.w	r3, r3, #1
 8004d5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004d5e:	f7fd ff1d 	bl	8002b9c <HAL_GetTick>
 8004d62:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004d64:	bf00      	nop
 8004d66:	f7fd ff19 	bl	8002b9c <HAL_GetTick>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d0f9      	beq.n	8004d66 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004d72:	4b0a      	ldr	r3, [pc, #40]	@ (8004d9c <HAL_RCC_OscConfig+0x8ac>)
 8004d74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d76:	4b0a      	ldr	r3, [pc, #40]	@ (8004da0 <HAL_RCC_OscConfig+0x8b0>)
 8004d78:	4013      	ands	r3, r2
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004d7e:	00d2      	lsls	r2, r2, #3
 8004d80:	4906      	ldr	r1, [pc, #24]	@ (8004d9c <HAL_RCC_OscConfig+0x8ac>)
 8004d82:	4313      	orrs	r3, r2
 8004d84:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004d86:	4b05      	ldr	r3, [pc, #20]	@ (8004d9c <HAL_RCC_OscConfig+0x8ac>)
 8004d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d8a:	4a04      	ldr	r2, [pc, #16]	@ (8004d9c <HAL_RCC_OscConfig+0x8ac>)
 8004d8c:	f043 0301 	orr.w	r3, r3, #1
 8004d90:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3730      	adds	r7, #48	@ 0x30
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	58024400 	.word	0x58024400
 8004da0:	ffff0007 	.word	0xffff0007

08004da4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b086      	sub	sp, #24
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d101      	bne.n	8004db8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e19c      	b.n	80050f2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004db8:	4b8a      	ldr	r3, [pc, #552]	@ (8004fe4 <HAL_RCC_ClockConfig+0x240>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 030f 	and.w	r3, r3, #15
 8004dc0:	683a      	ldr	r2, [r7, #0]
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d910      	bls.n	8004de8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dc6:	4b87      	ldr	r3, [pc, #540]	@ (8004fe4 <HAL_RCC_ClockConfig+0x240>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f023 020f 	bic.w	r2, r3, #15
 8004dce:	4985      	ldr	r1, [pc, #532]	@ (8004fe4 <HAL_RCC_ClockConfig+0x240>)
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dd6:	4b83      	ldr	r3, [pc, #524]	@ (8004fe4 <HAL_RCC_ClockConfig+0x240>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 030f 	and.w	r3, r3, #15
 8004dde:	683a      	ldr	r2, [r7, #0]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d001      	beq.n	8004de8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e184      	b.n	80050f2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0304 	and.w	r3, r3, #4
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d010      	beq.n	8004e16 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	691a      	ldr	r2, [r3, #16]
 8004df8:	4b7b      	ldr	r3, [pc, #492]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d908      	bls.n	8004e16 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004e04:	4b78      	ldr	r3, [pc, #480]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004e06:	699b      	ldr	r3, [r3, #24]
 8004e08:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	691b      	ldr	r3, [r3, #16]
 8004e10:	4975      	ldr	r1, [pc, #468]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 0308 	and.w	r3, r3, #8
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d010      	beq.n	8004e44 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	695a      	ldr	r2, [r3, #20]
 8004e26:	4b70      	ldr	r3, [pc, #448]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004e28:	69db      	ldr	r3, [r3, #28]
 8004e2a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d908      	bls.n	8004e44 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004e32:	4b6d      	ldr	r3, [pc, #436]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004e34:	69db      	ldr	r3, [r3, #28]
 8004e36:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	496a      	ldr	r1, [pc, #424]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0310 	and.w	r3, r3, #16
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d010      	beq.n	8004e72 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	699a      	ldr	r2, [r3, #24]
 8004e54:	4b64      	ldr	r3, [pc, #400]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004e56:	69db      	ldr	r3, [r3, #28]
 8004e58:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d908      	bls.n	8004e72 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004e60:	4b61      	ldr	r3, [pc, #388]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004e62:	69db      	ldr	r3, [r3, #28]
 8004e64:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	495e      	ldr	r1, [pc, #376]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0320 	and.w	r3, r3, #32
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d010      	beq.n	8004ea0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	69da      	ldr	r2, [r3, #28]
 8004e82:	4b59      	ldr	r3, [pc, #356]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004e84:	6a1b      	ldr	r3, [r3, #32]
 8004e86:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d908      	bls.n	8004ea0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004e8e:	4b56      	ldr	r3, [pc, #344]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004e90:	6a1b      	ldr	r3, [r3, #32]
 8004e92:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	69db      	ldr	r3, [r3, #28]
 8004e9a:	4953      	ldr	r1, [pc, #332]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d010      	beq.n	8004ece <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	68da      	ldr	r2, [r3, #12]
 8004eb0:	4b4d      	ldr	r3, [pc, #308]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004eb2:	699b      	ldr	r3, [r3, #24]
 8004eb4:	f003 030f 	and.w	r3, r3, #15
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d908      	bls.n	8004ece <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ebc:	4b4a      	ldr	r3, [pc, #296]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004ebe:	699b      	ldr	r3, [r3, #24]
 8004ec0:	f023 020f 	bic.w	r2, r3, #15
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	4947      	ldr	r1, [pc, #284]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0301 	and.w	r3, r3, #1
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d055      	beq.n	8004f86 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004eda:	4b43      	ldr	r3, [pc, #268]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	4940      	ldr	r1, [pc, #256]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d107      	bne.n	8004f04 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004ef4:	4b3c      	ldr	r3, [pc, #240]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d121      	bne.n	8004f44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e0f6      	b.n	80050f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	2b03      	cmp	r3, #3
 8004f0a:	d107      	bne.n	8004f1c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004f0c:	4b36      	ldr	r3, [pc, #216]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d115      	bne.n	8004f44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e0ea      	b.n	80050f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d107      	bne.n	8004f34 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004f24:	4b30      	ldr	r3, [pc, #192]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d109      	bne.n	8004f44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e0de      	b.n	80050f2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f34:	4b2c      	ldr	r3, [pc, #176]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 0304 	and.w	r3, r3, #4
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d101      	bne.n	8004f44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e0d6      	b.n	80050f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f44:	4b28      	ldr	r3, [pc, #160]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004f46:	691b      	ldr	r3, [r3, #16]
 8004f48:	f023 0207 	bic.w	r2, r3, #7
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	4925      	ldr	r1, [pc, #148]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f56:	f7fd fe21 	bl	8002b9c <HAL_GetTick>
 8004f5a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f5c:	e00a      	b.n	8004f74 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f5e:	f7fd fe1d 	bl	8002b9c <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e0be      	b.n	80050f2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f74:	4b1c      	ldr	r3, [pc, #112]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	00db      	lsls	r3, r3, #3
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d1eb      	bne.n	8004f5e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0302 	and.w	r3, r3, #2
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d010      	beq.n	8004fb4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	68da      	ldr	r2, [r3, #12]
 8004f96:	4b14      	ldr	r3, [pc, #80]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004f98:	699b      	ldr	r3, [r3, #24]
 8004f9a:	f003 030f 	and.w	r3, r3, #15
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d208      	bcs.n	8004fb4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fa2:	4b11      	ldr	r3, [pc, #68]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004fa4:	699b      	ldr	r3, [r3, #24]
 8004fa6:	f023 020f 	bic.w	r2, r3, #15
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	68db      	ldr	r3, [r3, #12]
 8004fae:	490e      	ldr	r1, [pc, #56]	@ (8004fe8 <HAL_RCC_ClockConfig+0x244>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8004fe4 <HAL_RCC_ClockConfig+0x240>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 030f 	and.w	r3, r3, #15
 8004fbc:	683a      	ldr	r2, [r7, #0]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d214      	bcs.n	8004fec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fc2:	4b08      	ldr	r3, [pc, #32]	@ (8004fe4 <HAL_RCC_ClockConfig+0x240>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f023 020f 	bic.w	r2, r3, #15
 8004fca:	4906      	ldr	r1, [pc, #24]	@ (8004fe4 <HAL_RCC_ClockConfig+0x240>)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fd2:	4b04      	ldr	r3, [pc, #16]	@ (8004fe4 <HAL_RCC_ClockConfig+0x240>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 030f 	and.w	r3, r3, #15
 8004fda:	683a      	ldr	r2, [r7, #0]
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d005      	beq.n	8004fec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	e086      	b.n	80050f2 <HAL_RCC_ClockConfig+0x34e>
 8004fe4:	52002000 	.word	0x52002000
 8004fe8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0304 	and.w	r3, r3, #4
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d010      	beq.n	800501a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	691a      	ldr	r2, [r3, #16]
 8004ffc:	4b3f      	ldr	r3, [pc, #252]	@ (80050fc <HAL_RCC_ClockConfig+0x358>)
 8004ffe:	699b      	ldr	r3, [r3, #24]
 8005000:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005004:	429a      	cmp	r2, r3
 8005006:	d208      	bcs.n	800501a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005008:	4b3c      	ldr	r3, [pc, #240]	@ (80050fc <HAL_RCC_ClockConfig+0x358>)
 800500a:	699b      	ldr	r3, [r3, #24]
 800500c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	691b      	ldr	r3, [r3, #16]
 8005014:	4939      	ldr	r1, [pc, #228]	@ (80050fc <HAL_RCC_ClockConfig+0x358>)
 8005016:	4313      	orrs	r3, r2
 8005018:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0308 	and.w	r3, r3, #8
 8005022:	2b00      	cmp	r3, #0
 8005024:	d010      	beq.n	8005048 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	695a      	ldr	r2, [r3, #20]
 800502a:	4b34      	ldr	r3, [pc, #208]	@ (80050fc <HAL_RCC_ClockConfig+0x358>)
 800502c:	69db      	ldr	r3, [r3, #28]
 800502e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005032:	429a      	cmp	r2, r3
 8005034:	d208      	bcs.n	8005048 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005036:	4b31      	ldr	r3, [pc, #196]	@ (80050fc <HAL_RCC_ClockConfig+0x358>)
 8005038:	69db      	ldr	r3, [r3, #28]
 800503a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	492e      	ldr	r1, [pc, #184]	@ (80050fc <HAL_RCC_ClockConfig+0x358>)
 8005044:	4313      	orrs	r3, r2
 8005046:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0310 	and.w	r3, r3, #16
 8005050:	2b00      	cmp	r3, #0
 8005052:	d010      	beq.n	8005076 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	699a      	ldr	r2, [r3, #24]
 8005058:	4b28      	ldr	r3, [pc, #160]	@ (80050fc <HAL_RCC_ClockConfig+0x358>)
 800505a:	69db      	ldr	r3, [r3, #28]
 800505c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005060:	429a      	cmp	r2, r3
 8005062:	d208      	bcs.n	8005076 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005064:	4b25      	ldr	r3, [pc, #148]	@ (80050fc <HAL_RCC_ClockConfig+0x358>)
 8005066:	69db      	ldr	r3, [r3, #28]
 8005068:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	699b      	ldr	r3, [r3, #24]
 8005070:	4922      	ldr	r1, [pc, #136]	@ (80050fc <HAL_RCC_ClockConfig+0x358>)
 8005072:	4313      	orrs	r3, r2
 8005074:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0320 	and.w	r3, r3, #32
 800507e:	2b00      	cmp	r3, #0
 8005080:	d010      	beq.n	80050a4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	69da      	ldr	r2, [r3, #28]
 8005086:	4b1d      	ldr	r3, [pc, #116]	@ (80050fc <HAL_RCC_ClockConfig+0x358>)
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800508e:	429a      	cmp	r2, r3
 8005090:	d208      	bcs.n	80050a4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005092:	4b1a      	ldr	r3, [pc, #104]	@ (80050fc <HAL_RCC_ClockConfig+0x358>)
 8005094:	6a1b      	ldr	r3, [r3, #32]
 8005096:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	69db      	ldr	r3, [r3, #28]
 800509e:	4917      	ldr	r1, [pc, #92]	@ (80050fc <HAL_RCC_ClockConfig+0x358>)
 80050a0:	4313      	orrs	r3, r2
 80050a2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80050a4:	f000 f834 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80050a8:	4602      	mov	r2, r0
 80050aa:	4b14      	ldr	r3, [pc, #80]	@ (80050fc <HAL_RCC_ClockConfig+0x358>)
 80050ac:	699b      	ldr	r3, [r3, #24]
 80050ae:	0a1b      	lsrs	r3, r3, #8
 80050b0:	f003 030f 	and.w	r3, r3, #15
 80050b4:	4912      	ldr	r1, [pc, #72]	@ (8005100 <HAL_RCC_ClockConfig+0x35c>)
 80050b6:	5ccb      	ldrb	r3, [r1, r3]
 80050b8:	f003 031f 	and.w	r3, r3, #31
 80050bc:	fa22 f303 	lsr.w	r3, r2, r3
 80050c0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80050c2:	4b0e      	ldr	r3, [pc, #56]	@ (80050fc <HAL_RCC_ClockConfig+0x358>)
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	f003 030f 	and.w	r3, r3, #15
 80050ca:	4a0d      	ldr	r2, [pc, #52]	@ (8005100 <HAL_RCC_ClockConfig+0x35c>)
 80050cc:	5cd3      	ldrb	r3, [r2, r3]
 80050ce:	f003 031f 	and.w	r3, r3, #31
 80050d2:	693a      	ldr	r2, [r7, #16]
 80050d4:	fa22 f303 	lsr.w	r3, r2, r3
 80050d8:	4a0a      	ldr	r2, [pc, #40]	@ (8005104 <HAL_RCC_ClockConfig+0x360>)
 80050da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80050dc:	4a0a      	ldr	r2, [pc, #40]	@ (8005108 <HAL_RCC_ClockConfig+0x364>)
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80050e2:	4b0a      	ldr	r3, [pc, #40]	@ (800510c <HAL_RCC_ClockConfig+0x368>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4618      	mov	r0, r3
 80050e8:	f7fd fd0e 	bl	8002b08 <HAL_InitTick>
 80050ec:	4603      	mov	r3, r0
 80050ee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80050f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3718      	adds	r7, #24
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	58024400 	.word	0x58024400
 8005100:	0800ac90 	.word	0x0800ac90
 8005104:	240000a0 	.word	0x240000a0
 8005108:	2400009c 	.word	0x2400009c
 800510c:	240000a4 	.word	0x240000a4

08005110 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005110:	b480      	push	{r7}
 8005112:	b089      	sub	sp, #36	@ 0x24
 8005114:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005116:	4bb3      	ldr	r3, [pc, #716]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800511e:	2b18      	cmp	r3, #24
 8005120:	f200 8155 	bhi.w	80053ce <HAL_RCC_GetSysClockFreq+0x2be>
 8005124:	a201      	add	r2, pc, #4	@ (adr r2, 800512c <HAL_RCC_GetSysClockFreq+0x1c>)
 8005126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800512a:	bf00      	nop
 800512c:	08005191 	.word	0x08005191
 8005130:	080053cf 	.word	0x080053cf
 8005134:	080053cf 	.word	0x080053cf
 8005138:	080053cf 	.word	0x080053cf
 800513c:	080053cf 	.word	0x080053cf
 8005140:	080053cf 	.word	0x080053cf
 8005144:	080053cf 	.word	0x080053cf
 8005148:	080053cf 	.word	0x080053cf
 800514c:	080051b7 	.word	0x080051b7
 8005150:	080053cf 	.word	0x080053cf
 8005154:	080053cf 	.word	0x080053cf
 8005158:	080053cf 	.word	0x080053cf
 800515c:	080053cf 	.word	0x080053cf
 8005160:	080053cf 	.word	0x080053cf
 8005164:	080053cf 	.word	0x080053cf
 8005168:	080053cf 	.word	0x080053cf
 800516c:	080051bd 	.word	0x080051bd
 8005170:	080053cf 	.word	0x080053cf
 8005174:	080053cf 	.word	0x080053cf
 8005178:	080053cf 	.word	0x080053cf
 800517c:	080053cf 	.word	0x080053cf
 8005180:	080053cf 	.word	0x080053cf
 8005184:	080053cf 	.word	0x080053cf
 8005188:	080053cf 	.word	0x080053cf
 800518c:	080051c3 	.word	0x080051c3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005190:	4b94      	ldr	r3, [pc, #592]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 0320 	and.w	r3, r3, #32
 8005198:	2b00      	cmp	r3, #0
 800519a:	d009      	beq.n	80051b0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800519c:	4b91      	ldr	r3, [pc, #580]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	08db      	lsrs	r3, r3, #3
 80051a2:	f003 0303 	and.w	r3, r3, #3
 80051a6:	4a90      	ldr	r2, [pc, #576]	@ (80053e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80051a8:	fa22 f303 	lsr.w	r3, r2, r3
 80051ac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80051ae:	e111      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80051b0:	4b8d      	ldr	r3, [pc, #564]	@ (80053e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80051b2:	61bb      	str	r3, [r7, #24]
      break;
 80051b4:	e10e      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80051b6:	4b8d      	ldr	r3, [pc, #564]	@ (80053ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80051b8:	61bb      	str	r3, [r7, #24]
      break;
 80051ba:	e10b      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80051bc:	4b8c      	ldr	r3, [pc, #560]	@ (80053f0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80051be:	61bb      	str	r3, [r7, #24]
      break;
 80051c0:	e108      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80051c2:	4b88      	ldr	r3, [pc, #544]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c6:	f003 0303 	and.w	r3, r3, #3
 80051ca:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80051cc:	4b85      	ldr	r3, [pc, #532]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051d0:	091b      	lsrs	r3, r3, #4
 80051d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051d6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80051d8:	4b82      	ldr	r3, [pc, #520]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051dc:	f003 0301 	and.w	r3, r3, #1
 80051e0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80051e2:	4b80      	ldr	r3, [pc, #512]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051e6:	08db      	lsrs	r3, r3, #3
 80051e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80051ec:	68fa      	ldr	r2, [r7, #12]
 80051ee:	fb02 f303 	mul.w	r3, r2, r3
 80051f2:	ee07 3a90 	vmov	s15, r3
 80051f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051fa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	2b00      	cmp	r3, #0
 8005202:	f000 80e1 	beq.w	80053c8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	2b02      	cmp	r3, #2
 800520a:	f000 8083 	beq.w	8005314 <HAL_RCC_GetSysClockFreq+0x204>
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	2b02      	cmp	r3, #2
 8005212:	f200 80a1 	bhi.w	8005358 <HAL_RCC_GetSysClockFreq+0x248>
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d003      	beq.n	8005224 <HAL_RCC_GetSysClockFreq+0x114>
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	2b01      	cmp	r3, #1
 8005220:	d056      	beq.n	80052d0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005222:	e099      	b.n	8005358 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005224:	4b6f      	ldr	r3, [pc, #444]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 0320 	and.w	r3, r3, #32
 800522c:	2b00      	cmp	r3, #0
 800522e:	d02d      	beq.n	800528c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005230:	4b6c      	ldr	r3, [pc, #432]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	08db      	lsrs	r3, r3, #3
 8005236:	f003 0303 	and.w	r3, r3, #3
 800523a:	4a6b      	ldr	r2, [pc, #428]	@ (80053e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800523c:	fa22 f303 	lsr.w	r3, r2, r3
 8005240:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	ee07 3a90 	vmov	s15, r3
 8005248:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	ee07 3a90 	vmov	s15, r3
 8005252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005256:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800525a:	4b62      	ldr	r3, [pc, #392]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800525c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800525e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005262:	ee07 3a90 	vmov	s15, r3
 8005266:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800526a:	ed97 6a02 	vldr	s12, [r7, #8]
 800526e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80053f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005272:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005276:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800527a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800527e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005282:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005286:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800528a:	e087      	b.n	800539c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	ee07 3a90 	vmov	s15, r3
 8005292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005296:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80053f8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800529a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800529e:	4b51      	ldr	r3, [pc, #324]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80052a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052a6:	ee07 3a90 	vmov	s15, r3
 80052aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80052b2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80053f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80052b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80052ce:	e065      	b.n	800539c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	ee07 3a90 	vmov	s15, r3
 80052d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052da:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80053fc <HAL_RCC_GetSysClockFreq+0x2ec>
 80052de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052e2:	4b40      	ldr	r3, [pc, #256]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80052e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052ea:	ee07 3a90 	vmov	s15, r3
 80052ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80052f6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80053f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80052fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005302:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005306:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800530a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800530e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005312:	e043      	b.n	800539c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	ee07 3a90 	vmov	s15, r3
 800531a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800531e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005400 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005322:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005326:	4b2f      	ldr	r3, [pc, #188]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800532a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800532e:	ee07 3a90 	vmov	s15, r3
 8005332:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005336:	ed97 6a02 	vldr	s12, [r7, #8]
 800533a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80053f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800533e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005342:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005346:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800534a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800534e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005352:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005356:	e021      	b.n	800539c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	ee07 3a90 	vmov	s15, r3
 800535e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005362:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80053fc <HAL_RCC_GetSysClockFreq+0x2ec>
 8005366:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800536a:	4b1e      	ldr	r3, [pc, #120]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800536c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800536e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005372:	ee07 3a90 	vmov	s15, r3
 8005376:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800537a:	ed97 6a02 	vldr	s12, [r7, #8]
 800537e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80053f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005382:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005386:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800538a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800538e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005396:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800539a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800539c:	4b11      	ldr	r3, [pc, #68]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800539e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a0:	0a5b      	lsrs	r3, r3, #9
 80053a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053a6:	3301      	adds	r3, #1
 80053a8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	ee07 3a90 	vmov	s15, r3
 80053b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80053b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80053b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80053bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80053c0:	ee17 3a90 	vmov	r3, s15
 80053c4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80053c6:	e005      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80053c8:	2300      	movs	r3, #0
 80053ca:	61bb      	str	r3, [r7, #24]
      break;
 80053cc:	e002      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80053ce:	4b07      	ldr	r3, [pc, #28]	@ (80053ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80053d0:	61bb      	str	r3, [r7, #24]
      break;
 80053d2:	bf00      	nop
  }

  return sysclockfreq;
 80053d4:	69bb      	ldr	r3, [r7, #24]
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3724      	adds	r7, #36	@ 0x24
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	58024400 	.word	0x58024400
 80053e8:	03d09000 	.word	0x03d09000
 80053ec:	003d0900 	.word	0x003d0900
 80053f0:	017d7840 	.word	0x017d7840
 80053f4:	46000000 	.word	0x46000000
 80053f8:	4c742400 	.word	0x4c742400
 80053fc:	4a742400 	.word	0x4a742400
 8005400:	4bbebc20 	.word	0x4bbebc20

08005404 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b082      	sub	sp, #8
 8005408:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800540a:	f7ff fe81 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 800540e:	4602      	mov	r2, r0
 8005410:	4b10      	ldr	r3, [pc, #64]	@ (8005454 <HAL_RCC_GetHCLKFreq+0x50>)
 8005412:	699b      	ldr	r3, [r3, #24]
 8005414:	0a1b      	lsrs	r3, r3, #8
 8005416:	f003 030f 	and.w	r3, r3, #15
 800541a:	490f      	ldr	r1, [pc, #60]	@ (8005458 <HAL_RCC_GetHCLKFreq+0x54>)
 800541c:	5ccb      	ldrb	r3, [r1, r3]
 800541e:	f003 031f 	and.w	r3, r3, #31
 8005422:	fa22 f303 	lsr.w	r3, r2, r3
 8005426:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005428:	4b0a      	ldr	r3, [pc, #40]	@ (8005454 <HAL_RCC_GetHCLKFreq+0x50>)
 800542a:	699b      	ldr	r3, [r3, #24]
 800542c:	f003 030f 	and.w	r3, r3, #15
 8005430:	4a09      	ldr	r2, [pc, #36]	@ (8005458 <HAL_RCC_GetHCLKFreq+0x54>)
 8005432:	5cd3      	ldrb	r3, [r2, r3]
 8005434:	f003 031f 	and.w	r3, r3, #31
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	fa22 f303 	lsr.w	r3, r2, r3
 800543e:	4a07      	ldr	r2, [pc, #28]	@ (800545c <HAL_RCC_GetHCLKFreq+0x58>)
 8005440:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005442:	4a07      	ldr	r2, [pc, #28]	@ (8005460 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005448:	4b04      	ldr	r3, [pc, #16]	@ (800545c <HAL_RCC_GetHCLKFreq+0x58>)
 800544a:	681b      	ldr	r3, [r3, #0]
}
 800544c:	4618      	mov	r0, r3
 800544e:	3708      	adds	r7, #8
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}
 8005454:	58024400 	.word	0x58024400
 8005458:	0800ac90 	.word	0x0800ac90
 800545c:	240000a0 	.word	0x240000a0
 8005460:	2400009c 	.word	0x2400009c

08005464 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005468:	f7ff ffcc 	bl	8005404 <HAL_RCC_GetHCLKFreq>
 800546c:	4602      	mov	r2, r0
 800546e:	4b06      	ldr	r3, [pc, #24]	@ (8005488 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005470:	69db      	ldr	r3, [r3, #28]
 8005472:	091b      	lsrs	r3, r3, #4
 8005474:	f003 0307 	and.w	r3, r3, #7
 8005478:	4904      	ldr	r1, [pc, #16]	@ (800548c <HAL_RCC_GetPCLK1Freq+0x28>)
 800547a:	5ccb      	ldrb	r3, [r1, r3]
 800547c:	f003 031f 	and.w	r3, r3, #31
 8005480:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005484:	4618      	mov	r0, r3
 8005486:	bd80      	pop	{r7, pc}
 8005488:	58024400 	.word	0x58024400
 800548c:	0800ac90 	.word	0x0800ac90

08005490 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005494:	f7ff ffb6 	bl	8005404 <HAL_RCC_GetHCLKFreq>
 8005498:	4602      	mov	r2, r0
 800549a:	4b06      	ldr	r3, [pc, #24]	@ (80054b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	0a1b      	lsrs	r3, r3, #8
 80054a0:	f003 0307 	and.w	r3, r3, #7
 80054a4:	4904      	ldr	r1, [pc, #16]	@ (80054b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80054a6:	5ccb      	ldrb	r3, [r1, r3]
 80054a8:	f003 031f 	and.w	r3, r3, #31
 80054ac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	bd80      	pop	{r7, pc}
 80054b4:	58024400 	.word	0x58024400
 80054b8:	0800ac90 	.word	0x0800ac90

080054bc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054c0:	b0ca      	sub	sp, #296	@ 0x128
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80054c8:	2300      	movs	r3, #0
 80054ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80054ce:	2300      	movs	r3, #0
 80054d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80054d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054dc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80054e0:	2500      	movs	r5, #0
 80054e2:	ea54 0305 	orrs.w	r3, r4, r5
 80054e6:	d049      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80054e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80054ee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80054f2:	d02f      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80054f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80054f8:	d828      	bhi.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80054fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054fe:	d01a      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005500:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005504:	d822      	bhi.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005506:	2b00      	cmp	r3, #0
 8005508:	d003      	beq.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800550a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800550e:	d007      	beq.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005510:	e01c      	b.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005512:	4bb8      	ldr	r3, [pc, #736]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005516:	4ab7      	ldr	r2, [pc, #732]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005518:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800551c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800551e:	e01a      	b.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005524:	3308      	adds	r3, #8
 8005526:	2102      	movs	r1, #2
 8005528:	4618      	mov	r0, r3
 800552a:	f001 fc8f 	bl	8006e4c <RCCEx_PLL2_Config>
 800552e:	4603      	mov	r3, r0
 8005530:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005534:	e00f      	b.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800553a:	3328      	adds	r3, #40	@ 0x28
 800553c:	2102      	movs	r1, #2
 800553e:	4618      	mov	r0, r3
 8005540:	f001 fd36 	bl	8006fb0 <RCCEx_PLL3_Config>
 8005544:	4603      	mov	r3, r0
 8005546:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800554a:	e004      	b.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005552:	e000      	b.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005554:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005556:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800555a:	2b00      	cmp	r3, #0
 800555c:	d10a      	bne.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800555e:	4ba5      	ldr	r3, [pc, #660]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005560:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005562:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800556a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800556c:	4aa1      	ldr	r2, [pc, #644]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800556e:	430b      	orrs	r3, r1
 8005570:	6513      	str	r3, [r2, #80]	@ 0x50
 8005572:	e003      	b.n	800557c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005574:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005578:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800557c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005584:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005588:	f04f 0900 	mov.w	r9, #0
 800558c:	ea58 0309 	orrs.w	r3, r8, r9
 8005590:	d047      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005598:	2b04      	cmp	r3, #4
 800559a:	d82a      	bhi.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800559c:	a201      	add	r2, pc, #4	@ (adr r2, 80055a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800559e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a2:	bf00      	nop
 80055a4:	080055b9 	.word	0x080055b9
 80055a8:	080055c7 	.word	0x080055c7
 80055ac:	080055dd 	.word	0x080055dd
 80055b0:	080055fb 	.word	0x080055fb
 80055b4:	080055fb 	.word	0x080055fb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055b8:	4b8e      	ldr	r3, [pc, #568]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80055ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055bc:	4a8d      	ldr	r2, [pc, #564]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80055be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80055c4:	e01a      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80055c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ca:	3308      	adds	r3, #8
 80055cc:	2100      	movs	r1, #0
 80055ce:	4618      	mov	r0, r3
 80055d0:	f001 fc3c 	bl	8006e4c <RCCEx_PLL2_Config>
 80055d4:	4603      	mov	r3, r0
 80055d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80055da:	e00f      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80055dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e0:	3328      	adds	r3, #40	@ 0x28
 80055e2:	2100      	movs	r1, #0
 80055e4:	4618      	mov	r0, r3
 80055e6:	f001 fce3 	bl	8006fb0 <RCCEx_PLL3_Config>
 80055ea:	4603      	mov	r3, r0
 80055ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80055f0:	e004      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055f8:	e000      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80055fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005600:	2b00      	cmp	r3, #0
 8005602:	d10a      	bne.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005604:	4b7b      	ldr	r3, [pc, #492]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005608:	f023 0107 	bic.w	r1, r3, #7
 800560c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005612:	4a78      	ldr	r2, [pc, #480]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005614:	430b      	orrs	r3, r1
 8005616:	6513      	str	r3, [r2, #80]	@ 0x50
 8005618:	e003      	b.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800561a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800561e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800562a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800562e:	f04f 0b00 	mov.w	fp, #0
 8005632:	ea5a 030b 	orrs.w	r3, sl, fp
 8005636:	d04c      	beq.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800563c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800563e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005642:	d030      	beq.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005644:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005648:	d829      	bhi.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800564a:	2bc0      	cmp	r3, #192	@ 0xc0
 800564c:	d02d      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800564e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005650:	d825      	bhi.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005652:	2b80      	cmp	r3, #128	@ 0x80
 8005654:	d018      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005656:	2b80      	cmp	r3, #128	@ 0x80
 8005658:	d821      	bhi.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800565a:	2b00      	cmp	r3, #0
 800565c:	d002      	beq.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800565e:	2b40      	cmp	r3, #64	@ 0x40
 8005660:	d007      	beq.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005662:	e01c      	b.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005664:	4b63      	ldr	r3, [pc, #396]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005668:	4a62      	ldr	r2, [pc, #392]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800566a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800566e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005670:	e01c      	b.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005676:	3308      	adds	r3, #8
 8005678:	2100      	movs	r1, #0
 800567a:	4618      	mov	r0, r3
 800567c:	f001 fbe6 	bl	8006e4c <RCCEx_PLL2_Config>
 8005680:	4603      	mov	r3, r0
 8005682:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005686:	e011      	b.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005688:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800568c:	3328      	adds	r3, #40	@ 0x28
 800568e:	2100      	movs	r1, #0
 8005690:	4618      	mov	r0, r3
 8005692:	f001 fc8d 	bl	8006fb0 <RCCEx_PLL3_Config>
 8005696:	4603      	mov	r3, r0
 8005698:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800569c:	e006      	b.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80056a4:	e002      	b.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80056a6:	bf00      	nop
 80056a8:	e000      	b.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80056aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d10a      	bne.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80056b4:	4b4f      	ldr	r3, [pc, #316]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80056b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056b8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80056bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056c2:	4a4c      	ldr	r2, [pc, #304]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80056c4:	430b      	orrs	r3, r1
 80056c6:	6513      	str	r3, [r2, #80]	@ 0x50
 80056c8:	e003      	b.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80056d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056da:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80056de:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80056e2:	2300      	movs	r3, #0
 80056e4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80056e8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80056ec:	460b      	mov	r3, r1
 80056ee:	4313      	orrs	r3, r2
 80056f0:	d053      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80056f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80056fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80056fe:	d035      	beq.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005700:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005704:	d82e      	bhi.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005706:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800570a:	d031      	beq.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800570c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005710:	d828      	bhi.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005712:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005716:	d01a      	beq.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005718:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800571c:	d822      	bhi.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800571e:	2b00      	cmp	r3, #0
 8005720:	d003      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005722:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005726:	d007      	beq.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005728:	e01c      	b.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800572a:	4b32      	ldr	r3, [pc, #200]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800572c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800572e:	4a31      	ldr	r2, [pc, #196]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005730:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005734:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005736:	e01c      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800573c:	3308      	adds	r3, #8
 800573e:	2100      	movs	r1, #0
 8005740:	4618      	mov	r0, r3
 8005742:	f001 fb83 	bl	8006e4c <RCCEx_PLL2_Config>
 8005746:	4603      	mov	r3, r0
 8005748:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800574c:	e011      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800574e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005752:	3328      	adds	r3, #40	@ 0x28
 8005754:	2100      	movs	r1, #0
 8005756:	4618      	mov	r0, r3
 8005758:	f001 fc2a 	bl	8006fb0 <RCCEx_PLL3_Config>
 800575c:	4603      	mov	r3, r0
 800575e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005762:	e006      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800576a:	e002      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800576c:	bf00      	nop
 800576e:	e000      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005770:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005772:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005776:	2b00      	cmp	r3, #0
 8005778:	d10b      	bne.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800577a:	4b1e      	ldr	r3, [pc, #120]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800577c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800577e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005786:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800578a:	4a1a      	ldr	r2, [pc, #104]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800578c:	430b      	orrs	r3, r1
 800578e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005790:	e003      	b.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005792:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005796:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800579a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800579e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057a2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80057a6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80057aa:	2300      	movs	r3, #0
 80057ac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80057b0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80057b4:	460b      	mov	r3, r1
 80057b6:	4313      	orrs	r3, r2
 80057b8:	d056      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80057ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80057c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80057c6:	d038      	beq.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80057c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80057cc:	d831      	bhi.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80057ce:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80057d2:	d034      	beq.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80057d4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80057d8:	d82b      	bhi.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80057da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80057de:	d01d      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x360>
 80057e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80057e4:	d825      	bhi.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d006      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80057ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80057ee:	d00a      	beq.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80057f0:	e01f      	b.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80057f2:	bf00      	nop
 80057f4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057f8:	4ba2      	ldr	r3, [pc, #648]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80057fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057fc:	4aa1      	ldr	r2, [pc, #644]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80057fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005802:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005804:	e01c      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800580a:	3308      	adds	r3, #8
 800580c:	2100      	movs	r1, #0
 800580e:	4618      	mov	r0, r3
 8005810:	f001 fb1c 	bl	8006e4c <RCCEx_PLL2_Config>
 8005814:	4603      	mov	r3, r0
 8005816:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800581a:	e011      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800581c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005820:	3328      	adds	r3, #40	@ 0x28
 8005822:	2100      	movs	r1, #0
 8005824:	4618      	mov	r0, r3
 8005826:	f001 fbc3 	bl	8006fb0 <RCCEx_PLL3_Config>
 800582a:	4603      	mov	r3, r0
 800582c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005830:	e006      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005838:	e002      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800583a:	bf00      	nop
 800583c:	e000      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800583e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005840:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005844:	2b00      	cmp	r3, #0
 8005846:	d10b      	bne.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005848:	4b8e      	ldr	r3, [pc, #568]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800584a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800584c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005854:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005858:	4a8a      	ldr	r2, [pc, #552]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800585a:	430b      	orrs	r3, r1
 800585c:	6593      	str	r3, [r2, #88]	@ 0x58
 800585e:	e003      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005860:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005864:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800586c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005870:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005874:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005878:	2300      	movs	r3, #0
 800587a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800587e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005882:	460b      	mov	r3, r1
 8005884:	4313      	orrs	r3, r2
 8005886:	d03a      	beq.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800588c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800588e:	2b30      	cmp	r3, #48	@ 0x30
 8005890:	d01f      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005892:	2b30      	cmp	r3, #48	@ 0x30
 8005894:	d819      	bhi.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005896:	2b20      	cmp	r3, #32
 8005898:	d00c      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800589a:	2b20      	cmp	r3, #32
 800589c:	d815      	bhi.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d019      	beq.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80058a2:	2b10      	cmp	r3, #16
 80058a4:	d111      	bne.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058a6:	4b77      	ldr	r3, [pc, #476]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80058a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058aa:	4a76      	ldr	r2, [pc, #472]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80058ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80058b2:	e011      	b.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80058b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b8:	3308      	adds	r3, #8
 80058ba:	2102      	movs	r1, #2
 80058bc:	4618      	mov	r0, r3
 80058be:	f001 fac5 	bl	8006e4c <RCCEx_PLL2_Config>
 80058c2:	4603      	mov	r3, r0
 80058c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80058c8:	e006      	b.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058d0:	e002      	b.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80058d2:	bf00      	nop
 80058d4:	e000      	b.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80058d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d10a      	bne.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80058e0:	4b68      	ldr	r3, [pc, #416]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80058e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058e4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80058e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058ee:	4a65      	ldr	r2, [pc, #404]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80058f0:	430b      	orrs	r3, r1
 80058f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80058f4:	e003      	b.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80058fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005906:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800590a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800590e:	2300      	movs	r3, #0
 8005910:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005914:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005918:	460b      	mov	r3, r1
 800591a:	4313      	orrs	r3, r2
 800591c:	d051      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800591e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005922:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005924:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005928:	d035      	beq.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800592a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800592e:	d82e      	bhi.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005930:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005934:	d031      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005936:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800593a:	d828      	bhi.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800593c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005940:	d01a      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005942:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005946:	d822      	bhi.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005948:	2b00      	cmp	r3, #0
 800594a:	d003      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800594c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005950:	d007      	beq.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005952:	e01c      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005954:	4b4b      	ldr	r3, [pc, #300]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005958:	4a4a      	ldr	r2, [pc, #296]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800595a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800595e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005960:	e01c      	b.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005966:	3308      	adds	r3, #8
 8005968:	2100      	movs	r1, #0
 800596a:	4618      	mov	r0, r3
 800596c:	f001 fa6e 	bl	8006e4c <RCCEx_PLL2_Config>
 8005970:	4603      	mov	r3, r0
 8005972:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005976:	e011      	b.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800597c:	3328      	adds	r3, #40	@ 0x28
 800597e:	2100      	movs	r1, #0
 8005980:	4618      	mov	r0, r3
 8005982:	f001 fb15 	bl	8006fb0 <RCCEx_PLL3_Config>
 8005986:	4603      	mov	r3, r0
 8005988:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800598c:	e006      	b.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005994:	e002      	b.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005996:	bf00      	nop
 8005998:	e000      	b.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800599a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800599c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d10a      	bne.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80059a4:	4b37      	ldr	r3, [pc, #220]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059a8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80059ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059b2:	4a34      	ldr	r2, [pc, #208]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059b4:	430b      	orrs	r3, r1
 80059b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80059b8:	e003      	b.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80059c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ca:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80059ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80059d2:	2300      	movs	r3, #0
 80059d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80059d8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80059dc:	460b      	mov	r3, r1
 80059de:	4313      	orrs	r3, r2
 80059e0:	d056      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80059e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80059ec:	d033      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80059ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80059f2:	d82c      	bhi.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80059f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80059f8:	d02f      	beq.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80059fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80059fe:	d826      	bhi.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005a00:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005a04:	d02b      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005a06:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005a0a:	d820      	bhi.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005a0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a10:	d012      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005a12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a16:	d81a      	bhi.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d022      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005a1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a20:	d115      	bne.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a26:	3308      	adds	r3, #8
 8005a28:	2101      	movs	r1, #1
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f001 fa0e 	bl	8006e4c <RCCEx_PLL2_Config>
 8005a30:	4603      	mov	r3, r0
 8005a32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005a36:	e015      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a3c:	3328      	adds	r3, #40	@ 0x28
 8005a3e:	2101      	movs	r1, #1
 8005a40:	4618      	mov	r0, r3
 8005a42:	f001 fab5 	bl	8006fb0 <RCCEx_PLL3_Config>
 8005a46:	4603      	mov	r3, r0
 8005a48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005a4c:	e00a      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a54:	e006      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005a56:	bf00      	nop
 8005a58:	e004      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005a5a:	bf00      	nop
 8005a5c:	e002      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005a5e:	bf00      	nop
 8005a60:	e000      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005a62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d10d      	bne.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005a6c:	4b05      	ldr	r3, [pc, #20]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a70:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a7a:	4a02      	ldr	r2, [pc, #8]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a7c:	430b      	orrs	r3, r1
 8005a7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005a80:	e006      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005a82:	bf00      	nop
 8005a84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a98:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005a9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005aa6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005aaa:	460b      	mov	r3, r1
 8005aac:	4313      	orrs	r3, r2
 8005aae:	d055      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005ab8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005abc:	d033      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005abe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ac2:	d82c      	bhi.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ac8:	d02f      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005aca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ace:	d826      	bhi.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005ad0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005ad4:	d02b      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005ad6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005ada:	d820      	bhi.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005adc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ae0:	d012      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005ae2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ae6:	d81a      	bhi.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d022      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005aec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005af0:	d115      	bne.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005af6:	3308      	adds	r3, #8
 8005af8:	2101      	movs	r1, #1
 8005afa:	4618      	mov	r0, r3
 8005afc:	f001 f9a6 	bl	8006e4c <RCCEx_PLL2_Config>
 8005b00:	4603      	mov	r3, r0
 8005b02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005b06:	e015      	b.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b0c:	3328      	adds	r3, #40	@ 0x28
 8005b0e:	2101      	movs	r1, #1
 8005b10:	4618      	mov	r0, r3
 8005b12:	f001 fa4d 	bl	8006fb0 <RCCEx_PLL3_Config>
 8005b16:	4603      	mov	r3, r0
 8005b18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005b1c:	e00a      	b.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b24:	e006      	b.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005b26:	bf00      	nop
 8005b28:	e004      	b.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005b2a:	bf00      	nop
 8005b2c:	e002      	b.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005b2e:	bf00      	nop
 8005b30:	e000      	b.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005b32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d10b      	bne.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005b3c:	4ba3      	ldr	r3, [pc, #652]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b40:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b48:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005b4c:	4a9f      	ldr	r2, [pc, #636]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b4e:	430b      	orrs	r3, r1
 8005b50:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b52:	e003      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b64:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005b68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005b72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005b76:	460b      	mov	r3, r1
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	d037      	beq.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b86:	d00e      	beq.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005b88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b8c:	d816      	bhi.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d018      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005b92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b96:	d111      	bne.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b98:	4b8c      	ldr	r3, [pc, #560]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b9c:	4a8b      	ldr	r2, [pc, #556]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ba2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005ba4:	e00f      	b.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005baa:	3308      	adds	r3, #8
 8005bac:	2101      	movs	r1, #1
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f001 f94c 	bl	8006e4c <RCCEx_PLL2_Config>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005bba:	e004      	b.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005bc2:	e000      	b.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005bc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d10a      	bne.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005bce:	4b7f      	ldr	r3, [pc, #508]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005bd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bd2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bdc:	4a7b      	ldr	r2, [pc, #492]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005bde:	430b      	orrs	r3, r1
 8005be0:	6513      	str	r3, [r2, #80]	@ 0x50
 8005be2:	e003      	b.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005be4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005be8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005bec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005bf8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005c02:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005c06:	460b      	mov	r3, r1
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	d039      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c12:	2b03      	cmp	r3, #3
 8005c14:	d81c      	bhi.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005c16:	a201      	add	r2, pc, #4	@ (adr r2, 8005c1c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c1c:	08005c59 	.word	0x08005c59
 8005c20:	08005c2d 	.word	0x08005c2d
 8005c24:	08005c3b 	.word	0x08005c3b
 8005c28:	08005c59 	.word	0x08005c59
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c2c:	4b67      	ldr	r3, [pc, #412]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c30:	4a66      	ldr	r2, [pc, #408]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005c32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005c38:	e00f      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c3e:	3308      	adds	r3, #8
 8005c40:	2102      	movs	r1, #2
 8005c42:	4618      	mov	r0, r3
 8005c44:	f001 f902 	bl	8006e4c <RCCEx_PLL2_Config>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005c4e:	e004      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c56:	e000      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005c58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d10a      	bne.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005c62:	4b5a      	ldr	r3, [pc, #360]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c66:	f023 0103 	bic.w	r1, r3, #3
 8005c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c70:	4a56      	ldr	r2, [pc, #344]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005c72:	430b      	orrs	r3, r1
 8005c74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005c76:	e003      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c88:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005c8c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c90:	2300      	movs	r3, #0
 8005c92:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005c96:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005c9a:	460b      	mov	r3, r1
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	f000 809f 	beq.w	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ca2:	4b4b      	ldr	r3, [pc, #300]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a4a      	ldr	r2, [pc, #296]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005ca8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005cae:	f7fc ff75 	bl	8002b9c <HAL_GetTick>
 8005cb2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005cb6:	e00b      	b.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cb8:	f7fc ff70 	bl	8002b9c <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	2b64      	cmp	r3, #100	@ 0x64
 8005cc6:	d903      	bls.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cce:	e005      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005cd0:	4b3f      	ldr	r3, [pc, #252]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d0ed      	beq.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005cdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d179      	bne.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005ce4:	4b39      	ldr	r3, [pc, #228]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ce6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005cf0:	4053      	eors	r3, r2
 8005cf2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d015      	beq.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005cfa:	4b34      	ldr	r3, [pc, #208]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d02:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005d06:	4b31      	ldr	r3, [pc, #196]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d0a:	4a30      	ldr	r2, [pc, #192]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d10:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005d12:	4b2e      	ldr	r3, [pc, #184]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d16:	4a2d      	ldr	r2, [pc, #180]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d1c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005d1e:	4a2b      	ldr	r2, [pc, #172]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d20:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005d24:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d2a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005d2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d32:	d118      	bne.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d34:	f7fc ff32 	bl	8002b9c <HAL_GetTick>
 8005d38:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d3c:	e00d      	b.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d3e:	f7fc ff2d 	bl	8002b9c <HAL_GetTick>
 8005d42:	4602      	mov	r2, r0
 8005d44:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005d48:	1ad2      	subs	r2, r2, r3
 8005d4a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d903      	bls.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005d58:	e005      	b.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d5e:	f003 0302 	and.w	r3, r3, #2
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d0eb      	beq.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005d66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d129      	bne.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d72:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005d76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d7a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d7e:	d10e      	bne.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005d80:	4b12      	ldr	r3, [pc, #72]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d8c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005d90:	091a      	lsrs	r2, r3, #4
 8005d92:	4b10      	ldr	r3, [pc, #64]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005d94:	4013      	ands	r3, r2
 8005d96:	4a0d      	ldr	r2, [pc, #52]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d98:	430b      	orrs	r3, r1
 8005d9a:	6113      	str	r3, [r2, #16]
 8005d9c:	e005      	b.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	4a0a      	ldr	r2, [pc, #40]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005da4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005da8:	6113      	str	r3, [r2, #16]
 8005daa:	4b08      	ldr	r3, [pc, #32]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005dac:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005db6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dba:	4a04      	ldr	r2, [pc, #16]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005dbc:	430b      	orrs	r3, r1
 8005dbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005dc0:	e00e      	b.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005dc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005dca:	e009      	b.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005dcc:	58024400 	.word	0x58024400
 8005dd0:	58024800 	.word	0x58024800
 8005dd4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ddc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de8:	f002 0301 	and.w	r3, r2, #1
 8005dec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005df0:	2300      	movs	r3, #0
 8005df2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005df6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005dfa:	460b      	mov	r3, r1
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	f000 8089 	beq.w	8005f14 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e08:	2b28      	cmp	r3, #40	@ 0x28
 8005e0a:	d86b      	bhi.n	8005ee4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005e0c:	a201      	add	r2, pc, #4	@ (adr r2, 8005e14 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e12:	bf00      	nop
 8005e14:	08005eed 	.word	0x08005eed
 8005e18:	08005ee5 	.word	0x08005ee5
 8005e1c:	08005ee5 	.word	0x08005ee5
 8005e20:	08005ee5 	.word	0x08005ee5
 8005e24:	08005ee5 	.word	0x08005ee5
 8005e28:	08005ee5 	.word	0x08005ee5
 8005e2c:	08005ee5 	.word	0x08005ee5
 8005e30:	08005ee5 	.word	0x08005ee5
 8005e34:	08005eb9 	.word	0x08005eb9
 8005e38:	08005ee5 	.word	0x08005ee5
 8005e3c:	08005ee5 	.word	0x08005ee5
 8005e40:	08005ee5 	.word	0x08005ee5
 8005e44:	08005ee5 	.word	0x08005ee5
 8005e48:	08005ee5 	.word	0x08005ee5
 8005e4c:	08005ee5 	.word	0x08005ee5
 8005e50:	08005ee5 	.word	0x08005ee5
 8005e54:	08005ecf 	.word	0x08005ecf
 8005e58:	08005ee5 	.word	0x08005ee5
 8005e5c:	08005ee5 	.word	0x08005ee5
 8005e60:	08005ee5 	.word	0x08005ee5
 8005e64:	08005ee5 	.word	0x08005ee5
 8005e68:	08005ee5 	.word	0x08005ee5
 8005e6c:	08005ee5 	.word	0x08005ee5
 8005e70:	08005ee5 	.word	0x08005ee5
 8005e74:	08005eed 	.word	0x08005eed
 8005e78:	08005ee5 	.word	0x08005ee5
 8005e7c:	08005ee5 	.word	0x08005ee5
 8005e80:	08005ee5 	.word	0x08005ee5
 8005e84:	08005ee5 	.word	0x08005ee5
 8005e88:	08005ee5 	.word	0x08005ee5
 8005e8c:	08005ee5 	.word	0x08005ee5
 8005e90:	08005ee5 	.word	0x08005ee5
 8005e94:	08005eed 	.word	0x08005eed
 8005e98:	08005ee5 	.word	0x08005ee5
 8005e9c:	08005ee5 	.word	0x08005ee5
 8005ea0:	08005ee5 	.word	0x08005ee5
 8005ea4:	08005ee5 	.word	0x08005ee5
 8005ea8:	08005ee5 	.word	0x08005ee5
 8005eac:	08005ee5 	.word	0x08005ee5
 8005eb0:	08005ee5 	.word	0x08005ee5
 8005eb4:	08005eed 	.word	0x08005eed
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ebc:	3308      	adds	r3, #8
 8005ebe:	2101      	movs	r1, #1
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f000 ffc3 	bl	8006e4c <RCCEx_PLL2_Config>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005ecc:	e00f      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ed2:	3328      	adds	r3, #40	@ 0x28
 8005ed4:	2101      	movs	r1, #1
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f001 f86a 	bl	8006fb0 <RCCEx_PLL3_Config>
 8005edc:	4603      	mov	r3, r0
 8005ede:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005ee2:	e004      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005eea:	e000      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005eec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005eee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d10a      	bne.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005ef6:	4bbf      	ldr	r3, [pc, #764]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005efa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f04:	4abb      	ldr	r2, [pc, #748]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005f06:	430b      	orrs	r3, r1
 8005f08:	6553      	str	r3, [r2, #84]	@ 0x54
 8005f0a:	e003      	b.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1c:	f002 0302 	and.w	r3, r2, #2
 8005f20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005f24:	2300      	movs	r3, #0
 8005f26:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005f2a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005f2e:	460b      	mov	r3, r1
 8005f30:	4313      	orrs	r3, r2
 8005f32:	d041      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005f34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005f3a:	2b05      	cmp	r3, #5
 8005f3c:	d824      	bhi.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005f3e:	a201      	add	r2, pc, #4	@ (adr r2, 8005f44 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f44:	08005f91 	.word	0x08005f91
 8005f48:	08005f5d 	.word	0x08005f5d
 8005f4c:	08005f73 	.word	0x08005f73
 8005f50:	08005f91 	.word	0x08005f91
 8005f54:	08005f91 	.word	0x08005f91
 8005f58:	08005f91 	.word	0x08005f91
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f60:	3308      	adds	r3, #8
 8005f62:	2101      	movs	r1, #1
 8005f64:	4618      	mov	r0, r3
 8005f66:	f000 ff71 	bl	8006e4c <RCCEx_PLL2_Config>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005f70:	e00f      	b.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f76:	3328      	adds	r3, #40	@ 0x28
 8005f78:	2101      	movs	r1, #1
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f001 f818 	bl	8006fb0 <RCCEx_PLL3_Config>
 8005f80:	4603      	mov	r3, r0
 8005f82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005f86:	e004      	b.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f8e:	e000      	b.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005f90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d10a      	bne.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005f9a:	4b96      	ldr	r3, [pc, #600]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005f9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f9e:	f023 0107 	bic.w	r1, r3, #7
 8005fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fa6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005fa8:	4a92      	ldr	r2, [pc, #584]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005faa:	430b      	orrs	r3, r1
 8005fac:	6553      	str	r3, [r2, #84]	@ 0x54
 8005fae:	e003      	b.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fb4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc0:	f002 0304 	and.w	r3, r2, #4
 8005fc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005fc8:	2300      	movs	r3, #0
 8005fca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005fce:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005fd2:	460b      	mov	r3, r1
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	d044      	beq.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fe0:	2b05      	cmp	r3, #5
 8005fe2:	d825      	bhi.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005fe4:	a201      	add	r2, pc, #4	@ (adr r2, 8005fec <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fea:	bf00      	nop
 8005fec:	08006039 	.word	0x08006039
 8005ff0:	08006005 	.word	0x08006005
 8005ff4:	0800601b 	.word	0x0800601b
 8005ff8:	08006039 	.word	0x08006039
 8005ffc:	08006039 	.word	0x08006039
 8006000:	08006039 	.word	0x08006039
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006004:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006008:	3308      	adds	r3, #8
 800600a:	2101      	movs	r1, #1
 800600c:	4618      	mov	r0, r3
 800600e:	f000 ff1d 	bl	8006e4c <RCCEx_PLL2_Config>
 8006012:	4603      	mov	r3, r0
 8006014:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006018:	e00f      	b.n	800603a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800601a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800601e:	3328      	adds	r3, #40	@ 0x28
 8006020:	2101      	movs	r1, #1
 8006022:	4618      	mov	r0, r3
 8006024:	f000 ffc4 	bl	8006fb0 <RCCEx_PLL3_Config>
 8006028:	4603      	mov	r3, r0
 800602a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800602e:	e004      	b.n	800603a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006036:	e000      	b.n	800603a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8006038:	bf00      	nop
    }

    if (ret == HAL_OK)
 800603a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800603e:	2b00      	cmp	r3, #0
 8006040:	d10b      	bne.n	800605a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006042:	4b6c      	ldr	r3, [pc, #432]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006046:	f023 0107 	bic.w	r1, r3, #7
 800604a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800604e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006052:	4a68      	ldr	r2, [pc, #416]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006054:	430b      	orrs	r3, r1
 8006056:	6593      	str	r3, [r2, #88]	@ 0x58
 8006058:	e003      	b.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800605a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800605e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606a:	f002 0320 	and.w	r3, r2, #32
 800606e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006072:	2300      	movs	r3, #0
 8006074:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006078:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800607c:	460b      	mov	r3, r1
 800607e:	4313      	orrs	r3, r2
 8006080:	d055      	beq.n	800612e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800608a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800608e:	d033      	beq.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006090:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006094:	d82c      	bhi.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006096:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800609a:	d02f      	beq.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800609c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060a0:	d826      	bhi.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80060a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80060a6:	d02b      	beq.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80060a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80060ac:	d820      	bhi.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80060ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060b2:	d012      	beq.n	80060da <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80060b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060b8:	d81a      	bhi.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d022      	beq.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80060be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060c2:	d115      	bne.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80060c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060c8:	3308      	adds	r3, #8
 80060ca:	2100      	movs	r1, #0
 80060cc:	4618      	mov	r0, r3
 80060ce:	f000 febd 	bl	8006e4c <RCCEx_PLL2_Config>
 80060d2:	4603      	mov	r3, r0
 80060d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80060d8:	e015      	b.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80060da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060de:	3328      	adds	r3, #40	@ 0x28
 80060e0:	2102      	movs	r1, #2
 80060e2:	4618      	mov	r0, r3
 80060e4:	f000 ff64 	bl	8006fb0 <RCCEx_PLL3_Config>
 80060e8:	4603      	mov	r3, r0
 80060ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80060ee:	e00a      	b.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80060f6:	e006      	b.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80060f8:	bf00      	nop
 80060fa:	e004      	b.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80060fc:	bf00      	nop
 80060fe:	e002      	b.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006100:	bf00      	nop
 8006102:	e000      	b.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006104:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006106:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800610a:	2b00      	cmp	r3, #0
 800610c:	d10b      	bne.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800610e:	4b39      	ldr	r3, [pc, #228]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006112:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800611a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800611e:	4a35      	ldr	r2, [pc, #212]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006120:	430b      	orrs	r3, r1
 8006122:	6553      	str	r3, [r2, #84]	@ 0x54
 8006124:	e003      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006126:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800612a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800612e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006136:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800613a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800613e:	2300      	movs	r3, #0
 8006140:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006144:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006148:	460b      	mov	r3, r1
 800614a:	4313      	orrs	r3, r2
 800614c:	d058      	beq.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800614e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006152:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006156:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800615a:	d033      	beq.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800615c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006160:	d82c      	bhi.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006162:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006166:	d02f      	beq.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8006168:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800616c:	d826      	bhi.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800616e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006172:	d02b      	beq.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8006174:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006178:	d820      	bhi.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800617a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800617e:	d012      	beq.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006180:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006184:	d81a      	bhi.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006186:	2b00      	cmp	r3, #0
 8006188:	d022      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800618a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800618e:	d115      	bne.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006194:	3308      	adds	r3, #8
 8006196:	2100      	movs	r1, #0
 8006198:	4618      	mov	r0, r3
 800619a:	f000 fe57 	bl	8006e4c <RCCEx_PLL2_Config>
 800619e:	4603      	mov	r3, r0
 80061a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80061a4:	e015      	b.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80061a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061aa:	3328      	adds	r3, #40	@ 0x28
 80061ac:	2102      	movs	r1, #2
 80061ae:	4618      	mov	r0, r3
 80061b0:	f000 fefe 	bl	8006fb0 <RCCEx_PLL3_Config>
 80061b4:	4603      	mov	r3, r0
 80061b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80061ba:	e00a      	b.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80061c2:	e006      	b.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80061c4:	bf00      	nop
 80061c6:	e004      	b.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80061c8:	bf00      	nop
 80061ca:	e002      	b.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80061cc:	bf00      	nop
 80061ce:	e000      	b.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80061d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d10e      	bne.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80061da:	4b06      	ldr	r3, [pc, #24]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80061dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061de:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80061e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80061ea:	4a02      	ldr	r2, [pc, #8]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80061ec:	430b      	orrs	r3, r1
 80061ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80061f0:	e006      	b.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80061f2:	bf00      	nop
 80061f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006208:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800620c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006210:	2300      	movs	r3, #0
 8006212:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006216:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800621a:	460b      	mov	r3, r1
 800621c:	4313      	orrs	r3, r2
 800621e:	d055      	beq.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006224:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006228:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800622c:	d033      	beq.n	8006296 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800622e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006232:	d82c      	bhi.n	800628e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006234:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006238:	d02f      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800623a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800623e:	d826      	bhi.n	800628e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006240:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006244:	d02b      	beq.n	800629e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8006246:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800624a:	d820      	bhi.n	800628e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800624c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006250:	d012      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8006252:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006256:	d81a      	bhi.n	800628e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006258:	2b00      	cmp	r3, #0
 800625a:	d022      	beq.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800625c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006260:	d115      	bne.n	800628e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006266:	3308      	adds	r3, #8
 8006268:	2100      	movs	r1, #0
 800626a:	4618      	mov	r0, r3
 800626c:	f000 fdee 	bl	8006e4c <RCCEx_PLL2_Config>
 8006270:	4603      	mov	r3, r0
 8006272:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006276:	e015      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800627c:	3328      	adds	r3, #40	@ 0x28
 800627e:	2102      	movs	r1, #2
 8006280:	4618      	mov	r0, r3
 8006282:	f000 fe95 	bl	8006fb0 <RCCEx_PLL3_Config>
 8006286:	4603      	mov	r3, r0
 8006288:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800628c:	e00a      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006294:	e006      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006296:	bf00      	nop
 8006298:	e004      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800629a:	bf00      	nop
 800629c:	e002      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800629e:	bf00      	nop
 80062a0:	e000      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80062a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d10b      	bne.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80062ac:	4ba1      	ldr	r3, [pc, #644]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80062ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062b0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80062b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80062bc:	4a9d      	ldr	r2, [pc, #628]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80062be:	430b      	orrs	r3, r1
 80062c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80062c2:	e003      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80062cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d4:	f002 0308 	and.w	r3, r2, #8
 80062d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80062dc:	2300      	movs	r3, #0
 80062de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80062e2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80062e6:	460b      	mov	r3, r1
 80062e8:	4313      	orrs	r3, r2
 80062ea:	d01e      	beq.n	800632a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80062ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062f8:	d10c      	bne.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80062fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062fe:	3328      	adds	r3, #40	@ 0x28
 8006300:	2102      	movs	r1, #2
 8006302:	4618      	mov	r0, r3
 8006304:	f000 fe54 	bl	8006fb0 <RCCEx_PLL3_Config>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d002      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006314:	4b87      	ldr	r3, [pc, #540]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006316:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006318:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800631c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006320:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006324:	4a83      	ldr	r2, [pc, #524]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006326:	430b      	orrs	r3, r1
 8006328:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800632a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800632e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006332:	f002 0310 	and.w	r3, r2, #16
 8006336:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800633a:	2300      	movs	r3, #0
 800633c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006340:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006344:	460b      	mov	r3, r1
 8006346:	4313      	orrs	r3, r2
 8006348:	d01e      	beq.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800634a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800634e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006352:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006356:	d10c      	bne.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800635c:	3328      	adds	r3, #40	@ 0x28
 800635e:	2102      	movs	r1, #2
 8006360:	4618      	mov	r0, r3
 8006362:	f000 fe25 	bl	8006fb0 <RCCEx_PLL3_Config>
 8006366:	4603      	mov	r3, r0
 8006368:	2b00      	cmp	r3, #0
 800636a:	d002      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006372:	4b70      	ldr	r3, [pc, #448]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006376:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800637a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800637e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006382:	4a6c      	ldr	r2, [pc, #432]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006384:	430b      	orrs	r3, r1
 8006386:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800638c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006390:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006394:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006398:	2300      	movs	r3, #0
 800639a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800639e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80063a2:	460b      	mov	r3, r1
 80063a4:	4313      	orrs	r3, r2
 80063a6:	d03e      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80063a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80063b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063b4:	d022      	beq.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80063b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063ba:	d81b      	bhi.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d003      	beq.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80063c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063c4:	d00b      	beq.n	80063de <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80063c6:	e015      	b.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80063c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063cc:	3308      	adds	r3, #8
 80063ce:	2100      	movs	r1, #0
 80063d0:	4618      	mov	r0, r3
 80063d2:	f000 fd3b 	bl	8006e4c <RCCEx_PLL2_Config>
 80063d6:	4603      	mov	r3, r0
 80063d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80063dc:	e00f      	b.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80063de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063e2:	3328      	adds	r3, #40	@ 0x28
 80063e4:	2102      	movs	r1, #2
 80063e6:	4618      	mov	r0, r3
 80063e8:	f000 fde2 	bl	8006fb0 <RCCEx_PLL3_Config>
 80063ec:	4603      	mov	r3, r0
 80063ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80063f2:	e004      	b.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80063fa:	e000      	b.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80063fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006402:	2b00      	cmp	r3, #0
 8006404:	d10b      	bne.n	800641e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006406:	4b4b      	ldr	r3, [pc, #300]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800640a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800640e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006412:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006416:	4a47      	ldr	r2, [pc, #284]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006418:	430b      	orrs	r3, r1
 800641a:	6593      	str	r3, [r2, #88]	@ 0x58
 800641c:	e003      	b.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800641e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006422:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800642a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800642e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006432:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006434:	2300      	movs	r3, #0
 8006436:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006438:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800643c:	460b      	mov	r3, r1
 800643e:	4313      	orrs	r3, r2
 8006440:	d03b      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800644a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800644e:	d01f      	beq.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006450:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006454:	d818      	bhi.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8006456:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800645a:	d003      	beq.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800645c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006460:	d007      	beq.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8006462:	e011      	b.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006464:	4b33      	ldr	r3, [pc, #204]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006468:	4a32      	ldr	r2, [pc, #200]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800646a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800646e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006470:	e00f      	b.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006476:	3328      	adds	r3, #40	@ 0x28
 8006478:	2101      	movs	r1, #1
 800647a:	4618      	mov	r0, r3
 800647c:	f000 fd98 	bl	8006fb0 <RCCEx_PLL3_Config>
 8006480:	4603      	mov	r3, r0
 8006482:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8006486:	e004      	b.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800648e:	e000      	b.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006490:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006492:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006496:	2b00      	cmp	r3, #0
 8006498:	d10b      	bne.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800649a:	4b26      	ldr	r3, [pc, #152]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800649c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800649e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80064a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064aa:	4a22      	ldr	r2, [pc, #136]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80064ac:	430b      	orrs	r3, r1
 80064ae:	6553      	str	r3, [r2, #84]	@ 0x54
 80064b0:	e003      	b.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80064ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80064c6:	673b      	str	r3, [r7, #112]	@ 0x70
 80064c8:	2300      	movs	r3, #0
 80064ca:	677b      	str	r3, [r7, #116]	@ 0x74
 80064cc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80064d0:	460b      	mov	r3, r1
 80064d2:	4313      	orrs	r3, r2
 80064d4:	d034      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80064d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d003      	beq.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80064e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064e4:	d007      	beq.n	80064f6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80064e6:	e011      	b.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064e8:	4b12      	ldr	r3, [pc, #72]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80064ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ec:	4a11      	ldr	r2, [pc, #68]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80064ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80064f4:	e00e      	b.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80064f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064fa:	3308      	adds	r3, #8
 80064fc:	2102      	movs	r1, #2
 80064fe:	4618      	mov	r0, r3
 8006500:	f000 fca4 	bl	8006e4c <RCCEx_PLL2_Config>
 8006504:	4603      	mov	r3, r0
 8006506:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800650a:	e003      	b.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800650c:	2301      	movs	r3, #1
 800650e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006512:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006514:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006518:	2b00      	cmp	r3, #0
 800651a:	d10d      	bne.n	8006538 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800651c:	4b05      	ldr	r3, [pc, #20]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800651e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006520:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006528:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800652a:	4a02      	ldr	r2, [pc, #8]	@ (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800652c:	430b      	orrs	r3, r1
 800652e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006530:	e006      	b.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8006532:	bf00      	nop
 8006534:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006538:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800653c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006548:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800654c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800654e:	2300      	movs	r3, #0
 8006550:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006552:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006556:	460b      	mov	r3, r1
 8006558:	4313      	orrs	r3, r2
 800655a:	d00c      	beq.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800655c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006560:	3328      	adds	r3, #40	@ 0x28
 8006562:	2102      	movs	r1, #2
 8006564:	4618      	mov	r0, r3
 8006566:	f000 fd23 	bl	8006fb0 <RCCEx_PLL3_Config>
 800656a:	4603      	mov	r3, r0
 800656c:	2b00      	cmp	r3, #0
 800656e:	d002      	beq.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006576:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800657a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800657e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006582:	663b      	str	r3, [r7, #96]	@ 0x60
 8006584:	2300      	movs	r3, #0
 8006586:	667b      	str	r3, [r7, #100]	@ 0x64
 8006588:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800658c:	460b      	mov	r3, r1
 800658e:	4313      	orrs	r3, r2
 8006590:	d038      	beq.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006596:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800659a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800659e:	d018      	beq.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80065a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065a4:	d811      	bhi.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80065a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065aa:	d014      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80065ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065b0:	d80b      	bhi.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d011      	beq.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80065b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065ba:	d106      	bne.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065bc:	4bc3      	ldr	r3, [pc, #780]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80065be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c0:	4ac2      	ldr	r2, [pc, #776]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80065c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80065c8:	e008      	b.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80065d0:	e004      	b.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80065d2:	bf00      	nop
 80065d4:	e002      	b.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80065d6:	bf00      	nop
 80065d8:	e000      	b.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80065da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d10b      	bne.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80065e4:	4bb9      	ldr	r3, [pc, #740]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80065e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065e8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80065ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065f4:	4ab5      	ldr	r2, [pc, #724]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80065f6:	430b      	orrs	r3, r1
 80065f8:	6553      	str	r3, [r2, #84]	@ 0x54
 80065fa:	e003      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006600:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006610:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006612:	2300      	movs	r3, #0
 8006614:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006616:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800661a:	460b      	mov	r3, r1
 800661c:	4313      	orrs	r3, r2
 800661e:	d009      	beq.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006620:	4baa      	ldr	r3, [pc, #680]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006622:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006624:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800662c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800662e:	4aa7      	ldr	r2, [pc, #668]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006630:	430b      	orrs	r3, r1
 8006632:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006640:	653b      	str	r3, [r7, #80]	@ 0x50
 8006642:	2300      	movs	r3, #0
 8006644:	657b      	str	r3, [r7, #84]	@ 0x54
 8006646:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800664a:	460b      	mov	r3, r1
 800664c:	4313      	orrs	r3, r2
 800664e:	d00a      	beq.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006650:	4b9e      	ldr	r3, [pc, #632]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006652:	691b      	ldr	r3, [r3, #16]
 8006654:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800665c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006660:	4a9a      	ldr	r2, [pc, #616]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006662:	430b      	orrs	r3, r1
 8006664:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800666a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800666e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006672:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006674:	2300      	movs	r3, #0
 8006676:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006678:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800667c:	460b      	mov	r3, r1
 800667e:	4313      	orrs	r3, r2
 8006680:	d009      	beq.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006682:	4b92      	ldr	r3, [pc, #584]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006684:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006686:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800668a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800668e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006690:	4a8e      	ldr	r2, [pc, #568]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006692:	430b      	orrs	r3, r1
 8006694:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800669a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800669e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80066a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80066a4:	2300      	movs	r3, #0
 80066a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80066a8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80066ac:	460b      	mov	r3, r1
 80066ae:	4313      	orrs	r3, r2
 80066b0:	d00e      	beq.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80066b2:	4b86      	ldr	r3, [pc, #536]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80066b4:	691b      	ldr	r3, [r3, #16]
 80066b6:	4a85      	ldr	r2, [pc, #532]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80066b8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80066bc:	6113      	str	r3, [r2, #16]
 80066be:	4b83      	ldr	r3, [pc, #524]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80066c0:	6919      	ldr	r1, [r3, #16]
 80066c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066c6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80066ca:	4a80      	ldr	r2, [pc, #512]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80066cc:	430b      	orrs	r3, r1
 80066ce:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80066d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80066dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80066de:	2300      	movs	r3, #0
 80066e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066e2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80066e6:	460b      	mov	r3, r1
 80066e8:	4313      	orrs	r3, r2
 80066ea:	d009      	beq.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80066ec:	4b77      	ldr	r3, [pc, #476]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80066ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066f0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80066f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066fa:	4a74      	ldr	r2, [pc, #464]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80066fc:	430b      	orrs	r3, r1
 80066fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006708:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800670c:	633b      	str	r3, [r7, #48]	@ 0x30
 800670e:	2300      	movs	r3, #0
 8006710:	637b      	str	r3, [r7, #52]	@ 0x34
 8006712:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006716:	460b      	mov	r3, r1
 8006718:	4313      	orrs	r3, r2
 800671a:	d00a      	beq.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800671c:	4b6b      	ldr	r3, [pc, #428]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800671e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006720:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006728:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800672c:	4a67      	ldr	r2, [pc, #412]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800672e:	430b      	orrs	r3, r1
 8006730:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800673a:	2100      	movs	r1, #0
 800673c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800673e:	f003 0301 	and.w	r3, r3, #1
 8006742:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006744:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006748:	460b      	mov	r3, r1
 800674a:	4313      	orrs	r3, r2
 800674c:	d011      	beq.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800674e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006752:	3308      	adds	r3, #8
 8006754:	2100      	movs	r1, #0
 8006756:	4618      	mov	r0, r3
 8006758:	f000 fb78 	bl	8006e4c <RCCEx_PLL2_Config>
 800675c:	4603      	mov	r3, r0
 800675e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006762:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006766:	2b00      	cmp	r3, #0
 8006768:	d003      	beq.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800676a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800676e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800677a:	2100      	movs	r1, #0
 800677c:	6239      	str	r1, [r7, #32]
 800677e:	f003 0302 	and.w	r3, r3, #2
 8006782:	627b      	str	r3, [r7, #36]	@ 0x24
 8006784:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006788:	460b      	mov	r3, r1
 800678a:	4313      	orrs	r3, r2
 800678c:	d011      	beq.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800678e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006792:	3308      	adds	r3, #8
 8006794:	2101      	movs	r1, #1
 8006796:	4618      	mov	r0, r3
 8006798:	f000 fb58 	bl	8006e4c <RCCEx_PLL2_Config>
 800679c:	4603      	mov	r3, r0
 800679e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80067a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d003      	beq.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80067b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ba:	2100      	movs	r1, #0
 80067bc:	61b9      	str	r1, [r7, #24]
 80067be:	f003 0304 	and.w	r3, r3, #4
 80067c2:	61fb      	str	r3, [r7, #28]
 80067c4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80067c8:	460b      	mov	r3, r1
 80067ca:	4313      	orrs	r3, r2
 80067cc:	d011      	beq.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80067ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067d2:	3308      	adds	r3, #8
 80067d4:	2102      	movs	r1, #2
 80067d6:	4618      	mov	r0, r3
 80067d8:	f000 fb38 	bl	8006e4c <RCCEx_PLL2_Config>
 80067dc:	4603      	mov	r3, r0
 80067de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80067e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d003      	beq.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80067f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067fa:	2100      	movs	r1, #0
 80067fc:	6139      	str	r1, [r7, #16]
 80067fe:	f003 0308 	and.w	r3, r3, #8
 8006802:	617b      	str	r3, [r7, #20]
 8006804:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006808:	460b      	mov	r3, r1
 800680a:	4313      	orrs	r3, r2
 800680c:	d011      	beq.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800680e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006812:	3328      	adds	r3, #40	@ 0x28
 8006814:	2100      	movs	r1, #0
 8006816:	4618      	mov	r0, r3
 8006818:	f000 fbca 	bl	8006fb0 <RCCEx_PLL3_Config>
 800681c:	4603      	mov	r3, r0
 800681e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006822:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006826:	2b00      	cmp	r3, #0
 8006828:	d003      	beq.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800682a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800682e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800683a:	2100      	movs	r1, #0
 800683c:	60b9      	str	r1, [r7, #8]
 800683e:	f003 0310 	and.w	r3, r3, #16
 8006842:	60fb      	str	r3, [r7, #12]
 8006844:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006848:	460b      	mov	r3, r1
 800684a:	4313      	orrs	r3, r2
 800684c:	d011      	beq.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800684e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006852:	3328      	adds	r3, #40	@ 0x28
 8006854:	2101      	movs	r1, #1
 8006856:	4618      	mov	r0, r3
 8006858:	f000 fbaa 	bl	8006fb0 <RCCEx_PLL3_Config>
 800685c:	4603      	mov	r3, r0
 800685e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006862:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006866:	2b00      	cmp	r3, #0
 8006868:	d003      	beq.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800686a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800686e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800687a:	2100      	movs	r1, #0
 800687c:	6039      	str	r1, [r7, #0]
 800687e:	f003 0320 	and.w	r3, r3, #32
 8006882:	607b      	str	r3, [r7, #4]
 8006884:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006888:	460b      	mov	r3, r1
 800688a:	4313      	orrs	r3, r2
 800688c:	d011      	beq.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800688e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006892:	3328      	adds	r3, #40	@ 0x28
 8006894:	2102      	movs	r1, #2
 8006896:	4618      	mov	r0, r3
 8006898:	f000 fb8a 	bl	8006fb0 <RCCEx_PLL3_Config>
 800689c:	4603      	mov	r3, r0
 800689e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80068a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d003      	beq.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80068b2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d101      	bne.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80068ba:	2300      	movs	r3, #0
 80068bc:	e000      	b.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80068c6:	46bd      	mov	sp, r7
 80068c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80068cc:	58024400 	.word	0x58024400

080068d0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80068d4:	f7fe fd96 	bl	8005404 <HAL_RCC_GetHCLKFreq>
 80068d8:	4602      	mov	r2, r0
 80068da:	4b06      	ldr	r3, [pc, #24]	@ (80068f4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80068dc:	6a1b      	ldr	r3, [r3, #32]
 80068de:	091b      	lsrs	r3, r3, #4
 80068e0:	f003 0307 	and.w	r3, r3, #7
 80068e4:	4904      	ldr	r1, [pc, #16]	@ (80068f8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80068e6:	5ccb      	ldrb	r3, [r1, r3]
 80068e8:	f003 031f 	and.w	r3, r3, #31
 80068ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	58024400 	.word	0x58024400
 80068f8:	0800ac90 	.word	0x0800ac90

080068fc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b089      	sub	sp, #36	@ 0x24
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006904:	4ba1      	ldr	r3, [pc, #644]	@ (8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006908:	f003 0303 	and.w	r3, r3, #3
 800690c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800690e:	4b9f      	ldr	r3, [pc, #636]	@ (8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006912:	0b1b      	lsrs	r3, r3, #12
 8006914:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006918:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800691a:	4b9c      	ldr	r3, [pc, #624]	@ (8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800691c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800691e:	091b      	lsrs	r3, r3, #4
 8006920:	f003 0301 	and.w	r3, r3, #1
 8006924:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006926:	4b99      	ldr	r3, [pc, #612]	@ (8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800692a:	08db      	lsrs	r3, r3, #3
 800692c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006930:	693a      	ldr	r2, [r7, #16]
 8006932:	fb02 f303 	mul.w	r3, r2, r3
 8006936:	ee07 3a90 	vmov	s15, r3
 800693a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800693e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	2b00      	cmp	r3, #0
 8006946:	f000 8111 	beq.w	8006b6c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800694a:	69bb      	ldr	r3, [r7, #24]
 800694c:	2b02      	cmp	r3, #2
 800694e:	f000 8083 	beq.w	8006a58 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006952:	69bb      	ldr	r3, [r7, #24]
 8006954:	2b02      	cmp	r3, #2
 8006956:	f200 80a1 	bhi.w	8006a9c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800695a:	69bb      	ldr	r3, [r7, #24]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d003      	beq.n	8006968 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006960:	69bb      	ldr	r3, [r7, #24]
 8006962:	2b01      	cmp	r3, #1
 8006964:	d056      	beq.n	8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006966:	e099      	b.n	8006a9c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006968:	4b88      	ldr	r3, [pc, #544]	@ (8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 0320 	and.w	r3, r3, #32
 8006970:	2b00      	cmp	r3, #0
 8006972:	d02d      	beq.n	80069d0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006974:	4b85      	ldr	r3, [pc, #532]	@ (8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	08db      	lsrs	r3, r3, #3
 800697a:	f003 0303 	and.w	r3, r3, #3
 800697e:	4a84      	ldr	r2, [pc, #528]	@ (8006b90 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006980:	fa22 f303 	lsr.w	r3, r2, r3
 8006984:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	ee07 3a90 	vmov	s15, r3
 800698c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	ee07 3a90 	vmov	s15, r3
 8006996:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800699a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800699e:	4b7b      	ldr	r3, [pc, #492]	@ (8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069a6:	ee07 3a90 	vmov	s15, r3
 80069aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80069b2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006b94 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80069b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069ca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80069ce:	e087      	b.n	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	ee07 3a90 	vmov	s15, r3
 80069d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069da:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006b98 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80069de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069e2:	4b6a      	ldr	r3, [pc, #424]	@ (8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069ea:	ee07 3a90 	vmov	s15, r3
 80069ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80069f6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006b94 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80069fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a12:	e065      	b.n	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	ee07 3a90 	vmov	s15, r3
 8006a1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a1e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006b9c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006a22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a26:	4b59      	ldr	r3, [pc, #356]	@ (8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a2e:	ee07 3a90 	vmov	s15, r3
 8006a32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a36:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a3a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006b94 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006a3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a56:	e043      	b.n	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	ee07 3a90 	vmov	s15, r3
 8006a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a62:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006a66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a6a:	4b48      	ldr	r3, [pc, #288]	@ (8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a72:	ee07 3a90 	vmov	s15, r3
 8006a76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a7e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006b94 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006a82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a9a:	e021      	b.n	8006ae0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	ee07 3a90 	vmov	s15, r3
 8006aa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aa6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006b9c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006aaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006aae:	4b37      	ldr	r3, [pc, #220]	@ (8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ab2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ab6:	ee07 3a90 	vmov	s15, r3
 8006aba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006abe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ac2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006b94 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006ac6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006aca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ace:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ad2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ad6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ada:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ade:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006ae0:	4b2a      	ldr	r3, [pc, #168]	@ (8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae4:	0a5b      	lsrs	r3, r3, #9
 8006ae6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006aea:	ee07 3a90 	vmov	s15, r3
 8006aee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006af2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006af6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006afa:	edd7 6a07 	vldr	s13, [r7, #28]
 8006afe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b06:	ee17 2a90 	vmov	r2, s15
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006b0e:	4b1f      	ldr	r3, [pc, #124]	@ (8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b12:	0c1b      	lsrs	r3, r3, #16
 8006b14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b18:	ee07 3a90 	vmov	s15, r3
 8006b1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b20:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b24:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b28:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b34:	ee17 2a90 	vmov	r2, s15
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006b3c:	4b13      	ldr	r3, [pc, #76]	@ (8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b40:	0e1b      	lsrs	r3, r3, #24
 8006b42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b46:	ee07 3a90 	vmov	s15, r3
 8006b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b52:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b56:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b62:	ee17 2a90 	vmov	r2, s15
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006b6a:	e008      	b.n	8006b7e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	609a      	str	r2, [r3, #8]
}
 8006b7e:	bf00      	nop
 8006b80:	3724      	adds	r7, #36	@ 0x24
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	58024400 	.word	0x58024400
 8006b90:	03d09000 	.word	0x03d09000
 8006b94:	46000000 	.word	0x46000000
 8006b98:	4c742400 	.word	0x4c742400
 8006b9c:	4a742400 	.word	0x4a742400
 8006ba0:	4bbebc20 	.word	0x4bbebc20

08006ba4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b089      	sub	sp, #36	@ 0x24
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006bac:	4ba1      	ldr	r3, [pc, #644]	@ (8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bb0:	f003 0303 	and.w	r3, r3, #3
 8006bb4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006bb6:	4b9f      	ldr	r3, [pc, #636]	@ (8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bba:	0d1b      	lsrs	r3, r3, #20
 8006bbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006bc0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006bc2:	4b9c      	ldr	r3, [pc, #624]	@ (8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc6:	0a1b      	lsrs	r3, r3, #8
 8006bc8:	f003 0301 	and.w	r3, r3, #1
 8006bcc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006bce:	4b99      	ldr	r3, [pc, #612]	@ (8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bd2:	08db      	lsrs	r3, r3, #3
 8006bd4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	fb02 f303 	mul.w	r3, r2, r3
 8006bde:	ee07 3a90 	vmov	s15, r3
 8006be2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006be6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	f000 8111 	beq.w	8006e14 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006bf2:	69bb      	ldr	r3, [r7, #24]
 8006bf4:	2b02      	cmp	r3, #2
 8006bf6:	f000 8083 	beq.w	8006d00 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006bfa:	69bb      	ldr	r3, [r7, #24]
 8006bfc:	2b02      	cmp	r3, #2
 8006bfe:	f200 80a1 	bhi.w	8006d44 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006c02:	69bb      	ldr	r3, [r7, #24]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d003      	beq.n	8006c10 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006c08:	69bb      	ldr	r3, [r7, #24]
 8006c0a:	2b01      	cmp	r3, #1
 8006c0c:	d056      	beq.n	8006cbc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006c0e:	e099      	b.n	8006d44 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c10:	4b88      	ldr	r3, [pc, #544]	@ (8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 0320 	and.w	r3, r3, #32
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d02d      	beq.n	8006c78 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c1c:	4b85      	ldr	r3, [pc, #532]	@ (8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	08db      	lsrs	r3, r3, #3
 8006c22:	f003 0303 	and.w	r3, r3, #3
 8006c26:	4a84      	ldr	r2, [pc, #528]	@ (8006e38 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006c28:	fa22 f303 	lsr.w	r3, r2, r3
 8006c2c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	ee07 3a90 	vmov	s15, r3
 8006c34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	ee07 3a90 	vmov	s15, r3
 8006c3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c46:	4b7b      	ldr	r3, [pc, #492]	@ (8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c4e:	ee07 3a90 	vmov	s15, r3
 8006c52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c56:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c5a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006e3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006c5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c72:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006c76:	e087      	b.n	8006d88 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	ee07 3a90 	vmov	s15, r3
 8006c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c82:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006e40 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006c86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c8a:	4b6a      	ldr	r3, [pc, #424]	@ (8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c92:	ee07 3a90 	vmov	s15, r3
 8006c96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c9e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006e3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006ca2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ca6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006caa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006cba:	e065      	b.n	8006d88 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	ee07 3a90 	vmov	s15, r3
 8006cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cc6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006e44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006cca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cce:	4b59      	ldr	r3, [pc, #356]	@ (8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cd6:	ee07 3a90 	vmov	s15, r3
 8006cda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cde:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ce2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006e3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006ce6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cfa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006cfe:	e043      	b.n	8006d88 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	ee07 3a90 	vmov	s15, r3
 8006d06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d0a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006e48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006d0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d12:	4b48      	ldr	r3, [pc, #288]	@ (8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d1a:	ee07 3a90 	vmov	s15, r3
 8006d1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d22:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d26:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006e3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006d2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d42:	e021      	b.n	8006d88 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	ee07 3a90 	vmov	s15, r3
 8006d4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d4e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006e44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006d52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d56:	4b37      	ldr	r3, [pc, #220]	@ (8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d5e:	ee07 3a90 	vmov	s15, r3
 8006d62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d66:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d6a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006e3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006d6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d86:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006d88:	4b2a      	ldr	r3, [pc, #168]	@ (8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d8c:	0a5b      	lsrs	r3, r3, #9
 8006d8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d92:	ee07 3a90 	vmov	s15, r3
 8006d96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006d9e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006da2:	edd7 6a07 	vldr	s13, [r7, #28]
 8006da6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006daa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006dae:	ee17 2a90 	vmov	r2, s15
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006db6:	4b1f      	ldr	r3, [pc, #124]	@ (8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dba:	0c1b      	lsrs	r3, r3, #16
 8006dbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006dc0:	ee07 3a90 	vmov	s15, r3
 8006dc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dc8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006dcc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006dd0:	edd7 6a07 	vldr	s13, [r7, #28]
 8006dd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006dd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ddc:	ee17 2a90 	vmov	r2, s15
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006de4:	4b13      	ldr	r3, [pc, #76]	@ (8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de8:	0e1b      	lsrs	r3, r3, #24
 8006dea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006dee:	ee07 3a90 	vmov	s15, r3
 8006df2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006df6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006dfa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006dfe:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e0a:	ee17 2a90 	vmov	r2, s15
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006e12:	e008      	b.n	8006e26 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2200      	movs	r2, #0
 8006e18:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	609a      	str	r2, [r3, #8]
}
 8006e26:	bf00      	nop
 8006e28:	3724      	adds	r7, #36	@ 0x24
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	58024400 	.word	0x58024400
 8006e38:	03d09000 	.word	0x03d09000
 8006e3c:	46000000 	.word	0x46000000
 8006e40:	4c742400 	.word	0x4c742400
 8006e44:	4a742400 	.word	0x4a742400
 8006e48:	4bbebc20 	.word	0x4bbebc20

08006e4c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006e56:	2300      	movs	r3, #0
 8006e58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006e5a:	4b53      	ldr	r3, [pc, #332]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e5e:	f003 0303 	and.w	r3, r3, #3
 8006e62:	2b03      	cmp	r3, #3
 8006e64:	d101      	bne.n	8006e6a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e099      	b.n	8006f9e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006e6a:	4b4f      	ldr	r3, [pc, #316]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a4e      	ldr	r2, [pc, #312]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006e70:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006e74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e76:	f7fb fe91 	bl	8002b9c <HAL_GetTick>
 8006e7a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006e7c:	e008      	b.n	8006e90 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006e7e:	f7fb fe8d 	bl	8002b9c <HAL_GetTick>
 8006e82:	4602      	mov	r2, r0
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	1ad3      	subs	r3, r2, r3
 8006e88:	2b02      	cmp	r3, #2
 8006e8a:	d901      	bls.n	8006e90 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006e8c:	2303      	movs	r3, #3
 8006e8e:	e086      	b.n	8006f9e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006e90:	4b45      	ldr	r3, [pc, #276]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d1f0      	bne.n	8006e7e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006e9c:	4b42      	ldr	r3, [pc, #264]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ea0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	031b      	lsls	r3, r3, #12
 8006eaa:	493f      	ldr	r1, [pc, #252]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006eac:	4313      	orrs	r3, r2
 8006eae:	628b      	str	r3, [r1, #40]	@ 0x28
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	3b01      	subs	r3, #1
 8006ec0:	025b      	lsls	r3, r3, #9
 8006ec2:	b29b      	uxth	r3, r3
 8006ec4:	431a      	orrs	r2, r3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	68db      	ldr	r3, [r3, #12]
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	041b      	lsls	r3, r3, #16
 8006ece:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006ed2:	431a      	orrs	r2, r3
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	691b      	ldr	r3, [r3, #16]
 8006ed8:	3b01      	subs	r3, #1
 8006eda:	061b      	lsls	r3, r3, #24
 8006edc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006ee0:	4931      	ldr	r1, [pc, #196]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006ee6:	4b30      	ldr	r3, [pc, #192]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eea:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	695b      	ldr	r3, [r3, #20]
 8006ef2:	492d      	ldr	r1, [pc, #180]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006ef8:	4b2b      	ldr	r3, [pc, #172]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006efc:	f023 0220 	bic.w	r2, r3, #32
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	699b      	ldr	r3, [r3, #24]
 8006f04:	4928      	ldr	r1, [pc, #160]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f06:	4313      	orrs	r3, r2
 8006f08:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006f0a:	4b27      	ldr	r3, [pc, #156]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f0e:	4a26      	ldr	r2, [pc, #152]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f10:	f023 0310 	bic.w	r3, r3, #16
 8006f14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006f16:	4b24      	ldr	r3, [pc, #144]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006f1a:	4b24      	ldr	r3, [pc, #144]	@ (8006fac <RCCEx_PLL2_Config+0x160>)
 8006f1c:	4013      	ands	r3, r2
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	69d2      	ldr	r2, [r2, #28]
 8006f22:	00d2      	lsls	r2, r2, #3
 8006f24:	4920      	ldr	r1, [pc, #128]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f26:	4313      	orrs	r3, r2
 8006f28:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006f2a:	4b1f      	ldr	r3, [pc, #124]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f2e:	4a1e      	ldr	r2, [pc, #120]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f30:	f043 0310 	orr.w	r3, r3, #16
 8006f34:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d106      	bne.n	8006f4a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006f3c:	4b1a      	ldr	r3, [pc, #104]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f40:	4a19      	ldr	r2, [pc, #100]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f42:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006f46:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006f48:	e00f      	b.n	8006f6a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	2b01      	cmp	r3, #1
 8006f4e:	d106      	bne.n	8006f5e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006f50:	4b15      	ldr	r3, [pc, #84]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f54:	4a14      	ldr	r2, [pc, #80]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006f5c:	e005      	b.n	8006f6a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006f5e:	4b12      	ldr	r3, [pc, #72]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f62:	4a11      	ldr	r2, [pc, #68]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f64:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006f68:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a0e      	ldr	r2, [pc, #56]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f70:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006f74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f76:	f7fb fe11 	bl	8002b9c <HAL_GetTick>
 8006f7a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006f7c:	e008      	b.n	8006f90 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006f7e:	f7fb fe0d 	bl	8002b9c <HAL_GetTick>
 8006f82:	4602      	mov	r2, r0
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	1ad3      	subs	r3, r2, r3
 8006f88:	2b02      	cmp	r3, #2
 8006f8a:	d901      	bls.n	8006f90 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006f8c:	2303      	movs	r3, #3
 8006f8e:	e006      	b.n	8006f9e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006f90:	4b05      	ldr	r3, [pc, #20]	@ (8006fa8 <RCCEx_PLL2_Config+0x15c>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d0f0      	beq.n	8006f7e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3710      	adds	r7, #16
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	58024400 	.word	0x58024400
 8006fac:	ffff0007 	.word	0xffff0007

08006fb0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b084      	sub	sp, #16
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
 8006fb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006fbe:	4b53      	ldr	r3, [pc, #332]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 8006fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fc2:	f003 0303 	and.w	r3, r3, #3
 8006fc6:	2b03      	cmp	r3, #3
 8006fc8:	d101      	bne.n	8006fce <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	e099      	b.n	8007102 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006fce:	4b4f      	ldr	r3, [pc, #316]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a4e      	ldr	r2, [pc, #312]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 8006fd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fda:	f7fb fddf 	bl	8002b9c <HAL_GetTick>
 8006fde:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006fe0:	e008      	b.n	8006ff4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006fe2:	f7fb fddb 	bl	8002b9c <HAL_GetTick>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	1ad3      	subs	r3, r2, r3
 8006fec:	2b02      	cmp	r3, #2
 8006fee:	d901      	bls.n	8006ff4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006ff0:	2303      	movs	r3, #3
 8006ff2:	e086      	b.n	8007102 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006ff4:	4b45      	ldr	r3, [pc, #276]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d1f0      	bne.n	8006fe2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007000:	4b42      	ldr	r3, [pc, #264]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 8007002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007004:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	051b      	lsls	r3, r3, #20
 800700e:	493f      	ldr	r1, [pc, #252]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 8007010:	4313      	orrs	r3, r2
 8007012:	628b      	str	r3, [r1, #40]	@ 0x28
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	3b01      	subs	r3, #1
 800701a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	689b      	ldr	r3, [r3, #8]
 8007022:	3b01      	subs	r3, #1
 8007024:	025b      	lsls	r3, r3, #9
 8007026:	b29b      	uxth	r3, r3
 8007028:	431a      	orrs	r2, r3
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	3b01      	subs	r3, #1
 8007030:	041b      	lsls	r3, r3, #16
 8007032:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007036:	431a      	orrs	r2, r3
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	691b      	ldr	r3, [r3, #16]
 800703c:	3b01      	subs	r3, #1
 800703e:	061b      	lsls	r3, r3, #24
 8007040:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007044:	4931      	ldr	r1, [pc, #196]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 8007046:	4313      	orrs	r3, r2
 8007048:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800704a:	4b30      	ldr	r3, [pc, #192]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 800704c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800704e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	695b      	ldr	r3, [r3, #20]
 8007056:	492d      	ldr	r1, [pc, #180]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 8007058:	4313      	orrs	r3, r2
 800705a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800705c:	4b2b      	ldr	r3, [pc, #172]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 800705e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007060:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	699b      	ldr	r3, [r3, #24]
 8007068:	4928      	ldr	r1, [pc, #160]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 800706a:	4313      	orrs	r3, r2
 800706c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800706e:	4b27      	ldr	r3, [pc, #156]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 8007070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007072:	4a26      	ldr	r2, [pc, #152]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 8007074:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007078:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800707a:	4b24      	ldr	r3, [pc, #144]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 800707c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800707e:	4b24      	ldr	r3, [pc, #144]	@ (8007110 <RCCEx_PLL3_Config+0x160>)
 8007080:	4013      	ands	r3, r2
 8007082:	687a      	ldr	r2, [r7, #4]
 8007084:	69d2      	ldr	r2, [r2, #28]
 8007086:	00d2      	lsls	r2, r2, #3
 8007088:	4920      	ldr	r1, [pc, #128]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 800708a:	4313      	orrs	r3, r2
 800708c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800708e:	4b1f      	ldr	r3, [pc, #124]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 8007090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007092:	4a1e      	ldr	r2, [pc, #120]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 8007094:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007098:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d106      	bne.n	80070ae <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80070a0:	4b1a      	ldr	r3, [pc, #104]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 80070a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a4:	4a19      	ldr	r2, [pc, #100]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 80070a6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80070aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80070ac:	e00f      	b.n	80070ce <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d106      	bne.n	80070c2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80070b4:	4b15      	ldr	r3, [pc, #84]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 80070b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070b8:	4a14      	ldr	r2, [pc, #80]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 80070ba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80070be:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80070c0:	e005      	b.n	80070ce <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80070c2:	4b12      	ldr	r3, [pc, #72]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 80070c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070c6:	4a11      	ldr	r2, [pc, #68]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 80070c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80070cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80070ce:	4b0f      	ldr	r3, [pc, #60]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a0e      	ldr	r2, [pc, #56]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 80070d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80070d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070da:	f7fb fd5f 	bl	8002b9c <HAL_GetTick>
 80070de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80070e0:	e008      	b.n	80070f4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80070e2:	f7fb fd5b 	bl	8002b9c <HAL_GetTick>
 80070e6:	4602      	mov	r2, r0
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	1ad3      	subs	r3, r2, r3
 80070ec:	2b02      	cmp	r3, #2
 80070ee:	d901      	bls.n	80070f4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80070f0:	2303      	movs	r3, #3
 80070f2:	e006      	b.n	8007102 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80070f4:	4b05      	ldr	r3, [pc, #20]	@ (800710c <RCCEx_PLL3_Config+0x15c>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d0f0      	beq.n	80070e2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007100:	7bfb      	ldrb	r3, [r7, #15]
}
 8007102:	4618      	mov	r0, r3
 8007104:	3710      	adds	r7, #16
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}
 800710a:	bf00      	nop
 800710c:	58024400 	.word	0x58024400
 8007110:	ffff0007 	.word	0xffff0007

08007114 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b084      	sub	sp, #16
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d101      	bne.n	8007126 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	e10f      	b.n	8007346 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2200      	movs	r2, #0
 800712a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a87      	ldr	r2, [pc, #540]	@ (8007350 <HAL_SPI_Init+0x23c>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d00f      	beq.n	8007156 <HAL_SPI_Init+0x42>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a86      	ldr	r2, [pc, #536]	@ (8007354 <HAL_SPI_Init+0x240>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d00a      	beq.n	8007156 <HAL_SPI_Init+0x42>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a84      	ldr	r2, [pc, #528]	@ (8007358 <HAL_SPI_Init+0x244>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d005      	beq.n	8007156 <HAL_SPI_Init+0x42>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	68db      	ldr	r3, [r3, #12]
 800714e:	2b0f      	cmp	r3, #15
 8007150:	d901      	bls.n	8007156 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8007152:	2301      	movs	r3, #1
 8007154:	e0f7      	b.n	8007346 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f000 f900 	bl	800735c <SPI_GetPacketSize>
 800715c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a7b      	ldr	r2, [pc, #492]	@ (8007350 <HAL_SPI_Init+0x23c>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d00c      	beq.n	8007182 <HAL_SPI_Init+0x6e>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a79      	ldr	r2, [pc, #484]	@ (8007354 <HAL_SPI_Init+0x240>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d007      	beq.n	8007182 <HAL_SPI_Init+0x6e>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a78      	ldr	r2, [pc, #480]	@ (8007358 <HAL_SPI_Init+0x244>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d002      	beq.n	8007182 <HAL_SPI_Init+0x6e>
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2b08      	cmp	r3, #8
 8007180:	d811      	bhi.n	80071a6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007186:	4a72      	ldr	r2, [pc, #456]	@ (8007350 <HAL_SPI_Init+0x23c>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d009      	beq.n	80071a0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a70      	ldr	r2, [pc, #448]	@ (8007354 <HAL_SPI_Init+0x240>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d004      	beq.n	80071a0 <HAL_SPI_Init+0x8c>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a6f      	ldr	r2, [pc, #444]	@ (8007358 <HAL_SPI_Init+0x244>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d104      	bne.n	80071aa <HAL_SPI_Init+0x96>
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2b10      	cmp	r3, #16
 80071a4:	d901      	bls.n	80071aa <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	e0cd      	b.n	8007346 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80071b0:	b2db      	uxtb	r3, r3
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d106      	bne.n	80071c4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f7fb f970 	bl	80024a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2202      	movs	r2, #2
 80071c8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	681a      	ldr	r2, [r3, #0]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f022 0201 	bic.w	r2, r2, #1
 80071da:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80071e6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	699b      	ldr	r3, [r3, #24]
 80071ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80071f0:	d119      	bne.n	8007226 <HAL_SPI_Init+0x112>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071fa:	d103      	bne.n	8007204 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007200:	2b00      	cmp	r3, #0
 8007202:	d008      	beq.n	8007216 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007208:	2b00      	cmp	r3, #0
 800720a:	d10c      	bne.n	8007226 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007210:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007214:	d107      	bne.n	8007226 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007224:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800722e:	2b00      	cmp	r3, #0
 8007230:	d00f      	beq.n	8007252 <HAL_SPI_Init+0x13e>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	68db      	ldr	r3, [r3, #12]
 8007236:	2b06      	cmp	r3, #6
 8007238:	d90b      	bls.n	8007252 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	430a      	orrs	r2, r1
 800724e:	601a      	str	r2, [r3, #0]
 8007250:	e007      	b.n	8007262 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007260:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	69da      	ldr	r2, [r3, #28]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800726a:	431a      	orrs	r2, r3
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	431a      	orrs	r2, r3
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007274:	ea42 0103 	orr.w	r1, r2, r3
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	68da      	ldr	r2, [r3, #12]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	430a      	orrs	r2, r1
 8007282:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800728c:	431a      	orrs	r2, r3
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007292:	431a      	orrs	r2, r3
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	699b      	ldr	r3, [r3, #24]
 8007298:	431a      	orrs	r2, r3
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	431a      	orrs	r2, r3
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	695b      	ldr	r3, [r3, #20]
 80072a4:	431a      	orrs	r2, r3
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6a1b      	ldr	r3, [r3, #32]
 80072aa:	431a      	orrs	r2, r3
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	431a      	orrs	r2, r3
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072b6:	431a      	orrs	r2, r3
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	431a      	orrs	r2, r3
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072c2:	ea42 0103 	orr.w	r1, r2, r3
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	430a      	orrs	r2, r1
 80072d0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d113      	bne.n	8007302 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80072ec:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	689b      	ldr	r3, [r3, #8]
 80072f4:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007300:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f022 0201 	bic.w	r2, r2, #1
 8007310:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00a      	beq.n	8007334 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	68db      	ldr	r3, [r3, #12]
 8007324:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	430a      	orrs	r2, r1
 8007332:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	3710      	adds	r7, #16
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
 800734e:	bf00      	nop
 8007350:	40013000 	.word	0x40013000
 8007354:	40003800 	.word	0x40003800
 8007358:	40003c00 	.word	0x40003c00

0800735c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800735c:	b480      	push	{r7}
 800735e:	b085      	sub	sp, #20
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007368:	095b      	lsrs	r3, r3, #5
 800736a:	3301      	adds	r3, #1
 800736c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	68db      	ldr	r3, [r3, #12]
 8007372:	3301      	adds	r3, #1
 8007374:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	3307      	adds	r3, #7
 800737a:	08db      	lsrs	r3, r3, #3
 800737c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	68fa      	ldr	r2, [r7, #12]
 8007382:	fb02 f303 	mul.w	r3, r2, r3
}
 8007386:	4618      	mov	r0, r3
 8007388:	3714      	adds	r7, #20
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr

08007392 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007392:	b580      	push	{r7, lr}
 8007394:	b082      	sub	sp, #8
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d101      	bne.n	80073a4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073a0:	2301      	movs	r3, #1
 80073a2:	e042      	b.n	800742a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d106      	bne.n	80073bc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2200      	movs	r2, #0
 80073b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f7fb f92c 	bl	8002614 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2224      	movs	r2, #36	@ 0x24
 80073c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f022 0201 	bic.w	r2, r2, #1
 80073d2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d002      	beq.n	80073e2 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f001 fa61 	bl	80088a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 fcf6 	bl	8007dd4 <UART_SetConfig>
 80073e8:	4603      	mov	r3, r0
 80073ea:	2b01      	cmp	r3, #1
 80073ec:	d101      	bne.n	80073f2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	e01b      	b.n	800742a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	685a      	ldr	r2, [r3, #4]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007400:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	689a      	ldr	r2, [r3, #8]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007410:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f042 0201 	orr.w	r2, r2, #1
 8007420:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f001 fae0 	bl	80089e8 <UART_CheckIdleState>
 8007428:	4603      	mov	r3, r0
}
 800742a:	4618      	mov	r0, r3
 800742c:	3708      	adds	r7, #8
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007432:	b580      	push	{r7, lr}
 8007434:	b08a      	sub	sp, #40	@ 0x28
 8007436:	af02      	add	r7, sp, #8
 8007438:	60f8      	str	r0, [r7, #12]
 800743a:	60b9      	str	r1, [r7, #8]
 800743c:	603b      	str	r3, [r7, #0]
 800743e:	4613      	mov	r3, r2
 8007440:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007448:	2b20      	cmp	r3, #32
 800744a:	d17b      	bne.n	8007544 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d002      	beq.n	8007458 <HAL_UART_Transmit+0x26>
 8007452:	88fb      	ldrh	r3, [r7, #6]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d101      	bne.n	800745c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	e074      	b.n	8007546 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2200      	movs	r2, #0
 8007460:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2221      	movs	r2, #33	@ 0x21
 8007468:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800746c:	f7fb fb96 	bl	8002b9c <HAL_GetTick>
 8007470:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	88fa      	ldrh	r2, [r7, #6]
 8007476:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	88fa      	ldrh	r2, [r7, #6]
 800747e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800748a:	d108      	bne.n	800749e <HAL_UART_Transmit+0x6c>
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	691b      	ldr	r3, [r3, #16]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d104      	bne.n	800749e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007494:	2300      	movs	r3, #0
 8007496:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	61bb      	str	r3, [r7, #24]
 800749c:	e003      	b.n	80074a6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80074a2:	2300      	movs	r3, #0
 80074a4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80074a6:	e030      	b.n	800750a <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	9300      	str	r3, [sp, #0]
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	2200      	movs	r2, #0
 80074b0:	2180      	movs	r1, #128	@ 0x80
 80074b2:	68f8      	ldr	r0, [r7, #12]
 80074b4:	f001 fb42 	bl	8008b3c <UART_WaitOnFlagUntilTimeout>
 80074b8:	4603      	mov	r3, r0
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d005      	beq.n	80074ca <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2220      	movs	r2, #32
 80074c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80074c6:	2303      	movs	r3, #3
 80074c8:	e03d      	b.n	8007546 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80074ca:	69fb      	ldr	r3, [r7, #28]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d10b      	bne.n	80074e8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80074d0:	69bb      	ldr	r3, [r7, #24]
 80074d2:	881b      	ldrh	r3, [r3, #0]
 80074d4:	461a      	mov	r2, r3
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074de:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80074e0:	69bb      	ldr	r3, [r7, #24]
 80074e2:	3302      	adds	r3, #2
 80074e4:	61bb      	str	r3, [r7, #24]
 80074e6:	e007      	b.n	80074f8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80074e8:	69fb      	ldr	r3, [r7, #28]
 80074ea:	781a      	ldrb	r2, [r3, #0]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80074f2:	69fb      	ldr	r3, [r7, #28]
 80074f4:	3301      	adds	r3, #1
 80074f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80074fe:	b29b      	uxth	r3, r3
 8007500:	3b01      	subs	r3, #1
 8007502:	b29a      	uxth	r2, r3
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007510:	b29b      	uxth	r3, r3
 8007512:	2b00      	cmp	r3, #0
 8007514:	d1c8      	bne.n	80074a8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	2200      	movs	r2, #0
 800751e:	2140      	movs	r1, #64	@ 0x40
 8007520:	68f8      	ldr	r0, [r7, #12]
 8007522:	f001 fb0b 	bl	8008b3c <UART_WaitOnFlagUntilTimeout>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d005      	beq.n	8007538 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2220      	movs	r2, #32
 8007530:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007534:	2303      	movs	r3, #3
 8007536:	e006      	b.n	8007546 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2220      	movs	r2, #32
 800753c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007540:	2300      	movs	r3, #0
 8007542:	e000      	b.n	8007546 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007544:	2302      	movs	r3, #2
  }
}
 8007546:	4618      	mov	r0, r3
 8007548:	3720      	adds	r7, #32
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
	...

08007550 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b08a      	sub	sp, #40	@ 0x28
 8007554:	af00      	add	r7, sp, #0
 8007556:	60f8      	str	r0, [r7, #12]
 8007558:	60b9      	str	r1, [r7, #8]
 800755a:	4613      	mov	r3, r2
 800755c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007564:	2b20      	cmp	r3, #32
 8007566:	d137      	bne.n	80075d8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d002      	beq.n	8007574 <HAL_UART_Receive_IT+0x24>
 800756e:	88fb      	ldrh	r3, [r7, #6]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d101      	bne.n	8007578 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	e030      	b.n	80075da <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2200      	movs	r2, #0
 800757c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	4a18      	ldr	r2, [pc, #96]	@ (80075e4 <HAL_UART_Receive_IT+0x94>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d01f      	beq.n	80075c8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d018      	beq.n	80075c8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	e853 3f00 	ldrex	r3, [r3]
 80075a2:	613b      	str	r3, [r7, #16]
   return(result);
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80075aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	461a      	mov	r2, r3
 80075b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b4:	623b      	str	r3, [r7, #32]
 80075b6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b8:	69f9      	ldr	r1, [r7, #28]
 80075ba:	6a3a      	ldr	r2, [r7, #32]
 80075bc:	e841 2300 	strex	r3, r2, [r1]
 80075c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d1e6      	bne.n	8007596 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80075c8:	88fb      	ldrh	r3, [r7, #6]
 80075ca:	461a      	mov	r2, r3
 80075cc:	68b9      	ldr	r1, [r7, #8]
 80075ce:	68f8      	ldr	r0, [r7, #12]
 80075d0:	f001 fb22 	bl	8008c18 <UART_Start_Receive_IT>
 80075d4:	4603      	mov	r3, r0
 80075d6:	e000      	b.n	80075da <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80075d8:	2302      	movs	r3, #2
  }
}
 80075da:	4618      	mov	r0, r3
 80075dc:	3728      	adds	r7, #40	@ 0x28
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}
 80075e2:	bf00      	nop
 80075e4:	58000c00 	.word	0x58000c00

080075e8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b0ba      	sub	sp, #232	@ 0xe8
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	69db      	ldr	r3, [r3, #28]
 80075f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	689b      	ldr	r3, [r3, #8]
 800760a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800760e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007612:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007616:	4013      	ands	r3, r2
 8007618:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800761c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007620:	2b00      	cmp	r3, #0
 8007622:	d11b      	bne.n	800765c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007628:	f003 0320 	and.w	r3, r3, #32
 800762c:	2b00      	cmp	r3, #0
 800762e:	d015      	beq.n	800765c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007634:	f003 0320 	and.w	r3, r3, #32
 8007638:	2b00      	cmp	r3, #0
 800763a:	d105      	bne.n	8007648 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800763c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007640:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007644:	2b00      	cmp	r3, #0
 8007646:	d009      	beq.n	800765c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800764c:	2b00      	cmp	r3, #0
 800764e:	f000 8393 	beq.w	8007d78 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	4798      	blx	r3
      }
      return;
 800765a:	e38d      	b.n	8007d78 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800765c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007660:	2b00      	cmp	r3, #0
 8007662:	f000 8123 	beq.w	80078ac <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007666:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800766a:	4b8d      	ldr	r3, [pc, #564]	@ (80078a0 <HAL_UART_IRQHandler+0x2b8>)
 800766c:	4013      	ands	r3, r2
 800766e:	2b00      	cmp	r3, #0
 8007670:	d106      	bne.n	8007680 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007672:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007676:	4b8b      	ldr	r3, [pc, #556]	@ (80078a4 <HAL_UART_IRQHandler+0x2bc>)
 8007678:	4013      	ands	r3, r2
 800767a:	2b00      	cmp	r3, #0
 800767c:	f000 8116 	beq.w	80078ac <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007684:	f003 0301 	and.w	r3, r3, #1
 8007688:	2b00      	cmp	r3, #0
 800768a:	d011      	beq.n	80076b0 <HAL_UART_IRQHandler+0xc8>
 800768c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007690:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007694:	2b00      	cmp	r3, #0
 8007696:	d00b      	beq.n	80076b0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	2201      	movs	r2, #1
 800769e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076a6:	f043 0201 	orr.w	r2, r3, #1
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076b4:	f003 0302 	and.w	r3, r3, #2
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d011      	beq.n	80076e0 <HAL_UART_IRQHandler+0xf8>
 80076bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076c0:	f003 0301 	and.w	r3, r3, #1
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d00b      	beq.n	80076e0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	2202      	movs	r2, #2
 80076ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076d6:	f043 0204 	orr.w	r2, r3, #4
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076e4:	f003 0304 	and.w	r3, r3, #4
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d011      	beq.n	8007710 <HAL_UART_IRQHandler+0x128>
 80076ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076f0:	f003 0301 	and.w	r3, r3, #1
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d00b      	beq.n	8007710 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	2204      	movs	r2, #4
 80076fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007706:	f043 0202 	orr.w	r2, r3, #2
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007714:	f003 0308 	and.w	r3, r3, #8
 8007718:	2b00      	cmp	r3, #0
 800771a:	d017      	beq.n	800774c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800771c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007720:	f003 0320 	and.w	r3, r3, #32
 8007724:	2b00      	cmp	r3, #0
 8007726:	d105      	bne.n	8007734 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007728:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800772c:	4b5c      	ldr	r3, [pc, #368]	@ (80078a0 <HAL_UART_IRQHandler+0x2b8>)
 800772e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007730:	2b00      	cmp	r3, #0
 8007732:	d00b      	beq.n	800774c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	2208      	movs	r2, #8
 800773a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007742:	f043 0208 	orr.w	r2, r3, #8
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800774c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007750:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007754:	2b00      	cmp	r3, #0
 8007756:	d012      	beq.n	800777e <HAL_UART_IRQHandler+0x196>
 8007758:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800775c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007760:	2b00      	cmp	r3, #0
 8007762:	d00c      	beq.n	800777e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800776c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007774:	f043 0220 	orr.w	r2, r3, #32
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007784:	2b00      	cmp	r3, #0
 8007786:	f000 82f9 	beq.w	8007d7c <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800778a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800778e:	f003 0320 	and.w	r3, r3, #32
 8007792:	2b00      	cmp	r3, #0
 8007794:	d013      	beq.n	80077be <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007796:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800779a:	f003 0320 	and.w	r3, r3, #32
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d105      	bne.n	80077ae <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80077a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d007      	beq.n	80077be <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d003      	beq.n	80077be <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077d2:	2b40      	cmp	r3, #64	@ 0x40
 80077d4:	d005      	beq.n	80077e2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80077d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80077da:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d054      	beq.n	800788c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f001 fb3a 	bl	8008e5c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	689b      	ldr	r3, [r3, #8]
 80077ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077f2:	2b40      	cmp	r3, #64	@ 0x40
 80077f4:	d146      	bne.n	8007884 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	3308      	adds	r3, #8
 80077fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007800:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007804:	e853 3f00 	ldrex	r3, [r3]
 8007808:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800780c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007810:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007814:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	3308      	adds	r3, #8
 800781e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007822:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007826:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800782a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800782e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007832:	e841 2300 	strex	r3, r2, [r1]
 8007836:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800783a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800783e:	2b00      	cmp	r3, #0
 8007840:	d1d9      	bne.n	80077f6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007848:	2b00      	cmp	r3, #0
 800784a:	d017      	beq.n	800787c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007852:	4a15      	ldr	r2, [pc, #84]	@ (80078a8 <HAL_UART_IRQHandler+0x2c0>)
 8007854:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800785c:	4618      	mov	r0, r3
 800785e:	f7fb fe7f 	bl	8003560 <HAL_DMA_Abort_IT>
 8007862:	4603      	mov	r3, r0
 8007864:	2b00      	cmp	r3, #0
 8007866:	d019      	beq.n	800789c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800786e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007870:	687a      	ldr	r2, [r7, #4]
 8007872:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007876:	4610      	mov	r0, r2
 8007878:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800787a:	e00f      	b.n	800789c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f000 fa93 	bl	8007da8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007882:	e00b      	b.n	800789c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 fa8f 	bl	8007da8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800788a:	e007      	b.n	800789c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 fa8b 	bl	8007da8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800789a:	e26f      	b.n	8007d7c <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800789c:	bf00      	nop
    return;
 800789e:	e26d      	b.n	8007d7c <HAL_UART_IRQHandler+0x794>
 80078a0:	10000001 	.word	0x10000001
 80078a4:	04000120 	.word	0x04000120
 80078a8:	08008f29 	.word	0x08008f29

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	f040 8203 	bne.w	8007cbc <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80078b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078ba:	f003 0310 	and.w	r3, r3, #16
 80078be:	2b00      	cmp	r3, #0
 80078c0:	f000 81fc 	beq.w	8007cbc <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80078c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078c8:	f003 0310 	and.w	r3, r3, #16
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	f000 81f5 	beq.w	8007cbc <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	2210      	movs	r2, #16
 80078d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078e4:	2b40      	cmp	r3, #64	@ 0x40
 80078e6:	f040 816d 	bne.w	8007bc4 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4aa4      	ldr	r2, [pc, #656]	@ (8007b84 <HAL_UART_IRQHandler+0x59c>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d068      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4aa1      	ldr	r2, [pc, #644]	@ (8007b88 <HAL_UART_IRQHandler+0x5a0>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d061      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a9f      	ldr	r2, [pc, #636]	@ (8007b8c <HAL_UART_IRQHandler+0x5a4>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d05a      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a9c      	ldr	r2, [pc, #624]	@ (8007b90 <HAL_UART_IRQHandler+0x5a8>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d053      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a9a      	ldr	r2, [pc, #616]	@ (8007b94 <HAL_UART_IRQHandler+0x5ac>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d04c      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4a97      	ldr	r2, [pc, #604]	@ (8007b98 <HAL_UART_IRQHandler+0x5b0>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d045      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4a95      	ldr	r2, [pc, #596]	@ (8007b9c <HAL_UART_IRQHandler+0x5b4>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d03e      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	4a92      	ldr	r2, [pc, #584]	@ (8007ba0 <HAL_UART_IRQHandler+0x5b8>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d037      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a90      	ldr	r2, [pc, #576]	@ (8007ba4 <HAL_UART_IRQHandler+0x5bc>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d030      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4a8d      	ldr	r2, [pc, #564]	@ (8007ba8 <HAL_UART_IRQHandler+0x5c0>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d029      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a8b      	ldr	r2, [pc, #556]	@ (8007bac <HAL_UART_IRQHandler+0x5c4>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d022      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4a88      	ldr	r2, [pc, #544]	@ (8007bb0 <HAL_UART_IRQHandler+0x5c8>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d01b      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a86      	ldr	r2, [pc, #536]	@ (8007bb4 <HAL_UART_IRQHandler+0x5cc>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d014      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4a83      	ldr	r2, [pc, #524]	@ (8007bb8 <HAL_UART_IRQHandler+0x5d0>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d00d      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a81      	ldr	r2, [pc, #516]	@ (8007bbc <HAL_UART_IRQHandler+0x5d4>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d006      	beq.n	80079ca <HAL_UART_IRQHandler+0x3e2>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a7e      	ldr	r2, [pc, #504]	@ (8007bc0 <HAL_UART_IRQHandler+0x5d8>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d106      	bne.n	80079d8 <HAL_UART_IRQHandler+0x3f0>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	e005      	b.n	80079e4 <HAL_UART_IRQHandler+0x3fc>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	b29b      	uxth	r3, r3
 80079e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80079e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	f000 80ad 	beq.w	8007b4c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80079f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80079fc:	429a      	cmp	r2, r3
 80079fe:	f080 80a5 	bcs.w	8007b4c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007a08:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a12:	69db      	ldr	r3, [r3, #28]
 8007a14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a18:	f000 8087 	beq.w	8007b2a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a28:	e853 3f00 	ldrex	r3, [r3]
 8007a2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007a30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007a34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	461a      	mov	r2, r3
 8007a42:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007a46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007a4a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a4e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007a52:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007a56:	e841 2300 	strex	r3, r2, [r1]
 8007a5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007a5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d1da      	bne.n	8007a1c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	3308      	adds	r3, #8
 8007a6c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a70:	e853 3f00 	ldrex	r3, [r3]
 8007a74:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007a76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a78:	f023 0301 	bic.w	r3, r3, #1
 8007a7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	3308      	adds	r3, #8
 8007a86:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007a8a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007a8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a90:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007a92:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007a96:	e841 2300 	strex	r3, r2, [r1]
 8007a9a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007a9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d1e1      	bne.n	8007a66 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	3308      	adds	r3, #8
 8007aa8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aaa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007aac:	e853 3f00 	ldrex	r3, [r3]
 8007ab0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007ab2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ab4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ab8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	3308      	adds	r3, #8
 8007ac2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007ac6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007ac8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007acc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007ace:	e841 2300 	strex	r3, r2, [r1]
 8007ad2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007ad4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d1e3      	bne.n	8007aa2 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2220      	movs	r2, #32
 8007ade:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007af0:	e853 3f00 	ldrex	r3, [r3]
 8007af4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007af6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007af8:	f023 0310 	bic.w	r3, r3, #16
 8007afc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	461a      	mov	r2, r3
 8007b06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b0a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007b0c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007b10:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b12:	e841 2300 	strex	r3, r2, [r1]
 8007b16:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007b18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1e4      	bne.n	8007ae8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b24:	4618      	mov	r0, r3
 8007b26:	f7fb f9fd 	bl	8002f24 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2202      	movs	r2, #2
 8007b2e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b3c:	b29b      	uxth	r3, r3
 8007b3e:	1ad3      	subs	r3, r2, r3
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	4619      	mov	r1, r3
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f000 f939 	bl	8007dbc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007b4a:	e119      	b.n	8007d80 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b56:	429a      	cmp	r2, r3
 8007b58:	f040 8112 	bne.w	8007d80 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b62:	69db      	ldr	r3, [r3, #28]
 8007b64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b68:	f040 810a 	bne.w	8007d80 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2202      	movs	r2, #2
 8007b70:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b78:	4619      	mov	r1, r3
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f000 f91e 	bl	8007dbc <HAL_UARTEx_RxEventCallback>
      return;
 8007b80:	e0fe      	b.n	8007d80 <HAL_UART_IRQHandler+0x798>
 8007b82:	bf00      	nop
 8007b84:	40020010 	.word	0x40020010
 8007b88:	40020028 	.word	0x40020028
 8007b8c:	40020040 	.word	0x40020040
 8007b90:	40020058 	.word	0x40020058
 8007b94:	40020070 	.word	0x40020070
 8007b98:	40020088 	.word	0x40020088
 8007b9c:	400200a0 	.word	0x400200a0
 8007ba0:	400200b8 	.word	0x400200b8
 8007ba4:	40020410 	.word	0x40020410
 8007ba8:	40020428 	.word	0x40020428
 8007bac:	40020440 	.word	0x40020440
 8007bb0:	40020458 	.word	0x40020458
 8007bb4:	40020470 	.word	0x40020470
 8007bb8:	40020488 	.word	0x40020488
 8007bbc:	400204a0 	.word	0x400204a0
 8007bc0:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007bd0:	b29b      	uxth	r3, r3
 8007bd2:	1ad3      	subs	r3, r2, r3
 8007bd4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	f000 80cf 	beq.w	8007d84 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8007be6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	f000 80ca 	beq.w	8007d84 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf8:	e853 3f00 	ldrex	r3, [r3]
 8007bfc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c04:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	461a      	mov	r2, r3
 8007c0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007c12:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c14:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c16:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c1a:	e841 2300 	strex	r3, r2, [r1]
 8007c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d1e4      	bne.n	8007bf0 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	3308      	adds	r3, #8
 8007c2c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c30:	e853 3f00 	ldrex	r3, [r3]
 8007c34:	623b      	str	r3, [r7, #32]
   return(result);
 8007c36:	6a3a      	ldr	r2, [r7, #32]
 8007c38:	4b55      	ldr	r3, [pc, #340]	@ (8007d90 <HAL_UART_IRQHandler+0x7a8>)
 8007c3a:	4013      	ands	r3, r2
 8007c3c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	3308      	adds	r3, #8
 8007c46:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007c4a:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c52:	e841 2300 	strex	r3, r2, [r1]
 8007c56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d1e3      	bne.n	8007c26 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2220      	movs	r2, #32
 8007c62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	e853 3f00 	ldrex	r3, [r3]
 8007c7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f023 0310 	bic.w	r3, r3, #16
 8007c86:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	461a      	mov	r2, r3
 8007c90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007c94:	61fb      	str	r3, [r7, #28]
 8007c96:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c98:	69b9      	ldr	r1, [r7, #24]
 8007c9a:	69fa      	ldr	r2, [r7, #28]
 8007c9c:	e841 2300 	strex	r3, r2, [r1]
 8007ca0:	617b      	str	r3, [r7, #20]
   return(result);
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d1e4      	bne.n	8007c72 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2202      	movs	r2, #2
 8007cac:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007cae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f000 f881 	bl	8007dbc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007cba:	e063      	b.n	8007d84 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007cbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cc0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d00e      	beq.n	8007ce6 <HAL_UART_IRQHandler+0x6fe>
 8007cc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ccc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d008      	beq.n	8007ce6 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007cdc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f001 fe80 	bl	80099e4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007ce4:	e051      	b.n	8007d8a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d014      	beq.n	8007d1c <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d105      	bne.n	8007d0a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007cfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d008      	beq.n	8007d1c <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d03a      	beq.n	8007d88 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	4798      	blx	r3
    }
    return;
 8007d1a:	e035      	b.n	8007d88 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007d1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d009      	beq.n	8007d3c <HAL_UART_IRQHandler+0x754>
 8007d28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d003      	beq.n	8007d3c <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f001 f909 	bl	8008f4c <UART_EndTransmit_IT>
    return;
 8007d3a:	e026      	b.n	8007d8a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007d3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d009      	beq.n	8007d5c <HAL_UART_IRQHandler+0x774>
 8007d48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d4c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d003      	beq.n	8007d5c <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f001 fe59 	bl	8009a0c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d5a:	e016      	b.n	8007d8a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007d5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d010      	beq.n	8007d8a <HAL_UART_IRQHandler+0x7a2>
 8007d68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	da0c      	bge.n	8007d8a <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f001 fe41 	bl	80099f8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d76:	e008      	b.n	8007d8a <HAL_UART_IRQHandler+0x7a2>
      return;
 8007d78:	bf00      	nop
 8007d7a:	e006      	b.n	8007d8a <HAL_UART_IRQHandler+0x7a2>
    return;
 8007d7c:	bf00      	nop
 8007d7e:	e004      	b.n	8007d8a <HAL_UART_IRQHandler+0x7a2>
      return;
 8007d80:	bf00      	nop
 8007d82:	e002      	b.n	8007d8a <HAL_UART_IRQHandler+0x7a2>
      return;
 8007d84:	bf00      	nop
 8007d86:	e000      	b.n	8007d8a <HAL_UART_IRQHandler+0x7a2>
    return;
 8007d88:	bf00      	nop
  }
}
 8007d8a:	37e8      	adds	r7, #232	@ 0xe8
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}
 8007d90:	effffffe 	.word	0xeffffffe

08007d94 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b083      	sub	sp, #12
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007d9c:	bf00      	nop
 8007d9e:	370c      	adds	r7, #12
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr

08007da8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007db0:	bf00      	nop
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
 8007dc4:	460b      	mov	r3, r1
 8007dc6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007dc8:	bf00      	nop
 8007dca:	370c      	adds	r7, #12
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007dd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007dd8:	b092      	sub	sp, #72	@ 0x48
 8007dda:	af00      	add	r7, sp, #0
 8007ddc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007dde:	2300      	movs	r3, #0
 8007de0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	689a      	ldr	r2, [r3, #8]
 8007de8:	697b      	ldr	r3, [r7, #20]
 8007dea:	691b      	ldr	r3, [r3, #16]
 8007dec:	431a      	orrs	r2, r3
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	695b      	ldr	r3, [r3, #20]
 8007df2:	431a      	orrs	r2, r3
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	69db      	ldr	r3, [r3, #28]
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	681a      	ldr	r2, [r3, #0]
 8007e02:	4bbe      	ldr	r3, [pc, #760]	@ (80080fc <UART_SetConfig+0x328>)
 8007e04:	4013      	ands	r3, r2
 8007e06:	697a      	ldr	r2, [r7, #20]
 8007e08:	6812      	ldr	r2, [r2, #0]
 8007e0a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007e0c:	430b      	orrs	r3, r1
 8007e0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	68da      	ldr	r2, [r3, #12]
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	430a      	orrs	r2, r1
 8007e24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	699b      	ldr	r3, [r3, #24]
 8007e2a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4ab3      	ldr	r2, [pc, #716]	@ (8008100 <UART_SetConfig+0x32c>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d004      	beq.n	8007e40 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	6a1b      	ldr	r3, [r3, #32]
 8007e3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	689a      	ldr	r2, [r3, #8]
 8007e46:	4baf      	ldr	r3, [pc, #700]	@ (8008104 <UART_SetConfig+0x330>)
 8007e48:	4013      	ands	r3, r2
 8007e4a:	697a      	ldr	r2, [r7, #20]
 8007e4c:	6812      	ldr	r2, [r2, #0]
 8007e4e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007e50:	430b      	orrs	r3, r1
 8007e52:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e5a:	f023 010f 	bic.w	r1, r3, #15
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	430a      	orrs	r2, r1
 8007e68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4aa6      	ldr	r2, [pc, #664]	@ (8008108 <UART_SetConfig+0x334>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d177      	bne.n	8007f64 <UART_SetConfig+0x190>
 8007e74:	4ba5      	ldr	r3, [pc, #660]	@ (800810c <UART_SetConfig+0x338>)
 8007e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e78:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e7c:	2b28      	cmp	r3, #40	@ 0x28
 8007e7e:	d86d      	bhi.n	8007f5c <UART_SetConfig+0x188>
 8007e80:	a201      	add	r2, pc, #4	@ (adr r2, 8007e88 <UART_SetConfig+0xb4>)
 8007e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e86:	bf00      	nop
 8007e88:	08007f2d 	.word	0x08007f2d
 8007e8c:	08007f5d 	.word	0x08007f5d
 8007e90:	08007f5d 	.word	0x08007f5d
 8007e94:	08007f5d 	.word	0x08007f5d
 8007e98:	08007f5d 	.word	0x08007f5d
 8007e9c:	08007f5d 	.word	0x08007f5d
 8007ea0:	08007f5d 	.word	0x08007f5d
 8007ea4:	08007f5d 	.word	0x08007f5d
 8007ea8:	08007f35 	.word	0x08007f35
 8007eac:	08007f5d 	.word	0x08007f5d
 8007eb0:	08007f5d 	.word	0x08007f5d
 8007eb4:	08007f5d 	.word	0x08007f5d
 8007eb8:	08007f5d 	.word	0x08007f5d
 8007ebc:	08007f5d 	.word	0x08007f5d
 8007ec0:	08007f5d 	.word	0x08007f5d
 8007ec4:	08007f5d 	.word	0x08007f5d
 8007ec8:	08007f3d 	.word	0x08007f3d
 8007ecc:	08007f5d 	.word	0x08007f5d
 8007ed0:	08007f5d 	.word	0x08007f5d
 8007ed4:	08007f5d 	.word	0x08007f5d
 8007ed8:	08007f5d 	.word	0x08007f5d
 8007edc:	08007f5d 	.word	0x08007f5d
 8007ee0:	08007f5d 	.word	0x08007f5d
 8007ee4:	08007f5d 	.word	0x08007f5d
 8007ee8:	08007f45 	.word	0x08007f45
 8007eec:	08007f5d 	.word	0x08007f5d
 8007ef0:	08007f5d 	.word	0x08007f5d
 8007ef4:	08007f5d 	.word	0x08007f5d
 8007ef8:	08007f5d 	.word	0x08007f5d
 8007efc:	08007f5d 	.word	0x08007f5d
 8007f00:	08007f5d 	.word	0x08007f5d
 8007f04:	08007f5d 	.word	0x08007f5d
 8007f08:	08007f4d 	.word	0x08007f4d
 8007f0c:	08007f5d 	.word	0x08007f5d
 8007f10:	08007f5d 	.word	0x08007f5d
 8007f14:	08007f5d 	.word	0x08007f5d
 8007f18:	08007f5d 	.word	0x08007f5d
 8007f1c:	08007f5d 	.word	0x08007f5d
 8007f20:	08007f5d 	.word	0x08007f5d
 8007f24:	08007f5d 	.word	0x08007f5d
 8007f28:	08007f55 	.word	0x08007f55
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f32:	e222      	b.n	800837a <UART_SetConfig+0x5a6>
 8007f34:	2304      	movs	r3, #4
 8007f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f3a:	e21e      	b.n	800837a <UART_SetConfig+0x5a6>
 8007f3c:	2308      	movs	r3, #8
 8007f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f42:	e21a      	b.n	800837a <UART_SetConfig+0x5a6>
 8007f44:	2310      	movs	r3, #16
 8007f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f4a:	e216      	b.n	800837a <UART_SetConfig+0x5a6>
 8007f4c:	2320      	movs	r3, #32
 8007f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f52:	e212      	b.n	800837a <UART_SetConfig+0x5a6>
 8007f54:	2340      	movs	r3, #64	@ 0x40
 8007f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f5a:	e20e      	b.n	800837a <UART_SetConfig+0x5a6>
 8007f5c:	2380      	movs	r3, #128	@ 0x80
 8007f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f62:	e20a      	b.n	800837a <UART_SetConfig+0x5a6>
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a69      	ldr	r2, [pc, #420]	@ (8008110 <UART_SetConfig+0x33c>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d130      	bne.n	8007fd0 <UART_SetConfig+0x1fc>
 8007f6e:	4b67      	ldr	r3, [pc, #412]	@ (800810c <UART_SetConfig+0x338>)
 8007f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f72:	f003 0307 	and.w	r3, r3, #7
 8007f76:	2b05      	cmp	r3, #5
 8007f78:	d826      	bhi.n	8007fc8 <UART_SetConfig+0x1f4>
 8007f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f80 <UART_SetConfig+0x1ac>)
 8007f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f80:	08007f99 	.word	0x08007f99
 8007f84:	08007fa1 	.word	0x08007fa1
 8007f88:	08007fa9 	.word	0x08007fa9
 8007f8c:	08007fb1 	.word	0x08007fb1
 8007f90:	08007fb9 	.word	0x08007fb9
 8007f94:	08007fc1 	.word	0x08007fc1
 8007f98:	2300      	movs	r3, #0
 8007f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f9e:	e1ec      	b.n	800837a <UART_SetConfig+0x5a6>
 8007fa0:	2304      	movs	r3, #4
 8007fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fa6:	e1e8      	b.n	800837a <UART_SetConfig+0x5a6>
 8007fa8:	2308      	movs	r3, #8
 8007faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fae:	e1e4      	b.n	800837a <UART_SetConfig+0x5a6>
 8007fb0:	2310      	movs	r3, #16
 8007fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fb6:	e1e0      	b.n	800837a <UART_SetConfig+0x5a6>
 8007fb8:	2320      	movs	r3, #32
 8007fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fbe:	e1dc      	b.n	800837a <UART_SetConfig+0x5a6>
 8007fc0:	2340      	movs	r3, #64	@ 0x40
 8007fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fc6:	e1d8      	b.n	800837a <UART_SetConfig+0x5a6>
 8007fc8:	2380      	movs	r3, #128	@ 0x80
 8007fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fce:	e1d4      	b.n	800837a <UART_SetConfig+0x5a6>
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a4f      	ldr	r2, [pc, #316]	@ (8008114 <UART_SetConfig+0x340>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d130      	bne.n	800803c <UART_SetConfig+0x268>
 8007fda:	4b4c      	ldr	r3, [pc, #304]	@ (800810c <UART_SetConfig+0x338>)
 8007fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fde:	f003 0307 	and.w	r3, r3, #7
 8007fe2:	2b05      	cmp	r3, #5
 8007fe4:	d826      	bhi.n	8008034 <UART_SetConfig+0x260>
 8007fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8007fec <UART_SetConfig+0x218>)
 8007fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fec:	08008005 	.word	0x08008005
 8007ff0:	0800800d 	.word	0x0800800d
 8007ff4:	08008015 	.word	0x08008015
 8007ff8:	0800801d 	.word	0x0800801d
 8007ffc:	08008025 	.word	0x08008025
 8008000:	0800802d 	.word	0x0800802d
 8008004:	2300      	movs	r3, #0
 8008006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800800a:	e1b6      	b.n	800837a <UART_SetConfig+0x5a6>
 800800c:	2304      	movs	r3, #4
 800800e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008012:	e1b2      	b.n	800837a <UART_SetConfig+0x5a6>
 8008014:	2308      	movs	r3, #8
 8008016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800801a:	e1ae      	b.n	800837a <UART_SetConfig+0x5a6>
 800801c:	2310      	movs	r3, #16
 800801e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008022:	e1aa      	b.n	800837a <UART_SetConfig+0x5a6>
 8008024:	2320      	movs	r3, #32
 8008026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800802a:	e1a6      	b.n	800837a <UART_SetConfig+0x5a6>
 800802c:	2340      	movs	r3, #64	@ 0x40
 800802e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008032:	e1a2      	b.n	800837a <UART_SetConfig+0x5a6>
 8008034:	2380      	movs	r3, #128	@ 0x80
 8008036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800803a:	e19e      	b.n	800837a <UART_SetConfig+0x5a6>
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a35      	ldr	r2, [pc, #212]	@ (8008118 <UART_SetConfig+0x344>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d130      	bne.n	80080a8 <UART_SetConfig+0x2d4>
 8008046:	4b31      	ldr	r3, [pc, #196]	@ (800810c <UART_SetConfig+0x338>)
 8008048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800804a:	f003 0307 	and.w	r3, r3, #7
 800804e:	2b05      	cmp	r3, #5
 8008050:	d826      	bhi.n	80080a0 <UART_SetConfig+0x2cc>
 8008052:	a201      	add	r2, pc, #4	@ (adr r2, 8008058 <UART_SetConfig+0x284>)
 8008054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008058:	08008071 	.word	0x08008071
 800805c:	08008079 	.word	0x08008079
 8008060:	08008081 	.word	0x08008081
 8008064:	08008089 	.word	0x08008089
 8008068:	08008091 	.word	0x08008091
 800806c:	08008099 	.word	0x08008099
 8008070:	2300      	movs	r3, #0
 8008072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008076:	e180      	b.n	800837a <UART_SetConfig+0x5a6>
 8008078:	2304      	movs	r3, #4
 800807a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800807e:	e17c      	b.n	800837a <UART_SetConfig+0x5a6>
 8008080:	2308      	movs	r3, #8
 8008082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008086:	e178      	b.n	800837a <UART_SetConfig+0x5a6>
 8008088:	2310      	movs	r3, #16
 800808a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800808e:	e174      	b.n	800837a <UART_SetConfig+0x5a6>
 8008090:	2320      	movs	r3, #32
 8008092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008096:	e170      	b.n	800837a <UART_SetConfig+0x5a6>
 8008098:	2340      	movs	r3, #64	@ 0x40
 800809a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800809e:	e16c      	b.n	800837a <UART_SetConfig+0x5a6>
 80080a0:	2380      	movs	r3, #128	@ 0x80
 80080a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080a6:	e168      	b.n	800837a <UART_SetConfig+0x5a6>
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a1b      	ldr	r2, [pc, #108]	@ (800811c <UART_SetConfig+0x348>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d142      	bne.n	8008138 <UART_SetConfig+0x364>
 80080b2:	4b16      	ldr	r3, [pc, #88]	@ (800810c <UART_SetConfig+0x338>)
 80080b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080b6:	f003 0307 	and.w	r3, r3, #7
 80080ba:	2b05      	cmp	r3, #5
 80080bc:	d838      	bhi.n	8008130 <UART_SetConfig+0x35c>
 80080be:	a201      	add	r2, pc, #4	@ (adr r2, 80080c4 <UART_SetConfig+0x2f0>)
 80080c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080c4:	080080dd 	.word	0x080080dd
 80080c8:	080080e5 	.word	0x080080e5
 80080cc:	080080ed 	.word	0x080080ed
 80080d0:	080080f5 	.word	0x080080f5
 80080d4:	08008121 	.word	0x08008121
 80080d8:	08008129 	.word	0x08008129
 80080dc:	2300      	movs	r3, #0
 80080de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080e2:	e14a      	b.n	800837a <UART_SetConfig+0x5a6>
 80080e4:	2304      	movs	r3, #4
 80080e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ea:	e146      	b.n	800837a <UART_SetConfig+0x5a6>
 80080ec:	2308      	movs	r3, #8
 80080ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080f2:	e142      	b.n	800837a <UART_SetConfig+0x5a6>
 80080f4:	2310      	movs	r3, #16
 80080f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080fa:	e13e      	b.n	800837a <UART_SetConfig+0x5a6>
 80080fc:	cfff69f3 	.word	0xcfff69f3
 8008100:	58000c00 	.word	0x58000c00
 8008104:	11fff4ff 	.word	0x11fff4ff
 8008108:	40011000 	.word	0x40011000
 800810c:	58024400 	.word	0x58024400
 8008110:	40004400 	.word	0x40004400
 8008114:	40004800 	.word	0x40004800
 8008118:	40004c00 	.word	0x40004c00
 800811c:	40005000 	.word	0x40005000
 8008120:	2320      	movs	r3, #32
 8008122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008126:	e128      	b.n	800837a <UART_SetConfig+0x5a6>
 8008128:	2340      	movs	r3, #64	@ 0x40
 800812a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800812e:	e124      	b.n	800837a <UART_SetConfig+0x5a6>
 8008130:	2380      	movs	r3, #128	@ 0x80
 8008132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008136:	e120      	b.n	800837a <UART_SetConfig+0x5a6>
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4acb      	ldr	r2, [pc, #812]	@ (800846c <UART_SetConfig+0x698>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d176      	bne.n	8008230 <UART_SetConfig+0x45c>
 8008142:	4bcb      	ldr	r3, [pc, #812]	@ (8008470 <UART_SetConfig+0x69c>)
 8008144:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008146:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800814a:	2b28      	cmp	r3, #40	@ 0x28
 800814c:	d86c      	bhi.n	8008228 <UART_SetConfig+0x454>
 800814e:	a201      	add	r2, pc, #4	@ (adr r2, 8008154 <UART_SetConfig+0x380>)
 8008150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008154:	080081f9 	.word	0x080081f9
 8008158:	08008229 	.word	0x08008229
 800815c:	08008229 	.word	0x08008229
 8008160:	08008229 	.word	0x08008229
 8008164:	08008229 	.word	0x08008229
 8008168:	08008229 	.word	0x08008229
 800816c:	08008229 	.word	0x08008229
 8008170:	08008229 	.word	0x08008229
 8008174:	08008201 	.word	0x08008201
 8008178:	08008229 	.word	0x08008229
 800817c:	08008229 	.word	0x08008229
 8008180:	08008229 	.word	0x08008229
 8008184:	08008229 	.word	0x08008229
 8008188:	08008229 	.word	0x08008229
 800818c:	08008229 	.word	0x08008229
 8008190:	08008229 	.word	0x08008229
 8008194:	08008209 	.word	0x08008209
 8008198:	08008229 	.word	0x08008229
 800819c:	08008229 	.word	0x08008229
 80081a0:	08008229 	.word	0x08008229
 80081a4:	08008229 	.word	0x08008229
 80081a8:	08008229 	.word	0x08008229
 80081ac:	08008229 	.word	0x08008229
 80081b0:	08008229 	.word	0x08008229
 80081b4:	08008211 	.word	0x08008211
 80081b8:	08008229 	.word	0x08008229
 80081bc:	08008229 	.word	0x08008229
 80081c0:	08008229 	.word	0x08008229
 80081c4:	08008229 	.word	0x08008229
 80081c8:	08008229 	.word	0x08008229
 80081cc:	08008229 	.word	0x08008229
 80081d0:	08008229 	.word	0x08008229
 80081d4:	08008219 	.word	0x08008219
 80081d8:	08008229 	.word	0x08008229
 80081dc:	08008229 	.word	0x08008229
 80081e0:	08008229 	.word	0x08008229
 80081e4:	08008229 	.word	0x08008229
 80081e8:	08008229 	.word	0x08008229
 80081ec:	08008229 	.word	0x08008229
 80081f0:	08008229 	.word	0x08008229
 80081f4:	08008221 	.word	0x08008221
 80081f8:	2301      	movs	r3, #1
 80081fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081fe:	e0bc      	b.n	800837a <UART_SetConfig+0x5a6>
 8008200:	2304      	movs	r3, #4
 8008202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008206:	e0b8      	b.n	800837a <UART_SetConfig+0x5a6>
 8008208:	2308      	movs	r3, #8
 800820a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800820e:	e0b4      	b.n	800837a <UART_SetConfig+0x5a6>
 8008210:	2310      	movs	r3, #16
 8008212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008216:	e0b0      	b.n	800837a <UART_SetConfig+0x5a6>
 8008218:	2320      	movs	r3, #32
 800821a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800821e:	e0ac      	b.n	800837a <UART_SetConfig+0x5a6>
 8008220:	2340      	movs	r3, #64	@ 0x40
 8008222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008226:	e0a8      	b.n	800837a <UART_SetConfig+0x5a6>
 8008228:	2380      	movs	r3, #128	@ 0x80
 800822a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800822e:	e0a4      	b.n	800837a <UART_SetConfig+0x5a6>
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a8f      	ldr	r2, [pc, #572]	@ (8008474 <UART_SetConfig+0x6a0>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d130      	bne.n	800829c <UART_SetConfig+0x4c8>
 800823a:	4b8d      	ldr	r3, [pc, #564]	@ (8008470 <UART_SetConfig+0x69c>)
 800823c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800823e:	f003 0307 	and.w	r3, r3, #7
 8008242:	2b05      	cmp	r3, #5
 8008244:	d826      	bhi.n	8008294 <UART_SetConfig+0x4c0>
 8008246:	a201      	add	r2, pc, #4	@ (adr r2, 800824c <UART_SetConfig+0x478>)
 8008248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800824c:	08008265 	.word	0x08008265
 8008250:	0800826d 	.word	0x0800826d
 8008254:	08008275 	.word	0x08008275
 8008258:	0800827d 	.word	0x0800827d
 800825c:	08008285 	.word	0x08008285
 8008260:	0800828d 	.word	0x0800828d
 8008264:	2300      	movs	r3, #0
 8008266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800826a:	e086      	b.n	800837a <UART_SetConfig+0x5a6>
 800826c:	2304      	movs	r3, #4
 800826e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008272:	e082      	b.n	800837a <UART_SetConfig+0x5a6>
 8008274:	2308      	movs	r3, #8
 8008276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800827a:	e07e      	b.n	800837a <UART_SetConfig+0x5a6>
 800827c:	2310      	movs	r3, #16
 800827e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008282:	e07a      	b.n	800837a <UART_SetConfig+0x5a6>
 8008284:	2320      	movs	r3, #32
 8008286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800828a:	e076      	b.n	800837a <UART_SetConfig+0x5a6>
 800828c:	2340      	movs	r3, #64	@ 0x40
 800828e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008292:	e072      	b.n	800837a <UART_SetConfig+0x5a6>
 8008294:	2380      	movs	r3, #128	@ 0x80
 8008296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800829a:	e06e      	b.n	800837a <UART_SetConfig+0x5a6>
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a75      	ldr	r2, [pc, #468]	@ (8008478 <UART_SetConfig+0x6a4>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d130      	bne.n	8008308 <UART_SetConfig+0x534>
 80082a6:	4b72      	ldr	r3, [pc, #456]	@ (8008470 <UART_SetConfig+0x69c>)
 80082a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082aa:	f003 0307 	and.w	r3, r3, #7
 80082ae:	2b05      	cmp	r3, #5
 80082b0:	d826      	bhi.n	8008300 <UART_SetConfig+0x52c>
 80082b2:	a201      	add	r2, pc, #4	@ (adr r2, 80082b8 <UART_SetConfig+0x4e4>)
 80082b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082b8:	080082d1 	.word	0x080082d1
 80082bc:	080082d9 	.word	0x080082d9
 80082c0:	080082e1 	.word	0x080082e1
 80082c4:	080082e9 	.word	0x080082e9
 80082c8:	080082f1 	.word	0x080082f1
 80082cc:	080082f9 	.word	0x080082f9
 80082d0:	2300      	movs	r3, #0
 80082d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082d6:	e050      	b.n	800837a <UART_SetConfig+0x5a6>
 80082d8:	2304      	movs	r3, #4
 80082da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082de:	e04c      	b.n	800837a <UART_SetConfig+0x5a6>
 80082e0:	2308      	movs	r3, #8
 80082e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082e6:	e048      	b.n	800837a <UART_SetConfig+0x5a6>
 80082e8:	2310      	movs	r3, #16
 80082ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082ee:	e044      	b.n	800837a <UART_SetConfig+0x5a6>
 80082f0:	2320      	movs	r3, #32
 80082f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082f6:	e040      	b.n	800837a <UART_SetConfig+0x5a6>
 80082f8:	2340      	movs	r3, #64	@ 0x40
 80082fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082fe:	e03c      	b.n	800837a <UART_SetConfig+0x5a6>
 8008300:	2380      	movs	r3, #128	@ 0x80
 8008302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008306:	e038      	b.n	800837a <UART_SetConfig+0x5a6>
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a5b      	ldr	r2, [pc, #364]	@ (800847c <UART_SetConfig+0x6a8>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d130      	bne.n	8008374 <UART_SetConfig+0x5a0>
 8008312:	4b57      	ldr	r3, [pc, #348]	@ (8008470 <UART_SetConfig+0x69c>)
 8008314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008316:	f003 0307 	and.w	r3, r3, #7
 800831a:	2b05      	cmp	r3, #5
 800831c:	d826      	bhi.n	800836c <UART_SetConfig+0x598>
 800831e:	a201      	add	r2, pc, #4	@ (adr r2, 8008324 <UART_SetConfig+0x550>)
 8008320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008324:	0800833d 	.word	0x0800833d
 8008328:	08008345 	.word	0x08008345
 800832c:	0800834d 	.word	0x0800834d
 8008330:	08008355 	.word	0x08008355
 8008334:	0800835d 	.word	0x0800835d
 8008338:	08008365 	.word	0x08008365
 800833c:	2302      	movs	r3, #2
 800833e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008342:	e01a      	b.n	800837a <UART_SetConfig+0x5a6>
 8008344:	2304      	movs	r3, #4
 8008346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800834a:	e016      	b.n	800837a <UART_SetConfig+0x5a6>
 800834c:	2308      	movs	r3, #8
 800834e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008352:	e012      	b.n	800837a <UART_SetConfig+0x5a6>
 8008354:	2310      	movs	r3, #16
 8008356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800835a:	e00e      	b.n	800837a <UART_SetConfig+0x5a6>
 800835c:	2320      	movs	r3, #32
 800835e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008362:	e00a      	b.n	800837a <UART_SetConfig+0x5a6>
 8008364:	2340      	movs	r3, #64	@ 0x40
 8008366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800836a:	e006      	b.n	800837a <UART_SetConfig+0x5a6>
 800836c:	2380      	movs	r3, #128	@ 0x80
 800836e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008372:	e002      	b.n	800837a <UART_SetConfig+0x5a6>
 8008374:	2380      	movs	r3, #128	@ 0x80
 8008376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4a3f      	ldr	r2, [pc, #252]	@ (800847c <UART_SetConfig+0x6a8>)
 8008380:	4293      	cmp	r3, r2
 8008382:	f040 80f8 	bne.w	8008576 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008386:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800838a:	2b20      	cmp	r3, #32
 800838c:	dc46      	bgt.n	800841c <UART_SetConfig+0x648>
 800838e:	2b02      	cmp	r3, #2
 8008390:	f2c0 8082 	blt.w	8008498 <UART_SetConfig+0x6c4>
 8008394:	3b02      	subs	r3, #2
 8008396:	2b1e      	cmp	r3, #30
 8008398:	d87e      	bhi.n	8008498 <UART_SetConfig+0x6c4>
 800839a:	a201      	add	r2, pc, #4	@ (adr r2, 80083a0 <UART_SetConfig+0x5cc>)
 800839c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083a0:	08008423 	.word	0x08008423
 80083a4:	08008499 	.word	0x08008499
 80083a8:	0800842b 	.word	0x0800842b
 80083ac:	08008499 	.word	0x08008499
 80083b0:	08008499 	.word	0x08008499
 80083b4:	08008499 	.word	0x08008499
 80083b8:	0800843b 	.word	0x0800843b
 80083bc:	08008499 	.word	0x08008499
 80083c0:	08008499 	.word	0x08008499
 80083c4:	08008499 	.word	0x08008499
 80083c8:	08008499 	.word	0x08008499
 80083cc:	08008499 	.word	0x08008499
 80083d0:	08008499 	.word	0x08008499
 80083d4:	08008499 	.word	0x08008499
 80083d8:	0800844b 	.word	0x0800844b
 80083dc:	08008499 	.word	0x08008499
 80083e0:	08008499 	.word	0x08008499
 80083e4:	08008499 	.word	0x08008499
 80083e8:	08008499 	.word	0x08008499
 80083ec:	08008499 	.word	0x08008499
 80083f0:	08008499 	.word	0x08008499
 80083f4:	08008499 	.word	0x08008499
 80083f8:	08008499 	.word	0x08008499
 80083fc:	08008499 	.word	0x08008499
 8008400:	08008499 	.word	0x08008499
 8008404:	08008499 	.word	0x08008499
 8008408:	08008499 	.word	0x08008499
 800840c:	08008499 	.word	0x08008499
 8008410:	08008499 	.word	0x08008499
 8008414:	08008499 	.word	0x08008499
 8008418:	0800848b 	.word	0x0800848b
 800841c:	2b40      	cmp	r3, #64	@ 0x40
 800841e:	d037      	beq.n	8008490 <UART_SetConfig+0x6bc>
 8008420:	e03a      	b.n	8008498 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008422:	f7fe fa55 	bl	80068d0 <HAL_RCCEx_GetD3PCLK1Freq>
 8008426:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008428:	e03c      	b.n	80084a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800842a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800842e:	4618      	mov	r0, r3
 8008430:	f7fe fa64 	bl	80068fc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008438:	e034      	b.n	80084a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800843a:	f107 0318 	add.w	r3, r7, #24
 800843e:	4618      	mov	r0, r3
 8008440:	f7fe fbb0 	bl	8006ba4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008444:	69fb      	ldr	r3, [r7, #28]
 8008446:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008448:	e02c      	b.n	80084a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800844a:	4b09      	ldr	r3, [pc, #36]	@ (8008470 <UART_SetConfig+0x69c>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f003 0320 	and.w	r3, r3, #32
 8008452:	2b00      	cmp	r3, #0
 8008454:	d016      	beq.n	8008484 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008456:	4b06      	ldr	r3, [pc, #24]	@ (8008470 <UART_SetConfig+0x69c>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	08db      	lsrs	r3, r3, #3
 800845c:	f003 0303 	and.w	r3, r3, #3
 8008460:	4a07      	ldr	r2, [pc, #28]	@ (8008480 <UART_SetConfig+0x6ac>)
 8008462:	fa22 f303 	lsr.w	r3, r2, r3
 8008466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008468:	e01c      	b.n	80084a4 <UART_SetConfig+0x6d0>
 800846a:	bf00      	nop
 800846c:	40011400 	.word	0x40011400
 8008470:	58024400 	.word	0x58024400
 8008474:	40007800 	.word	0x40007800
 8008478:	40007c00 	.word	0x40007c00
 800847c:	58000c00 	.word	0x58000c00
 8008480:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008484:	4b9d      	ldr	r3, [pc, #628]	@ (80086fc <UART_SetConfig+0x928>)
 8008486:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008488:	e00c      	b.n	80084a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800848a:	4b9d      	ldr	r3, [pc, #628]	@ (8008700 <UART_SetConfig+0x92c>)
 800848c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800848e:	e009      	b.n	80084a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008490:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008494:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008496:	e005      	b.n	80084a4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008498:	2300      	movs	r3, #0
 800849a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800849c:	2301      	movs	r3, #1
 800849e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80084a2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80084a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	f000 81de 	beq.w	8008868 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b0:	4a94      	ldr	r2, [pc, #592]	@ (8008704 <UART_SetConfig+0x930>)
 80084b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084b6:	461a      	mov	r2, r3
 80084b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80084be:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	685a      	ldr	r2, [r3, #4]
 80084c4:	4613      	mov	r3, r2
 80084c6:	005b      	lsls	r3, r3, #1
 80084c8:	4413      	add	r3, r2
 80084ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d305      	bcc.n	80084dc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80084d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084d8:	429a      	cmp	r2, r3
 80084da:	d903      	bls.n	80084e4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80084dc:	2301      	movs	r3, #1
 80084de:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80084e2:	e1c1      	b.n	8008868 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80084e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084e6:	2200      	movs	r2, #0
 80084e8:	60bb      	str	r3, [r7, #8]
 80084ea:	60fa      	str	r2, [r7, #12]
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084f0:	4a84      	ldr	r2, [pc, #528]	@ (8008704 <UART_SetConfig+0x930>)
 80084f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084f6:	b29b      	uxth	r3, r3
 80084f8:	2200      	movs	r2, #0
 80084fa:	603b      	str	r3, [r7, #0]
 80084fc:	607a      	str	r2, [r7, #4]
 80084fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008502:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008506:	f7f7 ff3b 	bl	8000380 <__aeabi_uldivmod>
 800850a:	4602      	mov	r2, r0
 800850c:	460b      	mov	r3, r1
 800850e:	4610      	mov	r0, r2
 8008510:	4619      	mov	r1, r3
 8008512:	f04f 0200 	mov.w	r2, #0
 8008516:	f04f 0300 	mov.w	r3, #0
 800851a:	020b      	lsls	r3, r1, #8
 800851c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008520:	0202      	lsls	r2, r0, #8
 8008522:	6979      	ldr	r1, [r7, #20]
 8008524:	6849      	ldr	r1, [r1, #4]
 8008526:	0849      	lsrs	r1, r1, #1
 8008528:	2000      	movs	r0, #0
 800852a:	460c      	mov	r4, r1
 800852c:	4605      	mov	r5, r0
 800852e:	eb12 0804 	adds.w	r8, r2, r4
 8008532:	eb43 0905 	adc.w	r9, r3, r5
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	469a      	mov	sl, r3
 800853e:	4693      	mov	fp, r2
 8008540:	4652      	mov	r2, sl
 8008542:	465b      	mov	r3, fp
 8008544:	4640      	mov	r0, r8
 8008546:	4649      	mov	r1, r9
 8008548:	f7f7 ff1a 	bl	8000380 <__aeabi_uldivmod>
 800854c:	4602      	mov	r2, r0
 800854e:	460b      	mov	r3, r1
 8008550:	4613      	mov	r3, r2
 8008552:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008556:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800855a:	d308      	bcc.n	800856e <UART_SetConfig+0x79a>
 800855c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800855e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008562:	d204      	bcs.n	800856e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800856a:	60da      	str	r2, [r3, #12]
 800856c:	e17c      	b.n	8008868 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008574:	e178      	b.n	8008868 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	69db      	ldr	r3, [r3, #28]
 800857a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800857e:	f040 80c5 	bne.w	800870c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008582:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008586:	2b20      	cmp	r3, #32
 8008588:	dc48      	bgt.n	800861c <UART_SetConfig+0x848>
 800858a:	2b00      	cmp	r3, #0
 800858c:	db7b      	blt.n	8008686 <UART_SetConfig+0x8b2>
 800858e:	2b20      	cmp	r3, #32
 8008590:	d879      	bhi.n	8008686 <UART_SetConfig+0x8b2>
 8008592:	a201      	add	r2, pc, #4	@ (adr r2, 8008598 <UART_SetConfig+0x7c4>)
 8008594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008598:	08008623 	.word	0x08008623
 800859c:	0800862b 	.word	0x0800862b
 80085a0:	08008687 	.word	0x08008687
 80085a4:	08008687 	.word	0x08008687
 80085a8:	08008633 	.word	0x08008633
 80085ac:	08008687 	.word	0x08008687
 80085b0:	08008687 	.word	0x08008687
 80085b4:	08008687 	.word	0x08008687
 80085b8:	08008643 	.word	0x08008643
 80085bc:	08008687 	.word	0x08008687
 80085c0:	08008687 	.word	0x08008687
 80085c4:	08008687 	.word	0x08008687
 80085c8:	08008687 	.word	0x08008687
 80085cc:	08008687 	.word	0x08008687
 80085d0:	08008687 	.word	0x08008687
 80085d4:	08008687 	.word	0x08008687
 80085d8:	08008653 	.word	0x08008653
 80085dc:	08008687 	.word	0x08008687
 80085e0:	08008687 	.word	0x08008687
 80085e4:	08008687 	.word	0x08008687
 80085e8:	08008687 	.word	0x08008687
 80085ec:	08008687 	.word	0x08008687
 80085f0:	08008687 	.word	0x08008687
 80085f4:	08008687 	.word	0x08008687
 80085f8:	08008687 	.word	0x08008687
 80085fc:	08008687 	.word	0x08008687
 8008600:	08008687 	.word	0x08008687
 8008604:	08008687 	.word	0x08008687
 8008608:	08008687 	.word	0x08008687
 800860c:	08008687 	.word	0x08008687
 8008610:	08008687 	.word	0x08008687
 8008614:	08008687 	.word	0x08008687
 8008618:	08008679 	.word	0x08008679
 800861c:	2b40      	cmp	r3, #64	@ 0x40
 800861e:	d02e      	beq.n	800867e <UART_SetConfig+0x8aa>
 8008620:	e031      	b.n	8008686 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008622:	f7fc ff1f 	bl	8005464 <HAL_RCC_GetPCLK1Freq>
 8008626:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008628:	e033      	b.n	8008692 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800862a:	f7fc ff31 	bl	8005490 <HAL_RCC_GetPCLK2Freq>
 800862e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008630:	e02f      	b.n	8008692 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008632:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008636:	4618      	mov	r0, r3
 8008638:	f7fe f960 	bl	80068fc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800863c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800863e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008640:	e027      	b.n	8008692 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008642:	f107 0318 	add.w	r3, r7, #24
 8008646:	4618      	mov	r0, r3
 8008648:	f7fe faac 	bl	8006ba4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800864c:	69fb      	ldr	r3, [r7, #28]
 800864e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008650:	e01f      	b.n	8008692 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008652:	4b2d      	ldr	r3, [pc, #180]	@ (8008708 <UART_SetConfig+0x934>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f003 0320 	and.w	r3, r3, #32
 800865a:	2b00      	cmp	r3, #0
 800865c:	d009      	beq.n	8008672 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800865e:	4b2a      	ldr	r3, [pc, #168]	@ (8008708 <UART_SetConfig+0x934>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	08db      	lsrs	r3, r3, #3
 8008664:	f003 0303 	and.w	r3, r3, #3
 8008668:	4a24      	ldr	r2, [pc, #144]	@ (80086fc <UART_SetConfig+0x928>)
 800866a:	fa22 f303 	lsr.w	r3, r2, r3
 800866e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008670:	e00f      	b.n	8008692 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008672:	4b22      	ldr	r3, [pc, #136]	@ (80086fc <UART_SetConfig+0x928>)
 8008674:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008676:	e00c      	b.n	8008692 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008678:	4b21      	ldr	r3, [pc, #132]	@ (8008700 <UART_SetConfig+0x92c>)
 800867a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800867c:	e009      	b.n	8008692 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800867e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008682:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008684:	e005      	b.n	8008692 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008686:	2300      	movs	r3, #0
 8008688:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800868a:	2301      	movs	r3, #1
 800868c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008690:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008694:	2b00      	cmp	r3, #0
 8008696:	f000 80e7 	beq.w	8008868 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800869e:	4a19      	ldr	r2, [pc, #100]	@ (8008704 <UART_SetConfig+0x930>)
 80086a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086a4:	461a      	mov	r2, r3
 80086a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80086ac:	005a      	lsls	r2, r3, #1
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	085b      	lsrs	r3, r3, #1
 80086b4:	441a      	add	r2, r3
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	685b      	ldr	r3, [r3, #4]
 80086ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80086be:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80086c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086c2:	2b0f      	cmp	r3, #15
 80086c4:	d916      	bls.n	80086f4 <UART_SetConfig+0x920>
 80086c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086cc:	d212      	bcs.n	80086f4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80086ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086d0:	b29b      	uxth	r3, r3
 80086d2:	f023 030f 	bic.w	r3, r3, #15
 80086d6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80086d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086da:	085b      	lsrs	r3, r3, #1
 80086dc:	b29b      	uxth	r3, r3
 80086de:	f003 0307 	and.w	r3, r3, #7
 80086e2:	b29a      	uxth	r2, r3
 80086e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80086e6:	4313      	orrs	r3, r2
 80086e8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80086f0:	60da      	str	r2, [r3, #12]
 80086f2:	e0b9      	b.n	8008868 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80086f4:	2301      	movs	r3, #1
 80086f6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80086fa:	e0b5      	b.n	8008868 <UART_SetConfig+0xa94>
 80086fc:	03d09000 	.word	0x03d09000
 8008700:	003d0900 	.word	0x003d0900
 8008704:	0800aca0 	.word	0x0800aca0
 8008708:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800870c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008710:	2b20      	cmp	r3, #32
 8008712:	dc49      	bgt.n	80087a8 <UART_SetConfig+0x9d4>
 8008714:	2b00      	cmp	r3, #0
 8008716:	db7c      	blt.n	8008812 <UART_SetConfig+0xa3e>
 8008718:	2b20      	cmp	r3, #32
 800871a:	d87a      	bhi.n	8008812 <UART_SetConfig+0xa3e>
 800871c:	a201      	add	r2, pc, #4	@ (adr r2, 8008724 <UART_SetConfig+0x950>)
 800871e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008722:	bf00      	nop
 8008724:	080087af 	.word	0x080087af
 8008728:	080087b7 	.word	0x080087b7
 800872c:	08008813 	.word	0x08008813
 8008730:	08008813 	.word	0x08008813
 8008734:	080087bf 	.word	0x080087bf
 8008738:	08008813 	.word	0x08008813
 800873c:	08008813 	.word	0x08008813
 8008740:	08008813 	.word	0x08008813
 8008744:	080087cf 	.word	0x080087cf
 8008748:	08008813 	.word	0x08008813
 800874c:	08008813 	.word	0x08008813
 8008750:	08008813 	.word	0x08008813
 8008754:	08008813 	.word	0x08008813
 8008758:	08008813 	.word	0x08008813
 800875c:	08008813 	.word	0x08008813
 8008760:	08008813 	.word	0x08008813
 8008764:	080087df 	.word	0x080087df
 8008768:	08008813 	.word	0x08008813
 800876c:	08008813 	.word	0x08008813
 8008770:	08008813 	.word	0x08008813
 8008774:	08008813 	.word	0x08008813
 8008778:	08008813 	.word	0x08008813
 800877c:	08008813 	.word	0x08008813
 8008780:	08008813 	.word	0x08008813
 8008784:	08008813 	.word	0x08008813
 8008788:	08008813 	.word	0x08008813
 800878c:	08008813 	.word	0x08008813
 8008790:	08008813 	.word	0x08008813
 8008794:	08008813 	.word	0x08008813
 8008798:	08008813 	.word	0x08008813
 800879c:	08008813 	.word	0x08008813
 80087a0:	08008813 	.word	0x08008813
 80087a4:	08008805 	.word	0x08008805
 80087a8:	2b40      	cmp	r3, #64	@ 0x40
 80087aa:	d02e      	beq.n	800880a <UART_SetConfig+0xa36>
 80087ac:	e031      	b.n	8008812 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087ae:	f7fc fe59 	bl	8005464 <HAL_RCC_GetPCLK1Freq>
 80087b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80087b4:	e033      	b.n	800881e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087b6:	f7fc fe6b 	bl	8005490 <HAL_RCC_GetPCLK2Freq>
 80087ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80087bc:	e02f      	b.n	800881e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80087c2:	4618      	mov	r0, r3
 80087c4:	f7fe f89a 	bl	80068fc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80087c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087cc:	e027      	b.n	800881e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80087ce:	f107 0318 	add.w	r3, r7, #24
 80087d2:	4618      	mov	r0, r3
 80087d4:	f7fe f9e6 	bl	8006ba4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80087d8:	69fb      	ldr	r3, [r7, #28]
 80087da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087dc:	e01f      	b.n	800881e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80087de:	4b2d      	ldr	r3, [pc, #180]	@ (8008894 <UART_SetConfig+0xac0>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f003 0320 	and.w	r3, r3, #32
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d009      	beq.n	80087fe <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80087ea:	4b2a      	ldr	r3, [pc, #168]	@ (8008894 <UART_SetConfig+0xac0>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	08db      	lsrs	r3, r3, #3
 80087f0:	f003 0303 	and.w	r3, r3, #3
 80087f4:	4a28      	ldr	r2, [pc, #160]	@ (8008898 <UART_SetConfig+0xac4>)
 80087f6:	fa22 f303 	lsr.w	r3, r2, r3
 80087fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80087fc:	e00f      	b.n	800881e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80087fe:	4b26      	ldr	r3, [pc, #152]	@ (8008898 <UART_SetConfig+0xac4>)
 8008800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008802:	e00c      	b.n	800881e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008804:	4b25      	ldr	r3, [pc, #148]	@ (800889c <UART_SetConfig+0xac8>)
 8008806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008808:	e009      	b.n	800881e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800880a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800880e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008810:	e005      	b.n	800881e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8008812:	2300      	movs	r3, #0
 8008814:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008816:	2301      	movs	r3, #1
 8008818:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800881c:	bf00      	nop
    }

    if (pclk != 0U)
 800881e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008820:	2b00      	cmp	r3, #0
 8008822:	d021      	beq.n	8008868 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008828:	4a1d      	ldr	r2, [pc, #116]	@ (80088a0 <UART_SetConfig+0xacc>)
 800882a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800882e:	461a      	mov	r2, r3
 8008830:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008832:	fbb3 f2f2 	udiv	r2, r3, r2
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	085b      	lsrs	r3, r3, #1
 800883c:	441a      	add	r2, r3
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	fbb2 f3f3 	udiv	r3, r2, r3
 8008846:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800884a:	2b0f      	cmp	r3, #15
 800884c:	d909      	bls.n	8008862 <UART_SetConfig+0xa8e>
 800884e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008850:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008854:	d205      	bcs.n	8008862 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008858:	b29a      	uxth	r2, r3
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	60da      	str	r2, [r3, #12]
 8008860:	e002      	b.n	8008868 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008862:	2301      	movs	r3, #1
 8008864:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	2201      	movs	r2, #1
 800886c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	2201      	movs	r2, #1
 8008874:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008878:	697b      	ldr	r3, [r7, #20]
 800887a:	2200      	movs	r2, #0
 800887c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	2200      	movs	r2, #0
 8008882:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008884:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008888:	4618      	mov	r0, r3
 800888a:	3748      	adds	r7, #72	@ 0x48
 800888c:	46bd      	mov	sp, r7
 800888e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008892:	bf00      	nop
 8008894:	58024400 	.word	0x58024400
 8008898:	03d09000 	.word	0x03d09000
 800889c:	003d0900 	.word	0x003d0900
 80088a0:	0800aca0 	.word	0x0800aca0

080088a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b083      	sub	sp, #12
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088b0:	f003 0308 	and.w	r3, r3, #8
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00a      	beq.n	80088ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	430a      	orrs	r2, r1
 80088cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088d2:	f003 0301 	and.w	r3, r3, #1
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d00a      	beq.n	80088f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	430a      	orrs	r2, r1
 80088ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088f4:	f003 0302 	and.w	r3, r3, #2
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d00a      	beq.n	8008912 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	685b      	ldr	r3, [r3, #4]
 8008902:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	430a      	orrs	r2, r1
 8008910:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008916:	f003 0304 	and.w	r3, r3, #4
 800891a:	2b00      	cmp	r3, #0
 800891c:	d00a      	beq.n	8008934 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	430a      	orrs	r2, r1
 8008932:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008938:	f003 0310 	and.w	r3, r3, #16
 800893c:	2b00      	cmp	r3, #0
 800893e:	d00a      	beq.n	8008956 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	689b      	ldr	r3, [r3, #8]
 8008946:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	430a      	orrs	r2, r1
 8008954:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800895a:	f003 0320 	and.w	r3, r3, #32
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00a      	beq.n	8008978 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	689b      	ldr	r3, [r3, #8]
 8008968:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	430a      	orrs	r2, r1
 8008976:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800897c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008980:	2b00      	cmp	r3, #0
 8008982:	d01a      	beq.n	80089ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	430a      	orrs	r2, r1
 8008998:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800899e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80089a2:	d10a      	bne.n	80089ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	430a      	orrs	r2, r1
 80089b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d00a      	beq.n	80089dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	430a      	orrs	r2, r1
 80089da:	605a      	str	r2, [r3, #4]
  }
}
 80089dc:	bf00      	nop
 80089de:	370c      	adds	r7, #12
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr

080089e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b098      	sub	sp, #96	@ 0x60
 80089ec:	af02      	add	r7, sp, #8
 80089ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2200      	movs	r2, #0
 80089f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80089f8:	f7fa f8d0 	bl	8002b9c <HAL_GetTick>
 80089fc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f003 0308 	and.w	r3, r3, #8
 8008a08:	2b08      	cmp	r3, #8
 8008a0a:	d12f      	bne.n	8008a6c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a0c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008a10:	9300      	str	r3, [sp, #0]
 8008a12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a14:	2200      	movs	r2, #0
 8008a16:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	f000 f88e 	bl	8008b3c <UART_WaitOnFlagUntilTimeout>
 8008a20:	4603      	mov	r3, r0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d022      	beq.n	8008a6c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a2e:	e853 3f00 	ldrex	r3, [r3]
 8008a32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	461a      	mov	r2, r3
 8008a42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a44:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a4c:	e841 2300 	strex	r3, r2, [r1]
 8008a50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d1e6      	bne.n	8008a26 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2220      	movs	r2, #32
 8008a5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2200      	movs	r2, #0
 8008a64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a68:	2303      	movs	r3, #3
 8008a6a:	e063      	b.n	8008b34 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f003 0304 	and.w	r3, r3, #4
 8008a76:	2b04      	cmp	r3, #4
 8008a78:	d149      	bne.n	8008b0e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a7a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008a7e:	9300      	str	r3, [sp, #0]
 8008a80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a82:	2200      	movs	r2, #0
 8008a84:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 f857 	bl	8008b3c <UART_WaitOnFlagUntilTimeout>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d03c      	beq.n	8008b0e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a9c:	e853 3f00 	ldrex	r3, [r3]
 8008aa0:	623b      	str	r3, [r7, #32]
   return(result);
 8008aa2:	6a3b      	ldr	r3, [r7, #32]
 8008aa4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008aa8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	461a      	mov	r2, r3
 8008ab0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ab2:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ab4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ab8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008aba:	e841 2300 	strex	r3, r2, [r1]
 8008abe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d1e6      	bne.n	8008a94 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	3308      	adds	r3, #8
 8008acc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	e853 3f00 	ldrex	r3, [r3]
 8008ad4:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	f023 0301 	bic.w	r3, r3, #1
 8008adc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	3308      	adds	r3, #8
 8008ae4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ae6:	61fa      	str	r2, [r7, #28]
 8008ae8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aea:	69b9      	ldr	r1, [r7, #24]
 8008aec:	69fa      	ldr	r2, [r7, #28]
 8008aee:	e841 2300 	strex	r3, r2, [r1]
 8008af2:	617b      	str	r3, [r7, #20]
   return(result);
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d1e5      	bne.n	8008ac6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2220      	movs	r2, #32
 8008afe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2200      	movs	r2, #0
 8008b06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b0a:	2303      	movs	r3, #3
 8008b0c:	e012      	b.n	8008b34 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2220      	movs	r2, #32
 8008b12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2220      	movs	r2, #32
 8008b1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2200      	movs	r2, #0
 8008b22:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2200      	movs	r2, #0
 8008b28:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008b32:	2300      	movs	r3, #0
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	3758      	adds	r7, #88	@ 0x58
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bd80      	pop	{r7, pc}

08008b3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b084      	sub	sp, #16
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	60f8      	str	r0, [r7, #12]
 8008b44:	60b9      	str	r1, [r7, #8]
 8008b46:	603b      	str	r3, [r7, #0]
 8008b48:	4613      	mov	r3, r2
 8008b4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b4c:	e04f      	b.n	8008bee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b4e:	69bb      	ldr	r3, [r7, #24]
 8008b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b54:	d04b      	beq.n	8008bee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b56:	f7fa f821 	bl	8002b9c <HAL_GetTick>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	1ad3      	subs	r3, r2, r3
 8008b60:	69ba      	ldr	r2, [r7, #24]
 8008b62:	429a      	cmp	r2, r3
 8008b64:	d302      	bcc.n	8008b6c <UART_WaitOnFlagUntilTimeout+0x30>
 8008b66:	69bb      	ldr	r3, [r7, #24]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d101      	bne.n	8008b70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008b6c:	2303      	movs	r3, #3
 8008b6e:	e04e      	b.n	8008c0e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f003 0304 	and.w	r3, r3, #4
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d037      	beq.n	8008bee <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b7e:	68bb      	ldr	r3, [r7, #8]
 8008b80:	2b80      	cmp	r3, #128	@ 0x80
 8008b82:	d034      	beq.n	8008bee <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	2b40      	cmp	r3, #64	@ 0x40
 8008b88:	d031      	beq.n	8008bee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	69db      	ldr	r3, [r3, #28]
 8008b90:	f003 0308 	and.w	r3, r3, #8
 8008b94:	2b08      	cmp	r3, #8
 8008b96:	d110      	bne.n	8008bba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	2208      	movs	r2, #8
 8008b9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ba0:	68f8      	ldr	r0, [r7, #12]
 8008ba2:	f000 f95b 	bl	8008e5c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2208      	movs	r2, #8
 8008baa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e029      	b.n	8008c0e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	69db      	ldr	r3, [r3, #28]
 8008bc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008bc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008bc8:	d111      	bne.n	8008bee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008bd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008bd4:	68f8      	ldr	r0, [r7, #12]
 8008bd6:	f000 f941 	bl	8008e5c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2220      	movs	r2, #32
 8008bde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	2200      	movs	r2, #0
 8008be6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008bea:	2303      	movs	r3, #3
 8008bec:	e00f      	b.n	8008c0e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	69da      	ldr	r2, [r3, #28]
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	4013      	ands	r3, r2
 8008bf8:	68ba      	ldr	r2, [r7, #8]
 8008bfa:	429a      	cmp	r2, r3
 8008bfc:	bf0c      	ite	eq
 8008bfe:	2301      	moveq	r3, #1
 8008c00:	2300      	movne	r3, #0
 8008c02:	b2db      	uxtb	r3, r3
 8008c04:	461a      	mov	r2, r3
 8008c06:	79fb      	ldrb	r3, [r7, #7]
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d0a0      	beq.n	8008b4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c0c:	2300      	movs	r3, #0
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3710      	adds	r7, #16
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}
	...

08008c18 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b0a3      	sub	sp, #140	@ 0x8c
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	60f8      	str	r0, [r7, #12]
 8008c20:	60b9      	str	r1, [r7, #8]
 8008c22:	4613      	mov	r3, r2
 8008c24:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	68ba      	ldr	r2, [r7, #8]
 8008c2a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	88fa      	ldrh	r2, [r7, #6]
 8008c30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	88fa      	ldrh	r2, [r7, #6]
 8008c38:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	689b      	ldr	r3, [r3, #8]
 8008c46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c4a:	d10e      	bne.n	8008c6a <UART_Start_Receive_IT+0x52>
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	691b      	ldr	r3, [r3, #16]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d105      	bne.n	8008c60 <UART_Start_Receive_IT+0x48>
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008c5a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008c5e:	e02d      	b.n	8008cbc <UART_Start_Receive_IT+0xa4>
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	22ff      	movs	r2, #255	@ 0xff
 8008c64:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008c68:	e028      	b.n	8008cbc <UART_Start_Receive_IT+0xa4>
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	689b      	ldr	r3, [r3, #8]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d10d      	bne.n	8008c8e <UART_Start_Receive_IT+0x76>
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	691b      	ldr	r3, [r3, #16]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d104      	bne.n	8008c84 <UART_Start_Receive_IT+0x6c>
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	22ff      	movs	r2, #255	@ 0xff
 8008c7e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008c82:	e01b      	b.n	8008cbc <UART_Start_Receive_IT+0xa4>
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	227f      	movs	r2, #127	@ 0x7f
 8008c88:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008c8c:	e016      	b.n	8008cbc <UART_Start_Receive_IT+0xa4>
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	689b      	ldr	r3, [r3, #8]
 8008c92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c96:	d10d      	bne.n	8008cb4 <UART_Start_Receive_IT+0x9c>
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	691b      	ldr	r3, [r3, #16]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d104      	bne.n	8008caa <UART_Start_Receive_IT+0x92>
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	227f      	movs	r2, #127	@ 0x7f
 8008ca4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008ca8:	e008      	b.n	8008cbc <UART_Start_Receive_IT+0xa4>
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	223f      	movs	r2, #63	@ 0x3f
 8008cae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008cb2:	e003      	b.n	8008cbc <UART_Start_Receive_IT+0xa4>
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	2222      	movs	r2, #34	@ 0x22
 8008cc8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	3308      	adds	r3, #8
 8008cd2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008cd6:	e853 3f00 	ldrex	r3, [r3]
 8008cda:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008cdc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008cde:	f043 0301 	orr.w	r3, r3, #1
 8008ce2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	3308      	adds	r3, #8
 8008cec:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008cf0:	673a      	str	r2, [r7, #112]	@ 0x70
 8008cf2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008cf6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008cf8:	e841 2300 	strex	r3, r2, [r1]
 8008cfc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008cfe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d1e3      	bne.n	8008ccc <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d0c:	d14f      	bne.n	8008dae <UART_Start_Receive_IT+0x196>
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008d14:	88fa      	ldrh	r2, [r7, #6]
 8008d16:	429a      	cmp	r2, r3
 8008d18:	d349      	bcc.n	8008dae <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	689b      	ldr	r3, [r3, #8]
 8008d1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d22:	d107      	bne.n	8008d34 <UART_Start_Receive_IT+0x11c>
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	691b      	ldr	r3, [r3, #16]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d103      	bne.n	8008d34 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	4a47      	ldr	r2, [pc, #284]	@ (8008e4c <UART_Start_Receive_IT+0x234>)
 8008d30:	675a      	str	r2, [r3, #116]	@ 0x74
 8008d32:	e002      	b.n	8008d3a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	4a46      	ldr	r2, [pc, #280]	@ (8008e50 <UART_Start_Receive_IT+0x238>)
 8008d38:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	691b      	ldr	r3, [r3, #16]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d01a      	beq.n	8008d78 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d4a:	e853 3f00 	ldrex	r3, [r3]
 8008d4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008d50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d56:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	461a      	mov	r2, r3
 8008d60:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008d64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d66:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d68:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008d6a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008d6c:	e841 2300 	strex	r3, r2, [r1]
 8008d70:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008d72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d1e4      	bne.n	8008d42 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	3308      	adds	r3, #8
 8008d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d82:	e853 3f00 	ldrex	r3, [r3]
 8008d86:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	3308      	adds	r3, #8
 8008d96:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008d98:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008d9a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d9c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008d9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008da0:	e841 2300 	strex	r3, r2, [r1]
 8008da4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008da6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d1e5      	bne.n	8008d78 <UART_Start_Receive_IT+0x160>
 8008dac:	e046      	b.n	8008e3c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	689b      	ldr	r3, [r3, #8]
 8008db2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008db6:	d107      	bne.n	8008dc8 <UART_Start_Receive_IT+0x1b0>
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	691b      	ldr	r3, [r3, #16]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d103      	bne.n	8008dc8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	4a24      	ldr	r2, [pc, #144]	@ (8008e54 <UART_Start_Receive_IT+0x23c>)
 8008dc4:	675a      	str	r2, [r3, #116]	@ 0x74
 8008dc6:	e002      	b.n	8008dce <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	4a23      	ldr	r2, [pc, #140]	@ (8008e58 <UART_Start_Receive_IT+0x240>)
 8008dcc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	691b      	ldr	r3, [r3, #16]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d019      	beq.n	8008e0a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dde:	e853 3f00 	ldrex	r3, [r3]
 8008de2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008de6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008dea:	677b      	str	r3, [r7, #116]	@ 0x74
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	461a      	mov	r2, r3
 8008df2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008df4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008df6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008dfa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008dfc:	e841 2300 	strex	r3, r2, [r1]
 8008e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d1e6      	bne.n	8008dd6 <UART_Start_Receive_IT+0x1be>
 8008e08:	e018      	b.n	8008e3c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	e853 3f00 	ldrex	r3, [r3]
 8008e16:	613b      	str	r3, [r7, #16]
   return(result);
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	f043 0320 	orr.w	r3, r3, #32
 8008e1e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	461a      	mov	r2, r3
 8008e26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e28:	623b      	str	r3, [r7, #32]
 8008e2a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e2c:	69f9      	ldr	r1, [r7, #28]
 8008e2e:	6a3a      	ldr	r2, [r7, #32]
 8008e30:	e841 2300 	strex	r3, r2, [r1]
 8008e34:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e36:	69bb      	ldr	r3, [r7, #24]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d1e6      	bne.n	8008e0a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008e3c:	2300      	movs	r3, #0
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	378c      	adds	r7, #140	@ 0x8c
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr
 8008e4a:	bf00      	nop
 8008e4c:	08009679 	.word	0x08009679
 8008e50:	08009315 	.word	0x08009315
 8008e54:	0800915d 	.word	0x0800915d
 8008e58:	08008fa5 	.word	0x08008fa5

08008e5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b095      	sub	sp, #84	@ 0x54
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e6c:	e853 3f00 	ldrex	r3, [r3]
 8008e70:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	461a      	mov	r2, r3
 8008e80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e82:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e84:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e86:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e8a:	e841 2300 	strex	r3, r2, [r1]
 8008e8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d1e6      	bne.n	8008e64 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	3308      	adds	r3, #8
 8008e9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e9e:	6a3b      	ldr	r3, [r7, #32]
 8008ea0:	e853 3f00 	ldrex	r3, [r3]
 8008ea4:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ea6:	69fa      	ldr	r2, [r7, #28]
 8008ea8:	4b1e      	ldr	r3, [pc, #120]	@ (8008f24 <UART_EndRxTransfer+0xc8>)
 8008eaa:	4013      	ands	r3, r2
 8008eac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	3308      	adds	r3, #8
 8008eb4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008eb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ebc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ebe:	e841 2300 	strex	r3, r2, [r1]
 8008ec2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d1e5      	bne.n	8008e96 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ece:	2b01      	cmp	r3, #1
 8008ed0:	d118      	bne.n	8008f04 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	e853 3f00 	ldrex	r3, [r3]
 8008ede:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	f023 0310 	bic.w	r3, r3, #16
 8008ee6:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	461a      	mov	r2, r3
 8008eee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ef0:	61bb      	str	r3, [r7, #24]
 8008ef2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ef4:	6979      	ldr	r1, [r7, #20]
 8008ef6:	69ba      	ldr	r2, [r7, #24]
 8008ef8:	e841 2300 	strex	r3, r2, [r1]
 8008efc:	613b      	str	r3, [r7, #16]
   return(result);
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d1e6      	bne.n	8008ed2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2220      	movs	r2, #32
 8008f08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2200      	movs	r2, #0
 8008f16:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008f18:	bf00      	nop
 8008f1a:	3754      	adds	r7, #84	@ 0x54
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f22:	4770      	bx	lr
 8008f24:	effffffe 	.word	0xeffffffe

08008f28 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008f3e:	68f8      	ldr	r0, [r7, #12]
 8008f40:	f7fe ff32 	bl	8007da8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f44:	bf00      	nop
 8008f46:	3710      	adds	r7, #16
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bd80      	pop	{r7, pc}

08008f4c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b088      	sub	sp, #32
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	e853 3f00 	ldrex	r3, [r3]
 8008f60:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f68:	61fb      	str	r3, [r7, #28]
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	461a      	mov	r2, r3
 8008f70:	69fb      	ldr	r3, [r7, #28]
 8008f72:	61bb      	str	r3, [r7, #24]
 8008f74:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f76:	6979      	ldr	r1, [r7, #20]
 8008f78:	69ba      	ldr	r2, [r7, #24]
 8008f7a:	e841 2300 	strex	r3, r2, [r1]
 8008f7e:	613b      	str	r3, [r7, #16]
   return(result);
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d1e6      	bne.n	8008f54 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2220      	movs	r2, #32
 8008f8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2200      	movs	r2, #0
 8008f92:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f7fe fefd 	bl	8007d94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f9a:	bf00      	nop
 8008f9c:	3720      	adds	r7, #32
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}
	...

08008fa4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b09c      	sub	sp, #112	@ 0x70
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008fb2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008fbc:	2b22      	cmp	r3, #34	@ 0x22
 8008fbe:	f040 80be 	bne.w	800913e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fc8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008fcc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008fd0:	b2d9      	uxtb	r1, r3
 8008fd2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008fd6:	b2da      	uxtb	r2, r3
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fdc:	400a      	ands	r2, r1
 8008fde:	b2d2      	uxtb	r2, r2
 8008fe0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fe6:	1c5a      	adds	r2, r3, #1
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ff2:	b29b      	uxth	r3, r3
 8008ff4:	3b01      	subs	r3, #1
 8008ff6:	b29a      	uxth	r2, r3
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009004:	b29b      	uxth	r3, r3
 8009006:	2b00      	cmp	r3, #0
 8009008:	f040 80a1 	bne.w	800914e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009012:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009014:	e853 3f00 	ldrex	r3, [r3]
 8009018:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800901a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800901c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009020:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	461a      	mov	r2, r3
 8009028:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800902a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800902c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800902e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009030:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009032:	e841 2300 	strex	r3, r2, [r1]
 8009036:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009038:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800903a:	2b00      	cmp	r3, #0
 800903c:	d1e6      	bne.n	800900c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	3308      	adds	r3, #8
 8009044:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009048:	e853 3f00 	ldrex	r3, [r3]
 800904c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800904e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009050:	f023 0301 	bic.w	r3, r3, #1
 8009054:	667b      	str	r3, [r7, #100]	@ 0x64
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	3308      	adds	r3, #8
 800905c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800905e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009060:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009062:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009064:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009066:	e841 2300 	strex	r3, r2, [r1]
 800906a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800906c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800906e:	2b00      	cmp	r3, #0
 8009070:	d1e5      	bne.n	800903e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2220      	movs	r2, #32
 8009076:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2200      	movs	r2, #0
 800907e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2200      	movs	r2, #0
 8009084:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	4a33      	ldr	r2, [pc, #204]	@ (8009158 <UART_RxISR_8BIT+0x1b4>)
 800908c:	4293      	cmp	r3, r2
 800908e:	d01f      	beq.n	80090d0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	685b      	ldr	r3, [r3, #4]
 8009096:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800909a:	2b00      	cmp	r3, #0
 800909c:	d018      	beq.n	80090d0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a6:	e853 3f00 	ldrex	r3, [r3]
 80090aa:	623b      	str	r3, [r7, #32]
   return(result);
 80090ac:	6a3b      	ldr	r3, [r7, #32]
 80090ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80090b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	461a      	mov	r2, r3
 80090ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80090bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80090be:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090c4:	e841 2300 	strex	r3, r2, [r1]
 80090c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80090ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d1e6      	bne.n	800909e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	d12e      	bne.n	8009136 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2200      	movs	r2, #0
 80090dc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	e853 3f00 	ldrex	r3, [r3]
 80090ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	f023 0310 	bic.w	r3, r3, #16
 80090f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	461a      	mov	r2, r3
 80090fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80090fc:	61fb      	str	r3, [r7, #28]
 80090fe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009100:	69b9      	ldr	r1, [r7, #24]
 8009102:	69fa      	ldr	r2, [r7, #28]
 8009104:	e841 2300 	strex	r3, r2, [r1]
 8009108:	617b      	str	r3, [r7, #20]
   return(result);
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d1e6      	bne.n	80090de <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	69db      	ldr	r3, [r3, #28]
 8009116:	f003 0310 	and.w	r3, r3, #16
 800911a:	2b10      	cmp	r3, #16
 800911c:	d103      	bne.n	8009126 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	2210      	movs	r2, #16
 8009124:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800912c:	4619      	mov	r1, r3
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f7fe fe44 	bl	8007dbc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009134:	e00b      	b.n	800914e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f7f9 f892 	bl	8002260 <HAL_UART_RxCpltCallback>
}
 800913c:	e007      	b.n	800914e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	699a      	ldr	r2, [r3, #24]
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f042 0208 	orr.w	r2, r2, #8
 800914c:	619a      	str	r2, [r3, #24]
}
 800914e:	bf00      	nop
 8009150:	3770      	adds	r7, #112	@ 0x70
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}
 8009156:	bf00      	nop
 8009158:	58000c00 	.word	0x58000c00

0800915c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b09c      	sub	sp, #112	@ 0x70
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800916a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009174:	2b22      	cmp	r3, #34	@ 0x22
 8009176:	f040 80be 	bne.w	80092f6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009180:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009188:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800918a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800918e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009192:	4013      	ands	r3, r2
 8009194:	b29a      	uxth	r2, r3
 8009196:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009198:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800919e:	1c9a      	adds	r2, r3, #2
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	3b01      	subs	r3, #1
 80091ae:	b29a      	uxth	r2, r3
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80091bc:	b29b      	uxth	r3, r3
 80091be:	2b00      	cmp	r3, #0
 80091c0:	f040 80a1 	bne.w	8009306 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80091cc:	e853 3f00 	ldrex	r3, [r3]
 80091d0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80091d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80091d8:	667b      	str	r3, [r7, #100]	@ 0x64
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	461a      	mov	r2, r3
 80091e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80091e4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80091e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80091ea:	e841 2300 	strex	r3, r2, [r1]
 80091ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80091f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d1e6      	bne.n	80091c4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	3308      	adds	r3, #8
 80091fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009200:	e853 3f00 	ldrex	r3, [r3]
 8009204:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009208:	f023 0301 	bic.w	r3, r3, #1
 800920c:	663b      	str	r3, [r7, #96]	@ 0x60
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	3308      	adds	r3, #8
 8009214:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009216:	643a      	str	r2, [r7, #64]	@ 0x40
 8009218:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800921a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800921c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800921e:	e841 2300 	strex	r3, r2, [r1]
 8009222:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009226:	2b00      	cmp	r3, #0
 8009228:	d1e5      	bne.n	80091f6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2220      	movs	r2, #32
 800922e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2200      	movs	r2, #0
 8009236:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2200      	movs	r2, #0
 800923c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	4a33      	ldr	r2, [pc, #204]	@ (8009310 <UART_RxISR_16BIT+0x1b4>)
 8009244:	4293      	cmp	r3, r2
 8009246:	d01f      	beq.n	8009288 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	685b      	ldr	r3, [r3, #4]
 800924e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009252:	2b00      	cmp	r3, #0
 8009254:	d018      	beq.n	8009288 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800925c:	6a3b      	ldr	r3, [r7, #32]
 800925e:	e853 3f00 	ldrex	r3, [r3]
 8009262:	61fb      	str	r3, [r7, #28]
   return(result);
 8009264:	69fb      	ldr	r3, [r7, #28]
 8009266:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800926a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	461a      	mov	r2, r3
 8009272:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009274:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009276:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009278:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800927a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800927c:	e841 2300 	strex	r3, r2, [r1]
 8009280:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009284:	2b00      	cmp	r3, #0
 8009286:	d1e6      	bne.n	8009256 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800928c:	2b01      	cmp	r3, #1
 800928e:	d12e      	bne.n	80092ee <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2200      	movs	r2, #0
 8009294:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	e853 3f00 	ldrex	r3, [r3]
 80092a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	f023 0310 	bic.w	r3, r3, #16
 80092aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	461a      	mov	r2, r3
 80092b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80092b4:	61bb      	str	r3, [r7, #24]
 80092b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092b8:	6979      	ldr	r1, [r7, #20]
 80092ba:	69ba      	ldr	r2, [r7, #24]
 80092bc:	e841 2300 	strex	r3, r2, [r1]
 80092c0:	613b      	str	r3, [r7, #16]
   return(result);
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d1e6      	bne.n	8009296 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	69db      	ldr	r3, [r3, #28]
 80092ce:	f003 0310 	and.w	r3, r3, #16
 80092d2:	2b10      	cmp	r3, #16
 80092d4:	d103      	bne.n	80092de <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	2210      	movs	r2, #16
 80092dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80092e4:	4619      	mov	r1, r3
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f7fe fd68 	bl	8007dbc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80092ec:	e00b      	b.n	8009306 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f7f8 ffb6 	bl	8002260 <HAL_UART_RxCpltCallback>
}
 80092f4:	e007      	b.n	8009306 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	699a      	ldr	r2, [r3, #24]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f042 0208 	orr.w	r2, r2, #8
 8009304:	619a      	str	r2, [r3, #24]
}
 8009306:	bf00      	nop
 8009308:	3770      	adds	r7, #112	@ 0x70
 800930a:	46bd      	mov	sp, r7
 800930c:	bd80      	pop	{r7, pc}
 800930e:	bf00      	nop
 8009310:	58000c00 	.word	0x58000c00

08009314 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b0ac      	sub	sp, #176	@ 0xb0
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009322:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	69db      	ldr	r3, [r3, #28]
 800932c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800934a:	2b22      	cmp	r3, #34	@ 0x22
 800934c:	f040 8181 	bne.w	8009652 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009356:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800935a:	e124      	b.n	80095a6 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009362:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009366:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800936a:	b2d9      	uxtb	r1, r3
 800936c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009370:	b2da      	uxtb	r2, r3
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009376:	400a      	ands	r2, r1
 8009378:	b2d2      	uxtb	r2, r2
 800937a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009380:	1c5a      	adds	r2, r3, #1
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800938c:	b29b      	uxth	r3, r3
 800938e:	3b01      	subs	r3, #1
 8009390:	b29a      	uxth	r2, r3
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	69db      	ldr	r3, [r3, #28]
 800939e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80093a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093a6:	f003 0307 	and.w	r3, r3, #7
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d053      	beq.n	8009456 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80093ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093b2:	f003 0301 	and.w	r3, r3, #1
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d011      	beq.n	80093de <UART_RxISR_8BIT_FIFOEN+0xca>
 80093ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80093be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d00b      	beq.n	80093de <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	2201      	movs	r2, #1
 80093cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093d4:	f043 0201 	orr.w	r2, r3, #1
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80093de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093e2:	f003 0302 	and.w	r3, r3, #2
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d011      	beq.n	800940e <UART_RxISR_8BIT_FIFOEN+0xfa>
 80093ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80093ee:	f003 0301 	and.w	r3, r3, #1
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d00b      	beq.n	800940e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	2202      	movs	r2, #2
 80093fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009404:	f043 0204 	orr.w	r2, r3, #4
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800940e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009412:	f003 0304 	and.w	r3, r3, #4
 8009416:	2b00      	cmp	r3, #0
 8009418:	d011      	beq.n	800943e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800941a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800941e:	f003 0301 	and.w	r3, r3, #1
 8009422:	2b00      	cmp	r3, #0
 8009424:	d00b      	beq.n	800943e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	2204      	movs	r2, #4
 800942c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009434:	f043 0202 	orr.w	r2, r3, #2
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009444:	2b00      	cmp	r3, #0
 8009446:	d006      	beq.n	8009456 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f7fe fcad 	bl	8007da8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2200      	movs	r2, #0
 8009452:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800945c:	b29b      	uxth	r3, r3
 800945e:	2b00      	cmp	r3, #0
 8009460:	f040 80a1 	bne.w	80095a6 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800946a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800946c:	e853 3f00 	ldrex	r3, [r3]
 8009470:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009472:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009474:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009478:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	461a      	mov	r2, r3
 8009482:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009486:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009488:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800948a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800948c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800948e:	e841 2300 	strex	r3, r2, [r1]
 8009492:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009494:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009496:	2b00      	cmp	r3, #0
 8009498:	d1e4      	bne.n	8009464 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	3308      	adds	r3, #8
 80094a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094a4:	e853 3f00 	ldrex	r3, [r3]
 80094a8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80094aa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80094ac:	4b6f      	ldr	r3, [pc, #444]	@ (800966c <UART_RxISR_8BIT_FIFOEN+0x358>)
 80094ae:	4013      	ands	r3, r2
 80094b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	3308      	adds	r3, #8
 80094ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80094be:	66ba      	str	r2, [r7, #104]	@ 0x68
 80094c0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80094c4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80094c6:	e841 2300 	strex	r3, r2, [r1]
 80094ca:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80094cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d1e3      	bne.n	800949a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2220      	movs	r2, #32
 80094d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2200      	movs	r2, #0
 80094de:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2200      	movs	r2, #0
 80094e4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4a61      	ldr	r2, [pc, #388]	@ (8009670 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d021      	beq.n	8009534 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d01a      	beq.n	8009534 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009504:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009506:	e853 3f00 	ldrex	r3, [r3]
 800950a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800950c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800950e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009512:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	461a      	mov	r2, r3
 800951c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009520:	657b      	str	r3, [r7, #84]	@ 0x54
 8009522:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009524:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009526:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009528:	e841 2300 	strex	r3, r2, [r1]
 800952c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800952e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009530:	2b00      	cmp	r3, #0
 8009532:	d1e4      	bne.n	80094fe <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009538:	2b01      	cmp	r3, #1
 800953a:	d130      	bne.n	800959e <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2200      	movs	r2, #0
 8009540:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800954a:	e853 3f00 	ldrex	r3, [r3]
 800954e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009552:	f023 0310 	bic.w	r3, r3, #16
 8009556:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	461a      	mov	r2, r3
 8009560:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009564:	643b      	str	r3, [r7, #64]	@ 0x40
 8009566:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009568:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800956a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800956c:	e841 2300 	strex	r3, r2, [r1]
 8009570:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009574:	2b00      	cmp	r3, #0
 8009576:	d1e4      	bne.n	8009542 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	69db      	ldr	r3, [r3, #28]
 800957e:	f003 0310 	and.w	r3, r3, #16
 8009582:	2b10      	cmp	r3, #16
 8009584:	d103      	bne.n	800958e <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	2210      	movs	r2, #16
 800958c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009594:	4619      	mov	r1, r3
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f7fe fc10 	bl	8007dbc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800959c:	e00e      	b.n	80095bc <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f7f8 fe5e 	bl	8002260 <HAL_UART_RxCpltCallback>
        break;
 80095a4:	e00a      	b.n	80095bc <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80095a6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d006      	beq.n	80095bc <UART_RxISR_8BIT_FIFOEN+0x2a8>
 80095ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095b2:	f003 0320 	and.w	r3, r3, #32
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	f47f aed0 	bne.w	800935c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80095c2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80095c6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d049      	beq.n	8009662 <UART_RxISR_8BIT_FIFOEN+0x34e>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80095d4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80095d8:	429a      	cmp	r2, r3
 80095da:	d242      	bcs.n	8009662 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	3308      	adds	r3, #8
 80095e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095e4:	6a3b      	ldr	r3, [r7, #32]
 80095e6:	e853 3f00 	ldrex	r3, [r3]
 80095ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80095ec:	69fb      	ldr	r3, [r7, #28]
 80095ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80095f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	3308      	adds	r3, #8
 80095fc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009600:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009602:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009604:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009606:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009608:	e841 2300 	strex	r3, r2, [r1]
 800960c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800960e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009610:	2b00      	cmp	r3, #0
 8009612:	d1e3      	bne.n	80095dc <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	4a17      	ldr	r2, [pc, #92]	@ (8009674 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8009618:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	e853 3f00 	ldrex	r3, [r3]
 8009626:	60bb      	str	r3, [r7, #8]
   return(result);
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	f043 0320 	orr.w	r3, r3, #32
 800962e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	461a      	mov	r2, r3
 8009638:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800963c:	61bb      	str	r3, [r7, #24]
 800963e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009640:	6979      	ldr	r1, [r7, #20]
 8009642:	69ba      	ldr	r2, [r7, #24]
 8009644:	e841 2300 	strex	r3, r2, [r1]
 8009648:	613b      	str	r3, [r7, #16]
   return(result);
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d1e4      	bne.n	800961a <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009650:	e007      	b.n	8009662 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	699a      	ldr	r2, [r3, #24]
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f042 0208 	orr.w	r2, r2, #8
 8009660:	619a      	str	r2, [r3, #24]
}
 8009662:	bf00      	nop
 8009664:	37b0      	adds	r7, #176	@ 0xb0
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}
 800966a:	bf00      	nop
 800966c:	effffffe 	.word	0xeffffffe
 8009670:	58000c00 	.word	0x58000c00
 8009674:	08008fa5 	.word	0x08008fa5

08009678 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b0ae      	sub	sp, #184	@ 0xb8
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009686:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	69db      	ldr	r3, [r3, #28]
 8009690:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	689b      	ldr	r3, [r3, #8]
 80096a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80096ae:	2b22      	cmp	r3, #34	@ 0x22
 80096b0:	f040 8185 	bne.w	80099be <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80096ba:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80096be:	e128      	b.n	8009912 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096c6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80096d2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80096d6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80096da:	4013      	ands	r3, r2
 80096dc:	b29a      	uxth	r2, r3
 80096de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80096e2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096e8:	1c9a      	adds	r2, r3, #2
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80096f4:	b29b      	uxth	r3, r3
 80096f6:	3b01      	subs	r3, #1
 80096f8:	b29a      	uxth	r2, r3
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	69db      	ldr	r3, [r3, #28]
 8009706:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800970a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800970e:	f003 0307 	and.w	r3, r3, #7
 8009712:	2b00      	cmp	r3, #0
 8009714:	d053      	beq.n	80097be <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009716:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800971a:	f003 0301 	and.w	r3, r3, #1
 800971e:	2b00      	cmp	r3, #0
 8009720:	d011      	beq.n	8009746 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009722:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800972a:	2b00      	cmp	r3, #0
 800972c:	d00b      	beq.n	8009746 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	2201      	movs	r2, #1
 8009734:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800973c:	f043 0201 	orr.w	r2, r3, #1
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009746:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800974a:	f003 0302 	and.w	r3, r3, #2
 800974e:	2b00      	cmp	r3, #0
 8009750:	d011      	beq.n	8009776 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009752:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009756:	f003 0301 	and.w	r3, r3, #1
 800975a:	2b00      	cmp	r3, #0
 800975c:	d00b      	beq.n	8009776 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	2202      	movs	r2, #2
 8009764:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800976c:	f043 0204 	orr.w	r2, r3, #4
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009776:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800977a:	f003 0304 	and.w	r3, r3, #4
 800977e:	2b00      	cmp	r3, #0
 8009780:	d011      	beq.n	80097a6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009782:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009786:	f003 0301 	and.w	r3, r3, #1
 800978a:	2b00      	cmp	r3, #0
 800978c:	d00b      	beq.n	80097a6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	2204      	movs	r2, #4
 8009794:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800979c:	f043 0202 	orr.w	r2, r3, #2
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d006      	beq.n	80097be <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80097b0:	6878      	ldr	r0, [r7, #4]
 80097b2:	f7fe faf9 	bl	8007da8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2200      	movs	r2, #0
 80097ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097c4:	b29b      	uxth	r3, r3
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	f040 80a3 	bne.w	8009912 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097d4:	e853 3f00 	ldrex	r3, [r3]
 80097d8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80097da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80097dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80097e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	461a      	mov	r2, r3
 80097ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80097ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80097f2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80097f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80097fa:	e841 2300 	strex	r3, r2, [r1]
 80097fe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009800:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009802:	2b00      	cmp	r3, #0
 8009804:	d1e2      	bne.n	80097cc <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	3308      	adds	r3, #8
 800980c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800980e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009810:	e853 3f00 	ldrex	r3, [r3]
 8009814:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009816:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009818:	4b6f      	ldr	r3, [pc, #444]	@ (80099d8 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800981a:	4013      	ands	r3, r2
 800981c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	3308      	adds	r3, #8
 8009826:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800982a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800982c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800982e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009830:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009832:	e841 2300 	strex	r3, r2, [r1]
 8009836:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009838:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800983a:	2b00      	cmp	r3, #0
 800983c:	d1e3      	bne.n	8009806 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2220      	movs	r2, #32
 8009842:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2200      	movs	r2, #0
 800984a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2200      	movs	r2, #0
 8009850:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a61      	ldr	r2, [pc, #388]	@ (80099dc <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d021      	beq.n	80098a0 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	685b      	ldr	r3, [r3, #4]
 8009862:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009866:	2b00      	cmp	r3, #0
 8009868:	d01a      	beq.n	80098a0 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009870:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009872:	e853 3f00 	ldrex	r3, [r3]
 8009876:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009878:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800987a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800987e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	461a      	mov	r2, r3
 8009888:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800988c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800988e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009890:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009892:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009894:	e841 2300 	strex	r3, r2, [r1]
 8009898:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800989a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800989c:	2b00      	cmp	r3, #0
 800989e:	d1e4      	bne.n	800986a <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098a4:	2b01      	cmp	r3, #1
 80098a6:	d130      	bne.n	800990a <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2200      	movs	r2, #0
 80098ac:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098b6:	e853 3f00 	ldrex	r3, [r3]
 80098ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80098bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098be:	f023 0310 	bic.w	r3, r3, #16
 80098c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	461a      	mov	r2, r3
 80098cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80098d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80098d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80098d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80098d8:	e841 2300 	strex	r3, r2, [r1]
 80098dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80098de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d1e4      	bne.n	80098ae <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	69db      	ldr	r3, [r3, #28]
 80098ea:	f003 0310 	and.w	r3, r3, #16
 80098ee:	2b10      	cmp	r3, #16
 80098f0:	d103      	bne.n	80098fa <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	2210      	movs	r2, #16
 80098f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009900:	4619      	mov	r1, r3
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f7fe fa5a 	bl	8007dbc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009908:	e00e      	b.n	8009928 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f7f8 fca8 	bl	8002260 <HAL_UART_RxCpltCallback>
        break;
 8009910:	e00a      	b.n	8009928 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009912:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009916:	2b00      	cmp	r3, #0
 8009918:	d006      	beq.n	8009928 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800991a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800991e:	f003 0320 	and.w	r3, r3, #32
 8009922:	2b00      	cmp	r3, #0
 8009924:	f47f aecc 	bne.w	80096c0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800992e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009932:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009936:	2b00      	cmp	r3, #0
 8009938:	d049      	beq.n	80099ce <UART_RxISR_16BIT_FIFOEN+0x356>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009940:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009944:	429a      	cmp	r2, r3
 8009946:	d242      	bcs.n	80099ce <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	3308      	adds	r3, #8
 800994e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009952:	e853 3f00 	ldrex	r3, [r3]
 8009956:	623b      	str	r3, [r7, #32]
   return(result);
 8009958:	6a3b      	ldr	r3, [r7, #32]
 800995a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800995e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	3308      	adds	r3, #8
 8009968:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800996c:	633a      	str	r2, [r7, #48]	@ 0x30
 800996e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009970:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009972:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009974:	e841 2300 	strex	r3, r2, [r1]
 8009978:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800997a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800997c:	2b00      	cmp	r3, #0
 800997e:	d1e3      	bne.n	8009948 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	4a17      	ldr	r2, [pc, #92]	@ (80099e0 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009984:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	e853 3f00 	ldrex	r3, [r3]
 8009992:	60fb      	str	r3, [r7, #12]
   return(result);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f043 0320 	orr.w	r3, r3, #32
 800999a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	461a      	mov	r2, r3
 80099a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80099a8:	61fb      	str	r3, [r7, #28]
 80099aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ac:	69b9      	ldr	r1, [r7, #24]
 80099ae:	69fa      	ldr	r2, [r7, #28]
 80099b0:	e841 2300 	strex	r3, r2, [r1]
 80099b4:	617b      	str	r3, [r7, #20]
   return(result);
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d1e4      	bne.n	8009986 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80099bc:	e007      	b.n	80099ce <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	699a      	ldr	r2, [r3, #24]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f042 0208 	orr.w	r2, r2, #8
 80099cc:	619a      	str	r2, [r3, #24]
}
 80099ce:	bf00      	nop
 80099d0:	37b8      	adds	r7, #184	@ 0xb8
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}
 80099d6:	bf00      	nop
 80099d8:	effffffe 	.word	0xeffffffe
 80099dc:	58000c00 	.word	0x58000c00
 80099e0:	0800915d 	.word	0x0800915d

080099e4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80099e4:	b480      	push	{r7}
 80099e6:	b083      	sub	sp, #12
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80099ec:	bf00      	nop
 80099ee:	370c      	adds	r7, #12
 80099f0:	46bd      	mov	sp, r7
 80099f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f6:	4770      	bx	lr

080099f8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80099f8:	b480      	push	{r7}
 80099fa:	b083      	sub	sp, #12
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009a00:	bf00      	nop
 8009a02:	370c      	adds	r7, #12
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr

08009a0c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b083      	sub	sp, #12
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009a14:	bf00      	nop
 8009a16:	370c      	adds	r7, #12
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr

08009a20 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b085      	sub	sp, #20
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d101      	bne.n	8009a36 <HAL_UARTEx_DisableFifoMode+0x16>
 8009a32:	2302      	movs	r3, #2
 8009a34:	e027      	b.n	8009a86 <HAL_UARTEx_DisableFifoMode+0x66>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	2201      	movs	r2, #1
 8009a3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2224      	movs	r2, #36	@ 0x24
 8009a42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	681a      	ldr	r2, [r3, #0]
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	f022 0201 	bic.w	r2, r2, #1
 8009a5c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009a64:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	68fa      	ldr	r2, [r7, #12]
 8009a72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2220      	movs	r2, #32
 8009a78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a84:	2300      	movs	r3, #0
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	3714      	adds	r7, #20
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a90:	4770      	bx	lr

08009a92 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009a92:	b580      	push	{r7, lr}
 8009a94:	b084      	sub	sp, #16
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
 8009a9a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	d101      	bne.n	8009aaa <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009aa6:	2302      	movs	r3, #2
 8009aa8:	e02d      	b.n	8009b06 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2201      	movs	r2, #1
 8009aae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2224      	movs	r2, #36	@ 0x24
 8009ab6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	681a      	ldr	r2, [r3, #0]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f022 0201 	bic.w	r2, r2, #1
 8009ad0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	683a      	ldr	r2, [r7, #0]
 8009ae2:	430a      	orrs	r2, r1
 8009ae4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 f850 	bl	8009b8c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	68fa      	ldr	r2, [r7, #12]
 8009af2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2220      	movs	r2, #32
 8009af8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2200      	movs	r2, #0
 8009b00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b04:	2300      	movs	r3, #0
}
 8009b06:	4618      	mov	r0, r3
 8009b08:	3710      	adds	r7, #16
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	bd80      	pop	{r7, pc}

08009b0e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009b0e:	b580      	push	{r7, lr}
 8009b10:	b084      	sub	sp, #16
 8009b12:	af00      	add	r7, sp, #0
 8009b14:	6078      	str	r0, [r7, #4]
 8009b16:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009b1e:	2b01      	cmp	r3, #1
 8009b20:	d101      	bne.n	8009b26 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009b22:	2302      	movs	r3, #2
 8009b24:	e02d      	b.n	8009b82 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	2201      	movs	r2, #1
 8009b2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2224      	movs	r2, #36	@ 0x24
 8009b32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	681a      	ldr	r2, [r3, #0]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f022 0201 	bic.w	r2, r2, #1
 8009b4c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	689b      	ldr	r3, [r3, #8]
 8009b54:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	683a      	ldr	r2, [r7, #0]
 8009b5e:	430a      	orrs	r2, r1
 8009b60:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f000 f812 	bl	8009b8c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	68fa      	ldr	r2, [r7, #12]
 8009b6e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2220      	movs	r2, #32
 8009b74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b80:	2300      	movs	r3, #0
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3710      	adds	r7, #16
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}
	...

08009b8c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b085      	sub	sp, #20
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d108      	bne.n	8009bae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009bac:	e031      	b.n	8009c12 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009bae:	2310      	movs	r3, #16
 8009bb0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009bb2:	2310      	movs	r3, #16
 8009bb4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	689b      	ldr	r3, [r3, #8]
 8009bbc:	0e5b      	lsrs	r3, r3, #25
 8009bbe:	b2db      	uxtb	r3, r3
 8009bc0:	f003 0307 	and.w	r3, r3, #7
 8009bc4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	689b      	ldr	r3, [r3, #8]
 8009bcc:	0f5b      	lsrs	r3, r3, #29
 8009bce:	b2db      	uxtb	r3, r3
 8009bd0:	f003 0307 	and.w	r3, r3, #7
 8009bd4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009bd6:	7bbb      	ldrb	r3, [r7, #14]
 8009bd8:	7b3a      	ldrb	r2, [r7, #12]
 8009bda:	4911      	ldr	r1, [pc, #68]	@ (8009c20 <UARTEx_SetNbDataToProcess+0x94>)
 8009bdc:	5c8a      	ldrb	r2, [r1, r2]
 8009bde:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009be2:	7b3a      	ldrb	r2, [r7, #12]
 8009be4:	490f      	ldr	r1, [pc, #60]	@ (8009c24 <UARTEx_SetNbDataToProcess+0x98>)
 8009be6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009be8:	fb93 f3f2 	sdiv	r3, r3, r2
 8009bec:	b29a      	uxth	r2, r3
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009bf4:	7bfb      	ldrb	r3, [r7, #15]
 8009bf6:	7b7a      	ldrb	r2, [r7, #13]
 8009bf8:	4909      	ldr	r1, [pc, #36]	@ (8009c20 <UARTEx_SetNbDataToProcess+0x94>)
 8009bfa:	5c8a      	ldrb	r2, [r1, r2]
 8009bfc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009c00:	7b7a      	ldrb	r2, [r7, #13]
 8009c02:	4908      	ldr	r1, [pc, #32]	@ (8009c24 <UARTEx_SetNbDataToProcess+0x98>)
 8009c04:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c06:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c0a:	b29a      	uxth	r2, r3
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009c12:	bf00      	nop
 8009c14:	3714      	adds	r7, #20
 8009c16:	46bd      	mov	sp, r7
 8009c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1c:	4770      	bx	lr
 8009c1e:	bf00      	nop
 8009c20:	0800acb8 	.word	0x0800acb8
 8009c24:	0800acc0 	.word	0x0800acc0

08009c28 <sniprintf>:
 8009c28:	b40c      	push	{r2, r3}
 8009c2a:	b530      	push	{r4, r5, lr}
 8009c2c:	4b18      	ldr	r3, [pc, #96]	@ (8009c90 <sniprintf+0x68>)
 8009c2e:	1e0c      	subs	r4, r1, #0
 8009c30:	681d      	ldr	r5, [r3, #0]
 8009c32:	b09d      	sub	sp, #116	@ 0x74
 8009c34:	da08      	bge.n	8009c48 <sniprintf+0x20>
 8009c36:	238b      	movs	r3, #139	@ 0x8b
 8009c38:	602b      	str	r3, [r5, #0]
 8009c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8009c3e:	b01d      	add	sp, #116	@ 0x74
 8009c40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c44:	b002      	add	sp, #8
 8009c46:	4770      	bx	lr
 8009c48:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009c4c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009c50:	f04f 0300 	mov.w	r3, #0
 8009c54:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009c56:	bf14      	ite	ne
 8009c58:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009c5c:	4623      	moveq	r3, r4
 8009c5e:	9304      	str	r3, [sp, #16]
 8009c60:	9307      	str	r3, [sp, #28]
 8009c62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009c66:	9002      	str	r0, [sp, #8]
 8009c68:	9006      	str	r0, [sp, #24]
 8009c6a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009c6e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009c70:	ab21      	add	r3, sp, #132	@ 0x84
 8009c72:	a902      	add	r1, sp, #8
 8009c74:	4628      	mov	r0, r5
 8009c76:	9301      	str	r3, [sp, #4]
 8009c78:	f000 f9de 	bl	800a038 <_svfiprintf_r>
 8009c7c:	1c43      	adds	r3, r0, #1
 8009c7e:	bfbc      	itt	lt
 8009c80:	238b      	movlt	r3, #139	@ 0x8b
 8009c82:	602b      	strlt	r3, [r5, #0]
 8009c84:	2c00      	cmp	r4, #0
 8009c86:	d0da      	beq.n	8009c3e <sniprintf+0x16>
 8009c88:	9b02      	ldr	r3, [sp, #8]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	701a      	strb	r2, [r3, #0]
 8009c8e:	e7d6      	b.n	8009c3e <sniprintf+0x16>
 8009c90:	240000ac 	.word	0x240000ac

08009c94 <_vsniprintf_r>:
 8009c94:	b530      	push	{r4, r5, lr}
 8009c96:	4614      	mov	r4, r2
 8009c98:	2c00      	cmp	r4, #0
 8009c9a:	b09b      	sub	sp, #108	@ 0x6c
 8009c9c:	4605      	mov	r5, r0
 8009c9e:	461a      	mov	r2, r3
 8009ca0:	da05      	bge.n	8009cae <_vsniprintf_r+0x1a>
 8009ca2:	238b      	movs	r3, #139	@ 0x8b
 8009ca4:	6003      	str	r3, [r0, #0]
 8009ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8009caa:	b01b      	add	sp, #108	@ 0x6c
 8009cac:	bd30      	pop	{r4, r5, pc}
 8009cae:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009cb2:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009cb6:	f04f 0300 	mov.w	r3, #0
 8009cba:	9319      	str	r3, [sp, #100]	@ 0x64
 8009cbc:	bf14      	ite	ne
 8009cbe:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009cc2:	4623      	moveq	r3, r4
 8009cc4:	9302      	str	r3, [sp, #8]
 8009cc6:	9305      	str	r3, [sp, #20]
 8009cc8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009ccc:	9100      	str	r1, [sp, #0]
 8009cce:	9104      	str	r1, [sp, #16]
 8009cd0:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009cd4:	4669      	mov	r1, sp
 8009cd6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8009cd8:	f000 f9ae 	bl	800a038 <_svfiprintf_r>
 8009cdc:	1c43      	adds	r3, r0, #1
 8009cde:	bfbc      	itt	lt
 8009ce0:	238b      	movlt	r3, #139	@ 0x8b
 8009ce2:	602b      	strlt	r3, [r5, #0]
 8009ce4:	2c00      	cmp	r4, #0
 8009ce6:	d0e0      	beq.n	8009caa <_vsniprintf_r+0x16>
 8009ce8:	9b00      	ldr	r3, [sp, #0]
 8009cea:	2200      	movs	r2, #0
 8009cec:	701a      	strb	r2, [r3, #0]
 8009cee:	e7dc      	b.n	8009caa <_vsniprintf_r+0x16>

08009cf0 <vsniprintf>:
 8009cf0:	b507      	push	{r0, r1, r2, lr}
 8009cf2:	9300      	str	r3, [sp, #0]
 8009cf4:	4613      	mov	r3, r2
 8009cf6:	460a      	mov	r2, r1
 8009cf8:	4601      	mov	r1, r0
 8009cfa:	4803      	ldr	r0, [pc, #12]	@ (8009d08 <vsniprintf+0x18>)
 8009cfc:	6800      	ldr	r0, [r0, #0]
 8009cfe:	f7ff ffc9 	bl	8009c94 <_vsniprintf_r>
 8009d02:	b003      	add	sp, #12
 8009d04:	f85d fb04 	ldr.w	pc, [sp], #4
 8009d08:	240000ac 	.word	0x240000ac

08009d0c <memset>:
 8009d0c:	4402      	add	r2, r0
 8009d0e:	4603      	mov	r3, r0
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d100      	bne.n	8009d16 <memset+0xa>
 8009d14:	4770      	bx	lr
 8009d16:	f803 1b01 	strb.w	r1, [r3], #1
 8009d1a:	e7f9      	b.n	8009d10 <memset+0x4>

08009d1c <__errno>:
 8009d1c:	4b01      	ldr	r3, [pc, #4]	@ (8009d24 <__errno+0x8>)
 8009d1e:	6818      	ldr	r0, [r3, #0]
 8009d20:	4770      	bx	lr
 8009d22:	bf00      	nop
 8009d24:	240000ac 	.word	0x240000ac

08009d28 <__libc_init_array>:
 8009d28:	b570      	push	{r4, r5, r6, lr}
 8009d2a:	4d0d      	ldr	r5, [pc, #52]	@ (8009d60 <__libc_init_array+0x38>)
 8009d2c:	4c0d      	ldr	r4, [pc, #52]	@ (8009d64 <__libc_init_array+0x3c>)
 8009d2e:	1b64      	subs	r4, r4, r5
 8009d30:	10a4      	asrs	r4, r4, #2
 8009d32:	2600      	movs	r6, #0
 8009d34:	42a6      	cmp	r6, r4
 8009d36:	d109      	bne.n	8009d4c <__libc_init_array+0x24>
 8009d38:	4d0b      	ldr	r5, [pc, #44]	@ (8009d68 <__libc_init_array+0x40>)
 8009d3a:	4c0c      	ldr	r4, [pc, #48]	@ (8009d6c <__libc_init_array+0x44>)
 8009d3c:	f000 fcfa 	bl	800a734 <_init>
 8009d40:	1b64      	subs	r4, r4, r5
 8009d42:	10a4      	asrs	r4, r4, #2
 8009d44:	2600      	movs	r6, #0
 8009d46:	42a6      	cmp	r6, r4
 8009d48:	d105      	bne.n	8009d56 <__libc_init_array+0x2e>
 8009d4a:	bd70      	pop	{r4, r5, r6, pc}
 8009d4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d50:	4798      	blx	r3
 8009d52:	3601      	adds	r6, #1
 8009d54:	e7ee      	b.n	8009d34 <__libc_init_array+0xc>
 8009d56:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d5a:	4798      	blx	r3
 8009d5c:	3601      	adds	r6, #1
 8009d5e:	e7f2      	b.n	8009d46 <__libc_init_array+0x1e>
 8009d60:	0800ae28 	.word	0x0800ae28
 8009d64:	0800ae28 	.word	0x0800ae28
 8009d68:	0800ae28 	.word	0x0800ae28
 8009d6c:	0800ae2c 	.word	0x0800ae2c

08009d70 <__retarget_lock_acquire_recursive>:
 8009d70:	4770      	bx	lr

08009d72 <__retarget_lock_release_recursive>:
 8009d72:	4770      	bx	lr

08009d74 <memcpy>:
 8009d74:	440a      	add	r2, r1
 8009d76:	4291      	cmp	r1, r2
 8009d78:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d7c:	d100      	bne.n	8009d80 <memcpy+0xc>
 8009d7e:	4770      	bx	lr
 8009d80:	b510      	push	{r4, lr}
 8009d82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d8a:	4291      	cmp	r1, r2
 8009d8c:	d1f9      	bne.n	8009d82 <memcpy+0xe>
 8009d8e:	bd10      	pop	{r4, pc}

08009d90 <_free_r>:
 8009d90:	b538      	push	{r3, r4, r5, lr}
 8009d92:	4605      	mov	r5, r0
 8009d94:	2900      	cmp	r1, #0
 8009d96:	d041      	beq.n	8009e1c <_free_r+0x8c>
 8009d98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d9c:	1f0c      	subs	r4, r1, #4
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	bfb8      	it	lt
 8009da2:	18e4      	addlt	r4, r4, r3
 8009da4:	f000 f8e0 	bl	8009f68 <__malloc_lock>
 8009da8:	4a1d      	ldr	r2, [pc, #116]	@ (8009e20 <_free_r+0x90>)
 8009daa:	6813      	ldr	r3, [r2, #0]
 8009dac:	b933      	cbnz	r3, 8009dbc <_free_r+0x2c>
 8009dae:	6063      	str	r3, [r4, #4]
 8009db0:	6014      	str	r4, [r2, #0]
 8009db2:	4628      	mov	r0, r5
 8009db4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009db8:	f000 b8dc 	b.w	8009f74 <__malloc_unlock>
 8009dbc:	42a3      	cmp	r3, r4
 8009dbe:	d908      	bls.n	8009dd2 <_free_r+0x42>
 8009dc0:	6820      	ldr	r0, [r4, #0]
 8009dc2:	1821      	adds	r1, r4, r0
 8009dc4:	428b      	cmp	r3, r1
 8009dc6:	bf01      	itttt	eq
 8009dc8:	6819      	ldreq	r1, [r3, #0]
 8009dca:	685b      	ldreq	r3, [r3, #4]
 8009dcc:	1809      	addeq	r1, r1, r0
 8009dce:	6021      	streq	r1, [r4, #0]
 8009dd0:	e7ed      	b.n	8009dae <_free_r+0x1e>
 8009dd2:	461a      	mov	r2, r3
 8009dd4:	685b      	ldr	r3, [r3, #4]
 8009dd6:	b10b      	cbz	r3, 8009ddc <_free_r+0x4c>
 8009dd8:	42a3      	cmp	r3, r4
 8009dda:	d9fa      	bls.n	8009dd2 <_free_r+0x42>
 8009ddc:	6811      	ldr	r1, [r2, #0]
 8009dde:	1850      	adds	r0, r2, r1
 8009de0:	42a0      	cmp	r0, r4
 8009de2:	d10b      	bne.n	8009dfc <_free_r+0x6c>
 8009de4:	6820      	ldr	r0, [r4, #0]
 8009de6:	4401      	add	r1, r0
 8009de8:	1850      	adds	r0, r2, r1
 8009dea:	4283      	cmp	r3, r0
 8009dec:	6011      	str	r1, [r2, #0]
 8009dee:	d1e0      	bne.n	8009db2 <_free_r+0x22>
 8009df0:	6818      	ldr	r0, [r3, #0]
 8009df2:	685b      	ldr	r3, [r3, #4]
 8009df4:	6053      	str	r3, [r2, #4]
 8009df6:	4408      	add	r0, r1
 8009df8:	6010      	str	r0, [r2, #0]
 8009dfa:	e7da      	b.n	8009db2 <_free_r+0x22>
 8009dfc:	d902      	bls.n	8009e04 <_free_r+0x74>
 8009dfe:	230c      	movs	r3, #12
 8009e00:	602b      	str	r3, [r5, #0]
 8009e02:	e7d6      	b.n	8009db2 <_free_r+0x22>
 8009e04:	6820      	ldr	r0, [r4, #0]
 8009e06:	1821      	adds	r1, r4, r0
 8009e08:	428b      	cmp	r3, r1
 8009e0a:	bf04      	itt	eq
 8009e0c:	6819      	ldreq	r1, [r3, #0]
 8009e0e:	685b      	ldreq	r3, [r3, #4]
 8009e10:	6063      	str	r3, [r4, #4]
 8009e12:	bf04      	itt	eq
 8009e14:	1809      	addeq	r1, r1, r0
 8009e16:	6021      	streq	r1, [r4, #0]
 8009e18:	6054      	str	r4, [r2, #4]
 8009e1a:	e7ca      	b.n	8009db2 <_free_r+0x22>
 8009e1c:	bd38      	pop	{r3, r4, r5, pc}
 8009e1e:	bf00      	nop
 8009e20:	2400107c 	.word	0x2400107c

08009e24 <sbrk_aligned>:
 8009e24:	b570      	push	{r4, r5, r6, lr}
 8009e26:	4e0f      	ldr	r6, [pc, #60]	@ (8009e64 <sbrk_aligned+0x40>)
 8009e28:	460c      	mov	r4, r1
 8009e2a:	6831      	ldr	r1, [r6, #0]
 8009e2c:	4605      	mov	r5, r0
 8009e2e:	b911      	cbnz	r1, 8009e36 <sbrk_aligned+0x12>
 8009e30:	f000 fba4 	bl	800a57c <_sbrk_r>
 8009e34:	6030      	str	r0, [r6, #0]
 8009e36:	4621      	mov	r1, r4
 8009e38:	4628      	mov	r0, r5
 8009e3a:	f000 fb9f 	bl	800a57c <_sbrk_r>
 8009e3e:	1c43      	adds	r3, r0, #1
 8009e40:	d103      	bne.n	8009e4a <sbrk_aligned+0x26>
 8009e42:	f04f 34ff 	mov.w	r4, #4294967295
 8009e46:	4620      	mov	r0, r4
 8009e48:	bd70      	pop	{r4, r5, r6, pc}
 8009e4a:	1cc4      	adds	r4, r0, #3
 8009e4c:	f024 0403 	bic.w	r4, r4, #3
 8009e50:	42a0      	cmp	r0, r4
 8009e52:	d0f8      	beq.n	8009e46 <sbrk_aligned+0x22>
 8009e54:	1a21      	subs	r1, r4, r0
 8009e56:	4628      	mov	r0, r5
 8009e58:	f000 fb90 	bl	800a57c <_sbrk_r>
 8009e5c:	3001      	adds	r0, #1
 8009e5e:	d1f2      	bne.n	8009e46 <sbrk_aligned+0x22>
 8009e60:	e7ef      	b.n	8009e42 <sbrk_aligned+0x1e>
 8009e62:	bf00      	nop
 8009e64:	24001078 	.word	0x24001078

08009e68 <_malloc_r>:
 8009e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e6c:	1ccd      	adds	r5, r1, #3
 8009e6e:	f025 0503 	bic.w	r5, r5, #3
 8009e72:	3508      	adds	r5, #8
 8009e74:	2d0c      	cmp	r5, #12
 8009e76:	bf38      	it	cc
 8009e78:	250c      	movcc	r5, #12
 8009e7a:	2d00      	cmp	r5, #0
 8009e7c:	4606      	mov	r6, r0
 8009e7e:	db01      	blt.n	8009e84 <_malloc_r+0x1c>
 8009e80:	42a9      	cmp	r1, r5
 8009e82:	d904      	bls.n	8009e8e <_malloc_r+0x26>
 8009e84:	230c      	movs	r3, #12
 8009e86:	6033      	str	r3, [r6, #0]
 8009e88:	2000      	movs	r0, #0
 8009e8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009f64 <_malloc_r+0xfc>
 8009e92:	f000 f869 	bl	8009f68 <__malloc_lock>
 8009e96:	f8d8 3000 	ldr.w	r3, [r8]
 8009e9a:	461c      	mov	r4, r3
 8009e9c:	bb44      	cbnz	r4, 8009ef0 <_malloc_r+0x88>
 8009e9e:	4629      	mov	r1, r5
 8009ea0:	4630      	mov	r0, r6
 8009ea2:	f7ff ffbf 	bl	8009e24 <sbrk_aligned>
 8009ea6:	1c43      	adds	r3, r0, #1
 8009ea8:	4604      	mov	r4, r0
 8009eaa:	d158      	bne.n	8009f5e <_malloc_r+0xf6>
 8009eac:	f8d8 4000 	ldr.w	r4, [r8]
 8009eb0:	4627      	mov	r7, r4
 8009eb2:	2f00      	cmp	r7, #0
 8009eb4:	d143      	bne.n	8009f3e <_malloc_r+0xd6>
 8009eb6:	2c00      	cmp	r4, #0
 8009eb8:	d04b      	beq.n	8009f52 <_malloc_r+0xea>
 8009eba:	6823      	ldr	r3, [r4, #0]
 8009ebc:	4639      	mov	r1, r7
 8009ebe:	4630      	mov	r0, r6
 8009ec0:	eb04 0903 	add.w	r9, r4, r3
 8009ec4:	f000 fb5a 	bl	800a57c <_sbrk_r>
 8009ec8:	4581      	cmp	r9, r0
 8009eca:	d142      	bne.n	8009f52 <_malloc_r+0xea>
 8009ecc:	6821      	ldr	r1, [r4, #0]
 8009ece:	1a6d      	subs	r5, r5, r1
 8009ed0:	4629      	mov	r1, r5
 8009ed2:	4630      	mov	r0, r6
 8009ed4:	f7ff ffa6 	bl	8009e24 <sbrk_aligned>
 8009ed8:	3001      	adds	r0, #1
 8009eda:	d03a      	beq.n	8009f52 <_malloc_r+0xea>
 8009edc:	6823      	ldr	r3, [r4, #0]
 8009ede:	442b      	add	r3, r5
 8009ee0:	6023      	str	r3, [r4, #0]
 8009ee2:	f8d8 3000 	ldr.w	r3, [r8]
 8009ee6:	685a      	ldr	r2, [r3, #4]
 8009ee8:	bb62      	cbnz	r2, 8009f44 <_malloc_r+0xdc>
 8009eea:	f8c8 7000 	str.w	r7, [r8]
 8009eee:	e00f      	b.n	8009f10 <_malloc_r+0xa8>
 8009ef0:	6822      	ldr	r2, [r4, #0]
 8009ef2:	1b52      	subs	r2, r2, r5
 8009ef4:	d420      	bmi.n	8009f38 <_malloc_r+0xd0>
 8009ef6:	2a0b      	cmp	r2, #11
 8009ef8:	d917      	bls.n	8009f2a <_malloc_r+0xc2>
 8009efa:	1961      	adds	r1, r4, r5
 8009efc:	42a3      	cmp	r3, r4
 8009efe:	6025      	str	r5, [r4, #0]
 8009f00:	bf18      	it	ne
 8009f02:	6059      	strne	r1, [r3, #4]
 8009f04:	6863      	ldr	r3, [r4, #4]
 8009f06:	bf08      	it	eq
 8009f08:	f8c8 1000 	streq.w	r1, [r8]
 8009f0c:	5162      	str	r2, [r4, r5]
 8009f0e:	604b      	str	r3, [r1, #4]
 8009f10:	4630      	mov	r0, r6
 8009f12:	f000 f82f 	bl	8009f74 <__malloc_unlock>
 8009f16:	f104 000b 	add.w	r0, r4, #11
 8009f1a:	1d23      	adds	r3, r4, #4
 8009f1c:	f020 0007 	bic.w	r0, r0, #7
 8009f20:	1ac2      	subs	r2, r0, r3
 8009f22:	bf1c      	itt	ne
 8009f24:	1a1b      	subne	r3, r3, r0
 8009f26:	50a3      	strne	r3, [r4, r2]
 8009f28:	e7af      	b.n	8009e8a <_malloc_r+0x22>
 8009f2a:	6862      	ldr	r2, [r4, #4]
 8009f2c:	42a3      	cmp	r3, r4
 8009f2e:	bf0c      	ite	eq
 8009f30:	f8c8 2000 	streq.w	r2, [r8]
 8009f34:	605a      	strne	r2, [r3, #4]
 8009f36:	e7eb      	b.n	8009f10 <_malloc_r+0xa8>
 8009f38:	4623      	mov	r3, r4
 8009f3a:	6864      	ldr	r4, [r4, #4]
 8009f3c:	e7ae      	b.n	8009e9c <_malloc_r+0x34>
 8009f3e:	463c      	mov	r4, r7
 8009f40:	687f      	ldr	r7, [r7, #4]
 8009f42:	e7b6      	b.n	8009eb2 <_malloc_r+0x4a>
 8009f44:	461a      	mov	r2, r3
 8009f46:	685b      	ldr	r3, [r3, #4]
 8009f48:	42a3      	cmp	r3, r4
 8009f4a:	d1fb      	bne.n	8009f44 <_malloc_r+0xdc>
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	6053      	str	r3, [r2, #4]
 8009f50:	e7de      	b.n	8009f10 <_malloc_r+0xa8>
 8009f52:	230c      	movs	r3, #12
 8009f54:	6033      	str	r3, [r6, #0]
 8009f56:	4630      	mov	r0, r6
 8009f58:	f000 f80c 	bl	8009f74 <__malloc_unlock>
 8009f5c:	e794      	b.n	8009e88 <_malloc_r+0x20>
 8009f5e:	6005      	str	r5, [r0, #0]
 8009f60:	e7d6      	b.n	8009f10 <_malloc_r+0xa8>
 8009f62:	bf00      	nop
 8009f64:	2400107c 	.word	0x2400107c

08009f68 <__malloc_lock>:
 8009f68:	4801      	ldr	r0, [pc, #4]	@ (8009f70 <__malloc_lock+0x8>)
 8009f6a:	f7ff bf01 	b.w	8009d70 <__retarget_lock_acquire_recursive>
 8009f6e:	bf00      	nop
 8009f70:	24001074 	.word	0x24001074

08009f74 <__malloc_unlock>:
 8009f74:	4801      	ldr	r0, [pc, #4]	@ (8009f7c <__malloc_unlock+0x8>)
 8009f76:	f7ff befc 	b.w	8009d72 <__retarget_lock_release_recursive>
 8009f7a:	bf00      	nop
 8009f7c:	24001074 	.word	0x24001074

08009f80 <__ssputs_r>:
 8009f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f84:	688e      	ldr	r6, [r1, #8]
 8009f86:	461f      	mov	r7, r3
 8009f88:	42be      	cmp	r6, r7
 8009f8a:	680b      	ldr	r3, [r1, #0]
 8009f8c:	4682      	mov	sl, r0
 8009f8e:	460c      	mov	r4, r1
 8009f90:	4690      	mov	r8, r2
 8009f92:	d82d      	bhi.n	8009ff0 <__ssputs_r+0x70>
 8009f94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009f9c:	d026      	beq.n	8009fec <__ssputs_r+0x6c>
 8009f9e:	6965      	ldr	r5, [r4, #20]
 8009fa0:	6909      	ldr	r1, [r1, #16]
 8009fa2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009fa6:	eba3 0901 	sub.w	r9, r3, r1
 8009faa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009fae:	1c7b      	adds	r3, r7, #1
 8009fb0:	444b      	add	r3, r9
 8009fb2:	106d      	asrs	r5, r5, #1
 8009fb4:	429d      	cmp	r5, r3
 8009fb6:	bf38      	it	cc
 8009fb8:	461d      	movcc	r5, r3
 8009fba:	0553      	lsls	r3, r2, #21
 8009fbc:	d527      	bpl.n	800a00e <__ssputs_r+0x8e>
 8009fbe:	4629      	mov	r1, r5
 8009fc0:	f7ff ff52 	bl	8009e68 <_malloc_r>
 8009fc4:	4606      	mov	r6, r0
 8009fc6:	b360      	cbz	r0, 800a022 <__ssputs_r+0xa2>
 8009fc8:	6921      	ldr	r1, [r4, #16]
 8009fca:	464a      	mov	r2, r9
 8009fcc:	f7ff fed2 	bl	8009d74 <memcpy>
 8009fd0:	89a3      	ldrh	r3, [r4, #12]
 8009fd2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009fd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009fda:	81a3      	strh	r3, [r4, #12]
 8009fdc:	6126      	str	r6, [r4, #16]
 8009fde:	6165      	str	r5, [r4, #20]
 8009fe0:	444e      	add	r6, r9
 8009fe2:	eba5 0509 	sub.w	r5, r5, r9
 8009fe6:	6026      	str	r6, [r4, #0]
 8009fe8:	60a5      	str	r5, [r4, #8]
 8009fea:	463e      	mov	r6, r7
 8009fec:	42be      	cmp	r6, r7
 8009fee:	d900      	bls.n	8009ff2 <__ssputs_r+0x72>
 8009ff0:	463e      	mov	r6, r7
 8009ff2:	6820      	ldr	r0, [r4, #0]
 8009ff4:	4632      	mov	r2, r6
 8009ff6:	4641      	mov	r1, r8
 8009ff8:	f000 faa6 	bl	800a548 <memmove>
 8009ffc:	68a3      	ldr	r3, [r4, #8]
 8009ffe:	1b9b      	subs	r3, r3, r6
 800a000:	60a3      	str	r3, [r4, #8]
 800a002:	6823      	ldr	r3, [r4, #0]
 800a004:	4433      	add	r3, r6
 800a006:	6023      	str	r3, [r4, #0]
 800a008:	2000      	movs	r0, #0
 800a00a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a00e:	462a      	mov	r2, r5
 800a010:	f000 fac4 	bl	800a59c <_realloc_r>
 800a014:	4606      	mov	r6, r0
 800a016:	2800      	cmp	r0, #0
 800a018:	d1e0      	bne.n	8009fdc <__ssputs_r+0x5c>
 800a01a:	6921      	ldr	r1, [r4, #16]
 800a01c:	4650      	mov	r0, sl
 800a01e:	f7ff feb7 	bl	8009d90 <_free_r>
 800a022:	230c      	movs	r3, #12
 800a024:	f8ca 3000 	str.w	r3, [sl]
 800a028:	89a3      	ldrh	r3, [r4, #12]
 800a02a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a02e:	81a3      	strh	r3, [r4, #12]
 800a030:	f04f 30ff 	mov.w	r0, #4294967295
 800a034:	e7e9      	b.n	800a00a <__ssputs_r+0x8a>
	...

0800a038 <_svfiprintf_r>:
 800a038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a03c:	4698      	mov	r8, r3
 800a03e:	898b      	ldrh	r3, [r1, #12]
 800a040:	061b      	lsls	r3, r3, #24
 800a042:	b09d      	sub	sp, #116	@ 0x74
 800a044:	4607      	mov	r7, r0
 800a046:	460d      	mov	r5, r1
 800a048:	4614      	mov	r4, r2
 800a04a:	d510      	bpl.n	800a06e <_svfiprintf_r+0x36>
 800a04c:	690b      	ldr	r3, [r1, #16]
 800a04e:	b973      	cbnz	r3, 800a06e <_svfiprintf_r+0x36>
 800a050:	2140      	movs	r1, #64	@ 0x40
 800a052:	f7ff ff09 	bl	8009e68 <_malloc_r>
 800a056:	6028      	str	r0, [r5, #0]
 800a058:	6128      	str	r0, [r5, #16]
 800a05a:	b930      	cbnz	r0, 800a06a <_svfiprintf_r+0x32>
 800a05c:	230c      	movs	r3, #12
 800a05e:	603b      	str	r3, [r7, #0]
 800a060:	f04f 30ff 	mov.w	r0, #4294967295
 800a064:	b01d      	add	sp, #116	@ 0x74
 800a066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a06a:	2340      	movs	r3, #64	@ 0x40
 800a06c:	616b      	str	r3, [r5, #20]
 800a06e:	2300      	movs	r3, #0
 800a070:	9309      	str	r3, [sp, #36]	@ 0x24
 800a072:	2320      	movs	r3, #32
 800a074:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a078:	f8cd 800c 	str.w	r8, [sp, #12]
 800a07c:	2330      	movs	r3, #48	@ 0x30
 800a07e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a21c <_svfiprintf_r+0x1e4>
 800a082:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a086:	f04f 0901 	mov.w	r9, #1
 800a08a:	4623      	mov	r3, r4
 800a08c:	469a      	mov	sl, r3
 800a08e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a092:	b10a      	cbz	r2, 800a098 <_svfiprintf_r+0x60>
 800a094:	2a25      	cmp	r2, #37	@ 0x25
 800a096:	d1f9      	bne.n	800a08c <_svfiprintf_r+0x54>
 800a098:	ebba 0b04 	subs.w	fp, sl, r4
 800a09c:	d00b      	beq.n	800a0b6 <_svfiprintf_r+0x7e>
 800a09e:	465b      	mov	r3, fp
 800a0a0:	4622      	mov	r2, r4
 800a0a2:	4629      	mov	r1, r5
 800a0a4:	4638      	mov	r0, r7
 800a0a6:	f7ff ff6b 	bl	8009f80 <__ssputs_r>
 800a0aa:	3001      	adds	r0, #1
 800a0ac:	f000 80a7 	beq.w	800a1fe <_svfiprintf_r+0x1c6>
 800a0b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0b2:	445a      	add	r2, fp
 800a0b4:	9209      	str	r2, [sp, #36]	@ 0x24
 800a0b6:	f89a 3000 	ldrb.w	r3, [sl]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	f000 809f 	beq.w	800a1fe <_svfiprintf_r+0x1c6>
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	f04f 32ff 	mov.w	r2, #4294967295
 800a0c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a0ca:	f10a 0a01 	add.w	sl, sl, #1
 800a0ce:	9304      	str	r3, [sp, #16]
 800a0d0:	9307      	str	r3, [sp, #28]
 800a0d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a0d6:	931a      	str	r3, [sp, #104]	@ 0x68
 800a0d8:	4654      	mov	r4, sl
 800a0da:	2205      	movs	r2, #5
 800a0dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0e0:	484e      	ldr	r0, [pc, #312]	@ (800a21c <_svfiprintf_r+0x1e4>)
 800a0e2:	f7f6 f8fd 	bl	80002e0 <memchr>
 800a0e6:	9a04      	ldr	r2, [sp, #16]
 800a0e8:	b9d8      	cbnz	r0, 800a122 <_svfiprintf_r+0xea>
 800a0ea:	06d0      	lsls	r0, r2, #27
 800a0ec:	bf44      	itt	mi
 800a0ee:	2320      	movmi	r3, #32
 800a0f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a0f4:	0711      	lsls	r1, r2, #28
 800a0f6:	bf44      	itt	mi
 800a0f8:	232b      	movmi	r3, #43	@ 0x2b
 800a0fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a0fe:	f89a 3000 	ldrb.w	r3, [sl]
 800a102:	2b2a      	cmp	r3, #42	@ 0x2a
 800a104:	d015      	beq.n	800a132 <_svfiprintf_r+0xfa>
 800a106:	9a07      	ldr	r2, [sp, #28]
 800a108:	4654      	mov	r4, sl
 800a10a:	2000      	movs	r0, #0
 800a10c:	f04f 0c0a 	mov.w	ip, #10
 800a110:	4621      	mov	r1, r4
 800a112:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a116:	3b30      	subs	r3, #48	@ 0x30
 800a118:	2b09      	cmp	r3, #9
 800a11a:	d94b      	bls.n	800a1b4 <_svfiprintf_r+0x17c>
 800a11c:	b1b0      	cbz	r0, 800a14c <_svfiprintf_r+0x114>
 800a11e:	9207      	str	r2, [sp, #28]
 800a120:	e014      	b.n	800a14c <_svfiprintf_r+0x114>
 800a122:	eba0 0308 	sub.w	r3, r0, r8
 800a126:	fa09 f303 	lsl.w	r3, r9, r3
 800a12a:	4313      	orrs	r3, r2
 800a12c:	9304      	str	r3, [sp, #16]
 800a12e:	46a2      	mov	sl, r4
 800a130:	e7d2      	b.n	800a0d8 <_svfiprintf_r+0xa0>
 800a132:	9b03      	ldr	r3, [sp, #12]
 800a134:	1d19      	adds	r1, r3, #4
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	9103      	str	r1, [sp, #12]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	bfbb      	ittet	lt
 800a13e:	425b      	neglt	r3, r3
 800a140:	f042 0202 	orrlt.w	r2, r2, #2
 800a144:	9307      	strge	r3, [sp, #28]
 800a146:	9307      	strlt	r3, [sp, #28]
 800a148:	bfb8      	it	lt
 800a14a:	9204      	strlt	r2, [sp, #16]
 800a14c:	7823      	ldrb	r3, [r4, #0]
 800a14e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a150:	d10a      	bne.n	800a168 <_svfiprintf_r+0x130>
 800a152:	7863      	ldrb	r3, [r4, #1]
 800a154:	2b2a      	cmp	r3, #42	@ 0x2a
 800a156:	d132      	bne.n	800a1be <_svfiprintf_r+0x186>
 800a158:	9b03      	ldr	r3, [sp, #12]
 800a15a:	1d1a      	adds	r2, r3, #4
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	9203      	str	r2, [sp, #12]
 800a160:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a164:	3402      	adds	r4, #2
 800a166:	9305      	str	r3, [sp, #20]
 800a168:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a22c <_svfiprintf_r+0x1f4>
 800a16c:	7821      	ldrb	r1, [r4, #0]
 800a16e:	2203      	movs	r2, #3
 800a170:	4650      	mov	r0, sl
 800a172:	f7f6 f8b5 	bl	80002e0 <memchr>
 800a176:	b138      	cbz	r0, 800a188 <_svfiprintf_r+0x150>
 800a178:	9b04      	ldr	r3, [sp, #16]
 800a17a:	eba0 000a 	sub.w	r0, r0, sl
 800a17e:	2240      	movs	r2, #64	@ 0x40
 800a180:	4082      	lsls	r2, r0
 800a182:	4313      	orrs	r3, r2
 800a184:	3401      	adds	r4, #1
 800a186:	9304      	str	r3, [sp, #16]
 800a188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a18c:	4824      	ldr	r0, [pc, #144]	@ (800a220 <_svfiprintf_r+0x1e8>)
 800a18e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a192:	2206      	movs	r2, #6
 800a194:	f7f6 f8a4 	bl	80002e0 <memchr>
 800a198:	2800      	cmp	r0, #0
 800a19a:	d036      	beq.n	800a20a <_svfiprintf_r+0x1d2>
 800a19c:	4b21      	ldr	r3, [pc, #132]	@ (800a224 <_svfiprintf_r+0x1ec>)
 800a19e:	bb1b      	cbnz	r3, 800a1e8 <_svfiprintf_r+0x1b0>
 800a1a0:	9b03      	ldr	r3, [sp, #12]
 800a1a2:	3307      	adds	r3, #7
 800a1a4:	f023 0307 	bic.w	r3, r3, #7
 800a1a8:	3308      	adds	r3, #8
 800a1aa:	9303      	str	r3, [sp, #12]
 800a1ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1ae:	4433      	add	r3, r6
 800a1b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1b2:	e76a      	b.n	800a08a <_svfiprintf_r+0x52>
 800a1b4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a1b8:	460c      	mov	r4, r1
 800a1ba:	2001      	movs	r0, #1
 800a1bc:	e7a8      	b.n	800a110 <_svfiprintf_r+0xd8>
 800a1be:	2300      	movs	r3, #0
 800a1c0:	3401      	adds	r4, #1
 800a1c2:	9305      	str	r3, [sp, #20]
 800a1c4:	4619      	mov	r1, r3
 800a1c6:	f04f 0c0a 	mov.w	ip, #10
 800a1ca:	4620      	mov	r0, r4
 800a1cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a1d0:	3a30      	subs	r2, #48	@ 0x30
 800a1d2:	2a09      	cmp	r2, #9
 800a1d4:	d903      	bls.n	800a1de <_svfiprintf_r+0x1a6>
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d0c6      	beq.n	800a168 <_svfiprintf_r+0x130>
 800a1da:	9105      	str	r1, [sp, #20]
 800a1dc:	e7c4      	b.n	800a168 <_svfiprintf_r+0x130>
 800a1de:	fb0c 2101 	mla	r1, ip, r1, r2
 800a1e2:	4604      	mov	r4, r0
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	e7f0      	b.n	800a1ca <_svfiprintf_r+0x192>
 800a1e8:	ab03      	add	r3, sp, #12
 800a1ea:	9300      	str	r3, [sp, #0]
 800a1ec:	462a      	mov	r2, r5
 800a1ee:	4b0e      	ldr	r3, [pc, #56]	@ (800a228 <_svfiprintf_r+0x1f0>)
 800a1f0:	a904      	add	r1, sp, #16
 800a1f2:	4638      	mov	r0, r7
 800a1f4:	f3af 8000 	nop.w
 800a1f8:	1c42      	adds	r2, r0, #1
 800a1fa:	4606      	mov	r6, r0
 800a1fc:	d1d6      	bne.n	800a1ac <_svfiprintf_r+0x174>
 800a1fe:	89ab      	ldrh	r3, [r5, #12]
 800a200:	065b      	lsls	r3, r3, #25
 800a202:	f53f af2d 	bmi.w	800a060 <_svfiprintf_r+0x28>
 800a206:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a208:	e72c      	b.n	800a064 <_svfiprintf_r+0x2c>
 800a20a:	ab03      	add	r3, sp, #12
 800a20c:	9300      	str	r3, [sp, #0]
 800a20e:	462a      	mov	r2, r5
 800a210:	4b05      	ldr	r3, [pc, #20]	@ (800a228 <_svfiprintf_r+0x1f0>)
 800a212:	a904      	add	r1, sp, #16
 800a214:	4638      	mov	r0, r7
 800a216:	f000 f879 	bl	800a30c <_printf_i>
 800a21a:	e7ed      	b.n	800a1f8 <_svfiprintf_r+0x1c0>
 800a21c:	0800acc8 	.word	0x0800acc8
 800a220:	0800acd2 	.word	0x0800acd2
 800a224:	00000000 	.word	0x00000000
 800a228:	08009f81 	.word	0x08009f81
 800a22c:	0800acce 	.word	0x0800acce

0800a230 <_printf_common>:
 800a230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a234:	4616      	mov	r6, r2
 800a236:	4698      	mov	r8, r3
 800a238:	688a      	ldr	r2, [r1, #8]
 800a23a:	690b      	ldr	r3, [r1, #16]
 800a23c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a240:	4293      	cmp	r3, r2
 800a242:	bfb8      	it	lt
 800a244:	4613      	movlt	r3, r2
 800a246:	6033      	str	r3, [r6, #0]
 800a248:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a24c:	4607      	mov	r7, r0
 800a24e:	460c      	mov	r4, r1
 800a250:	b10a      	cbz	r2, 800a256 <_printf_common+0x26>
 800a252:	3301      	adds	r3, #1
 800a254:	6033      	str	r3, [r6, #0]
 800a256:	6823      	ldr	r3, [r4, #0]
 800a258:	0699      	lsls	r1, r3, #26
 800a25a:	bf42      	ittt	mi
 800a25c:	6833      	ldrmi	r3, [r6, #0]
 800a25e:	3302      	addmi	r3, #2
 800a260:	6033      	strmi	r3, [r6, #0]
 800a262:	6825      	ldr	r5, [r4, #0]
 800a264:	f015 0506 	ands.w	r5, r5, #6
 800a268:	d106      	bne.n	800a278 <_printf_common+0x48>
 800a26a:	f104 0a19 	add.w	sl, r4, #25
 800a26e:	68e3      	ldr	r3, [r4, #12]
 800a270:	6832      	ldr	r2, [r6, #0]
 800a272:	1a9b      	subs	r3, r3, r2
 800a274:	42ab      	cmp	r3, r5
 800a276:	dc26      	bgt.n	800a2c6 <_printf_common+0x96>
 800a278:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a27c:	6822      	ldr	r2, [r4, #0]
 800a27e:	3b00      	subs	r3, #0
 800a280:	bf18      	it	ne
 800a282:	2301      	movne	r3, #1
 800a284:	0692      	lsls	r2, r2, #26
 800a286:	d42b      	bmi.n	800a2e0 <_printf_common+0xb0>
 800a288:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a28c:	4641      	mov	r1, r8
 800a28e:	4638      	mov	r0, r7
 800a290:	47c8      	blx	r9
 800a292:	3001      	adds	r0, #1
 800a294:	d01e      	beq.n	800a2d4 <_printf_common+0xa4>
 800a296:	6823      	ldr	r3, [r4, #0]
 800a298:	6922      	ldr	r2, [r4, #16]
 800a29a:	f003 0306 	and.w	r3, r3, #6
 800a29e:	2b04      	cmp	r3, #4
 800a2a0:	bf02      	ittt	eq
 800a2a2:	68e5      	ldreq	r5, [r4, #12]
 800a2a4:	6833      	ldreq	r3, [r6, #0]
 800a2a6:	1aed      	subeq	r5, r5, r3
 800a2a8:	68a3      	ldr	r3, [r4, #8]
 800a2aa:	bf0c      	ite	eq
 800a2ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a2b0:	2500      	movne	r5, #0
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	bfc4      	itt	gt
 800a2b6:	1a9b      	subgt	r3, r3, r2
 800a2b8:	18ed      	addgt	r5, r5, r3
 800a2ba:	2600      	movs	r6, #0
 800a2bc:	341a      	adds	r4, #26
 800a2be:	42b5      	cmp	r5, r6
 800a2c0:	d11a      	bne.n	800a2f8 <_printf_common+0xc8>
 800a2c2:	2000      	movs	r0, #0
 800a2c4:	e008      	b.n	800a2d8 <_printf_common+0xa8>
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	4652      	mov	r2, sl
 800a2ca:	4641      	mov	r1, r8
 800a2cc:	4638      	mov	r0, r7
 800a2ce:	47c8      	blx	r9
 800a2d0:	3001      	adds	r0, #1
 800a2d2:	d103      	bne.n	800a2dc <_printf_common+0xac>
 800a2d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a2d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2dc:	3501      	adds	r5, #1
 800a2de:	e7c6      	b.n	800a26e <_printf_common+0x3e>
 800a2e0:	18e1      	adds	r1, r4, r3
 800a2e2:	1c5a      	adds	r2, r3, #1
 800a2e4:	2030      	movs	r0, #48	@ 0x30
 800a2e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a2ea:	4422      	add	r2, r4
 800a2ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a2f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a2f4:	3302      	adds	r3, #2
 800a2f6:	e7c7      	b.n	800a288 <_printf_common+0x58>
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	4622      	mov	r2, r4
 800a2fc:	4641      	mov	r1, r8
 800a2fe:	4638      	mov	r0, r7
 800a300:	47c8      	blx	r9
 800a302:	3001      	adds	r0, #1
 800a304:	d0e6      	beq.n	800a2d4 <_printf_common+0xa4>
 800a306:	3601      	adds	r6, #1
 800a308:	e7d9      	b.n	800a2be <_printf_common+0x8e>
	...

0800a30c <_printf_i>:
 800a30c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a310:	7e0f      	ldrb	r7, [r1, #24]
 800a312:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a314:	2f78      	cmp	r7, #120	@ 0x78
 800a316:	4691      	mov	r9, r2
 800a318:	4680      	mov	r8, r0
 800a31a:	460c      	mov	r4, r1
 800a31c:	469a      	mov	sl, r3
 800a31e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a322:	d807      	bhi.n	800a334 <_printf_i+0x28>
 800a324:	2f62      	cmp	r7, #98	@ 0x62
 800a326:	d80a      	bhi.n	800a33e <_printf_i+0x32>
 800a328:	2f00      	cmp	r7, #0
 800a32a:	f000 80d1 	beq.w	800a4d0 <_printf_i+0x1c4>
 800a32e:	2f58      	cmp	r7, #88	@ 0x58
 800a330:	f000 80b8 	beq.w	800a4a4 <_printf_i+0x198>
 800a334:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a338:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a33c:	e03a      	b.n	800a3b4 <_printf_i+0xa8>
 800a33e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a342:	2b15      	cmp	r3, #21
 800a344:	d8f6      	bhi.n	800a334 <_printf_i+0x28>
 800a346:	a101      	add	r1, pc, #4	@ (adr r1, 800a34c <_printf_i+0x40>)
 800a348:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a34c:	0800a3a5 	.word	0x0800a3a5
 800a350:	0800a3b9 	.word	0x0800a3b9
 800a354:	0800a335 	.word	0x0800a335
 800a358:	0800a335 	.word	0x0800a335
 800a35c:	0800a335 	.word	0x0800a335
 800a360:	0800a335 	.word	0x0800a335
 800a364:	0800a3b9 	.word	0x0800a3b9
 800a368:	0800a335 	.word	0x0800a335
 800a36c:	0800a335 	.word	0x0800a335
 800a370:	0800a335 	.word	0x0800a335
 800a374:	0800a335 	.word	0x0800a335
 800a378:	0800a4b7 	.word	0x0800a4b7
 800a37c:	0800a3e3 	.word	0x0800a3e3
 800a380:	0800a471 	.word	0x0800a471
 800a384:	0800a335 	.word	0x0800a335
 800a388:	0800a335 	.word	0x0800a335
 800a38c:	0800a4d9 	.word	0x0800a4d9
 800a390:	0800a335 	.word	0x0800a335
 800a394:	0800a3e3 	.word	0x0800a3e3
 800a398:	0800a335 	.word	0x0800a335
 800a39c:	0800a335 	.word	0x0800a335
 800a3a0:	0800a479 	.word	0x0800a479
 800a3a4:	6833      	ldr	r3, [r6, #0]
 800a3a6:	1d1a      	adds	r2, r3, #4
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	6032      	str	r2, [r6, #0]
 800a3ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a3b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a3b4:	2301      	movs	r3, #1
 800a3b6:	e09c      	b.n	800a4f2 <_printf_i+0x1e6>
 800a3b8:	6833      	ldr	r3, [r6, #0]
 800a3ba:	6820      	ldr	r0, [r4, #0]
 800a3bc:	1d19      	adds	r1, r3, #4
 800a3be:	6031      	str	r1, [r6, #0]
 800a3c0:	0606      	lsls	r6, r0, #24
 800a3c2:	d501      	bpl.n	800a3c8 <_printf_i+0xbc>
 800a3c4:	681d      	ldr	r5, [r3, #0]
 800a3c6:	e003      	b.n	800a3d0 <_printf_i+0xc4>
 800a3c8:	0645      	lsls	r5, r0, #25
 800a3ca:	d5fb      	bpl.n	800a3c4 <_printf_i+0xb8>
 800a3cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a3d0:	2d00      	cmp	r5, #0
 800a3d2:	da03      	bge.n	800a3dc <_printf_i+0xd0>
 800a3d4:	232d      	movs	r3, #45	@ 0x2d
 800a3d6:	426d      	negs	r5, r5
 800a3d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3dc:	4858      	ldr	r0, [pc, #352]	@ (800a540 <_printf_i+0x234>)
 800a3de:	230a      	movs	r3, #10
 800a3e0:	e011      	b.n	800a406 <_printf_i+0xfa>
 800a3e2:	6821      	ldr	r1, [r4, #0]
 800a3e4:	6833      	ldr	r3, [r6, #0]
 800a3e6:	0608      	lsls	r0, r1, #24
 800a3e8:	f853 5b04 	ldr.w	r5, [r3], #4
 800a3ec:	d402      	bmi.n	800a3f4 <_printf_i+0xe8>
 800a3ee:	0649      	lsls	r1, r1, #25
 800a3f0:	bf48      	it	mi
 800a3f2:	b2ad      	uxthmi	r5, r5
 800a3f4:	2f6f      	cmp	r7, #111	@ 0x6f
 800a3f6:	4852      	ldr	r0, [pc, #328]	@ (800a540 <_printf_i+0x234>)
 800a3f8:	6033      	str	r3, [r6, #0]
 800a3fa:	bf14      	ite	ne
 800a3fc:	230a      	movne	r3, #10
 800a3fe:	2308      	moveq	r3, #8
 800a400:	2100      	movs	r1, #0
 800a402:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a406:	6866      	ldr	r6, [r4, #4]
 800a408:	60a6      	str	r6, [r4, #8]
 800a40a:	2e00      	cmp	r6, #0
 800a40c:	db05      	blt.n	800a41a <_printf_i+0x10e>
 800a40e:	6821      	ldr	r1, [r4, #0]
 800a410:	432e      	orrs	r6, r5
 800a412:	f021 0104 	bic.w	r1, r1, #4
 800a416:	6021      	str	r1, [r4, #0]
 800a418:	d04b      	beq.n	800a4b2 <_printf_i+0x1a6>
 800a41a:	4616      	mov	r6, r2
 800a41c:	fbb5 f1f3 	udiv	r1, r5, r3
 800a420:	fb03 5711 	mls	r7, r3, r1, r5
 800a424:	5dc7      	ldrb	r7, [r0, r7]
 800a426:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a42a:	462f      	mov	r7, r5
 800a42c:	42bb      	cmp	r3, r7
 800a42e:	460d      	mov	r5, r1
 800a430:	d9f4      	bls.n	800a41c <_printf_i+0x110>
 800a432:	2b08      	cmp	r3, #8
 800a434:	d10b      	bne.n	800a44e <_printf_i+0x142>
 800a436:	6823      	ldr	r3, [r4, #0]
 800a438:	07df      	lsls	r7, r3, #31
 800a43a:	d508      	bpl.n	800a44e <_printf_i+0x142>
 800a43c:	6923      	ldr	r3, [r4, #16]
 800a43e:	6861      	ldr	r1, [r4, #4]
 800a440:	4299      	cmp	r1, r3
 800a442:	bfde      	ittt	le
 800a444:	2330      	movle	r3, #48	@ 0x30
 800a446:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a44a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a44e:	1b92      	subs	r2, r2, r6
 800a450:	6122      	str	r2, [r4, #16]
 800a452:	f8cd a000 	str.w	sl, [sp]
 800a456:	464b      	mov	r3, r9
 800a458:	aa03      	add	r2, sp, #12
 800a45a:	4621      	mov	r1, r4
 800a45c:	4640      	mov	r0, r8
 800a45e:	f7ff fee7 	bl	800a230 <_printf_common>
 800a462:	3001      	adds	r0, #1
 800a464:	d14a      	bne.n	800a4fc <_printf_i+0x1f0>
 800a466:	f04f 30ff 	mov.w	r0, #4294967295
 800a46a:	b004      	add	sp, #16
 800a46c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a470:	6823      	ldr	r3, [r4, #0]
 800a472:	f043 0320 	orr.w	r3, r3, #32
 800a476:	6023      	str	r3, [r4, #0]
 800a478:	4832      	ldr	r0, [pc, #200]	@ (800a544 <_printf_i+0x238>)
 800a47a:	2778      	movs	r7, #120	@ 0x78
 800a47c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a480:	6823      	ldr	r3, [r4, #0]
 800a482:	6831      	ldr	r1, [r6, #0]
 800a484:	061f      	lsls	r7, r3, #24
 800a486:	f851 5b04 	ldr.w	r5, [r1], #4
 800a48a:	d402      	bmi.n	800a492 <_printf_i+0x186>
 800a48c:	065f      	lsls	r7, r3, #25
 800a48e:	bf48      	it	mi
 800a490:	b2ad      	uxthmi	r5, r5
 800a492:	6031      	str	r1, [r6, #0]
 800a494:	07d9      	lsls	r1, r3, #31
 800a496:	bf44      	itt	mi
 800a498:	f043 0320 	orrmi.w	r3, r3, #32
 800a49c:	6023      	strmi	r3, [r4, #0]
 800a49e:	b11d      	cbz	r5, 800a4a8 <_printf_i+0x19c>
 800a4a0:	2310      	movs	r3, #16
 800a4a2:	e7ad      	b.n	800a400 <_printf_i+0xf4>
 800a4a4:	4826      	ldr	r0, [pc, #152]	@ (800a540 <_printf_i+0x234>)
 800a4a6:	e7e9      	b.n	800a47c <_printf_i+0x170>
 800a4a8:	6823      	ldr	r3, [r4, #0]
 800a4aa:	f023 0320 	bic.w	r3, r3, #32
 800a4ae:	6023      	str	r3, [r4, #0]
 800a4b0:	e7f6      	b.n	800a4a0 <_printf_i+0x194>
 800a4b2:	4616      	mov	r6, r2
 800a4b4:	e7bd      	b.n	800a432 <_printf_i+0x126>
 800a4b6:	6833      	ldr	r3, [r6, #0]
 800a4b8:	6825      	ldr	r5, [r4, #0]
 800a4ba:	6961      	ldr	r1, [r4, #20]
 800a4bc:	1d18      	adds	r0, r3, #4
 800a4be:	6030      	str	r0, [r6, #0]
 800a4c0:	062e      	lsls	r6, r5, #24
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	d501      	bpl.n	800a4ca <_printf_i+0x1be>
 800a4c6:	6019      	str	r1, [r3, #0]
 800a4c8:	e002      	b.n	800a4d0 <_printf_i+0x1c4>
 800a4ca:	0668      	lsls	r0, r5, #25
 800a4cc:	d5fb      	bpl.n	800a4c6 <_printf_i+0x1ba>
 800a4ce:	8019      	strh	r1, [r3, #0]
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	6123      	str	r3, [r4, #16]
 800a4d4:	4616      	mov	r6, r2
 800a4d6:	e7bc      	b.n	800a452 <_printf_i+0x146>
 800a4d8:	6833      	ldr	r3, [r6, #0]
 800a4da:	1d1a      	adds	r2, r3, #4
 800a4dc:	6032      	str	r2, [r6, #0]
 800a4de:	681e      	ldr	r6, [r3, #0]
 800a4e0:	6862      	ldr	r2, [r4, #4]
 800a4e2:	2100      	movs	r1, #0
 800a4e4:	4630      	mov	r0, r6
 800a4e6:	f7f5 fefb 	bl	80002e0 <memchr>
 800a4ea:	b108      	cbz	r0, 800a4f0 <_printf_i+0x1e4>
 800a4ec:	1b80      	subs	r0, r0, r6
 800a4ee:	6060      	str	r0, [r4, #4]
 800a4f0:	6863      	ldr	r3, [r4, #4]
 800a4f2:	6123      	str	r3, [r4, #16]
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4fa:	e7aa      	b.n	800a452 <_printf_i+0x146>
 800a4fc:	6923      	ldr	r3, [r4, #16]
 800a4fe:	4632      	mov	r2, r6
 800a500:	4649      	mov	r1, r9
 800a502:	4640      	mov	r0, r8
 800a504:	47d0      	blx	sl
 800a506:	3001      	adds	r0, #1
 800a508:	d0ad      	beq.n	800a466 <_printf_i+0x15a>
 800a50a:	6823      	ldr	r3, [r4, #0]
 800a50c:	079b      	lsls	r3, r3, #30
 800a50e:	d413      	bmi.n	800a538 <_printf_i+0x22c>
 800a510:	68e0      	ldr	r0, [r4, #12]
 800a512:	9b03      	ldr	r3, [sp, #12]
 800a514:	4298      	cmp	r0, r3
 800a516:	bfb8      	it	lt
 800a518:	4618      	movlt	r0, r3
 800a51a:	e7a6      	b.n	800a46a <_printf_i+0x15e>
 800a51c:	2301      	movs	r3, #1
 800a51e:	4632      	mov	r2, r6
 800a520:	4649      	mov	r1, r9
 800a522:	4640      	mov	r0, r8
 800a524:	47d0      	blx	sl
 800a526:	3001      	adds	r0, #1
 800a528:	d09d      	beq.n	800a466 <_printf_i+0x15a>
 800a52a:	3501      	adds	r5, #1
 800a52c:	68e3      	ldr	r3, [r4, #12]
 800a52e:	9903      	ldr	r1, [sp, #12]
 800a530:	1a5b      	subs	r3, r3, r1
 800a532:	42ab      	cmp	r3, r5
 800a534:	dcf2      	bgt.n	800a51c <_printf_i+0x210>
 800a536:	e7eb      	b.n	800a510 <_printf_i+0x204>
 800a538:	2500      	movs	r5, #0
 800a53a:	f104 0619 	add.w	r6, r4, #25
 800a53e:	e7f5      	b.n	800a52c <_printf_i+0x220>
 800a540:	0800acd9 	.word	0x0800acd9
 800a544:	0800acea 	.word	0x0800acea

0800a548 <memmove>:
 800a548:	4288      	cmp	r0, r1
 800a54a:	b510      	push	{r4, lr}
 800a54c:	eb01 0402 	add.w	r4, r1, r2
 800a550:	d902      	bls.n	800a558 <memmove+0x10>
 800a552:	4284      	cmp	r4, r0
 800a554:	4623      	mov	r3, r4
 800a556:	d807      	bhi.n	800a568 <memmove+0x20>
 800a558:	1e43      	subs	r3, r0, #1
 800a55a:	42a1      	cmp	r1, r4
 800a55c:	d008      	beq.n	800a570 <memmove+0x28>
 800a55e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a562:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a566:	e7f8      	b.n	800a55a <memmove+0x12>
 800a568:	4402      	add	r2, r0
 800a56a:	4601      	mov	r1, r0
 800a56c:	428a      	cmp	r2, r1
 800a56e:	d100      	bne.n	800a572 <memmove+0x2a>
 800a570:	bd10      	pop	{r4, pc}
 800a572:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a576:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a57a:	e7f7      	b.n	800a56c <memmove+0x24>

0800a57c <_sbrk_r>:
 800a57c:	b538      	push	{r3, r4, r5, lr}
 800a57e:	4d06      	ldr	r5, [pc, #24]	@ (800a598 <_sbrk_r+0x1c>)
 800a580:	2300      	movs	r3, #0
 800a582:	4604      	mov	r4, r0
 800a584:	4608      	mov	r0, r1
 800a586:	602b      	str	r3, [r5, #0]
 800a588:	f7f8 f940 	bl	800280c <_sbrk>
 800a58c:	1c43      	adds	r3, r0, #1
 800a58e:	d102      	bne.n	800a596 <_sbrk_r+0x1a>
 800a590:	682b      	ldr	r3, [r5, #0]
 800a592:	b103      	cbz	r3, 800a596 <_sbrk_r+0x1a>
 800a594:	6023      	str	r3, [r4, #0]
 800a596:	bd38      	pop	{r3, r4, r5, pc}
 800a598:	24001070 	.word	0x24001070

0800a59c <_realloc_r>:
 800a59c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5a0:	4607      	mov	r7, r0
 800a5a2:	4614      	mov	r4, r2
 800a5a4:	460d      	mov	r5, r1
 800a5a6:	b921      	cbnz	r1, 800a5b2 <_realloc_r+0x16>
 800a5a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5ac:	4611      	mov	r1, r2
 800a5ae:	f7ff bc5b 	b.w	8009e68 <_malloc_r>
 800a5b2:	b92a      	cbnz	r2, 800a5c0 <_realloc_r+0x24>
 800a5b4:	f7ff fbec 	bl	8009d90 <_free_r>
 800a5b8:	4625      	mov	r5, r4
 800a5ba:	4628      	mov	r0, r5
 800a5bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5c0:	f000 f81a 	bl	800a5f8 <_malloc_usable_size_r>
 800a5c4:	4284      	cmp	r4, r0
 800a5c6:	4606      	mov	r6, r0
 800a5c8:	d802      	bhi.n	800a5d0 <_realloc_r+0x34>
 800a5ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a5ce:	d8f4      	bhi.n	800a5ba <_realloc_r+0x1e>
 800a5d0:	4621      	mov	r1, r4
 800a5d2:	4638      	mov	r0, r7
 800a5d4:	f7ff fc48 	bl	8009e68 <_malloc_r>
 800a5d8:	4680      	mov	r8, r0
 800a5da:	b908      	cbnz	r0, 800a5e0 <_realloc_r+0x44>
 800a5dc:	4645      	mov	r5, r8
 800a5de:	e7ec      	b.n	800a5ba <_realloc_r+0x1e>
 800a5e0:	42b4      	cmp	r4, r6
 800a5e2:	4622      	mov	r2, r4
 800a5e4:	4629      	mov	r1, r5
 800a5e6:	bf28      	it	cs
 800a5e8:	4632      	movcs	r2, r6
 800a5ea:	f7ff fbc3 	bl	8009d74 <memcpy>
 800a5ee:	4629      	mov	r1, r5
 800a5f0:	4638      	mov	r0, r7
 800a5f2:	f7ff fbcd 	bl	8009d90 <_free_r>
 800a5f6:	e7f1      	b.n	800a5dc <_realloc_r+0x40>

0800a5f8 <_malloc_usable_size_r>:
 800a5f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5fc:	1f18      	subs	r0, r3, #4
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	bfbc      	itt	lt
 800a602:	580b      	ldrlt	r3, [r1, r0]
 800a604:	18c0      	addlt	r0, r0, r3
 800a606:	4770      	bx	lr

0800a608 <logf>:
 800a608:	ee10 3a10 	vmov	r3, s0
 800a60c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800a610:	b410      	push	{r4}
 800a612:	d055      	beq.n	800a6c0 <logf+0xb8>
 800a614:	f5a3 0200 	sub.w	r2, r3, #8388608	@ 0x800000
 800a618:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800a61c:	d31a      	bcc.n	800a654 <logf+0x4c>
 800a61e:	005a      	lsls	r2, r3, #1
 800a620:	d104      	bne.n	800a62c <logf+0x24>
 800a622:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a626:	2001      	movs	r0, #1
 800a628:	f000 b862 	b.w	800a6f0 <__math_divzerof>
 800a62c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a630:	d043      	beq.n	800a6ba <logf+0xb2>
 800a632:	2b00      	cmp	r3, #0
 800a634:	db02      	blt.n	800a63c <logf+0x34>
 800a636:	f1b2 4f7f 	cmp.w	r2, #4278190080	@ 0xff000000
 800a63a:	d303      	bcc.n	800a644 <logf+0x3c>
 800a63c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a640:	f000 b868 	b.w	800a714 <__math_invalidf>
 800a644:	eddf 7a20 	vldr	s15, [pc, #128]	@ 800a6c8 <logf+0xc0>
 800a648:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a64c:	ee10 3a10 	vmov	r3, s0
 800a650:	f1a3 6338 	sub.w	r3, r3, #192937984	@ 0xb800000
 800a654:	f103 4240 	add.w	r2, r3, #3221225472	@ 0xc0000000
 800a658:	491c      	ldr	r1, [pc, #112]	@ (800a6cc <logf+0xc4>)
 800a65a:	eebf 0b00 	vmov.f64	d0, #240	@ 0xbf800000 -1.0
 800a65e:	f502 024d 	add.w	r2, r2, #13434880	@ 0xcd0000
 800a662:	f3c2 40c3 	ubfx	r0, r2, #19, #4
 800a666:	0dd4      	lsrs	r4, r2, #23
 800a668:	eb01 1000 	add.w	r0, r1, r0, lsl #4
 800a66c:	05e4      	lsls	r4, r4, #23
 800a66e:	ed90 5b00 	vldr	d5, [r0]
 800a672:	1b1b      	subs	r3, r3, r4
 800a674:	ee07 3a90 	vmov	s15, r3
 800a678:	ed90 6b02 	vldr	d6, [r0, #8]
 800a67c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800a680:	15d2      	asrs	r2, r2, #23
 800a682:	eea5 0b07 	vfma.f64	d0, d5, d7
 800a686:	ed91 5b40 	vldr	d5, [r1, #256]	@ 0x100
 800a68a:	ee20 4b00 	vmul.f64	d4, d0, d0
 800a68e:	ee07 2a90 	vmov	s15, r2
 800a692:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a696:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a69a:	ed91 5b44 	vldr	d5, [r1, #272]	@ 0x110
 800a69e:	ed91 7b46 	vldr	d7, [r1, #280]	@ 0x118
 800a6a2:	eea5 7b00 	vfma.f64	d7, d5, d0
 800a6a6:	ed91 5b42 	vldr	d5, [r1, #264]	@ 0x108
 800a6aa:	ee30 0b06 	vadd.f64	d0, d0, d6
 800a6ae:	eea5 7b04 	vfma.f64	d7, d5, d4
 800a6b2:	eea4 0b07 	vfma.f64	d0, d4, d7
 800a6b6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800a6ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6be:	4770      	bx	lr
 800a6c0:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 800a6d0 <logf+0xc8>
 800a6c4:	e7f9      	b.n	800a6ba <logf+0xb2>
 800a6c6:	bf00      	nop
 800a6c8:	4b000000 	.word	0x4b000000
 800a6cc:	0800ad00 	.word	0x0800ad00
 800a6d0:	00000000 	.word	0x00000000

0800a6d4 <with_errnof>:
 800a6d4:	b510      	push	{r4, lr}
 800a6d6:	ed2d 8b02 	vpush	{d8}
 800a6da:	eeb0 8a40 	vmov.f32	s16, s0
 800a6de:	4604      	mov	r4, r0
 800a6e0:	f7ff fb1c 	bl	8009d1c <__errno>
 800a6e4:	eeb0 0a48 	vmov.f32	s0, s16
 800a6e8:	ecbd 8b02 	vpop	{d8}
 800a6ec:	6004      	str	r4, [r0, #0]
 800a6ee:	bd10      	pop	{r4, pc}

0800a6f0 <__math_divzerof>:
 800a6f0:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 800a710 <__math_divzerof+0x20>
 800a6f4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800a6f8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800a6fc:	2800      	cmp	r0, #0
 800a6fe:	f04f 0022 	mov.w	r0, #34	@ 0x22
 800a702:	fe47 7a87 	vseleq.f32	s15, s15, s14
 800a706:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800a70a:	f7ff bfe3 	b.w	800a6d4 <with_errnof>
 800a70e:	bf00      	nop
 800a710:	00000000 	.word	0x00000000

0800a714 <__math_invalidf>:
 800a714:	eef0 7a40 	vmov.f32	s15, s0
 800a718:	ee30 7a40 	vsub.f32	s14, s0, s0
 800a71c:	eef4 7a67 	vcmp.f32	s15, s15
 800a720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a724:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800a728:	d602      	bvs.n	800a730 <__math_invalidf+0x1c>
 800a72a:	2021      	movs	r0, #33	@ 0x21
 800a72c:	f7ff bfd2 	b.w	800a6d4 <with_errnof>
 800a730:	4770      	bx	lr
	...

0800a734 <_init>:
 800a734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a736:	bf00      	nop
 800a738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a73a:	bc08      	pop	{r3}
 800a73c:	469e      	mov	lr, r3
 800a73e:	4770      	bx	lr

0800a740 <_fini>:
 800a740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a742:	bf00      	nop
 800a744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a746:	bc08      	pop	{r3}
 800a748:	469e      	mov	lr, r3
 800a74a:	4770      	bx	lr
