m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor/simulation/modelsim
vadder
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1700762286
!i10b 1
!s100 c32o=?_z3kAMKHW:OB^R51
Ij]V^z7n]`hU0]nSmcCPmo0
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 !s105 MyARM_MultiCycle_sv_unit
S1
R0
Z5 w1700761849
Z6 8C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor/MyARM_MultiCycle.sv
Z7 FC:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor/MyARM_MultiCycle.sv
L0 381
Z8 OV;L;10.5b;63
r1
!s85 0
31
Z9 !s108 1700762286.000000
Z10 !s107 C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor/MyARM_MultiCycle.sv|
Z11 !s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor|C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor/MyARM_MultiCycle.sv|
!i113 1
Z12 o-sv -work work
Z13 !s92 -sv -work work +incdir+C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor
Z14 tCvgOpt 0
valu
R1
R2
!i10b 1
!s100 c98cYKj?k9Md23nzJhm8^1
I8VCo^>=BFh`@aLi>P[A=:3
R3
R4
S1
R0
R5
R6
R7
L0 416
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
varm
R1
R2
!i10b 1
!s100 cHd46T]CQNQTW5IfL@]U93
Ia@0YbHbEKnAFlA<[V?XbD2
R3
R4
S1
R0
R5
R6
R7
L0 61
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vcondcheck
R1
R2
!i10b 1
!s100 b9@N=eicHj3`i@a;eJj6m3
IjkTNZ<VH>CR?_[B3<i@@a3
R3
R4
S1
R0
R5
R6
R7
L0 256
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vcondlogic
R1
R2
!i10b 1
!s100 PfG:?nP=K5DUX4Z@U0BDA0
I[_nF@iGTf95D5ZLFjj5ij0
R3
R4
S1
R0
R5
R6
R7
L0 233
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vcontroller
R1
R2
!i10b 1
!s100 bPi<Pb^a0Y`g3;UZGObh82
IJIo_Ff7Ie;V2Q4EYATZF:0
R3
R4
S1
R0
R5
R6
R7
L0 85
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vdatapath
R1
R2
!i10b 1
!s100 ehaCPI0IhG]V8HPMbkkLI1
IomQljG66WR_OHX;;mPN<a2
R3
R4
S1
R0
R5
R6
R7
L0 287
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vdecode
R1
R2
!i10b 1
!s100 lNF_S`IcK2^VS<aIkSI^92
I92Me=[j?5YIejm=SYeIJ93
R3
R4
S1
R0
R5
R6
R7
L0 113
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vextend
R1
R2
!i10b 1
!s100 hH;6P0B_4lYfeR5;6Q?hE2
I04zVj`1d5aiGFTI<DPCnL2
R3
R4
S1
R0
R5
R6
R7
L0 365
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vflopenr
R1
R2
!i10b 1
!s100 4z]m5iYTd;00HfK401I;l2
I6@@kmReTDh]So0bIYO8L63
R3
R4
S1
R0
R5
R6
R7
L0 388
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vflopr
R1
R2
!i10b 1
!s100 8NUY2@K5<;=47Lo>:>mQ;3
Im@VCAf3>Ra__la6^73CaK2
R3
R4
S1
R0
R5
R6
R7
L0 398
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vmainfsm
R1
R2
!i10b 1
!s100 FL_aVz;ORieJz2EbHaH0n2
I5WV;OMV13IeDP]h[o]Mh21
R3
R4
S1
R0
R5
R6
R7
L0 161
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vmem
R1
R2
!i10b 1
!s100 =I9CiL29ebjG1cP>EB@6Z2
I==8>B[aS9o1]lCZ@MKMZ>0
R3
Z15 !s105 MyDE0_Nano_sv_unit
S1
R0
Z16 w1700756116
Z17 8C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor/MyDE0_Nano.sv
Z18 FC:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor/MyDE0_Nano.sv
L0 89
R8
r1
!s85 0
31
R9
Z19 !s107 C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor/MyDE0_Nano.sv|
Z20 !s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor|C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor/MyDE0_Nano.sv|
!i113 1
R12
R13
R14
vmux2
R1
R2
!i10b 1
!s100 0^EzHO]5@lo1HbWiDa5_k3
I]idiP[lJb8?gjf0DenEOH1
R3
R4
S1
R0
R5
R6
R7
L0 408
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vmux3
R1
R2
!i10b 1
!s100 e3_gzLog>5]dUHBO94h;i0
I2b0dZ6kZnIM3@2lEaNf?=2
R3
R4
S1
R0
R5
R6
R7
L0 336
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vMyDE0_Nano
R1
R2
!i10b 1
!s100 407HTMAM^a0P=Wg9]ED?Q0
I;PEbc4TiFFTcIAaF=Qgm60
R3
R15
S1
R0
R16
R17
R18
L0 6
R8
r1
!s85 0
31
R9
R19
R20
!i113 1
R12
R13
R14
n@my@d@e0_@nano
vMyTestbench
R1
R2
!i10b 1
!s100 ;hh1Qgo6Nec2i9e9_XWX_3
IIGe3a9[E=ZJdDW<lF@LkO2
R3
!s105 MyTestbench_sv_unit
S1
R0
R16
8C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor/MyTestbench.sv
FC:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor/MyTestbench.sv
L0 1
R8
r1
!s85 0
31
R9
!s107 C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor/MyTestbench.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor|C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2022/LELEC2531_MultiCycleProcessor/MyTestbench.sv|
!i113 1
R12
R13
R14
n@my@testbench
vregfile
R1
R2
!i10b 1
!s100 6H7C1N>dAkSXi]5:O3H]=1
IhNB[l5_0^KRGg_eMFe:Ug2
R3
R4
S1
R0
R5
R6
R7
L0 345
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
