
RGB_Keyboard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040d4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08004264  08004264  00014264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080043c4  080043c4  000143c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080043cc  080043cc  000143cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080043d0  080043d0  000143d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000017c  20000000  080043d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002017c  2**0
                  CONTENTS
  8 .bss          000008c4  2000017c  2000017c  0002017c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000a40  20000a40  0002017c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 11 .debug_info   00020501  00000000  00000000  000201ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004081  00000000  00000000  000406ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00009c4f  00000000  00000000  0004472e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000dd0  00000000  00000000  0004e380  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f70  00000000  00000000  0004f150  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00008bc8  00000000  00000000  000500c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000528d  00000000  00000000  00058c88  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0005df15  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002f44  00000000  00000000  0005df94  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         0000009c  00000000  00000000  00060ed8  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      0000014d  00000000  00000000  00060f74  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000017c 	.word	0x2000017c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800424c 	.word	0x0800424c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000180 	.word	0x20000180
 80001cc:	0800424c 	.word	0x0800424c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000580:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000582:	4b08      	ldr	r3, [pc, #32]	; (80005a4 <HAL_InitTick+0x24>)
{
 8000584:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000586:	6818      	ldr	r0, [r3, #0]
 8000588:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800058c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000590:	f000 f894 	bl	80006bc <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000594:	2200      	movs	r2, #0
 8000596:	4621      	mov	r1, r4
 8000598:	f04f 30ff 	mov.w	r0, #4294967295
 800059c:	f000 f84e 	bl	800063c <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 80005a0:	2000      	movs	r0, #0
 80005a2:	bd10      	pop	{r4, pc}
 80005a4:	200000e0 	.word	0x200000e0

080005a8 <HAL_Init>:
{
 80005a8:	b508      	push	{r3, lr}
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005aa:	4b0b      	ldr	r3, [pc, #44]	; (80005d8 <HAL_Init+0x30>)
 80005ac:	681a      	ldr	r2, [r3, #0]
 80005ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005b2:	601a      	str	r2, [r3, #0]
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80005b4:	681a      	ldr	r2, [r3, #0]
 80005b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005ba:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005bc:	681a      	ldr	r2, [r3, #0]
 80005be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80005c2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005c4:	2003      	movs	r0, #3
 80005c6:	f000 f827 	bl	8000618 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ca:	2000      	movs	r0, #0
 80005cc:	f7ff ffd8 	bl	8000580 <HAL_InitTick>
  HAL_MspInit();
 80005d0:	f002 fba1 	bl	8002d16 <HAL_MspInit>
}
 80005d4:	2000      	movs	r0, #0
 80005d6:	bd08      	pop	{r3, pc}
 80005d8:	40023c00 	.word	0x40023c00

080005dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005dc:	4a02      	ldr	r2, [pc, #8]	; (80005e8 <HAL_IncTick+0xc>)
 80005de:	6813      	ldr	r3, [r2, #0]
 80005e0:	3301      	adds	r3, #1
 80005e2:	6013      	str	r3, [r2, #0]
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	200001a8 	.word	0x200001a8

080005ec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005ec:	4b01      	ldr	r3, [pc, #4]	; (80005f4 <HAL_GetTick+0x8>)
 80005ee:	6818      	ldr	r0, [r3, #0]
}
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	200001a8 	.word	0x200001a8

080005f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80005f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80005fa:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80005fc:	f7ff fff6 	bl	80005ec <HAL_GetTick>
  uint32_t wait = Delay;
 8000600:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000602:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000604:	4605      	mov	r5, r0
  {
     wait++;
 8000606:	bf18      	it	ne
 8000608:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800060a:	f7ff ffef 	bl	80005ec <HAL_GetTick>
 800060e:	1b40      	subs	r0, r0, r5
 8000610:	42a0      	cmp	r0, r4
 8000612:	d3fa      	bcc.n	800060a <HAL_Delay+0x12>
  {
  }
}
 8000614:	b003      	add	sp, #12
 8000616:	bd30      	pop	{r4, r5, pc}

08000618 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000618:	4a07      	ldr	r2, [pc, #28]	; (8000638 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800061a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800061c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000620:	041b      	lsls	r3, r3, #16
 8000622:	0c1b      	lsrs	r3, r3, #16
 8000624:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000628:	0200      	lsls	r0, r0, #8
 800062a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800062e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000632:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000634:	60d3      	str	r3, [r2, #12]
 8000636:	4770      	bx	lr
 8000638:	e000ed00 	.word	0xe000ed00

0800063c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800063c:	4b17      	ldr	r3, [pc, #92]	; (800069c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	68dc      	ldr	r4, [r3, #12]
 8000642:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000646:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800064a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800064c:	2b04      	cmp	r3, #4
 800064e:	bf28      	it	cs
 8000650:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000652:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000654:	f04f 0501 	mov.w	r5, #1
 8000658:	fa05 f303 	lsl.w	r3, r5, r3
 800065c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000660:	bf8c      	ite	hi
 8000662:	3c03      	subhi	r4, #3
 8000664:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000666:	4019      	ands	r1, r3
 8000668:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800066a:	fa05 f404 	lsl.w	r4, r5, r4
 800066e:	3c01      	subs	r4, #1
 8000670:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000672:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000674:	ea42 0201 	orr.w	r2, r2, r1
 8000678:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067c:	bfaf      	iteee	ge
 800067e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000682:	f000 000f 	andlt.w	r0, r0, #15
 8000686:	4b06      	ldrlt	r3, [pc, #24]	; (80006a0 <HAL_NVIC_SetPriority+0x64>)
 8000688:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800068a:	bfa5      	ittet	ge
 800068c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000690:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000692:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000694:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	bf00      	nop
 800069c:	e000ed00 	.word	0xe000ed00
 80006a0:	e000ed14 	.word	0xe000ed14

080006a4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80006a4:	0942      	lsrs	r2, r0, #5
 80006a6:	2301      	movs	r3, #1
 80006a8:	f000 001f 	and.w	r0, r0, #31
 80006ac:	fa03 f000 	lsl.w	r0, r3, r0
 80006b0:	4b01      	ldr	r3, [pc, #4]	; (80006b8 <HAL_NVIC_EnableIRQ+0x14>)
 80006b2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80006b6:	4770      	bx	lr
 80006b8:	e000e100 	.word	0xe000e100

080006bc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006bc:	3801      	subs	r0, #1
 80006be:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006c2:	d20a      	bcs.n	80006da <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006c4:	4b06      	ldr	r3, [pc, #24]	; (80006e0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c6:	4a07      	ldr	r2, [pc, #28]	; (80006e4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006c8:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ca:	21f0      	movs	r1, #240	; 0xf0
 80006cc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006d0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006d2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006d4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80006da:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	e000e010 	.word	0xe000e010
 80006e4:	e000ed00 	.word	0xe000ed00

080006e8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80006e8:	4b04      	ldr	r3, [pc, #16]	; (80006fc <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006ea:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80006ec:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006ee:	bf0c      	ite	eq
 80006f0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80006f4:	f022 0204 	bicne.w	r2, r2, #4
 80006f8:	601a      	str	r2, [r3, #0]
 80006fa:	4770      	bx	lr
 80006fc:	e000e010 	.word	0xe000e010

08000700 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000700:	4770      	bx	lr

08000702 <HAL_SYSTICK_IRQHandler>:
{
 8000702:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000704:	f7ff fffc 	bl	8000700 <HAL_SYSTICK_Callback>
 8000708:	bd08      	pop	{r3, pc}
	...

0800070c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800070c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000710:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000712:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000714:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80008c4 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000718:	4a68      	ldr	r2, [pc, #416]	; (80008bc <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800071a:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80008c8 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800071e:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000720:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000722:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000726:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000728:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800072c:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000730:	45b6      	cmp	lr, r6
 8000732:	f040 80ae 	bne.w	8000892 <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000736:	684c      	ldr	r4, [r1, #4]
 8000738:	f024 0710 	bic.w	r7, r4, #16
 800073c:	2f02      	cmp	r7, #2
 800073e:	d116      	bne.n	800076e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000740:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000744:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000748:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800074c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000750:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000754:	f04f 0c0f 	mov.w	ip, #15
 8000758:	fa0c fc0b 	lsl.w	ip, ip, fp
 800075c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000760:	690d      	ldr	r5, [r1, #16]
 8000762:	fa05 f50b 	lsl.w	r5, r5, fp
 8000766:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 800076a:	f8ca 5020 	str.w	r5, [sl, #32]
 800076e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000772:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000774:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000778:	fa05 f50a 	lsl.w	r5, r5, sl
 800077c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800077e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000782:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000786:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800078a:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800078c:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000790:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000792:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000796:	d811      	bhi.n	80007bc <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000798:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800079a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800079e:	68cf      	ldr	r7, [r1, #12]
 80007a0:	fa07 fc0a 	lsl.w	ip, r7, sl
 80007a4:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80007a8:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80007aa:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007ac:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80007b0:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80007b4:	409f      	lsls	r7, r3
 80007b6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80007ba:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80007bc:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80007be:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80007c0:	688f      	ldr	r7, [r1, #8]
 80007c2:	fa07 f70a 	lsl.w	r7, r7, sl
 80007c6:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80007c8:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80007ca:	00e5      	lsls	r5, r4, #3
 80007cc:	d561      	bpl.n	8000892 <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ce:	f04f 0b00 	mov.w	fp, #0
 80007d2:	f8cd b00c 	str.w	fp, [sp, #12]
 80007d6:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007da:	4d39      	ldr	r5, [pc, #228]	; (80008c0 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007dc:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80007e0:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80007e4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80007e8:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80007ec:	9703      	str	r7, [sp, #12]
 80007ee:	9f03      	ldr	r7, [sp, #12]
 80007f0:	f023 0703 	bic.w	r7, r3, #3
 80007f4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80007f8:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007fc:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000800:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000804:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000808:	f04f 0e0f 	mov.w	lr, #15
 800080c:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000810:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000812:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000816:	d043      	beq.n	80008a0 <HAL_GPIO_Init+0x194>
 8000818:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800081c:	42a8      	cmp	r0, r5
 800081e:	d041      	beq.n	80008a4 <HAL_GPIO_Init+0x198>
 8000820:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000824:	42a8      	cmp	r0, r5
 8000826:	d03f      	beq.n	80008a8 <HAL_GPIO_Init+0x19c>
 8000828:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800082c:	42a8      	cmp	r0, r5
 800082e:	d03d      	beq.n	80008ac <HAL_GPIO_Init+0x1a0>
 8000830:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000834:	42a8      	cmp	r0, r5
 8000836:	d03b      	beq.n	80008b0 <HAL_GPIO_Init+0x1a4>
 8000838:	4548      	cmp	r0, r9
 800083a:	d03b      	beq.n	80008b4 <HAL_GPIO_Init+0x1a8>
 800083c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000840:	42a8      	cmp	r0, r5
 8000842:	d039      	beq.n	80008b8 <HAL_GPIO_Init+0x1ac>
 8000844:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000848:	42a8      	cmp	r0, r5
 800084a:	bf14      	ite	ne
 800084c:	2508      	movne	r5, #8
 800084e:	2507      	moveq	r5, #7
 8000850:	fa05 f50c 	lsl.w	r5, r5, ip
 8000854:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000858:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 800085a:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800085c:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800085e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000862:	bf0c      	ite	eq
 8000864:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000866:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000868:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 800086a:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800086c:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000870:	bf0c      	ite	eq
 8000872:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000874:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000876:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000878:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800087a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800087e:	bf0c      	ite	eq
 8000880:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000882:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000884:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000886:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000888:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800088a:	bf54      	ite	pl
 800088c:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 800088e:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000890:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000892:	3301      	adds	r3, #1
 8000894:	2b10      	cmp	r3, #16
 8000896:	f47f af44 	bne.w	8000722 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800089a:	b005      	add	sp, #20
 800089c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008a0:	465d      	mov	r5, fp
 80008a2:	e7d5      	b.n	8000850 <HAL_GPIO_Init+0x144>
 80008a4:	2501      	movs	r5, #1
 80008a6:	e7d3      	b.n	8000850 <HAL_GPIO_Init+0x144>
 80008a8:	2502      	movs	r5, #2
 80008aa:	e7d1      	b.n	8000850 <HAL_GPIO_Init+0x144>
 80008ac:	2503      	movs	r5, #3
 80008ae:	e7cf      	b.n	8000850 <HAL_GPIO_Init+0x144>
 80008b0:	2504      	movs	r5, #4
 80008b2:	e7cd      	b.n	8000850 <HAL_GPIO_Init+0x144>
 80008b4:	2505      	movs	r5, #5
 80008b6:	e7cb      	b.n	8000850 <HAL_GPIO_Init+0x144>
 80008b8:	2506      	movs	r5, #6
 80008ba:	e7c9      	b.n	8000850 <HAL_GPIO_Init+0x144>
 80008bc:	40013c00 	.word	0x40013c00
 80008c0:	40020000 	.word	0x40020000
 80008c4:	40023800 	.word	0x40023800
 80008c8:	40021400 	.word	0x40021400

080008cc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80008cc:	b10a      	cbz	r2, 80008d2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80008ce:	6181      	str	r1, [r0, #24]
 80008d0:	4770      	bx	lr
 80008d2:	0409      	lsls	r1, r1, #16
 80008d4:	e7fb      	b.n	80008ce <HAL_GPIO_WritePin+0x2>

080008d6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 80008d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80008d8:	4606      	mov	r6, r0
{ 
 80008da:	b08b      	sub	sp, #44	; 0x2c
  if(hpcd == NULL)
 80008dc:	2800      	cmp	r0, #0
 80008de:	d064      	beq.n	80009aa <HAL_PCD_Init+0xd4>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 80008e0:	2303      	movs	r3, #3
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 80008e2:	4634      	mov	r4, r6
  hpcd->State = HAL_PCD_STATE_BUSY;
 80008e4:	f880 33b9 	strb.w	r3, [r0, #953]	; 0x3b9
  HAL_PCD_MspInit(hpcd);
 80008e8:	f002 fb28 	bl	8002f3c <HAL_PCD_MspInit>
 __HAL_PCD_DISABLE(hpcd);
 80008ec:	f854 0b10 	ldr.w	r0, [r4], #16
 80008f0:	f001 f9a2 	bl	8001c38 <USB_DisableGlobalInt>
 
 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 80008f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008f6:	466d      	mov	r5, sp
 80008f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80008fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80008fe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000902:	e885 0003 	stmia.w	r5, {r0, r1}
 8000906:	1d37      	adds	r7, r6, #4
 8000908:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800090c:	6830      	ldr	r0, [r6, #0]
 800090e:	f001 f953 	bl	8001bb8 <USB_CoreInit>
 
 /* Force Device Mode*/
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 8000912:	2100      	movs	r1, #0
 8000914:	6830      	ldr	r0, [r6, #0]
 8000916:	f001 f995 	bl	8001c44 <USB_SetCurrentMode>
 
 /* Init endpoints structures */
 for (i = 0U; i < 15U; i++)
 800091a:	2100      	movs	r1, #0
 800091c:	4633      	mov	r3, r6
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 800091e:	4632      	mov	r2, r6
 8000920:	f106 0410 	add.w	r4, r6, #16
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 8000924:	2501      	movs	r5, #1
   hpcd->IN_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000926:	4608      	mov	r0, r1
   hpcd->IN_ep[i].num = i;
 8000928:	f882 1038 	strb.w	r1, [r2, #56]	; 0x38
   hpcd->IN_ep[i].tx_fifo_num = i;
 800092c:	87d1      	strh	r1, [r2, #62]	; 0x3e
 for (i = 0U; i < 15U; i++)
 800092e:	3101      	adds	r1, #1
 8000930:	290f      	cmp	r1, #15
   hpcd->IN_ep[i].is_in = 1U;
 8000932:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000936:	f882 003b 	strb.w	r0, [r2, #59]	; 0x3b
   hpcd->IN_ep[i].maxpacket = 0U;
 800093a:	6410      	str	r0, [r2, #64]	; 0x40
   hpcd->IN_ep[i].xfer_buff = 0U;
 800093c:	6450      	str	r0, [r2, #68]	; 0x44
   hpcd->IN_ep[i].xfer_len = 0U;
 800093e:	64d0      	str	r0, [r2, #76]	; 0x4c
 8000940:	f102 021c 	add.w	r2, r2, #28
 for (i = 0U; i < 15U; i++)
 8000944:	d1f0      	bne.n	8000928 <HAL_PCD_Init+0x52>
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0U;
   hpcd->OUT_ep[i].xfer_buff = 0U;
   hpcd->OUT_ep[i].xfer_len = 0U;
   
   hpcd->Instance->DIEPTXF[i] = 0U;
 8000946:	2200      	movs	r2, #0
 8000948:	f8d6 e000 	ldr.w	lr, [r6]
   hpcd->OUT_ep[i].is_in = 0U;
 800094c:	4611      	mov	r1, r2
   hpcd->Instance->DIEPTXF[i] = 0U;
 800094e:	f102 0040 	add.w	r0, r2, #64	; 0x40
   hpcd->OUT_ep[i].num = i;
 8000952:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
   hpcd->IN_ep[i].tx_fifo_num = i;
 8000956:	87da      	strh	r2, [r3, #62]	; 0x3e
   hpcd->Instance->DIEPTXF[i] = 0U;
 8000958:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
 for (i = 0U; i < 15U; i++)
 800095c:	3201      	adds	r2, #1
 800095e:	2a0f      	cmp	r2, #15
   hpcd->OUT_ep[i].is_in = 0U;
 8000960:	f883 11f9 	strb.w	r1, [r3, #505]	; 0x1f9
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000964:	f883 11fb 	strb.w	r1, [r3, #507]	; 0x1fb
   hpcd->OUT_ep[i].maxpacket = 0U;
 8000968:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
   hpcd->OUT_ep[i].xfer_buff = 0U;
 800096c:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
   hpcd->OUT_ep[i].xfer_len = 0U;
 8000970:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
   hpcd->Instance->DIEPTXF[i] = 0U;
 8000974:	6041      	str	r1, [r0, #4]
 8000976:	f103 031c 	add.w	r3, r3, #28
 for (i = 0U; i < 15U; i++)
 800097a:	d1e8      	bne.n	800094e <HAL_PCD_Init+0x78>
 }
 
 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 800097c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800097e:	466d      	mov	r5, sp
 8000980:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000982:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000984:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000986:	e894 0003 	ldmia.w	r4, {r0, r1}
 800098a:	e885 0003 	stmia.w	r5, {r0, r1}
 800098e:	4670      	mov	r0, lr
 8000990:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000994:	f001 f96e 	bl	8001c74 <USB_DevInit>
 
 hpcd->State= HAL_PCD_STATE_READY;
 8000998:	2301      	movs	r3, #1
 800099a:	f886 33b9 	strb.w	r3, [r6, #953]	; 0x3b9
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 }
#endif /* USB_OTG_GCCFG_BCDEN */
 
 USB_DevDisconnect (hpcd->Instance);  
 800099e:	6830      	ldr	r0, [r6, #0]
 80009a0:	f001 fc8b 	bl	80022ba <USB_DevDisconnect>
 return HAL_OK;
 80009a4:	2000      	movs	r0, #0
}
 80009a6:	b00b      	add	sp, #44	; 0x2c
 80009a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80009aa:	2001      	movs	r0, #1
 80009ac:	e7fb      	b.n	80009a6 <HAL_PCD_Init+0xd0>

080009ae <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
  __HAL_LOCK(hpcd); 
 80009ae:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 80009b2:	2b01      	cmp	r3, #1
{ 
 80009b4:	b510      	push	{r4, lr}
 80009b6:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 80009b8:	d00c      	beq.n	80009d4 <HAL_PCD_Start+0x26>
 80009ba:	2301      	movs	r3, #1
 80009bc:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_DevConnect (hpcd->Instance);  
 80009c0:	6800      	ldr	r0, [r0, #0]
 80009c2:	f001 fc6e 	bl	80022a2 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80009c6:	6820      	ldr	r0, [r4, #0]
 80009c8:	f001 f930 	bl	8001c2c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd); 
 80009cc:	2000      	movs	r0, #0
 80009ce:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 80009d2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 80009d4:	2002      	movs	r0, #2
}
 80009d6:	bd10      	pop	{r4, pc}

080009d8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80009d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80009dc:	f8d0 9000 	ldr.w	r9, [r0]
{
 80009e0:	b087      	sub	sp, #28
 80009e2:	4604      	mov	r4, r0
  uint32_t fifoemptymsk = 0U, temp = 0U;
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000U;
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80009e4:	4648      	mov	r0, r9
 80009e6:	f001 fca2 	bl	800232e <USB_GetMode>
 80009ea:	9002      	str	r0, [sp, #8]
 80009ec:	2800      	cmp	r0, #0
 80009ee:	f040 812e 	bne.w	8000c4e <HAL_PCD_IRQHandler+0x276>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 80009f2:	6820      	ldr	r0, [r4, #0]
 80009f4:	f001 fc6d 	bl	80022d2 <USB_ReadInterrupts>
 80009f8:	2800      	cmp	r0, #0
 80009fa:	f000 8128 	beq.w	8000c4e <HAL_PCD_IRQHandler+0x276>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80009fe:	6820      	ldr	r0, [r4, #0]
 8000a00:	f001 fc67 	bl	80022d2 <USB_ReadInterrupts>
 8000a04:	0785      	lsls	r5, r0, #30
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8000a06:	bf48      	it	mi
 8000a08:	6822      	ldrmi	r2, [r4, #0]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8000a0a:	6820      	ldr	r0, [r4, #0]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8000a0c:	bf42      	ittt	mi
 8000a0e:	6953      	ldrmi	r3, [r2, #20]
 8000a10:	f003 0302 	andmi.w	r3, r3, #2
 8000a14:	6153      	strmi	r3, [r2, #20]
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8000a16:	f001 fc5c 	bl	80022d2 <USB_ReadInterrupts>
 8000a1a:	f410 2500 	ands.w	r5, r0, #524288	; 0x80000
 8000a1e:	d00a      	beq.n	8000a36 <HAL_PCD_IRQHandler+0x5e>
    {
      epnum = 0U;
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8000a20:	6820      	ldr	r0, [r4, #0]
 8000a22:	f001 fc5a 	bl	80022da <USB_ReadDevAllOutEpInterrupt>
 8000a26:	f509 6630 	add.w	r6, r9, #2816	; 0xb00
 8000a2a:	4607      	mov	r7, r0
 8000a2c:	46a2      	mov	sl, r4
      epnum = 0U;
 8000a2e:	2500      	movs	r5, #0
      
      while ( ep_intr )
 8000a30:	2f00      	cmp	r7, #0
 8000a32:	f040 810f 	bne.w	8000c54 <HAL_PCD_IRQHandler+0x27c>
        epnum++;
        ep_intr >>= 1U;
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8000a36:	6820      	ldr	r0, [r4, #0]
 8000a38:	f001 fc4b 	bl	80022d2 <USB_ReadInterrupts>
 8000a3c:	0341      	lsls	r1, r0, #13
 8000a3e:	d50b      	bpl.n	8000a58 <HAL_PCD_IRQHandler+0x80>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8000a40:	6820      	ldr	r0, [r4, #0]
 8000a42:	f001 fc52 	bl	80022ea <USB_ReadDevAllInEpInterrupt>
 8000a46:	4626      	mov	r6, r4
 8000a48:	9003      	str	r0, [sp, #12]
 8000a4a:	f509 6810 	add.w	r8, r9, #2304	; 0x900
      
      epnum = 0U;
 8000a4e:	2500      	movs	r5, #0
      
      while ( ep_intr )
 8000a50:	9b03      	ldr	r3, [sp, #12]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	f040 813f 	bne.w	8000cd6 <HAL_PCD_IRQHandler+0x2fe>
        ep_intr >>= 1U;
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8000a58:	6820      	ldr	r0, [r4, #0]
 8000a5a:	f001 fc3a 	bl	80022d2 <USB_ReadInterrupts>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	da0d      	bge.n	8000a7e <HAL_PCD_IRQHandler+0xa6>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8000a62:	f8d9 3804 	ldr.w	r3, [r9, #2052]	; 0x804
 8000a66:	f023 0301 	bic.w	r3, r3, #1
 8000a6a:	f8c9 3804 	str.w	r3, [r9, #2052]	; 0x804
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 8000a6e:	4620      	mov	r0, r4
 8000a70:	f002 fae4 	bl	800303c <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8000a74:	6822      	ldr	r2, [r4, #0]
 8000a76:	6953      	ldr	r3, [r2, #20]
 8000a78:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000a7c:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8000a7e:	6820      	ldr	r0, [r4, #0]
 8000a80:	f001 fc27 	bl	80022d2 <USB_ReadInterrupts>
 8000a84:	0506      	lsls	r6, r0, #20
 8000a86:	d50b      	bpl.n	8000aa0 <HAL_PCD_IRQHandler+0xc8>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8000a88:	f8d9 3808 	ldr.w	r3, [r9, #2056]	; 0x808
 8000a8c:	07d8      	lsls	r0, r3, #31
 8000a8e:	d502      	bpl.n	8000a96 <HAL_PCD_IRQHandler+0xbe>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 8000a90:	4620      	mov	r0, r4
 8000a92:	f002 fabb 	bl	800300c <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8000a96:	6822      	ldr	r2, [r4, #0]
 8000a98:	6953      	ldr	r3, [r2, #20]
 8000a9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000a9e:	6153      	str	r3, [r2, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8000aa0:	6820      	ldr	r0, [r4, #0]
 8000aa2:	f001 fc16 	bl	80022d2 <USB_ReadInterrupts>
 8000aa6:	04c1      	lsls	r1, r0, #19
 8000aa8:	d537      	bpl.n	8000b1a <HAL_PCD_IRQHandler+0x142>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 8000aaa:	f509 6600 	add.w	r6, r9, #2048	; 0x800
 8000aae:	6873      	ldr	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 8000ab0:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 8000ab2:	f023 0301 	bic.w	r3, r3, #1
 8000ab6:	6073      	str	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 8000ab8:	2110      	movs	r1, #16
 8000aba:	f001 f977 	bl	8001dac <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000abe:	6861      	ldr	r1, [r4, #4]
 8000ac0:	f509 6310 	add.w	r3, r9, #2304	; 0x900
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 8000ac4:	22ff      	movs	r2, #255	; 0xff
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000ac6:	9802      	ldr	r0, [sp, #8]
 8000ac8:	4288      	cmp	r0, r1
 8000aca:	f040 8192 	bne.w	8000df2 <HAL_PCD_IRQHandler+0x41a>
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8000ace:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad2:	61b3      	str	r3, [r6, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8000ad4:	69f3      	ldr	r3, [r6, #28]
 8000ad6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8000ada:	61f3      	str	r3, [r6, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 8000adc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	f000 818f 	beq.w	8000e02 <HAL_PCD_IRQHandler+0x42a>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 8000ae4:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 8000ae8:	f043 030b 	orr.w	r3, r3, #11
 8000aec:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 8000af0:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8000af2:	f043 030b 	orr.w	r3, r3, #11
 8000af6:	6473      	str	r3, [r6, #68]	; 0x44
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8000af8:	f8d9 3800 	ldr.w	r3, [r9, #2048]	; 0x800
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8000afc:	7c21      	ldrb	r1, [r4, #16]
 8000afe:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8000b00:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8000b04:	f8c9 3800 	str.w	r3, [r9, #2048]	; 0x800
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8000b08:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8000b0c:	f001 fc2e 	bl	800236c <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8000b10:	6822      	ldr	r2, [r4, #0]
 8000b12:	6953      	ldr	r3, [r2, #20]
 8000b14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b18:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8000b1a:	6820      	ldr	r0, [r4, #0]
 8000b1c:	f001 fbd9 	bl	80022d2 <USB_ReadInterrupts>
 8000b20:	0482      	lsls	r2, r0, #18
 8000b22:	d51d      	bpl.n	8000b60 <HAL_PCD_IRQHandler+0x188>
    {
      USB_ActivateSetup(hpcd->Instance);
 8000b24:	6820      	ldr	r0, [r4, #0]
 8000b26:	f001 fc06 	bl	8002336 <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8000b2a:	6820      	ldr	r0, [r4, #0]
 8000b2c:	68c3      	ldr	r3, [r0, #12]
 8000b2e:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8000b32:	60c3      	str	r3, [r0, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 8000b34:	f001 f963 	bl	8001dfe <USB_GetDevSpeed>
 8000b38:	2800      	cmp	r0, #0
 8000b3a:	f040 816b 	bne.w	8000e14 <HAL_PCD_IRQHandler+0x43c>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 8000b3e:	6822      	ldr	r2, [r4, #0]
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 8000b40:	60e0      	str	r0, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 8000b42:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b46:	6163      	str	r3, [r4, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 8000b48:	68d3      	ldr	r3, [r2, #12]
 8000b4a:	f443 5310 	orr.w	r3, r3, #9216	; 0x2400
 8000b4e:	60d3      	str	r3, [r2, #12]
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 8000b50:	4620      	mov	r0, r4
 8000b52:	f002 fa4a 	bl	8002fea <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8000b56:	6822      	ldr	r2, [r4, #0]
 8000b58:	6953      	ldr	r3, [r2, #20]
 8000b5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000b5e:	6153      	str	r3, [r2, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8000b60:	6820      	ldr	r0, [r4, #0]
 8000b62:	f001 fbb6 	bl	80022d2 <USB_ReadInterrupts>
 8000b66:	06c3      	lsls	r3, r0, #27
 8000b68:	d52b      	bpl.n	8000bc2 <HAL_PCD_IRQHandler+0x1ea>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8000b6a:	6822      	ldr	r2, [r4, #0]
 8000b6c:	6993      	ldr	r3, [r2, #24]
 8000b6e:	f023 0310 	bic.w	r3, r3, #16
 8000b72:	6193      	str	r3, [r2, #24]
      
      temp = USBx->GRXSTSP;
 8000b74:	f8d9 6020 	ldr.w	r6, [r9, #32]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 8000b78:	f3c6 4343 	ubfx	r3, r6, #17, #4
 8000b7c:	2b02      	cmp	r3, #2
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8000b7e:	f006 080f 	and.w	r8, r6, #15
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 8000b82:	f040 81a8 	bne.w	8000ed6 <HAL_PCD_IRQHandler+0x4fe>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8000b86:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8000b8a:	421e      	tst	r6, r3
 8000b8c:	d014      	beq.n	8000bb8 <HAL_PCD_IRQHandler+0x1e0>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 8000b8e:	271c      	movs	r7, #28
 8000b90:	fb07 4708 	mla	r7, r7, r8, r4
 8000b94:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8000b98:	4632      	mov	r2, r6
 8000b9a:	f8d7 1204 	ldr.w	r1, [r7, #516]	; 0x204
 8000b9e:	4648      	mov	r0, r9
 8000ba0:	f001 fb29 	bl	80021f6 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8000ba4:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8000ba8:	4433      	add	r3, r6
 8000baa:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8000bae:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8000bb2:	441e      	add	r6, r3
 8000bb4:	f8c7 6210 	str.w	r6, [r7, #528]	; 0x210
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8000bb8:	6822      	ldr	r2, [r4, #0]
 8000bba:	6993      	ldr	r3, [r2, #24]
 8000bbc:	f043 0310 	orr.w	r3, r3, #16
 8000bc0:	6193      	str	r3, [r2, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8000bc2:	6820      	ldr	r0, [r4, #0]
 8000bc4:	f001 fb85 	bl	80022d2 <USB_ReadInterrupts>
 8000bc8:	0707      	lsls	r7, r0, #28
 8000bca:	d507      	bpl.n	8000bdc <HAL_PCD_IRQHandler+0x204>
    {
      HAL_PCD_SOFCallback(hpcd);
 8000bcc:	4620      	mov	r0, r4
 8000bce:	f002 fa08 	bl	8002fe2 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8000bd2:	6822      	ldr	r2, [r4, #0]
 8000bd4:	6953      	ldr	r3, [r2, #20]
 8000bd6:	f003 0308 	and.w	r3, r3, #8
 8000bda:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8000bdc:	6820      	ldr	r0, [r4, #0]
 8000bde:	f001 fb78 	bl	80022d2 <USB_ReadInterrupts>
 8000be2:	02c6      	lsls	r6, r0, #11
 8000be4:	d508      	bpl.n	8000bf8 <HAL_PCD_IRQHandler+0x220>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 8000be6:	b2e9      	uxtb	r1, r5
 8000be8:	4620      	mov	r0, r4
 8000bea:	f002 fa2f 	bl	800304c <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8000bee:	6822      	ldr	r2, [r4, #0]
 8000bf0:	6953      	ldr	r3, [r2, #20]
 8000bf2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000bf6:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8000bf8:	6820      	ldr	r0, [r4, #0]
 8000bfa:	f001 fb6a 	bl	80022d2 <USB_ReadInterrupts>
 8000bfe:	0280      	lsls	r0, r0, #10
 8000c00:	d508      	bpl.n	8000c14 <HAL_PCD_IRQHandler+0x23c>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 8000c02:	b2e9      	uxtb	r1, r5
 8000c04:	4620      	mov	r0, r4
 8000c06:	f002 fa1d 	bl	8003044 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8000c0a:	6822      	ldr	r2, [r4, #0]
 8000c0c:	6953      	ldr	r3, [r2, #20]
 8000c0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c12:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8000c14:	6820      	ldr	r0, [r4, #0]
 8000c16:	f001 fb5c 	bl	80022d2 <USB_ReadInterrupts>
 8000c1a:	0041      	lsls	r1, r0, #1
 8000c1c:	d507      	bpl.n	8000c2e <HAL_PCD_IRQHandler+0x256>
    {
      HAL_PCD_ConnectCallback(hpcd);
 8000c1e:	4620      	mov	r0, r4
 8000c20:	f002 fa18 	bl	8003054 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8000c24:	6822      	ldr	r2, [r4, #0]
 8000c26:	6953      	ldr	r3, [r2, #20]
 8000c28:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000c2c:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8000c2e:	6820      	ldr	r0, [r4, #0]
 8000c30:	f001 fb4f 	bl	80022d2 <USB_ReadInterrupts>
 8000c34:	0742      	lsls	r2, r0, #29
 8000c36:	d50a      	bpl.n	8000c4e <HAL_PCD_IRQHandler+0x276>
    {
      temp = hpcd->Instance->GOTGINT;
 8000c38:	6823      	ldr	r3, [r4, #0]
 8000c3a:	685d      	ldr	r5, [r3, #4]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8000c3c:	076b      	lsls	r3, r5, #29
 8000c3e:	d502      	bpl.n	8000c46 <HAL_PCD_IRQHandler+0x26e>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 8000c40:	4620      	mov	r0, r4
 8000c42:	f002 fa0b 	bl	800305c <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 8000c46:	6823      	ldr	r3, [r4, #0]
 8000c48:	685a      	ldr	r2, [r3, #4]
 8000c4a:	4315      	orrs	r5, r2
 8000c4c:	605d      	str	r5, [r3, #4]
    }
  }
}
 8000c4e:	b007      	add	sp, #28
 8000c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (ep_intr & 0x1U)
 8000c54:	07f8      	lsls	r0, r7, #31
 8000c56:	d538      	bpl.n	8000cca <HAL_PCD_IRQHandler+0x2f2>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8000c58:	fa5f fb85 	uxtb.w	fp, r5
 8000c5c:	4659      	mov	r1, fp
 8000c5e:	6820      	ldr	r0, [r4, #0]
 8000c60:	f001 fb4b 	bl	80022fa <USB_ReadDevOutEPInterrupt>
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8000c64:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8000c68:	4680      	mov	r8, r0
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8000c6a:	d021      	beq.n	8000cb0 <HAL_PCD_IRQHandler+0x2d8>
            if(hpcd->Init.dma_enable == 1U)
 8000c6c:	6921      	ldr	r1, [r4, #16]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8000c6e:	2301      	movs	r3, #1
            if(hpcd->Init.dma_enable == 1U)
 8000c70:	4299      	cmp	r1, r3
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8000c72:	60b3      	str	r3, [r6, #8]
            if(hpcd->Init.dma_enable == 1U)
 8000c74:	d10c      	bne.n	8000c90 <HAL_PCD_IRQHandler+0x2b8>
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 8000c76:	6931      	ldr	r1, [r6, #16]
 8000c78:	f8da 0200 	ldr.w	r0, [sl, #512]	; 0x200
 8000c7c:	f3c1 0112 	ubfx	r1, r1, #0, #19
 8000c80:	1a41      	subs	r1, r0, r1
 8000c82:	f8ca 1210 	str.w	r1, [sl, #528]	; 0x210
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 8000c86:	f8da 1204 	ldr.w	r1, [sl, #516]	; 0x204
 8000c8a:	4408      	add	r0, r1
 8000c8c:	f8ca 0204 	str.w	r0, [sl, #516]	; 0x204
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 8000c90:	4659      	mov	r1, fp
 8000c92:	4620      	mov	r0, r4
 8000c94:	f002 f994 	bl	8002fc0 <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 8000c98:	6921      	ldr	r1, [r4, #16]
 8000c9a:	2901      	cmp	r1, #1
 8000c9c:	d108      	bne.n	8000cb0 <HAL_PCD_IRQHandler+0x2d8>
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8000c9e:	b93d      	cbnz	r5, 8000cb0 <HAL_PCD_IRQHandler+0x2d8>
 8000ca0:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 8000ca4:	b922      	cbnz	r2, 8000cb0 <HAL_PCD_IRQHandler+0x2d8>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8000ca6:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8000caa:	6820      	ldr	r0, [r4, #0]
 8000cac:	f001 fb5e 	bl	800236c <USB_EP0_OutStart>
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8000cb0:	f018 0f08 	tst.w	r8, #8
 8000cb4:	d004      	beq.n	8000cc0 <HAL_PCD_IRQHandler+0x2e8>
            HAL_PCD_SetupStageCallback(hpcd);
 8000cb6:	4620      	mov	r0, r4
 8000cb8:	f002 f97c 	bl	8002fb4 <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8000cbc:	2308      	movs	r3, #8
 8000cbe:	60b3      	str	r3, [r6, #8]
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8000cc0:	f018 0f10 	tst.w	r8, #16
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8000cc4:	bf1c      	itt	ne
 8000cc6:	2310      	movne	r3, #16
 8000cc8:	60b3      	strne	r3, [r6, #8]
        epnum++;
 8000cca:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 8000ccc:	087f      	lsrs	r7, r7, #1
 8000cce:	3620      	adds	r6, #32
 8000cd0:	f10a 0a1c 	add.w	sl, sl, #28
 8000cd4:	e6ac      	b.n	8000a30 <HAL_PCD_IRQHandler+0x58>
        if (ep_intr & 0x1U) /* In ITR */
 8000cd6:	9b03      	ldr	r3, [sp, #12]
 8000cd8:	07da      	lsls	r2, r3, #31
 8000cda:	d558      	bpl.n	8000d8e <HAL_PCD_IRQHandler+0x3b6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8000cdc:	fa5f fb85 	uxtb.w	fp, r5
 8000ce0:	4659      	mov	r1, fp
 8000ce2:	6820      	ldr	r0, [r4, #0]
 8000ce4:	f001 fb13 	bl	800230e <USB_ReadDevInEPInterrupt>
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8000ce8:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8000cea:	4607      	mov	r7, r0
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8000cec:	d520      	bpl.n	8000d30 <HAL_PCD_IRQHandler+0x358>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8000cee:	f8d9 3834 	ldr.w	r3, [r9, #2100]	; 0x834
            fifoemptymsk = 0x1U << epnum;
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	40a9      	lsls	r1, r5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8000cf6:	ea23 0301 	bic.w	r3, r3, r1
 8000cfa:	f8c9 3834 	str.w	r3, [r9, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8000cfe:	2301      	movs	r3, #1
 8000d00:	f8c8 3008 	str.w	r3, [r8, #8]
            if (hpcd->Init.dma_enable == 1U)
 8000d04:	6923      	ldr	r3, [r4, #16]
 8000d06:	2b01      	cmp	r3, #1
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 8000d08:	bf01      	itttt	eq
 8000d0a:	6c73      	ldreq	r3, [r6, #68]	; 0x44
 8000d0c:	6c32      	ldreq	r2, [r6, #64]	; 0x40
 8000d0e:	189b      	addeq	r3, r3, r2
 8000d10:	6473      	streq	r3, [r6, #68]	; 0x44
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 8000d12:	4659      	mov	r1, fp
 8000d14:	4620      	mov	r0, r4
 8000d16:	f002 f95c 	bl	8002fd2 <HAL_PCD_DataInStageCallback>
            if (hpcd->Init.dma_enable == 1U)
 8000d1a:	6921      	ldr	r1, [r4, #16]
 8000d1c:	2901      	cmp	r1, #1
 8000d1e:	d107      	bne.n	8000d30 <HAL_PCD_IRQHandler+0x358>
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8000d20:	b935      	cbnz	r5, 8000d30 <HAL_PCD_IRQHandler+0x358>
 8000d22:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000d24:	b923      	cbnz	r3, 8000d30 <HAL_PCD_IRQHandler+0x358>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8000d26:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8000d2a:	6820      	ldr	r0, [r4, #0]
 8000d2c:	f001 fb1e 	bl	800236c <USB_EP0_OutStart>
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8000d30:	0738      	lsls	r0, r7, #28
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8000d32:	bf44      	itt	mi
 8000d34:	2308      	movmi	r3, #8
 8000d36:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8000d3a:	06f9      	lsls	r1, r7, #27
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8000d3c:	bf44      	itt	mi
 8000d3e:	2310      	movmi	r3, #16
 8000d40:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8000d44:	067a      	lsls	r2, r7, #25
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8000d46:	bf44      	itt	mi
 8000d48:	2340      	movmi	r3, #64	; 0x40
 8000d4a:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8000d4e:	07bb      	lsls	r3, r7, #30
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8000d50:	bf44      	itt	mi
 8000d52:	2302      	movmi	r3, #2
 8000d54:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8000d58:	063f      	lsls	r7, r7, #24
 8000d5a:	d518      	bpl.n	8000d8e <HAL_PCD_IRQHandler+0x3b6>
  * @param  epnum  endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8000d5c:	6823      	ldr	r3, [r4, #0]
 8000d5e:	9304      	str	r3, [sp, #16]
  int32_t len = 0U;
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;

  ep = &hpcd->IN_ep[epnum];
  len = ep->xfer_len - ep->xfer_count;
 8000d60:	6cf7      	ldr	r7, [r6, #76]	; 0x4c
 8000d62:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8000d64:	1aff      	subs	r7, r7, r3
 8000d66:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	bf28      	it	cs
 8000d6c:	461f      	movcs	r7, r3
  }
  
  
  len32b = (len + 3U) / 4U;
 
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8000d6e:	9b04      	ldr	r3, [sp, #16]
 8000d70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 8000d74:	f107 0a03 	add.w	sl, r7, #3
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8000d78:	eb03 1345 	add.w	r3, r3, r5, lsl #5
  len32b = (len + 3U) / 4U;
 8000d7c:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8000d80:	9305      	str	r3, [sp, #20]
 8000d82:	9b05      	ldr	r3, [sp, #20]
 8000d84:	699b      	ldr	r3, [r3, #24]
 8000d86:	b29b      	uxth	r3, r3
 8000d88:	4553      	cmp	r3, sl
 8000d8a:	d808      	bhi.n	8000d9e <HAL_PCD_IRQHandler+0x3c6>
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
  }
  
  if(len <= 0U)
 8000d8c:	b32f      	cbz	r7, 8000dda <HAL_PCD_IRQHandler+0x402>
        ep_intr >>= 1U;
 8000d8e:	9b03      	ldr	r3, [sp, #12]
 8000d90:	085b      	lsrs	r3, r3, #1
        epnum++;
 8000d92:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 8000d94:	9303      	str	r3, [sp, #12]
 8000d96:	361c      	adds	r6, #28
 8000d98:	f108 0820 	add.w	r8, r8, #32
 8000d9c:	e658      	b.n	8000a50 <HAL_PCD_IRQHandler+0x78>
          (ep->xfer_count < ep->xfer_len) &&
 8000d9e:	6d32      	ldr	r2, [r6, #80]	; 0x50
 8000da0:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d9f2      	bls.n	8000d8c <HAL_PCD_IRQHandler+0x3b4>
          (ep->xfer_count < ep->xfer_len) &&
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d0f0      	beq.n	8000d8c <HAL_PCD_IRQHandler+0x3b4>
 8000daa:	6c37      	ldr	r7, [r6, #64]	; 0x40
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8000dac:	9804      	ldr	r0, [sp, #16]
    len = ep->xfer_len - ep->xfer_count;
 8000dae:	1a9b      	subs	r3, r3, r2
 8000db0:	429f      	cmp	r7, r3
 8000db2:	bf28      	it	cs
 8000db4:	461f      	movcs	r7, r3
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8000db6:	7c23      	ldrb	r3, [r4, #16]
 8000db8:	9300      	str	r3, [sp, #0]
 8000dba:	465a      	mov	r2, fp
 8000dbc:	b2bb      	uxth	r3, r7
 8000dbe:	6c71      	ldr	r1, [r6, #68]	; 0x44
 8000dc0:	f001 fa05 	bl	80021ce <USB_WritePacket>
    ep->xfer_buff  += len;
 8000dc4:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8000dc6:	443b      	add	r3, r7
 8000dc8:	6473      	str	r3, [r6, #68]	; 0x44
    ep->xfer_count += len;
 8000dca:	6d33      	ldr	r3, [r6, #80]	; 0x50
    len32b = (len + 3U) / 4U;
 8000dcc:	f107 0a03 	add.w	sl, r7, #3
    ep->xfer_count += len;
 8000dd0:	443b      	add	r3, r7
    len32b = (len + 3U) / 4U;
 8000dd2:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
    ep->xfer_count += len;
 8000dd6:	6533      	str	r3, [r6, #80]	; 0x50
 8000dd8:	e7d3      	b.n	8000d82 <HAL_PCD_IRQHandler+0x3aa>
  {
    fifoemptymsk = 0x1U << epnum;
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8000dda:	9b04      	ldr	r3, [sp, #16]
    fifoemptymsk = 0x1U << epnum;
 8000ddc:	2201      	movs	r2, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8000dde:	f503 6b00 	add.w	fp, r3, #2048	; 0x800
 8000de2:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
    fifoemptymsk = 0x1U << epnum;
 8000de6:	40aa      	lsls	r2, r5
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8000de8:	ea23 0302 	bic.w	r3, r3, r2
 8000dec:	f8cb 3034 	str.w	r3, [fp, #52]	; 0x34
 8000df0:	e7cd      	b.n	8000d8e <HAL_PCD_IRQHandler+0x3b6>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000df2:	9802      	ldr	r0, [sp, #8]
        USBx_INEP(i)->DIEPINT = 0xFFU;
 8000df4:	609a      	str	r2, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000df6:	3001      	adds	r0, #1
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 8000df8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000dfc:	9002      	str	r0, [sp, #8]
 8000dfe:	3320      	adds	r3, #32
 8000e00:	e661      	b.n	8000ac6 <HAL_PCD_IRQHandler+0xee>
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 8000e02:	6973      	ldr	r3, [r6, #20]
 8000e04:	f043 030b 	orr.w	r3, r3, #11
 8000e08:	6173      	str	r3, [r6, #20]
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 8000e0a:	6933      	ldr	r3, [r6, #16]
 8000e0c:	f043 030b 	orr.w	r3, r3, #11
 8000e10:	6133      	str	r3, [r6, #16]
 8000e12:	e671      	b.n	8000af8 <HAL_PCD_IRQHandler+0x120>
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 8000e14:	2303      	movs	r3, #3
 8000e16:	60e3      	str	r3, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 8000e18:	2340      	movs	r3, #64	; 0x40
 8000e1a:	6163      	str	r3, [r4, #20]
        hclk = HAL_RCC_GetHCLKFreq();
 8000e1c:	f000 fbdc 	bl	80015d8 <HAL_RCC_GetHCLKFreq>
        if((hclk >= 14200000U)&&(hclk < 15000000U))
 8000e20:	4b34      	ldr	r3, [pc, #208]	; (8000ef4 <HAL_PCD_IRQHandler+0x51c>)
 8000e22:	4a35      	ldr	r2, [pc, #212]	; (8000ef8 <HAL_PCD_IRQHandler+0x520>)
 8000e24:	4403      	add	r3, r0
 8000e26:	4293      	cmp	r3, r2
 8000e28:	6823      	ldr	r3, [r4, #0]
 8000e2a:	d804      	bhi.n	8000e36 <HAL_PCD_IRQHandler+0x45e>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xFU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8000e2c:	68da      	ldr	r2, [r3, #12]
 8000e2e:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8000e32:	60da      	str	r2, [r3, #12]
 8000e34:	e68c      	b.n	8000b50 <HAL_PCD_IRQHandler+0x178>
        else if((hclk >= 15000000U)&&(hclk < 16000000U))
 8000e36:	4a31      	ldr	r2, [pc, #196]	; (8000efc <HAL_PCD_IRQHandler+0x524>)
 8000e38:	4931      	ldr	r1, [pc, #196]	; (8000f00 <HAL_PCD_IRQHandler+0x528>)
 8000e3a:	4402      	add	r2, r0
 8000e3c:	428a      	cmp	r2, r1
 8000e3e:	d803      	bhi.n	8000e48 <HAL_PCD_IRQHandler+0x470>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xEU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8000e40:	68da      	ldr	r2, [r3, #12]
 8000e42:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 8000e46:	e7f4      	b.n	8000e32 <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 16000000U)&&(hclk < 17200000U))
 8000e48:	f5a0 0274 	sub.w	r2, r0, #15990784	; 0xf40000
 8000e4c:	492d      	ldr	r1, [pc, #180]	; (8000f04 <HAL_PCD_IRQHandler+0x52c>)
 8000e4e:	f5a2 5210 	sub.w	r2, r2, #9216	; 0x2400
 8000e52:	428a      	cmp	r2, r1
 8000e54:	d803      	bhi.n	8000e5e <HAL_PCD_IRQHandler+0x486>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xDU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8000e56:	68da      	ldr	r2, [r3, #12]
 8000e58:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 8000e5c:	e7e9      	b.n	8000e32 <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 17200000U)&&(hclk < 18500000U))
 8000e5e:	f1a0 7283 	sub.w	r2, r0, #17170432	; 0x1060000
 8000e62:	4929      	ldr	r1, [pc, #164]	; (8000f08 <HAL_PCD_IRQHandler+0x530>)
 8000e64:	f5a2 42e7 	sub.w	r2, r2, #29568	; 0x7380
 8000e68:	428a      	cmp	r2, r1
 8000e6a:	d803      	bhi.n	8000e74 <HAL_PCD_IRQHandler+0x49c>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xCU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8000e6c:	68da      	ldr	r2, [r3, #12]
 8000e6e:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8000e72:	e7de      	b.n	8000e32 <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 18500000U)&&(hclk < 20000000U))
 8000e74:	4a25      	ldr	r2, [pc, #148]	; (8000f0c <HAL_PCD_IRQHandler+0x534>)
 8000e76:	4926      	ldr	r1, [pc, #152]	; (8000f10 <HAL_PCD_IRQHandler+0x538>)
 8000e78:	4402      	add	r2, r0
 8000e7a:	428a      	cmp	r2, r1
 8000e7c:	d803      	bhi.n	8000e86 <HAL_PCD_IRQHandler+0x4ae>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xBU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8000e7e:	68da      	ldr	r2, [r3, #12]
 8000e80:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 8000e84:	e7d5      	b.n	8000e32 <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 20000000U)&&(hclk < 21800000U))
 8000e86:	4a23      	ldr	r2, [pc, #140]	; (8000f14 <HAL_PCD_IRQHandler+0x53c>)
 8000e88:	4923      	ldr	r1, [pc, #140]	; (8000f18 <HAL_PCD_IRQHandler+0x540>)
 8000e8a:	4402      	add	r2, r0
 8000e8c:	428a      	cmp	r2, r1
 8000e8e:	d803      	bhi.n	8000e98 <HAL_PCD_IRQHandler+0x4c0>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xAU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8000e90:	68da      	ldr	r2, [r3, #12]
 8000e92:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 8000e96:	e7cc      	b.n	8000e32 <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 21800000U)&&(hclk < 24000000U))
 8000e98:	4a20      	ldr	r2, [pc, #128]	; (8000f1c <HAL_PCD_IRQHandler+0x544>)
 8000e9a:	4921      	ldr	r1, [pc, #132]	; (8000f20 <HAL_PCD_IRQHandler+0x548>)
 8000e9c:	4402      	add	r2, r0
 8000e9e:	428a      	cmp	r2, r1
 8000ea0:	d803      	bhi.n	8000eaa <HAL_PCD_IRQHandler+0x4d2>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8000ea2:	68da      	ldr	r2, [r3, #12]
 8000ea4:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8000ea8:	e7c3      	b.n	8000e32 <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 24000000U)&&(hclk < 27700000U))
 8000eaa:	f1a0 72b7 	sub.w	r2, r0, #23986176	; 0x16e0000
 8000eae:	491d      	ldr	r1, [pc, #116]	; (8000f24 <HAL_PCD_IRQHandler+0x54c>)
 8000eb0:	f5a2 5258 	sub.w	r2, r2, #13824	; 0x3600
 8000eb4:	428a      	cmp	r2, r1
 8000eb6:	d803      	bhi.n	8000ec0 <HAL_PCD_IRQHandler+0x4e8>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8000eb8:	68da      	ldr	r2, [r3, #12]
 8000eba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000ebe:	e7b8      	b.n	8000e32 <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 27700000U)&&(hclk < 32000000U))
 8000ec0:	4a19      	ldr	r2, [pc, #100]	; (8000f28 <HAL_PCD_IRQHandler+0x550>)
 8000ec2:	491a      	ldr	r1, [pc, #104]	; (8000f2c <HAL_PCD_IRQHandler+0x554>)
 8000ec4:	4402      	add	r2, r0
 8000ec6:	428a      	cmp	r2, r1
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8000ec8:	68da      	ldr	r2, [r3, #12]
 8000eca:	bf94      	ite	ls
 8000ecc:	f442 52e0 	orrls.w	r2, r2, #7168	; 0x1c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8000ed0:	f442 52c0 	orrhi.w	r2, r2, #6144	; 0x1800
 8000ed4:	e7ad      	b.n	8000e32 <HAL_PCD_IRQHandler+0x45a>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 8000ed6:	2b06      	cmp	r3, #6
 8000ed8:	f47f ae6e 	bne.w	8000bb8 <HAL_PCD_IRQHandler+0x1e0>
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8000edc:	2208      	movs	r2, #8
 8000ede:	f504 716f 	add.w	r1, r4, #956	; 0x3bc
 8000ee2:	4648      	mov	r0, r9
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8000ee4:	271c      	movs	r7, #28
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8000ee6:	f001 f986 	bl	80021f6 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8000eea:	fb07 4708 	mla	r7, r7, r8, r4
 8000eee:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8000ef2:	e65c      	b.n	8000bae <HAL_PCD_IRQHandler+0x1d6>
 8000ef4:	ff275340 	.word	0xff275340
 8000ef8:	000c34ff 	.word	0x000c34ff
 8000efc:	ff1b1e40 	.word	0xff1b1e40
 8000f00:	000f423f 	.word	0x000f423f
 8000f04:	00124f7f 	.word	0x00124f7f
 8000f08:	0013d61f 	.word	0x0013d61f
 8000f0c:	fee5b660 	.word	0xfee5b660
 8000f10:	0016e35f 	.word	0x0016e35f
 8000f14:	feced300 	.word	0xfeced300
 8000f18:	001b773f 	.word	0x001b773f
 8000f1c:	feb35bc0 	.word	0xfeb35bc0
 8000f20:	002191bf 	.word	0x002191bf
 8000f24:	0038751f 	.word	0x0038751f
 8000f28:	fe5954e0 	.word	0xfe5954e0
 8000f2c:	00419cdf 	.word	0x00419cdf

08000f30 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd); 
 8000f30:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 8000f34:	2b01      	cmp	r3, #1
{
 8000f36:	b510      	push	{r4, lr}
 8000f38:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8000f3a:	d009      	beq.n	8000f50 <HAL_PCD_SetAddress+0x20>
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 8000f42:	6800      	ldr	r0, [r0, #0]
 8000f44:	f001 f99d 	bl	8002282 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 8000f48:	2000      	movs	r0, #0
 8000f4a:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 8000f4e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8000f50:	2002      	movs	r0, #2
}
 8000f52:	bd10      	pop	{r4, pc}

08000f54 <HAL_PCD_EP_Open>:
{
 8000f54:	b570      	push	{r4, r5, r6, lr}
  if ((ep_addr & 0x80) == 0x80)
 8000f56:	b24e      	sxtb	r6, r1
 8000f58:	2e00      	cmp	r6, #0
{
 8000f5a:	4604      	mov	r4, r0
 8000f5c:	f04f 051c 	mov.w	r5, #28
 8000f60:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000f64:	bfb5      	itete	lt
 8000f66:	fb05 4100 	mlalt	r1, r5, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8000f6a:	fb05 4101 	mlage	r1, r5, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000f6e:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8000f70:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->num   = ep_addr & 0x7F;
 8000f74:	b2c0      	uxtb	r0, r0
  if (ep->is_in)
 8000f76:	2e00      	cmp	r6, #0
    ep->tx_fifo_num = ep->num;
 8000f78:	bfb8      	it	lt
 8000f7a:	80c8      	strhlt	r0, [r1, #6]
  if (ep_type == EP_TYPE_BULK )
 8000f7c:	2b02      	cmp	r3, #2
  ep->type = ep_type;
 8000f7e:	70cb      	strb	r3, [r1, #3]
  ep->is_in = (0x80 & ep_addr) != 0;
 8000f80:	ea4f 75d6 	mov.w	r5, r6, lsr #31
    ep->data_pid_start = 0U;
 8000f84:	bf04      	itt	eq
 8000f86:	2300      	moveq	r3, #0
 8000f88:	710b      	strbeq	r3, [r1, #4]
  ep->num   = ep_addr & 0x7F;
 8000f8a:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8000f8c:	704d      	strb	r5, [r1, #1]
  __HAL_LOCK(hpcd); 
 8000f8e:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
  ep->maxpacket = ep_mps;
 8000f92:	608a      	str	r2, [r1, #8]
  __HAL_LOCK(hpcd); 
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d009      	beq.n	8000fac <HAL_PCD_EP_Open+0x58>
 8000f98:	2301      	movs	r3, #1
 8000f9a:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8000f9e:	6820      	ldr	r0, [r4, #0]
 8000fa0:	f000 ff48 	bl	8001e34 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8000fa4:	2000      	movs	r0, #0
 8000fa6:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return ret;
 8000faa:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd); 
 8000fac:	2002      	movs	r0, #2
}
 8000fae:	bd70      	pop	{r4, r5, r6, pc}

08000fb0 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80) == 0x80)
 8000fb0:	b24b      	sxtb	r3, r1
 8000fb2:	2b00      	cmp	r3, #0
{  
 8000fb4:	b510      	push	{r4, lr}
 8000fb6:	f04f 021c 	mov.w	r2, #28
 8000fba:	4604      	mov	r4, r0
 8000fbc:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000fc0:	bfb5      	itete	lt
 8000fc2:	fb02 4100 	mlalt	r1, r2, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8000fc6:	fb02 4101 	mlage	r1, r2, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000fca:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8000fcc:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = (0x80 & ep_addr) != 0;
 8000fd0:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 8000fd2:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8000fd4:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8000fd6:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d009      	beq.n	8000ff2 <HAL_PCD_EP_Close+0x42>
 8000fde:	2301      	movs	r3, #1
 8000fe0:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8000fe4:	6820      	ldr	r0, [r4, #0]
 8000fe6:	f000 ff64 	bl	8001eb2 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8000fea:	2000      	movs	r0, #0
 8000fec:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 8000ff0:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8000ff2:	2002      	movs	r0, #2
}
 8000ff4:	bd10      	pop	{r4, pc}

08000ff6 <HAL_PCD_EP_Receive>:
{
 8000ff6:	b538      	push	{r3, r4, r5, lr}
 8000ff8:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8000ffc:	241c      	movs	r4, #28
 8000ffe:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 8001002:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8001006:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
  ep->xfer_len = len;
 800100a:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
  ep->xfer_count = 0U;
 800100e:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;  
 8001010:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
  ep->xfer_count = 0U;
 8001014:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->is_in = 0U;
 8001018:	f884 31f9 	strb.w	r3, [r4, #505]	; 0x1f9
  ep->num = ep_addr & 0x7F;
 800101c:	f884 51f8 	strb.w	r5, [r4, #504]	; 0x1f8
  if (hpcd->Init.dma_enable == 1U)
 8001020:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8001022:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8001024:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 8001026:	bf08      	it	eq
 8001028:	f8c4 2208 	streq.w	r2, [r4, #520]	; 0x208
 800102c:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 800102e:	b91d      	cbnz	r5, 8001038 <HAL_PCD_EP_Receive+0x42>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8001030:	f001 f860 	bl	80020f4 <USB_EP0StartXfer>
}
 8001034:	2000      	movs	r0, #0
 8001036:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8001038:	f000 ff96 	bl	8001f68 <USB_EPStartXfer>
 800103c:	e7fa      	b.n	8001034 <HAL_PCD_EP_Receive+0x3e>

0800103e <HAL_PCD_EP_Transmit>:
{
 800103e:	b538      	push	{r3, r4, r5, lr}
 8001040:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001044:	241c      	movs	r4, #28
 8001046:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 800104a:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800104e:	3138      	adds	r1, #56	; 0x38
  ep->xfer_len = len;
 8001050:	64e3      	str	r3, [r4, #76]	; 0x4c
  ep->xfer_count = 0U;
 8001052:	2300      	movs	r3, #0
 8001054:	6523      	str	r3, [r4, #80]	; 0x50
  ep->is_in = 1U;
 8001056:	2301      	movs	r3, #1
  ep->xfer_buff = pBuf;  
 8001058:	6462      	str	r2, [r4, #68]	; 0x44
  ep->is_in = 1U;
 800105a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  ep->num = ep_addr & 0x7F;
 800105e:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
  if (hpcd->Init.dma_enable == 1U)
 8001062:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8001064:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8001066:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 8001068:	bf08      	it	eq
 800106a:	64a2      	streq	r2, [r4, #72]	; 0x48
 800106c:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 800106e:	b91d      	cbnz	r5, 8001078 <HAL_PCD_EP_Transmit+0x3a>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8001070:	f001 f840 	bl	80020f4 <USB_EP0StartXfer>
}
 8001074:	2000      	movs	r0, #0
 8001076:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8001078:	f000 ff76 	bl	8001f68 <USB_EPStartXfer>
 800107c:	e7fa      	b.n	8001074 <HAL_PCD_EP_Transmit+0x36>

0800107e <HAL_PCD_EP_SetStall>:
{
 800107e:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 8001080:	b24b      	sxtb	r3, r1
 8001082:	2b00      	cmp	r3, #0
 8001084:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8001088:	f04f 021c 	mov.w	r2, #28
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800108c:	bfb5      	itete	lt
 800108e:	fb02 0105 	mlalt	r1, r2, r5, r0
    ep = &hpcd->OUT_ep[ep_addr];
 8001092:	fb02 0101 	mlage	r1, r2, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001096:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 8001098:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_stall = 1U;
 800109c:	2201      	movs	r2, #1
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 800109e:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 80010a0:	b2ed      	uxtb	r5, r5
  ep->is_stall = 1U;
 80010a2:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 80010a4:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80010a6:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 80010a8:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 80010ac:	4293      	cmp	r3, r2
{
 80010ae:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 80010b0:	d00f      	beq.n	80010d2 <HAL_PCD_EP_SetStall+0x54>
 80010b2:	f880 23b8 	strb.w	r2, [r0, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 80010b6:	6800      	ldr	r0, [r0, #0]
 80010b8:	f001 f8ab 	bl	8002212 <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 80010bc:	b92d      	cbnz	r5, 80010ca <HAL_PCD_EP_SetStall+0x4c>
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80010be:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 80010c2:	7c21      	ldrb	r1, [r4, #16]
 80010c4:	6820      	ldr	r0, [r4, #0]
 80010c6:	f001 f951 	bl	800236c <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd); 
 80010ca:	2000      	movs	r0, #0
 80010cc:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 80010d0:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 80010d2:	2002      	movs	r0, #2
}
 80010d4:	bd38      	pop	{r3, r4, r5, pc}

080010d6 <HAL_PCD_EP_ClrStall>:
{
 80010d6:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 80010d8:	b24b      	sxtb	r3, r1
 80010da:	2b00      	cmp	r3, #0
{
 80010dc:	4605      	mov	r5, r0
 80010de:	f04f 021c 	mov.w	r2, #28
 80010e2:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80010e6:	bfb5      	itete	lt
 80010e8:	fb02 5100 	mlalt	r1, r2, r0, r5
    ep = &hpcd->OUT_ep[ep_addr];
 80010ec:	fb02 5101 	mlage	r1, r2, r1, r5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80010f0:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 80010f2:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80010f6:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0U;
 80010f8:	2400      	movs	r4, #0
 80010fa:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 80010fc:	7008      	strb	r0, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80010fe:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8001100:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8001104:	2b01      	cmp	r3, #1
 8001106:	d009      	beq.n	800111c <HAL_PCD_EP_ClrStall+0x46>
 8001108:	2301      	movs	r3, #1
 800110a:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 800110e:	6828      	ldr	r0, [r5, #0]
 8001110:	f001 f89e 	bl	8002250 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8001114:	f885 43b8 	strb.w	r4, [r5, #952]	; 0x3b8
  return HAL_OK;
 8001118:	4620      	mov	r0, r4
 800111a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 800111c:	2002      	movs	r0, #2
}
 800111e:	bd38      	pop	{r3, r4, r5, pc}

08001120 <HAL_PCDEx_SetTxFiFo>:
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top 
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */
  
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8001120:	6800      	ldr	r0, [r0, #0]
{
 8001122:	b570      	push	{r4, r5, r6, lr}
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8001124:	6a43      	ldr	r3, [r0, #36]	; 0x24
  
  if(fifo == 0)
 8001126:	b921      	cbnz	r1, 8001132 <HAL_PCDEx_SetTxFiFo+0x12>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);
 8001128:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800112c:	6283      	str	r3, [r0, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
  }
  
  return HAL_OK;
}
 800112e:	2000      	movs	r0, #0
 8001130:	bd70      	pop	{r4, r5, r6, pc}
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 8001132:	6a84      	ldr	r4, [r0, #40]	; 0x28
    for (i = 0; i < (fifo - 1); i++)
 8001134:	2500      	movs	r5, #0
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 8001136:	eb03 4314 	add.w	r3, r3, r4, lsr #16
    for (i = 0; i < (fifo - 1); i++)
 800113a:	1e4e      	subs	r6, r1, #1
 800113c:	b2ec      	uxtb	r4, r5
 800113e:	42b4      	cmp	r4, r6
 8001140:	f105 0501 	add.w	r5, r5, #1
 8001144:	db06      	blt.n	8001154 <HAL_PCDEx_SetTxFiFo+0x34>
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
 8001146:	313f      	adds	r1, #63	; 0x3f
 8001148:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800114c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001150:	6043      	str	r3, [r0, #4]
 8001152:	e7ec      	b.n	800112e <HAL_PCDEx_SetTxFiFo+0xe>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16U);
 8001154:	3440      	adds	r4, #64	; 0x40
 8001156:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 800115a:	6864      	ldr	r4, [r4, #4]
 800115c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8001160:	e7ec      	b.n	800113c <HAL_PCDEx_SetTxFiFo+0x1c>

08001162 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8001162:	6803      	ldr	r3, [r0, #0]
  
  return HAL_OK;
}
 8001164:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8001166:	6259      	str	r1, [r3, #36]	; 0x24
}
 8001168:	4770      	bx	lr
	...

0800116c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800116c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800116e:	4604      	mov	r4, r0
 8001170:	b910      	cbnz	r0, 8001178 <HAL_RCC_OscConfig+0xc>
  {
    return HAL_ERROR;
 8001172:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001174:	b003      	add	sp, #12
 8001176:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001178:	6803      	ldr	r3, [r0, #0]
 800117a:	07d8      	lsls	r0, r3, #31
 800117c:	d43b      	bmi.n	80011f6 <HAL_RCC_OscConfig+0x8a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800117e:	6823      	ldr	r3, [r4, #0]
 8001180:	0799      	lsls	r1, r3, #30
 8001182:	f100 8084 	bmi.w	800128e <HAL_RCC_OscConfig+0x122>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001186:	6823      	ldr	r3, [r4, #0]
 8001188:	071e      	lsls	r6, r3, #28
 800118a:	f100 80c6 	bmi.w	800131a <HAL_RCC_OscConfig+0x1ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800118e:	6823      	ldr	r3, [r4, #0]
 8001190:	075d      	lsls	r5, r3, #29
 8001192:	d52a      	bpl.n	80011ea <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_PWR_CLK_ENABLE();
 8001194:	2300      	movs	r3, #0
 8001196:	9301      	str	r3, [sp, #4]
 8001198:	4baa      	ldr	r3, [pc, #680]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
    PWR->CR |= PWR_CR_DBP;
 800119a:	4dab      	ldr	r5, [pc, #684]	; (8001448 <HAL_RCC_OscConfig+0x2dc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800119c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800119e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80011a2:	641a      	str	r2, [r3, #64]	; 0x40
 80011a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011aa:	9301      	str	r3, [sp, #4]
 80011ac:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80011ae:	682b      	ldr	r3, [r5, #0]
 80011b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011b4:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80011b6:	f7ff fa19 	bl	80005ec <HAL_GetTick>
 80011ba:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80011bc:	682b      	ldr	r3, [r5, #0]
 80011be:	05da      	lsls	r2, r3, #23
 80011c0:	f140 80cd 	bpl.w	800135e <HAL_RCC_OscConfig+0x1f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011c4:	68a3      	ldr	r3, [r4, #8]
 80011c6:	4d9f      	ldr	r5, [pc, #636]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	f040 80cf 	bne.w	800136c <HAL_RCC_OscConfig+0x200>
 80011ce:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80011d6:	f7ff fa09 	bl	80005ec <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011da:	4d9a      	ldr	r5, [pc, #616]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 80011dc:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011de:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011e2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80011e4:	079b      	lsls	r3, r3, #30
 80011e6:	f140 80e2 	bpl.w	80013ae <HAL_RCC_OscConfig+0x242>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011ea:	69a2      	ldr	r2, [r4, #24]
 80011ec:	2a00      	cmp	r2, #0
 80011ee:	f040 80e5 	bne.w	80013bc <HAL_RCC_OscConfig+0x250>
  return HAL_OK;
 80011f2:	2000      	movs	r0, #0
 80011f4:	e7be      	b.n	8001174 <HAL_RCC_OscConfig+0x8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80011f6:	4b93      	ldr	r3, [pc, #588]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
 80011f8:	689a      	ldr	r2, [r3, #8]
 80011fa:	f002 020c 	and.w	r2, r2, #12
 80011fe:	2a04      	cmp	r2, #4
 8001200:	d007      	beq.n	8001212 <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001202:	689a      	ldr	r2, [r3, #8]
 8001204:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001208:	2a08      	cmp	r2, #8
 800120a:	d10a      	bne.n	8001222 <HAL_RCC_OscConfig+0xb6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	025a      	lsls	r2, r3, #9
 8001210:	d507      	bpl.n	8001222 <HAL_RCC_OscConfig+0xb6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001212:	4b8c      	ldr	r3, [pc, #560]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	039b      	lsls	r3, r3, #14
 8001218:	d5b1      	bpl.n	800117e <HAL_RCC_OscConfig+0x12>
 800121a:	6863      	ldr	r3, [r4, #4]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d1ae      	bne.n	800117e <HAL_RCC_OscConfig+0x12>
 8001220:	e7a7      	b.n	8001172 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001222:	6863      	ldr	r3, [r4, #4]
 8001224:	4d87      	ldr	r5, [pc, #540]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
 8001226:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800122a:	d111      	bne.n	8001250 <HAL_RCC_OscConfig+0xe4>
 800122c:	682b      	ldr	r3, [r5, #0]
 800122e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001232:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001234:	f7ff f9da 	bl	80005ec <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001238:	4d82      	ldr	r5, [pc, #520]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 800123a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800123c:	682b      	ldr	r3, [r5, #0]
 800123e:	039f      	lsls	r7, r3, #14
 8001240:	d49d      	bmi.n	800117e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001242:	f7ff f9d3 	bl	80005ec <HAL_GetTick>
 8001246:	1b80      	subs	r0, r0, r6
 8001248:	2864      	cmp	r0, #100	; 0x64
 800124a:	d9f7      	bls.n	800123c <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 800124c:	2003      	movs	r0, #3
 800124e:	e791      	b.n	8001174 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001250:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001254:	d104      	bne.n	8001260 <HAL_RCC_OscConfig+0xf4>
 8001256:	682b      	ldr	r3, [r5, #0]
 8001258:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800125c:	602b      	str	r3, [r5, #0]
 800125e:	e7e5      	b.n	800122c <HAL_RCC_OscConfig+0xc0>
 8001260:	682a      	ldr	r2, [r5, #0]
 8001262:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001266:	602a      	str	r2, [r5, #0]
 8001268:	682a      	ldr	r2, [r5, #0]
 800126a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800126e:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001270:	2b00      	cmp	r3, #0
 8001272:	d1df      	bne.n	8001234 <HAL_RCC_OscConfig+0xc8>
        tickstart = HAL_GetTick();
 8001274:	f7ff f9ba 	bl	80005ec <HAL_GetTick>
 8001278:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800127a:	682b      	ldr	r3, [r5, #0]
 800127c:	0398      	lsls	r0, r3, #14
 800127e:	f57f af7e 	bpl.w	800117e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001282:	f7ff f9b3 	bl	80005ec <HAL_GetTick>
 8001286:	1b80      	subs	r0, r0, r6
 8001288:	2864      	cmp	r0, #100	; 0x64
 800128a:	d9f6      	bls.n	800127a <HAL_RCC_OscConfig+0x10e>
 800128c:	e7de      	b.n	800124c <HAL_RCC_OscConfig+0xe0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800128e:	4b6d      	ldr	r3, [pc, #436]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
 8001290:	689a      	ldr	r2, [r3, #8]
 8001292:	f012 0f0c 	tst.w	r2, #12
 8001296:	d007      	beq.n	80012a8 <HAL_RCC_OscConfig+0x13c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001298:	689a      	ldr	r2, [r3, #8]
 800129a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800129e:	2a08      	cmp	r2, #8
 80012a0:	d112      	bne.n	80012c8 <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	0259      	lsls	r1, r3, #9
 80012a6:	d40f      	bmi.n	80012c8 <HAL_RCC_OscConfig+0x15c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012a8:	4b66      	ldr	r3, [pc, #408]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	0792      	lsls	r2, r2, #30
 80012ae:	d503      	bpl.n	80012b8 <HAL_RCC_OscConfig+0x14c>
 80012b0:	68e2      	ldr	r2, [r4, #12]
 80012b2:	2a01      	cmp	r2, #1
 80012b4:	f47f af5d 	bne.w	8001172 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	6921      	ldr	r1, [r4, #16]
 80012bc:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80012c0:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80012c4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012c6:	e75e      	b.n	8001186 <HAL_RCC_OscConfig+0x1a>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80012c8:	68e2      	ldr	r2, [r4, #12]
 80012ca:	4b60      	ldr	r3, [pc, #384]	; (800144c <HAL_RCC_OscConfig+0x2e0>)
 80012cc:	b1b2      	cbz	r2, 80012fc <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 80012ce:	2201      	movs	r2, #1
 80012d0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80012d2:	f7ff f98b 	bl	80005ec <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012d6:	4d5b      	ldr	r5, [pc, #364]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 80012d8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012da:	682b      	ldr	r3, [r5, #0]
 80012dc:	079b      	lsls	r3, r3, #30
 80012de:	d507      	bpl.n	80012f0 <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012e0:	682b      	ldr	r3, [r5, #0]
 80012e2:	6922      	ldr	r2, [r4, #16]
 80012e4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80012e8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80012ec:	602b      	str	r3, [r5, #0]
 80012ee:	e74a      	b.n	8001186 <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012f0:	f7ff f97c 	bl	80005ec <HAL_GetTick>
 80012f4:	1b80      	subs	r0, r0, r6
 80012f6:	2802      	cmp	r0, #2
 80012f8:	d9ef      	bls.n	80012da <HAL_RCC_OscConfig+0x16e>
 80012fa:	e7a7      	b.n	800124c <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 80012fc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80012fe:	f7ff f975 	bl	80005ec <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001302:	4d50      	ldr	r5, [pc, #320]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 8001304:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001306:	682b      	ldr	r3, [r5, #0]
 8001308:	079f      	lsls	r7, r3, #30
 800130a:	f57f af3c 	bpl.w	8001186 <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800130e:	f7ff f96d 	bl	80005ec <HAL_GetTick>
 8001312:	1b80      	subs	r0, r0, r6
 8001314:	2802      	cmp	r0, #2
 8001316:	d9f6      	bls.n	8001306 <HAL_RCC_OscConfig+0x19a>
 8001318:	e798      	b.n	800124c <HAL_RCC_OscConfig+0xe0>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800131a:	6962      	ldr	r2, [r4, #20]
 800131c:	4b4c      	ldr	r3, [pc, #304]	; (8001450 <HAL_RCC_OscConfig+0x2e4>)
 800131e:	b17a      	cbz	r2, 8001340 <HAL_RCC_OscConfig+0x1d4>
      __HAL_RCC_LSI_ENABLE();
 8001320:	2201      	movs	r2, #1
 8001322:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001324:	f7ff f962 	bl	80005ec <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001328:	4d46      	ldr	r5, [pc, #280]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 800132a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800132c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800132e:	0798      	lsls	r0, r3, #30
 8001330:	f53f af2d 	bmi.w	800118e <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001334:	f7ff f95a 	bl	80005ec <HAL_GetTick>
 8001338:	1b80      	subs	r0, r0, r6
 800133a:	2802      	cmp	r0, #2
 800133c:	d9f6      	bls.n	800132c <HAL_RCC_OscConfig+0x1c0>
 800133e:	e785      	b.n	800124c <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_LSI_DISABLE();
 8001340:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001342:	f7ff f953 	bl	80005ec <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001346:	4d3f      	ldr	r5, [pc, #252]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8001348:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800134a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800134c:	0799      	lsls	r1, r3, #30
 800134e:	f57f af1e 	bpl.w	800118e <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001352:	f7ff f94b 	bl	80005ec <HAL_GetTick>
 8001356:	1b80      	subs	r0, r0, r6
 8001358:	2802      	cmp	r0, #2
 800135a:	d9f6      	bls.n	800134a <HAL_RCC_OscConfig+0x1de>
 800135c:	e776      	b.n	800124c <HAL_RCC_OscConfig+0xe0>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800135e:	f7ff f945 	bl	80005ec <HAL_GetTick>
 8001362:	1b80      	subs	r0, r0, r6
 8001364:	2802      	cmp	r0, #2
 8001366:	f67f af29 	bls.w	80011bc <HAL_RCC_OscConfig+0x50>
 800136a:	e76f      	b.n	800124c <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800136c:	2b05      	cmp	r3, #5
 800136e:	d104      	bne.n	800137a <HAL_RCC_OscConfig+0x20e>
 8001370:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001372:	f043 0304 	orr.w	r3, r3, #4
 8001376:	672b      	str	r3, [r5, #112]	; 0x70
 8001378:	e729      	b.n	80011ce <HAL_RCC_OscConfig+0x62>
 800137a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800137c:	f022 0201 	bic.w	r2, r2, #1
 8001380:	672a      	str	r2, [r5, #112]	; 0x70
 8001382:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001384:	f022 0204 	bic.w	r2, r2, #4
 8001388:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800138a:	2b00      	cmp	r3, #0
 800138c:	f47f af23 	bne.w	80011d6 <HAL_RCC_OscConfig+0x6a>
      tickstart = HAL_GetTick();
 8001390:	f7ff f92c 	bl	80005ec <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001394:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001398:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800139a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800139c:	0798      	lsls	r0, r3, #30
 800139e:	f57f af24 	bpl.w	80011ea <HAL_RCC_OscConfig+0x7e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013a2:	f7ff f923 	bl	80005ec <HAL_GetTick>
 80013a6:	1b80      	subs	r0, r0, r6
 80013a8:	42b8      	cmp	r0, r7
 80013aa:	d9f6      	bls.n	800139a <HAL_RCC_OscConfig+0x22e>
 80013ac:	e74e      	b.n	800124c <HAL_RCC_OscConfig+0xe0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013ae:	f7ff f91d 	bl	80005ec <HAL_GetTick>
 80013b2:	1b80      	subs	r0, r0, r6
 80013b4:	42b8      	cmp	r0, r7
 80013b6:	f67f af14 	bls.w	80011e2 <HAL_RCC_OscConfig+0x76>
 80013ba:	e747      	b.n	800124c <HAL_RCC_OscConfig+0xe0>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80013bc:	4d21      	ldr	r5, [pc, #132]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
 80013be:	68ab      	ldr	r3, [r5, #8]
 80013c0:	f003 030c 	and.w	r3, r3, #12
 80013c4:	2b08      	cmp	r3, #8
 80013c6:	f43f aed4 	beq.w	8001172 <HAL_RCC_OscConfig+0x6>
 80013ca:	4e22      	ldr	r6, [pc, #136]	; (8001454 <HAL_RCC_OscConfig+0x2e8>)
 80013cc:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013ce:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80013d0:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013d2:	d12a      	bne.n	800142a <HAL_RCC_OscConfig+0x2be>
        tickstart = HAL_GetTick();
 80013d4:	f7ff f90a 	bl	80005ec <HAL_GetTick>
 80013d8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013da:	682b      	ldr	r3, [r5, #0]
 80013dc:	0199      	lsls	r1, r3, #6
 80013de:	d41e      	bmi.n	800141e <HAL_RCC_OscConfig+0x2b2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80013e0:	6a22      	ldr	r2, [r4, #32]
 80013e2:	69e3      	ldr	r3, [r4, #28]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80013e8:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80013ec:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80013ee:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80013f2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013f4:	4c13      	ldr	r4, [pc, #76]	; (8001444 <HAL_RCC_OscConfig+0x2d8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80013f6:	0852      	lsrs	r2, r2, #1
 80013f8:	3a01      	subs	r2, #1
 80013fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80013fe:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001400:	2301      	movs	r3, #1
 8001402:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001404:	f7ff f8f2 	bl	80005ec <HAL_GetTick>
 8001408:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800140a:	6823      	ldr	r3, [r4, #0]
 800140c:	019a      	lsls	r2, r3, #6
 800140e:	f53f aef0 	bmi.w	80011f2 <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001412:	f7ff f8eb 	bl	80005ec <HAL_GetTick>
 8001416:	1b40      	subs	r0, r0, r5
 8001418:	2802      	cmp	r0, #2
 800141a:	d9f6      	bls.n	800140a <HAL_RCC_OscConfig+0x29e>
 800141c:	e716      	b.n	800124c <HAL_RCC_OscConfig+0xe0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800141e:	f7ff f8e5 	bl	80005ec <HAL_GetTick>
 8001422:	1bc0      	subs	r0, r0, r7
 8001424:	2802      	cmp	r0, #2
 8001426:	d9d8      	bls.n	80013da <HAL_RCC_OscConfig+0x26e>
 8001428:	e710      	b.n	800124c <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 800142a:	f7ff f8df 	bl	80005ec <HAL_GetTick>
 800142e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001430:	682b      	ldr	r3, [r5, #0]
 8001432:	019b      	lsls	r3, r3, #6
 8001434:	f57f aedd 	bpl.w	80011f2 <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001438:	f7ff f8d8 	bl	80005ec <HAL_GetTick>
 800143c:	1b00      	subs	r0, r0, r4
 800143e:	2802      	cmp	r0, #2
 8001440:	d9f6      	bls.n	8001430 <HAL_RCC_OscConfig+0x2c4>
 8001442:	e703      	b.n	800124c <HAL_RCC_OscConfig+0xe0>
 8001444:	40023800 	.word	0x40023800
 8001448:	40007000 	.word	0x40007000
 800144c:	42470000 	.word	0x42470000
 8001450:	42470e80 	.word	0x42470e80
 8001454:	42470060 	.word	0x42470060

08001458 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001458:	4910      	ldr	r1, [pc, #64]	; (800149c <HAL_RCC_GetSysClockFreq+0x44>)
{
 800145a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800145c:	688b      	ldr	r3, [r1, #8]
 800145e:	f003 030c 	and.w	r3, r3, #12
 8001462:	2b08      	cmp	r3, #8
 8001464:	d118      	bne.n	8001498 <HAL_RCC_GetSysClockFreq+0x40>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001466:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001468:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800146a:	6849      	ldr	r1, [r1, #4]
 800146c:	480c      	ldr	r0, [pc, #48]	; (80014a0 <HAL_RCC_GetSysClockFreq+0x48>)
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800146e:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001472:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001476:	bf18      	it	ne
 8001478:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800147a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800147e:	fba1 0100 	umull	r0, r1, r1, r0
 8001482:	f7fe fef5 	bl	8000270 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001486:	4b05      	ldr	r3, [pc, #20]	; (800149c <HAL_RCC_GetSysClockFreq+0x44>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800148e:	3301      	adds	r3, #1
 8001490:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8001492:	fbb0 f0f3 	udiv	r0, r0, r3
 8001496:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8001498:	4801      	ldr	r0, [pc, #4]	; (80014a0 <HAL_RCC_GetSysClockFreq+0x48>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800149a:	bd08      	pop	{r3, pc}
 800149c:	40023800 	.word	0x40023800
 80014a0:	00f42400 	.word	0x00f42400

080014a4 <HAL_RCC_ClockConfig>:
{
 80014a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014a8:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80014aa:	4604      	mov	r4, r0
 80014ac:	b910      	cbnz	r0, 80014b4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80014ae:	2001      	movs	r0, #1
 80014b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014b4:	4b44      	ldr	r3, [pc, #272]	; (80015c8 <HAL_RCC_ClockConfig+0x124>)
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	f002 020f 	and.w	r2, r2, #15
 80014bc:	428a      	cmp	r2, r1
 80014be:	d328      	bcc.n	8001512 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014c0:	6821      	ldr	r1, [r4, #0]
 80014c2:	078f      	lsls	r7, r1, #30
 80014c4:	d42d      	bmi.n	8001522 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014c6:	07c8      	lsls	r0, r1, #31
 80014c8:	d440      	bmi.n	800154c <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014ca:	4b3f      	ldr	r3, [pc, #252]	; (80015c8 <HAL_RCC_ClockConfig+0x124>)
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	f002 020f 	and.w	r2, r2, #15
 80014d2:	4295      	cmp	r5, r2
 80014d4:	d366      	bcc.n	80015a4 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014d6:	6822      	ldr	r2, [r4, #0]
 80014d8:	0751      	lsls	r1, r2, #29
 80014da:	d46c      	bmi.n	80015b6 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014dc:	0713      	lsls	r3, r2, #28
 80014de:	d507      	bpl.n	80014f0 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80014e0:	4a3a      	ldr	r2, [pc, #232]	; (80015cc <HAL_RCC_ClockConfig+0x128>)
 80014e2:	6921      	ldr	r1, [r4, #16]
 80014e4:	6893      	ldr	r3, [r2, #8]
 80014e6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80014ea:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80014ee:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80014f0:	f7ff ffb2 	bl	8001458 <HAL_RCC_GetSysClockFreq>
 80014f4:	4b35      	ldr	r3, [pc, #212]	; (80015cc <HAL_RCC_ClockConfig+0x128>)
 80014f6:	4a36      	ldr	r2, [pc, #216]	; (80015d0 <HAL_RCC_ClockConfig+0x12c>)
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80014fe:	5cd3      	ldrb	r3, [r2, r3]
 8001500:	40d8      	lsrs	r0, r3
 8001502:	4b34      	ldr	r3, [pc, #208]	; (80015d4 <HAL_RCC_ClockConfig+0x130>)
 8001504:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001506:	2000      	movs	r0, #0
 8001508:	f7ff f83a 	bl	8000580 <HAL_InitTick>
  return HAL_OK;
 800150c:	2000      	movs	r0, #0
 800150e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001512:	b2ca      	uxtb	r2, r1
 8001514:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f003 030f 	and.w	r3, r3, #15
 800151c:	4299      	cmp	r1, r3
 800151e:	d1c6      	bne.n	80014ae <HAL_RCC_ClockConfig+0xa>
 8001520:	e7ce      	b.n	80014c0 <HAL_RCC_ClockConfig+0x1c>
 8001522:	4b2a      	ldr	r3, [pc, #168]	; (80015cc <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001524:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001528:	bf1e      	ittt	ne
 800152a:	689a      	ldrne	r2, [r3, #8]
 800152c:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001530:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001532:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001534:	bf42      	ittt	mi
 8001536:	689a      	ldrmi	r2, [r3, #8]
 8001538:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 800153c:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800153e:	689a      	ldr	r2, [r3, #8]
 8001540:	68a0      	ldr	r0, [r4, #8]
 8001542:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001546:	4302      	orrs	r2, r0
 8001548:	609a      	str	r2, [r3, #8]
 800154a:	e7bc      	b.n	80014c6 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800154c:	6862      	ldr	r2, [r4, #4]
 800154e:	4b1f      	ldr	r3, [pc, #124]	; (80015cc <HAL_RCC_ClockConfig+0x128>)
 8001550:	2a01      	cmp	r2, #1
 8001552:	d11d      	bne.n	8001590 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800155a:	d0a8      	beq.n	80014ae <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800155c:	4e1b      	ldr	r6, [pc, #108]	; (80015cc <HAL_RCC_ClockConfig+0x128>)
 800155e:	68b3      	ldr	r3, [r6, #8]
 8001560:	f023 0303 	bic.w	r3, r3, #3
 8001564:	4313      	orrs	r3, r2
 8001566:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001568:	f7ff f840 	bl	80005ec <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800156c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001570:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001572:	68b3      	ldr	r3, [r6, #8]
 8001574:	6862      	ldr	r2, [r4, #4]
 8001576:	f003 030c 	and.w	r3, r3, #12
 800157a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800157e:	d0a4      	beq.n	80014ca <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001580:	f7ff f834 	bl	80005ec <HAL_GetTick>
 8001584:	1bc0      	subs	r0, r0, r7
 8001586:	4540      	cmp	r0, r8
 8001588:	d9f3      	bls.n	8001572 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 800158a:	2003      	movs	r0, #3
}
 800158c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001590:	1e91      	subs	r1, r2, #2
 8001592:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001594:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001596:	d802      	bhi.n	800159e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001598:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800159c:	e7dd      	b.n	800155a <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800159e:	f013 0f02 	tst.w	r3, #2
 80015a2:	e7da      	b.n	800155a <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015a4:	b2ea      	uxtb	r2, r5
 80015a6:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 030f 	and.w	r3, r3, #15
 80015ae:	429d      	cmp	r5, r3
 80015b0:	f47f af7d 	bne.w	80014ae <HAL_RCC_ClockConfig+0xa>
 80015b4:	e78f      	b.n	80014d6 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015b6:	4905      	ldr	r1, [pc, #20]	; (80015cc <HAL_RCC_ClockConfig+0x128>)
 80015b8:	68e0      	ldr	r0, [r4, #12]
 80015ba:	688b      	ldr	r3, [r1, #8]
 80015bc:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80015c0:	4303      	orrs	r3, r0
 80015c2:	608b      	str	r3, [r1, #8]
 80015c4:	e78a      	b.n	80014dc <HAL_RCC_ClockConfig+0x38>
 80015c6:	bf00      	nop
 80015c8:	40023c00 	.word	0x40023c00
 80015cc:	40023800 	.word	0x40023800
 80015d0:	08004297 	.word	0x08004297
 80015d4:	200000e0 	.word	0x200000e0

080015d8 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80015d8:	4b01      	ldr	r3, [pc, #4]	; (80015e0 <HAL_RCC_GetHCLKFreq+0x8>)
 80015da:	6818      	ldr	r0, [r3, #0]
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	200000e0 	.word	0x200000e0

080015e4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80015e4:	4b04      	ldr	r3, [pc, #16]	; (80015f8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80015e6:	4a05      	ldr	r2, [pc, #20]	; (80015fc <HAL_RCC_GetPCLK1Freq+0x18>)
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80015ee:	5cd3      	ldrb	r3, [r2, r3]
 80015f0:	4a03      	ldr	r2, [pc, #12]	; (8001600 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80015f2:	6810      	ldr	r0, [r2, #0]
}
 80015f4:	40d8      	lsrs	r0, r3
 80015f6:	4770      	bx	lr
 80015f8:	40023800 	.word	0x40023800
 80015fc:	080042a7 	.word	0x080042a7
 8001600:	200000e0 	.word	0x200000e0

08001604 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001604:	4b04      	ldr	r3, [pc, #16]	; (8001618 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001606:	4a05      	ldr	r2, [pc, #20]	; (800161c <HAL_RCC_GetPCLK2Freq+0x18>)
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800160e:	5cd3      	ldrb	r3, [r2, r3]
 8001610:	4a03      	ldr	r2, [pc, #12]	; (8001620 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001612:	6810      	ldr	r0, [r2, #0]
}
 8001614:	40d8      	lsrs	r0, r3
 8001616:	4770      	bx	lr
 8001618:	40023800 	.word	0x40023800
 800161c:	080042a7 	.word	0x080042a7
 8001620:	200000e0 	.word	0x200000e0

08001624 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001624:	6a03      	ldr	r3, [r0, #32]
 8001626:	f023 0301 	bic.w	r3, r3, #1
 800162a:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800162c:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800162e:	6842      	ldr	r2, [r0, #4]
{
 8001630:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001632:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001634:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001636:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800163a:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800163c:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800163e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001642:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001644:	4c0c      	ldr	r4, [pc, #48]	; (8001678 <TIM_OC1_SetConfig+0x54>)
 8001646:	42a0      	cmp	r0, r4
 8001648:	d009      	beq.n	800165e <TIM_OC1_SetConfig+0x3a>
 800164a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800164e:	42a0      	cmp	r0, r4
 8001650:	d005      	beq.n	800165e <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001652:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001654:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001656:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8001658:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800165a:	6203      	str	r3, [r0, #32]
} 
 800165c:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 800165e:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8001660:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001662:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001666:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001668:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800166a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800166e:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001670:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001674:	4322      	orrs	r2, r4
 8001676:	e7ec      	b.n	8001652 <TIM_OC1_SetConfig+0x2e>
 8001678:	40010000 	.word	0x40010000

0800167c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800167c:	6a03      	ldr	r3, [r0, #32]
 800167e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001682:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001684:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8001686:	6842      	ldr	r2, [r0, #4]
{
 8001688:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800168a:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800168c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800168e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001692:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001694:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001696:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800169a:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800169e:	4c0e      	ldr	r4, [pc, #56]	; (80016d8 <TIM_OC3_SetConfig+0x5c>)
 80016a0:	42a0      	cmp	r0, r4
 80016a2:	d009      	beq.n	80016b8 <TIM_OC3_SetConfig+0x3c>
 80016a4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80016a8:	42a0      	cmp	r0, r4
 80016aa:	d005      	beq.n	80016b8 <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80016ac:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80016ae:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80016b0:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80016b2:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80016b4:	6203      	str	r3, [r0, #32]
}
 80016b6:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80016b8:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80016ba:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 80016bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80016c0:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80016c4:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80016c6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80016ca:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80016cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80016d0:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 80016d4:	e7ea      	b.n	80016ac <TIM_OC3_SetConfig+0x30>
 80016d6:	bf00      	nop
 80016d8:	40010000 	.word	0x40010000

080016dc <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80016dc:	6a03      	ldr	r3, [r0, #32]
 80016de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80016e2:	6203      	str	r3, [r0, #32]
{
 80016e4:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80016e6:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80016e8:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80016ea:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016ec:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80016ee:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016f2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80016f6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80016f8:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80016fc:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001700:	4d09      	ldr	r5, [pc, #36]	; (8001728 <TIM_OC4_SetConfig+0x4c>)
 8001702:	42a8      	cmp	r0, r5
 8001704:	d009      	beq.n	800171a <TIM_OC4_SetConfig+0x3e>
 8001706:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800170a:	42a8      	cmp	r0, r5
 800170c:	d005      	beq.n	800171a <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800170e:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001710:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001712:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001714:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001716:	6204      	str	r4, [r0, #32]
}
 8001718:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800171a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800171c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001720:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8001724:	e7f3      	b.n	800170e <TIM_OC4_SetConfig+0x32>
 8001726:	bf00      	nop
 8001728:	40010000 	.word	0x40010000

0800172c <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800172c:	4a2e      	ldr	r2, [pc, #184]	; (80017e8 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 800172e:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001730:	4290      	cmp	r0, r2
 8001732:	d012      	beq.n	800175a <TIM_Base_SetConfig+0x2e>
 8001734:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001738:	d00f      	beq.n	800175a <TIM_Base_SetConfig+0x2e>
 800173a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800173e:	4290      	cmp	r0, r2
 8001740:	d00b      	beq.n	800175a <TIM_Base_SetConfig+0x2e>
 8001742:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001746:	4290      	cmp	r0, r2
 8001748:	d007      	beq.n	800175a <TIM_Base_SetConfig+0x2e>
 800174a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800174e:	4290      	cmp	r0, r2
 8001750:	d003      	beq.n	800175a <TIM_Base_SetConfig+0x2e>
 8001752:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001756:	4290      	cmp	r0, r2
 8001758:	d11d      	bne.n	8001796 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 800175a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800175c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001760:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001762:	4a21      	ldr	r2, [pc, #132]	; (80017e8 <TIM_Base_SetConfig+0xbc>)
 8001764:	4290      	cmp	r0, r2
 8001766:	d104      	bne.n	8001772 <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001768:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800176a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800176e:	4313      	orrs	r3, r2
 8001770:	e028      	b.n	80017c4 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001772:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001776:	d0f7      	beq.n	8001768 <TIM_Base_SetConfig+0x3c>
 8001778:	4a1c      	ldr	r2, [pc, #112]	; (80017ec <TIM_Base_SetConfig+0xc0>)
 800177a:	4290      	cmp	r0, r2
 800177c:	d0f4      	beq.n	8001768 <TIM_Base_SetConfig+0x3c>
 800177e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001782:	4290      	cmp	r0, r2
 8001784:	d0f0      	beq.n	8001768 <TIM_Base_SetConfig+0x3c>
 8001786:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800178a:	4290      	cmp	r0, r2
 800178c:	d0ec      	beq.n	8001768 <TIM_Base_SetConfig+0x3c>
 800178e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001792:	4290      	cmp	r0, r2
 8001794:	d0e8      	beq.n	8001768 <TIM_Base_SetConfig+0x3c>
 8001796:	4a16      	ldr	r2, [pc, #88]	; (80017f0 <TIM_Base_SetConfig+0xc4>)
 8001798:	4290      	cmp	r0, r2
 800179a:	d0e5      	beq.n	8001768 <TIM_Base_SetConfig+0x3c>
 800179c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80017a0:	4290      	cmp	r0, r2
 80017a2:	d0e1      	beq.n	8001768 <TIM_Base_SetConfig+0x3c>
 80017a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80017a8:	4290      	cmp	r0, r2
 80017aa:	d0dd      	beq.n	8001768 <TIM_Base_SetConfig+0x3c>
 80017ac:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80017b0:	4290      	cmp	r0, r2
 80017b2:	d0d9      	beq.n	8001768 <TIM_Base_SetConfig+0x3c>
 80017b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80017b8:	4290      	cmp	r0, r2
 80017ba:	d0d5      	beq.n	8001768 <TIM_Base_SetConfig+0x3c>
 80017bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80017c0:	4290      	cmp	r0, r2
 80017c2:	d0d1      	beq.n	8001768 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 80017c4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017c6:	688b      	ldr	r3, [r1, #8]
 80017c8:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80017ca:	680b      	ldr	r3, [r1, #0]
 80017cc:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80017ce:	4b06      	ldr	r3, [pc, #24]	; (80017e8 <TIM_Base_SetConfig+0xbc>)
 80017d0:	4298      	cmp	r0, r3
 80017d2:	d006      	beq.n	80017e2 <TIM_Base_SetConfig+0xb6>
 80017d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80017d8:	4298      	cmp	r0, r3
 80017da:	d002      	beq.n	80017e2 <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 80017dc:	2301      	movs	r3, #1
 80017de:	6143      	str	r3, [r0, #20]
}
 80017e0:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80017e2:	690b      	ldr	r3, [r1, #16]
 80017e4:	6303      	str	r3, [r0, #48]	; 0x30
 80017e6:	e7f9      	b.n	80017dc <TIM_Base_SetConfig+0xb0>
 80017e8:	40010000 	.word	0x40010000
 80017ec:	40000400 	.word	0x40000400
 80017f0:	40014000 	.word	0x40014000

080017f4 <HAL_TIM_OC_Init>:
{
 80017f4:	b510      	push	{r4, lr}
  if(htim == NULL)
 80017f6:	4604      	mov	r4, r0
 80017f8:	b1a0      	cbz	r0, 8001824 <HAL_TIM_OC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80017fa:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80017fe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001802:	b91b      	cbnz	r3, 800180c <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001804:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_OC_MspInit(htim);
 8001808:	f001 fb22 	bl	8002e50 <HAL_TIM_OC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800180c:	2302      	movs	r3, #2
 800180e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
 8001812:	6820      	ldr	r0, [r4, #0]
 8001814:	1d21      	adds	r1, r4, #4
 8001816:	f7ff ff89 	bl	800172c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800181a:	2301      	movs	r3, #1
 800181c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8001820:	2000      	movs	r0, #0
 8001822:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001824:	2001      	movs	r0, #1
}
 8001826:	bd10      	pop	{r4, pc}

08001828 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001828:	6a03      	ldr	r3, [r0, #32]
 800182a:	f023 0310 	bic.w	r3, r3, #16
 800182e:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001830:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8001832:	6842      	ldr	r2, [r0, #4]
{
 8001834:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 8001836:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001838:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800183a:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800183e:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001842:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001844:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001848:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800184c:	4c0d      	ldr	r4, [pc, #52]	; (8001884 <TIM_OC2_SetConfig+0x5c>)
 800184e:	42a0      	cmp	r0, r4
 8001850:	d009      	beq.n	8001866 <TIM_OC2_SetConfig+0x3e>
 8001852:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001856:	42a0      	cmp	r0, r4
 8001858:	d005      	beq.n	8001866 <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 800185a:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 800185c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800185e:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001860:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001862:	6203      	str	r3, [r0, #32]
}
 8001864:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001866:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001868:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 800186a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800186e:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001872:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001874:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001878:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800187a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800187e:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 8001882:	e7ea      	b.n	800185a <TIM_OC2_SetConfig+0x32>
 8001884:	40010000 	.word	0x40010000

08001888 <HAL_TIM_OC_ConfigChannel>:
{
 8001888:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim); 
 800188a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800188e:	2b01      	cmp	r3, #1
{
 8001890:	4604      	mov	r4, r0
 8001892:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim); 
 8001896:	d018      	beq.n	80018ca <HAL_TIM_OC_ConfigChannel+0x42>
 8001898:	2301      	movs	r3, #1
 800189a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 800189e:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
 80018a2:	461d      	mov	r5, r3
  switch (Channel)
 80018a4:	2a0c      	cmp	r2, #12
 80018a6:	d80b      	bhi.n	80018c0 <HAL_TIM_OC_ConfigChannel+0x38>
 80018a8:	e8df f002 	tbb	[pc, r2]
 80018ac:	0a0a0a07 	.word	0x0a0a0a07
 80018b0:	0a0a0a10 	.word	0x0a0a0a10
 80018b4:	0a0a0a14 	.word	0x0a0a0a14
 80018b8:	18          	.byte	0x18
 80018b9:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80018ba:	6820      	ldr	r0, [r4, #0]
 80018bc:	f7ff feb2 	bl	8001624 <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim); 
 80018c0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80018c2:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim); 
 80018c6:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 80018ca:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80018cc:	6820      	ldr	r0, [r4, #0]
 80018ce:	f7ff ffab 	bl	8001828 <TIM_OC2_SetConfig>
    break;
 80018d2:	e7f5      	b.n	80018c0 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80018d4:	6820      	ldr	r0, [r4, #0]
 80018d6:	f7ff fed1 	bl	800167c <TIM_OC3_SetConfig>
    break;
 80018da:	e7f1      	b.n	80018c0 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80018dc:	6820      	ldr	r0, [r4, #0]
 80018de:	f7ff fefd 	bl	80016dc <TIM_OC4_SetConfig>
    break;
 80018e2:	e7ed      	b.n	80018c0 <HAL_TIM_OC_ConfigChannel+0x38>

080018e4 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 80018e4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80018e8:	2b01      	cmp	r3, #1
{
 80018ea:	b510      	push	{r4, lr}
 80018ec:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80018f0:	d018      	beq.n	8001924 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 80018f2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80018f6:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80018f8:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80018fa:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80018fc:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80018fe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001902:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8001904:	685a      	ldr	r2, [r3, #4]
 8001906:	4322      	orrs	r2, r4
 8001908:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800190a:	689a      	ldr	r2, [r3, #8]
 800190c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001910:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001912:	689a      	ldr	r2, [r3, #8]
 8001914:	430a      	orrs	r2, r1
 8001916:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8001918:	2301      	movs	r3, #1
 800191a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800191e:	2300      	movs	r3, #0
 8001920:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8001924:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 8001926:	bd10      	pop	{r4, pc}

08001928 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 800192c:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800192e:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8001930:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001932:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001934:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001938:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 800193a:	6133      	str	r3, [r6, #16]
{
 800193c:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800193e:	6883      	ldr	r3, [r0, #8]
 8001940:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8001942:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001944:	4303      	orrs	r3, r0
 8001946:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001948:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800194c:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800194e:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001952:	430b      	orrs	r3, r1
 8001954:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001956:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001958:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800195a:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800195c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8001960:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001962:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001966:	6173      	str	r3, [r6, #20]
 8001968:	4b7a      	ldr	r3, [pc, #488]	; (8001b54 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800196a:	d17c      	bne.n	8001a66 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800196c:	429e      	cmp	r6, r3
 800196e:	d003      	beq.n	8001978 <UART_SetConfig+0x50>
 8001970:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001974:	429e      	cmp	r6, r3
 8001976:	d144      	bne.n	8001a02 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001978:	f7ff fe44 	bl	8001604 <HAL_RCC_GetPCLK2Freq>
 800197c:	2519      	movs	r5, #25
 800197e:	fb05 f300 	mul.w	r3, r5, r0
 8001982:	6860      	ldr	r0, [r4, #4]
 8001984:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001988:	0040      	lsls	r0, r0, #1
 800198a:	fbb3 f3f0 	udiv	r3, r3, r0
 800198e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001992:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001996:	f7ff fe35 	bl	8001604 <HAL_RCC_GetPCLK2Freq>
 800199a:	6863      	ldr	r3, [r4, #4]
 800199c:	4368      	muls	r0, r5
 800199e:	005b      	lsls	r3, r3, #1
 80019a0:	fbb0 f7f3 	udiv	r7, r0, r3
 80019a4:	f7ff fe2e 	bl	8001604 <HAL_RCC_GetPCLK2Freq>
 80019a8:	6863      	ldr	r3, [r4, #4]
 80019aa:	4368      	muls	r0, r5
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80019b2:	fbb3 f3f9 	udiv	r3, r3, r9
 80019b6:	fb09 7313 	mls	r3, r9, r3, r7
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	3332      	adds	r3, #50	; 0x32
 80019be:	fbb3 f3f9 	udiv	r3, r3, r9
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80019c8:	f7ff fe1c 	bl	8001604 <HAL_RCC_GetPCLK2Freq>
 80019cc:	6862      	ldr	r2, [r4, #4]
 80019ce:	4368      	muls	r0, r5
 80019d0:	0052      	lsls	r2, r2, #1
 80019d2:	fbb0 faf2 	udiv	sl, r0, r2
 80019d6:	f7ff fe15 	bl	8001604 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80019da:	6863      	ldr	r3, [r4, #4]
 80019dc:	4368      	muls	r0, r5
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80019e4:	fbb3 f3f9 	udiv	r3, r3, r9
 80019e8:	fb09 a313 	mls	r3, r9, r3, sl
 80019ec:	00db      	lsls	r3, r3, #3
 80019ee:	3332      	adds	r3, #50	; 0x32
 80019f0:	fbb3 f3f9 	udiv	r3, r3, r9
 80019f4:	f003 0307 	and.w	r3, r3, #7
 80019f8:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80019fa:	443b      	add	r3, r7
 80019fc:	60b3      	str	r3, [r6, #8]
 80019fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001a02:	f7ff fdef 	bl	80015e4 <HAL_RCC_GetPCLK1Freq>
 8001a06:	2519      	movs	r5, #25
 8001a08:	fb05 f300 	mul.w	r3, r5, r0
 8001a0c:	6860      	ldr	r0, [r4, #4]
 8001a0e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001a12:	0040      	lsls	r0, r0, #1
 8001a14:	fbb3 f3f0 	udiv	r3, r3, r0
 8001a18:	fbb3 f3f9 	udiv	r3, r3, r9
 8001a1c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001a20:	f7ff fde0 	bl	80015e4 <HAL_RCC_GetPCLK1Freq>
 8001a24:	6863      	ldr	r3, [r4, #4]
 8001a26:	4368      	muls	r0, r5
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	fbb0 f7f3 	udiv	r7, r0, r3
 8001a2e:	f7ff fdd9 	bl	80015e4 <HAL_RCC_GetPCLK1Freq>
 8001a32:	6863      	ldr	r3, [r4, #4]
 8001a34:	4368      	muls	r0, r5
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a3c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001a40:	fb09 7313 	mls	r3, r9, r3, r7
 8001a44:	00db      	lsls	r3, r3, #3
 8001a46:	3332      	adds	r3, #50	; 0x32
 8001a48:	fbb3 f3f9 	udiv	r3, r3, r9
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001a52:	f7ff fdc7 	bl	80015e4 <HAL_RCC_GetPCLK1Freq>
 8001a56:	6862      	ldr	r2, [r4, #4]
 8001a58:	4368      	muls	r0, r5
 8001a5a:	0052      	lsls	r2, r2, #1
 8001a5c:	fbb0 faf2 	udiv	sl, r0, r2
 8001a60:	f7ff fdc0 	bl	80015e4 <HAL_RCC_GetPCLK1Freq>
 8001a64:	e7b9      	b.n	80019da <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001a66:	429e      	cmp	r6, r3
 8001a68:	d002      	beq.n	8001a70 <UART_SetConfig+0x148>
 8001a6a:	4b3b      	ldr	r3, [pc, #236]	; (8001b58 <UART_SetConfig+0x230>)
 8001a6c:	429e      	cmp	r6, r3
 8001a6e:	d140      	bne.n	8001af2 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001a70:	f7ff fdc8 	bl	8001604 <HAL_RCC_GetPCLK2Freq>
 8001a74:	6867      	ldr	r7, [r4, #4]
 8001a76:	2519      	movs	r5, #25
 8001a78:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001a7c:	fb05 f300 	mul.w	r3, r5, r0
 8001a80:	00bf      	lsls	r7, r7, #2
 8001a82:	fbb3 f3f7 	udiv	r3, r3, r7
 8001a86:	fbb3 f3f9 	udiv	r3, r3, r9
 8001a8a:	011f      	lsls	r7, r3, #4
 8001a8c:	f7ff fdba 	bl	8001604 <HAL_RCC_GetPCLK2Freq>
 8001a90:	6863      	ldr	r3, [r4, #4]
 8001a92:	4368      	muls	r0, r5
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	fbb0 f8f3 	udiv	r8, r0, r3
 8001a9a:	f7ff fdb3 	bl	8001604 <HAL_RCC_GetPCLK2Freq>
 8001a9e:	6863      	ldr	r3, [r4, #4]
 8001aa0:	4368      	muls	r0, r5
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001aa8:	fbb3 f3f9 	udiv	r3, r3, r9
 8001aac:	fb09 8313 	mls	r3, r9, r3, r8
 8001ab0:	011b      	lsls	r3, r3, #4
 8001ab2:	3332      	adds	r3, #50	; 0x32
 8001ab4:	fbb3 f3f9 	udiv	r3, r3, r9
 8001ab8:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001abc:	f7ff fda2 	bl	8001604 <HAL_RCC_GetPCLK2Freq>
 8001ac0:	6862      	ldr	r2, [r4, #4]
 8001ac2:	4368      	muls	r0, r5
 8001ac4:	0092      	lsls	r2, r2, #2
 8001ac6:	fbb0 faf2 	udiv	sl, r0, r2
 8001aca:	f7ff fd9b 	bl	8001604 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001ace:	6863      	ldr	r3, [r4, #4]
 8001ad0:	4368      	muls	r0, r5
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ad8:	fbb3 f3f9 	udiv	r3, r3, r9
 8001adc:	fb09 a313 	mls	r3, r9, r3, sl
 8001ae0:	011b      	lsls	r3, r3, #4
 8001ae2:	3332      	adds	r3, #50	; 0x32
 8001ae4:	fbb3 f3f9 	udiv	r3, r3, r9
 8001ae8:	f003 030f 	and.w	r3, r3, #15
 8001aec:	ea43 0308 	orr.w	r3, r3, r8
 8001af0:	e783      	b.n	80019fa <UART_SetConfig+0xd2>
 8001af2:	f7ff fd77 	bl	80015e4 <HAL_RCC_GetPCLK1Freq>
 8001af6:	6867      	ldr	r7, [r4, #4]
 8001af8:	2519      	movs	r5, #25
 8001afa:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001afe:	fb05 f300 	mul.w	r3, r5, r0
 8001b02:	00bf      	lsls	r7, r7, #2
 8001b04:	fbb3 f3f7 	udiv	r3, r3, r7
 8001b08:	fbb3 f3f9 	udiv	r3, r3, r9
 8001b0c:	011f      	lsls	r7, r3, #4
 8001b0e:	f7ff fd69 	bl	80015e4 <HAL_RCC_GetPCLK1Freq>
 8001b12:	6863      	ldr	r3, [r4, #4]
 8001b14:	4368      	muls	r0, r5
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	fbb0 f8f3 	udiv	r8, r0, r3
 8001b1c:	f7ff fd62 	bl	80015e4 <HAL_RCC_GetPCLK1Freq>
 8001b20:	6863      	ldr	r3, [r4, #4]
 8001b22:	4368      	muls	r0, r5
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b2a:	fbb3 f3f9 	udiv	r3, r3, r9
 8001b2e:	fb09 8313 	mls	r3, r9, r3, r8
 8001b32:	011b      	lsls	r3, r3, #4
 8001b34:	3332      	adds	r3, #50	; 0x32
 8001b36:	fbb3 f3f9 	udiv	r3, r3, r9
 8001b3a:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001b3e:	f7ff fd51 	bl	80015e4 <HAL_RCC_GetPCLK1Freq>
 8001b42:	6862      	ldr	r2, [r4, #4]
 8001b44:	4368      	muls	r0, r5
 8001b46:	0092      	lsls	r2, r2, #2
 8001b48:	fbb0 faf2 	udiv	sl, r0, r2
 8001b4c:	f7ff fd4a 	bl	80015e4 <HAL_RCC_GetPCLK1Freq>
 8001b50:	e7bd      	b.n	8001ace <UART_SetConfig+0x1a6>
 8001b52:	bf00      	nop
 8001b54:	40011000 	.word	0x40011000
 8001b58:	40011400 	.word	0x40011400

08001b5c <HAL_UART_Init>:
{
 8001b5c:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001b5e:	4604      	mov	r4, r0
 8001b60:	b340      	cbz	r0, 8001bb4 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001b62:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001b66:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001b6a:	b91b      	cbnz	r3, 8001b74 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001b6c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001b70:	f001 f9a4 	bl	8002ebc <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001b74:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001b76:	2324      	movs	r3, #36	; 0x24
 8001b78:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001b7c:	68d3      	ldr	r3, [r2, #12]
 8001b7e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001b82:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001b84:	4620      	mov	r0, r4
 8001b86:	f7ff fecf 	bl	8001928 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b8a:	6823      	ldr	r3, [r4, #0]
 8001b8c:	691a      	ldr	r2, [r3, #16]
 8001b8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001b92:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b94:	695a      	ldr	r2, [r3, #20]
 8001b96:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b9a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001b9c:	68da      	ldr	r2, [r3, #12]
 8001b9e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ba2:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ba4:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8001ba6:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ba8:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001baa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001bae:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001bb2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001bb4:	2001      	movs	r0, #1
}
 8001bb6:	bd10      	pop	{r4, pc}

08001bb8 <USB_CoreInit>:
  * @param  cfg  pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8001bb8:	b084      	sub	sp, #16
 8001bba:	b538      	push	{r3, r4, r5, lr}
 8001bbc:	ad05      	add	r5, sp, #20
 8001bbe:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8001bc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001bc4:	2b01      	cmp	r3, #1
{
 8001bc6:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8001bc8:	d126      	bne.n	8001c18 <USB_CoreInit+0x60>
  {
    
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8001bca:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001bcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bd0:	6383      	str	r3, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8001bd2:	68c3      	ldr	r3, [r0, #12]
 8001bd4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8001bd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001bdc:	60c3      	str	r3, [r0, #12]
   
    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8001bde:	68c3      	ldr	r3, [r0, #12]
 8001be0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001be4:	60c3      	str	r3, [r0, #12]
    if(cfg.use_external_vbus == 1U)
 8001be6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001be8:	2b01      	cmp	r3, #1
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8001bea:	bf02      	ittt	eq
 8001bec:	68c3      	ldreq	r3, [r0, #12]
 8001bee:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 8001bf2:	60c3      	streq	r3, [r0, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx); 
 8001bf4:	f000 fbde 	bl	80023b4 <USB_CoreReset>
    
    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
  }
 
  if(cfg.dma_enable == ENABLE)
 8001bf8:	9b08      	ldr	r3, [sp, #32]
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d107      	bne.n	8001c0e <USB_CoreInit+0x56>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8001bfe:	68a3      	ldr	r3, [r4, #8]
 8001c00:	f043 0306 	orr.w	r3, r3, #6
 8001c04:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8001c06:	68a3      	ldr	r3, [r4, #8]
 8001c08:	f043 0320 	orr.w	r3, r3, #32
 8001c0c:	60a3      	str	r3, [r4, #8]
  }  

  return HAL_OK;
}
 8001c0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001c12:	2000      	movs	r0, #0
 8001c14:	b004      	add	sp, #16
 8001c16:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8001c18:	68c3      	ldr	r3, [r0, #12]
 8001c1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c1e:	60c3      	str	r3, [r0, #12]
    USB_CoreReset(USBx);
 8001c20:	f000 fbc8 	bl	80023b4 <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8001c24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c28:	63a3      	str	r3, [r4, #56]	; 0x38
 8001c2a:	e7e5      	b.n	8001bf8 <USB_CoreInit+0x40>

08001c2c <USB_EnableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8001c2c:	6883      	ldr	r3, [r0, #8]
 8001c2e:	f043 0301 	orr.w	r3, r3, #1
 8001c32:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8001c34:	2000      	movs	r0, #0
 8001c36:	4770      	bx	lr

08001c38 <USB_DisableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8001c38:	6883      	ldr	r3, [r0, #8]
 8001c3a:	f023 0301 	bic.w	r3, r3, #1
 8001c3e:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8001c40:	2000      	movs	r0, #0
 8001c42:	4770      	bx	lr

08001c44 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 8001c44:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8001c46:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 8001c48:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8001c4a:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8001c4e:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_OTG_HOST_MODE)
 8001c50:	d108      	bne.n	8001c64 <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 8001c52:	68c3      	ldr	r3, [r0, #12]
 8001c54:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001c58:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50U);
 8001c5a:	2032      	movs	r0, #50	; 0x32
 8001c5c:	f7fe fccc 	bl	80005f8 <HAL_Delay>
  
  return HAL_OK;
}
 8001c60:	2000      	movs	r0, #0
 8001c62:	bd08      	pop	{r3, pc}
  else if ( mode == USB_OTG_DEVICE_MODE)
 8001c64:	2900      	cmp	r1, #0
 8001c66:	d1f8      	bne.n	8001c5a <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 8001c68:	68c3      	ldr	r3, [r0, #12]
 8001c6a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001c6e:	60c3      	str	r3, [r0, #12]
 8001c70:	e7f3      	b.n	8001c5a <USB_SetCurrentMode+0x16>
	...

08001c74 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8001c74:	b084      	sub	sp, #16
 8001c76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c7a:	4604      	mov	r4, r0
 8001c7c:	a807      	add	r0, sp, #28
 8001c7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001c82:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8001c84:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
  }
#else
  if (cfg.vbus_sensing_enable == 0U)
  {
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8001c86:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001c88:	4688      	mov	r8, r1
  if (cfg.vbus_sensing_enable == 0U)
 8001c8a:	b9a6      	cbnz	r6, 8001cb6 <USB_DevInit+0x42>
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8001c8c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c90:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Rx || STM32F412Vx || STM32F412Cx || STM32F413xx || STM32F423xx  */
  
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8001c92:	2300      	movs	r3, #0
 8001c94:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  
  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8001c98:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8001c9c:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8001ca0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001ca2:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8001ca4:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8001ca8:	d15e      	bne.n	8001d68 <USB_DevInit+0xf4>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 8001caa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001cac:	b939      	cbnz	r1, 8001cbe <USB_DevInit+0x4a>
    }
  }
  else
  {
    /* Set Full speed phy */
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8001cae:	4620      	mov	r0, r4
 8001cb0:	f000 f89e 	bl	8001df0 <USB_SetDevSpeed>
 8001cb4:	e007      	b.n	8001cc6 <USB_DevInit+0x52>
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8001cb6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001cba:	63a3      	str	r3, [r4, #56]	; 0x38
 8001cbc:	e7e9      	b.n	8001c92 <USB_DevInit+0x1e>
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4620      	mov	r0, r4
 8001cc2:	f000 f895 	bl	8001df0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10U); /* all Tx FIFOs */
 8001cc6:	2110      	movs	r1, #16
 8001cc8:	4620      	mov	r0, r4
 8001cca:	f000 f86f 	bl	8001dac <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 8001cce:	4620      	mov	r0, r4
 8001cd0:	f000 f87e 	bl	8001dd0 <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8001cd4:	2300      	movs	r3, #0
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8001cd6:	f04f 32ff 	mov.w	r2, #4294967295
  USBx_DEVICE->DIEPMSK = 0U;
 8001cda:	612b      	str	r3, [r5, #16]
 8001cdc:	4619      	mov	r1, r3
  USBx_DEVICE->DOEPMSK = 0U;
 8001cde:	616b      	str	r3, [r5, #20]
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8001ce0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8001ce4:	61aa      	str	r2, [r5, #24]
    {
      USBx_INEP(i)->DIEPCTL = 0U;
    }
    
    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 8001ce6:	f04f 0eff 	mov.w	lr, #255	; 0xff
  USBx_DEVICE->DAINTMSK = 0U;
 8001cea:	61eb      	str	r3, [r5, #28]
 8001cec:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001cf0:	4543      	cmp	r3, r8
 8001cf2:	d13b      	bne.n	8001d6c <USB_DevInit+0xf8>
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
 8001cfa:	4608      	mov	r0, r1
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8001cfc:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
    }
    
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 8001d00:	f04f 0cff 	mov.w	ip, #255	; 0xff
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001d04:	428b      	cmp	r3, r1
 8001d06:	d13e      	bne.n	8001d86 <USB_DevInit+0x112>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8001d08:	692b      	ldr	r3, [r5, #16]
  
  if (cfg.dma_enable == 1U)
 8001d0a:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8001d0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d10:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 8001d12:	d108      	bne.n	8001d26 <USB_DevInit+0xb2>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 8001d14:	4b23      	ldr	r3, [pc, #140]	; (8001da4 <USB_DevInit+0x130>)
 8001d16:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 8001d18:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001d1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d1e:	f043 0303 	orr.w	r3, r3, #3
 8001d22:	632b      	str	r3, [r5, #48]	; 0x30
    
    i= USBx_DEVICE->DTHRCTL;
 8001d24:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8001d26:	2300      	movs	r3, #0
 8001d28:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8001d2a:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8001d2e:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 8001d30:	b91f      	cbnz	r7, 8001d3a <USB_DevInit+0xc6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 8001d32:	69a3      	ldr	r3, [r4, #24]
 8001d34:	f043 0310 	orr.w	r3, r3, #16
 8001d38:	61a3      	str	r3, [r4, #24]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 8001d3a:	69a2      	ldr	r2, [r4, #24]
 8001d3c:	4b1a      	ldr	r3, [pc, #104]	; (8001da8 <USB_DevInit+0x134>)
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);
  
  if(cfg.Sof_enable)
 8001d42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001d44:	b11b      	cbz	r3, 8001d4e <USB_DevInit+0xda>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8001d46:	69a3      	ldr	r3, [r4, #24]
 8001d48:	f043 0308 	orr.w	r3, r3, #8
 8001d4c:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 8001d4e:	2e01      	cmp	r6, #1
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 8001d50:	bf01      	itttt	eq
 8001d52:	69a3      	ldreq	r3, [r4, #24]
 8001d54:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8001d58:	f043 0304 	orreq.w	r3, r3, #4
 8001d5c:	61a3      	streq	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 8001d5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001d62:	2000      	movs	r0, #0
 8001d64:	b004      	add	sp, #16
 8001d66:	4770      	bx	lr
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8001d68:	2103      	movs	r1, #3
 8001d6a:	e7a0      	b.n	8001cae <USB_DevInit+0x3a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8001d6c:	f8d2 c000 	ldr.w	ip, [r2]
 8001d70:	f1bc 0f00 	cmp.w	ip, #0
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8001d74:	bfb4      	ite	lt
 8001d76:	6010      	strlt	r0, [r2, #0]
      USBx_INEP(i)->DIEPCTL = 0U;
 8001d78:	6011      	strge	r1, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001d7a:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8001d7c:	6111      	str	r1, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 8001d7e:	f8c2 e008 	str.w	lr, [r2, #8]
 8001d82:	3220      	adds	r2, #32
 8001d84:	e7b4      	b.n	8001cf0 <USB_DevInit+0x7c>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8001d86:	f8d2 8000 	ldr.w	r8, [r2]
 8001d8a:	f1b8 0f00 	cmp.w	r8, #0
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8001d8e:	bfb4      	ite	lt
 8001d90:	f8c2 e000 	strlt.w	lr, [r2]
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8001d94:	6010      	strge	r0, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001d96:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8001d98:	6110      	str	r0, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 8001d9a:	f8c2 c008 	str.w	ip, [r2, #8]
 8001d9e:	3220      	adds	r2, #32
 8001da0:	e7b0      	b.n	8001d04 <USB_DevInit+0x90>
 8001da2:	bf00      	nop
 8001da4:	00800100 	.word	0x00800100
 8001da8:	803c3800 	.word	0x803c3800

08001dac <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 8001dac:	0189      	lsls	r1, r1, #6
 8001dae:	f041 0120 	orr.w	r1, r1, #32
 8001db2:	4a06      	ldr	r2, [pc, #24]	; (8001dcc <USB_FlushTxFifo+0x20>)
 8001db4:	6101      	str	r1, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8001db6:	3a01      	subs	r2, #1
 8001db8:	d005      	beq.n	8001dc6 <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8001dba:	6903      	ldr	r3, [r0, #16]
 8001dbc:	f013 0320 	ands.w	r3, r3, #32
 8001dc0:	d1f9      	bne.n	8001db6 <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	4770      	bx	lr
      return HAL_TIMEOUT;
 8001dc6:	2003      	movs	r0, #3
}
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	00030d41 	.word	0x00030d41

08001dd0 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8001dd0:	2310      	movs	r3, #16
 8001dd2:	4a06      	ldr	r2, [pc, #24]	; (8001dec <USB_FlushRxFifo+0x1c>)
 8001dd4:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8001dd6:	3a01      	subs	r2, #1
 8001dd8:	d005      	beq.n	8001de6 <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8001dda:	6903      	ldr	r3, [r0, #16]
 8001ddc:	f013 0310 	ands.w	r3, r3, #16
 8001de0:	d1f9      	bne.n	8001dd6 <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 8001de2:	4618      	mov	r0, r3
 8001de4:	4770      	bx	lr
      return HAL_TIMEOUT;
 8001de6:	2003      	movs	r0, #3
}
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	00030d41 	.word	0x00030d41

08001df0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 8001df0:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8001df4:	4319      	orrs	r1, r3
 8001df6:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 8001dfa:	2000      	movs	r0, #0
 8001dfc:	4770      	bx	lr

08001dfe <USB_GetDevSpeed>:
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
  uint8_t speed = 0U;
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8001dfe:	f500 6200 	add.w	r2, r0, #2048	; 0x800
 8001e02:	f8d0 0808 	ldr.w	r0, [r0, #2056]	; 0x808
 8001e06:	f010 0006 	ands.w	r0, r0, #6
 8001e0a:	d012      	beq.n	8001e32 <USB_GetDevSpeed+0x34>
  {
    speed = USB_OTG_SPEED_HIGH;
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 8001e0c:	6893      	ldr	r3, [r2, #8]
 8001e0e:	f003 0306 	and.w	r3, r3, #6
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d00c      	beq.n	8001e30 <USB_GetDevSpeed+0x32>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 8001e16:	6893      	ldr	r3, [r2, #8]
 8001e18:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 8001e1c:	2b06      	cmp	r3, #6
 8001e1e:	d007      	beq.n	8001e30 <USB_GetDevSpeed+0x32>
  {
    speed = USB_OTG_SPEED_FULL;
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8001e20:	6893      	ldr	r3, [r2, #8]
 8001e22:	f003 0306 	and.w	r3, r3, #6
 8001e26:	2b04      	cmp	r3, #4
  {
    speed = USB_OTG_SPEED_LOW;
 8001e28:	bf14      	ite	ne
 8001e2a:	2000      	movne	r0, #0
 8001e2c:	2002      	moveq	r0, #2
 8001e2e:	4770      	bx	lr
    speed = USB_OTG_SPEED_FULL;
 8001e30:	2003      	movs	r0, #3
  }
  
  return speed;
}
 8001e32:	4770      	bx	lr

08001e34 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8001e34:	b530      	push	{r4, r5, lr}
  if (ep->is_in == 1U)
 8001e36:	784b      	ldrb	r3, [r1, #1]
 8001e38:	780c      	ldrb	r4, [r1, #0]
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8001e3a:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 8001e3e:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  if (ep->is_in == 1U)
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d11b      	bne.n	8001e7e <USB_ActivateEndpoint+0x4a>
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8001e46:	40a3      	lsls	r3, r4
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	432b      	orrs	r3, r5
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8001e4c:	f500 6010 	add.w	r0, r0, #2304	; 0x900
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8001e50:	61d3      	str	r3, [r2, #28]
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8001e52:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	0412      	lsls	r2, r2, #16
 8001e5a:	d40e      	bmi.n	8001e7a <USB_ActivateEndpoint+0x46>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8001e5c:	688a      	ldr	r2, [r1, #8]
 8001e5e:	78c8      	ldrb	r0, [r1, #3]
 8001e60:	681d      	ldr	r5, [r3, #0]
 8001e62:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001e66:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001e6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e6e:	ea42 4080 	orr.w	r0, r2, r0, lsl #18
 8001e72:	ea40 5084 	orr.w	r0, r0, r4, lsl #22
 8001e76:	4328      	orrs	r0, r5
 8001e78:	6018      	str	r0, [r3, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
}
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	bd30      	pop	{r4, r5, pc}
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 8001e7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e82:	40a3      	lsls	r3, r4
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8001e84:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 8001e88:	432b      	orrs	r3, r5
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8001e8a:	eb00 1044 	add.w	r0, r0, r4, lsl #5
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 8001e8e:	61d3      	str	r3, [r2, #28]
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8001e90:	6803      	ldr	r3, [r0, #0]
 8001e92:	041b      	lsls	r3, r3, #16
 8001e94:	d4f1      	bmi.n	8001e7a <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8001e96:	688b      	ldr	r3, [r1, #8]
 8001e98:	78c9      	ldrb	r1, [r1, #3]
 8001e9a:	6802      	ldr	r2, [r0, #0]
 8001e9c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001ea0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ea4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ea8:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8001eac:	4313      	orrs	r3, r2
 8001eae:	6003      	str	r3, [r0, #0]
 8001eb0:	e7e3      	b.n	8001e7a <USB_ActivateEndpoint+0x46>

08001eb2 <USB_DeactivateEndpoint>:
 8001eb2:	f000 b801 	b.w	8001eb8 <USB_DeactivateDedicatedEndpoint>
	...

08001eb8 <USB_DeactivateDedicatedEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateDedicatedEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8001eb8:	b570      	push	{r4, r5, r6, lr}
  uint32_t count = 0U;
  
  /* Disable the IN endpoint */
  if (ep->is_in == 1U)
 8001eba:	784b      	ldrb	r3, [r1, #1]
 8001ebc:	2b01      	cmp	r3, #1
{
 8001ebe:	460e      	mov	r6, r1
 8001ec0:	4605      	mov	r5, r0
 8001ec2:	7809      	ldrb	r1, [r1, #0]
 8001ec4:	f04f 0320 	mov.w	r3, #32
  if (ep->is_in == 1U)
 8001ec8:	d126      	bne.n	8001f18 <USB_DeactivateDedicatedEndpoint+0x60>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_USBAEP;  
 8001eca:	f500 6210 	add.w	r2, r0, #2304	; 0x900
 8001ece:	fb13 2301 	smlabb	r3, r3, r1, r2
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ed8:	601a      	str	r2, [r3, #0]
    
    /* sets the NAK bit for the IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8001eda:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ede:	601a      	str	r2, [r3, #0]
    
    /* Disable IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS;
 8001ee0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	4a1f      	ldr	r2, [pc, #124]	; (8001f64 <USB_DeactivateDedicatedEndpoint+0xac>)
    
    do
    {
      if (++count > 200000U)
 8001ee8:	3a01      	subs	r2, #1
 8001eea:	d101      	bne.n	8001ef0 <USB_DeactivateDedicatedEndpoint+0x38>
      {
        return HAL_TIMEOUT;
 8001eec:	2003      	movs	r0, #3
 8001eee:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
    
    /*Wait for  EPDISD endpoint disabled interrupt*/ 
    while ((USBx_INEP(ep->num)->DIEPINT & USB_OTG_DIEPCTL_EPDIS) == USB_OTG_DIEPCTL_EPDIS);
 8001ef0:	689c      	ldr	r4, [r3, #8]
 8001ef2:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
 8001ef6:	d1f7      	bne.n	8001ee8 <USB_DeactivateDedicatedEndpoint+0x30>
    
    
    /* Flush any data remaining in the TxFIFO */
    USB_FlushTxFifo(USBx , 0x10U);
 8001ef8:	2110      	movs	r1, #16
 8001efa:	4628      	mov	r0, r5
 8001efc:	f7ff ff56 	bl	8001dac <USB_FlushTxFifo>
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num))));   
 8001f00:	7831      	ldrb	r1, [r6, #0]
 8001f02:	f8d5 281c 	ldr.w	r2, [r5, #2076]	; 0x81c
 8001f06:	2301      	movs	r3, #1
 8001f08:	408b      	lsls	r3, r1
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	ea22 0303 	bic.w	r3, r2, r3
 8001f10:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
  }
  return HAL_OK;
 8001f14:	4620      	mov	r0, r4
 8001f16:	bd70      	pop	{r4, r5, r6, pc}
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;  
 8001f18:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
 8001f1c:	fb13 2301 	smlabb	r3, r3, r1, r2
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f26:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8001f28:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f2c:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS;
 8001f2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	4a0b      	ldr	r2, [pc, #44]	; (8001f64 <USB_DeactivateDedicatedEndpoint+0xac>)
      if (++count > 200000U)
 8001f36:	3a01      	subs	r2, #1
 8001f38:	d0d8      	beq.n	8001eec <USB_DeactivateDedicatedEndpoint+0x34>
    while ((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS);
 8001f3a:	6898      	ldr	r0, [r3, #8]
 8001f3c:	f010 0010 	ands.w	r0, r0, #16
 8001f40:	d1f9      	bne.n	8001f36 <USB_DeactivateDedicatedEndpoint+0x7e>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001f42:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 8001f46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f4a:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
 8001f4e:	f8d5 381c 	ldr.w	r3, [r5, #2076]	; 0x81c
 8001f52:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f56:	408a      	lsls	r2, r1
 8001f58:	ea23 0302 	bic.w	r3, r3, r2
 8001f5c:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c

}
 8001f60:	bd70      	pop	{r4, r5, r6, pc}
 8001f62:	bf00      	nop
 8001f64:	00030d41 	.word	0x00030d41

08001f68 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8001f68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint16_t pktcnt = 0U;
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 8001f6a:	784b      	ldrb	r3, [r1, #1]
 8001f6c:	780c      	ldrb	r4, [r1, #0]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	694b      	ldr	r3, [r1, #20]
 8001f72:	d177      	bne.n	8002064 <USB_EPStartXfer+0xfc>
 8001f74:	2620      	movs	r6, #32
 8001f76:	f500 6510 	add.w	r5, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8001f7a:	fb16 5404 	smlabb	r4, r6, r4, r5
 8001f7e:	6926      	ldr	r6, [r4, #16]
    if (ep->xfer_len == 0U)
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d138      	bne.n	8001ff6 <USB_EPStartXfer+0x8e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8001f84:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 8001f88:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 8001f8c:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8001f8e:	6926      	ldr	r6, [r4, #16]
 8001f90:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 8001f94:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8001f96:	6926      	ldr	r6, [r4, #16]
 8001f98:	0cf6      	lsrs	r6, r6, #19
 8001f9a:	04f6      	lsls	r6, r6, #19
 8001f9c:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
      }       
    }

    if (dma == 1U)
 8001f9e:	2a01      	cmp	r2, #1
 8001fa0:	d150      	bne.n	8002044 <USB_EPStartXfer+0xdc>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8001fa2:	780c      	ldrb	r4, [r1, #0]
 8001fa4:	690e      	ldr	r6, [r1, #16]
 8001fa6:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 8001faa:	6166      	str	r6, [r4, #20]
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8001fac:	78ce      	ldrb	r6, [r1, #3]
 8001fae:	2e01      	cmp	r6, #1
 8001fb0:	d10f      	bne.n	8001fd2 <USB_EPStartXfer+0x6a>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 8001fb2:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 8001fb6:	780f      	ldrb	r7, [r1, #0]
 8001fb8:	f414 7f80 	tst.w	r4, #256	; 0x100
 8001fbc:	f04f 0420 	mov.w	r4, #32
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8001fc0:	fb14 5407 	smlabb	r4, r4, r7, r5
 8001fc4:	6827      	ldr	r7, [r4, #0]
 8001fc6:	bf0c      	ite	eq
 8001fc8:	f047 5700 	orreq.w	r7, r7, #536870912	; 0x20000000
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8001fcc:	f047 5780 	orrne.w	r7, r7, #268435456	; 0x10000000
 8001fd0:	6027      	str	r7, [r4, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8001fd2:	780f      	ldrb	r7, [r1, #0]
 8001fd4:	eb05 1547 	add.w	r5, r5, r7, lsl #5
    
    if (ep->type == EP_TYPE_ISOC)
 8001fd8:	2e01      	cmp	r6, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8001fda:	682c      	ldr	r4, [r5, #0]
 8001fdc:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8001fe0:	602c      	str	r4, [r5, #0]
    if (ep->type == EP_TYPE_ISOC)
 8001fe2:	d105      	bne.n	8001ff0 <USB_EPStartXfer+0x88>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 8001fe4:	9200      	str	r2, [sp, #0]
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	463a      	mov	r2, r7
 8001fea:	68c9      	ldr	r1, [r1, #12]
 8001fec:	f000 f8ef 	bl	80021ce <USB_WritePacket>
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
  }
  return HAL_OK;
}
 8001ff0:	2000      	movs	r0, #0
 8001ff2:	b003      	add	sp, #12
 8001ff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8001ff6:	0cf6      	lsrs	r6, r6, #19
 8001ff8:	04f6      	lsls	r6, r6, #19
 8001ffa:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8001ffc:	6926      	ldr	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 8001ffe:	688f      	ldr	r7, [r1, #8]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8002000:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 8002004:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 8002008:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 800200a:	19de      	adds	r6, r3, r7
 800200c:	3e01      	subs	r6, #1
 800200e:	fbb6 f7f7 	udiv	r7, r6, r7
 8002012:	4e37      	ldr	r6, [pc, #220]	; (80020f0 <USB_EPStartXfer+0x188>)
 8002014:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8002018:	ea06 46c7 	and.w	r6, r6, r7, lsl #19
 800201c:	ea46 060e 	orr.w	r6, r6, lr
 8002020:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8002022:	6927      	ldr	r7, [r4, #16]
 8002024:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8002028:	433e      	orrs	r6, r7
 800202a:	6126      	str	r6, [r4, #16]
      if (ep->type == EP_TYPE_ISOC)
 800202c:	78ce      	ldrb	r6, [r1, #3]
 800202e:	2e01      	cmp	r6, #1
 8002030:	d15a      	bne.n	80020e8 <USB_EPStartXfer+0x180>
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 8002032:	6926      	ldr	r6, [r4, #16]
 8002034:	f026 46c0 	bic.w	r6, r6, #1610612736	; 0x60000000
 8002038:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 800203a:	6926      	ldr	r6, [r4, #16]
 800203c:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8002040:	6126      	str	r6, [r4, #16]
 8002042:	e7ac      	b.n	8001f9e <USB_EPStartXfer+0x36>
      if (ep->type != EP_TYPE_ISOC)
 8002044:	78ce      	ldrb	r6, [r1, #3]
 8002046:	2e01      	cmp	r6, #1
 8002048:	d0b3      	beq.n	8001fb2 <USB_EPStartXfer+0x4a>
        if (ep->xfer_len > 0U)
 800204a:	2b00      	cmp	r3, #0
 800204c:	d0ae      	beq.n	8001fac <USB_EPStartXfer+0x44>
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 800204e:	f891 e000 	ldrb.w	lr, [r1]
 8002052:	f8d0 7834 	ldr.w	r7, [r0, #2100]	; 0x834
 8002056:	2401      	movs	r4, #1
 8002058:	fa04 f40e 	lsl.w	r4, r4, lr
 800205c:	433c      	orrs	r4, r7
 800205e:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
 8002062:	e7a3      	b.n	8001fac <USB_EPStartXfer+0x44>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8002064:	f500 6530 	add.w	r5, r0, #2816	; 0xb00
 8002068:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 800206c:	6925      	ldr	r5, [r4, #16]
 800206e:	0ced      	lsrs	r5, r5, #19
 8002070:	04ed      	lsls	r5, r5, #19
 8002072:	6125      	str	r5, [r4, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8002074:	6925      	ldr	r5, [r4, #16]
 8002076:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800207a:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800207e:	6125      	str	r5, [r4, #16]
 8002080:	688d      	ldr	r5, [r1, #8]
    if (ep->xfer_len == 0U)
 8002082:	b9fb      	cbnz	r3, 80020c4 <USB_EPStartXfer+0x15c>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8002084:	6923      	ldr	r3, [r4, #16]
 8002086:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800208a:	431d      	orrs	r5, r3
 800208c:	6125      	str	r5, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 800208e:	6923      	ldr	r3, [r4, #16]
 8002090:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002094:	6123      	str	r3, [r4, #16]
    if (dma == 1U)
 8002096:	2a01      	cmp	r2, #1
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 8002098:	bf04      	itt	eq
 800209a:	68cb      	ldreq	r3, [r1, #12]
 800209c:	6163      	streq	r3, [r4, #20]
    if (ep->type == EP_TYPE_ISOC)
 800209e:	78cb      	ldrb	r3, [r1, #3]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d10a      	bne.n	80020ba <USB_EPStartXfer+0x152>
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 80020a4:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 80020a8:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80020ac:	6823      	ldr	r3, [r4, #0]
 80020ae:	bf0c      	ite	eq
 80020b0:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80020b4:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 80020b8:	6023      	str	r3, [r4, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80020ba:	6823      	ldr	r3, [r4, #0]
 80020bc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80020c0:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 80020c2:	e795      	b.n	8001ff0 <USB_EPStartXfer+0x88>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 80020c4:	4e0a      	ldr	r6, [pc, #40]	; (80020f0 <USB_EPStartXfer+0x188>)
 80020c6:	6927      	ldr	r7, [r4, #16]
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 80020c8:	442b      	add	r3, r5
 80020ca:	3b01      	subs	r3, #1
 80020cc:	fbb3 f3f5 	udiv	r3, r3, r5
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 80020d0:	ea06 46c3 	and.w	r6, r6, r3, lsl #19
 80020d4:	433e      	orrs	r6, r7
 80020d6:	6126      	str	r6, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 80020d8:	b29b      	uxth	r3, r3
 80020da:	6926      	ldr	r6, [r4, #16]
 80020dc:	435d      	muls	r5, r3
 80020de:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80020e2:	4335      	orrs	r5, r6
 80020e4:	6125      	str	r5, [r4, #16]
 80020e6:	e7d6      	b.n	8002096 <USB_EPStartXfer+0x12e>
    if (dma == 1U)
 80020e8:	2a01      	cmp	r2, #1
 80020ea:	d1ae      	bne.n	800204a <USB_EPStartXfer+0xe2>
 80020ec:	e759      	b.n	8001fa2 <USB_EPStartXfer+0x3a>
 80020ee:	bf00      	nop
 80020f0:	1ff80000 	.word	0x1ff80000

080020f4 <USB_EP0StartXfer>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
  /* IN endpoint */
  if (ep->is_in == 1U)
 80020f4:	784b      	ldrb	r3, [r1, #1]
 80020f6:	2b01      	cmp	r3, #1
{
 80020f8:	b570      	push	{r4, r5, r6, lr}
 80020fa:	780b      	ldrb	r3, [r1, #0]
 80020fc:	694d      	ldr	r5, [r1, #20]
  if (ep->is_in == 1U)
 80020fe:	d143      	bne.n	8002188 <USB_EP0StartXfer+0x94>
 8002100:	2420      	movs	r4, #32
 8002102:	f500 6610 	add.w	r6, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8002106:	fb14 6303 	smlabb	r3, r4, r3, r6
 800210a:	691c      	ldr	r4, [r3, #16]
    if (ep->xfer_len == 0U)
 800210c:	b9cd      	cbnz	r5, 8002142 <USB_EP0StartXfer+0x4e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800210e:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8002112:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8002116:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8002118:	691c      	ldr	r4, [r3, #16]
 800211a:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800211e:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8002120:	691c      	ldr	r4, [r3, #16]
 8002122:	0ce4      	lsrs	r4, r4, #19
 8002124:	04e4      	lsls	r4, r4, #19
 8002126:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
    
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 8002128:	780d      	ldrb	r5, [r1, #0]
 800212a:	eb06 1345 	add.w	r3, r6, r5, lsl #5
    
    if (dma == 1)
 800212e:	2a01      	cmp	r2, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 8002130:	681c      	ldr	r4, [r3, #0]
 8002132:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8002136:	601c      	str	r4, [r3, #0]
    if (dma == 1)
 8002138:	d11b      	bne.n	8002172 <USB_EP0StartXfer+0x7e>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800213a:	690a      	ldr	r2, [r1, #16]
 800213c:	615a      	str	r2, [r3, #20]
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
  }
  return HAL_OK;
}
 800213e:	2000      	movs	r0, #0
 8002140:	bd70      	pop	{r4, r5, r6, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8002142:	0ce4      	lsrs	r4, r4, #19
 8002144:	04e4      	lsls	r4, r4, #19
 8002146:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8002148:	691c      	ldr	r4, [r3, #16]
 800214a:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 800214e:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8002152:	611c      	str	r4, [r3, #16]
      if(ep->xfer_len > ep->maxpacket)
 8002154:	688c      	ldr	r4, [r1, #8]
 8002156:	42a5      	cmp	r5, r4
        ep->xfer_len = ep->maxpacket;
 8002158:	bf88      	it	hi
 800215a:	614c      	strhi	r4, [r1, #20]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 800215c:	691c      	ldr	r4, [r3, #16]
 800215e:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8002162:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8002164:	694c      	ldr	r4, [r1, #20]
 8002166:	691d      	ldr	r5, [r3, #16]
 8002168:	f3c4 0412 	ubfx	r4, r4, #0, #19
 800216c:	432c      	orrs	r4, r5
 800216e:	611c      	str	r4, [r3, #16]
 8002170:	e7da      	b.n	8002128 <USB_EP0StartXfer+0x34>
      if (ep->xfer_len > 0U)
 8002172:	694b      	ldr	r3, [r1, #20]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d0e2      	beq.n	800213e <USB_EP0StartXfer+0x4a>
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 8002178:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800217c:	2301      	movs	r3, #1
 800217e:	40ab      	lsls	r3, r5
 8002180:	4313      	orrs	r3, r2
 8002182:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 8002186:	e7da      	b.n	800213e <USB_EP0StartXfer+0x4a>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8002188:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800218c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8002190:	6903      	ldr	r3, [r0, #16]
 8002192:	0cdb      	lsrs	r3, r3, #19
 8002194:	04db      	lsls	r3, r3, #19
 8002196:	6103      	str	r3, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8002198:	6903      	ldr	r3, [r0, #16]
 800219a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800219e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80021a2:	6103      	str	r3, [r0, #16]
 80021a4:	688b      	ldr	r3, [r1, #8]
    if (ep->xfer_len > 0U)
 80021a6:	b105      	cbz	r5, 80021aa <USB_EP0StartXfer+0xb6>
      ep->xfer_len = ep->maxpacket;
 80021a8:	614b      	str	r3, [r1, #20]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 80021aa:	6904      	ldr	r4, [r0, #16]
 80021ac:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 80021b0:	6104      	str	r4, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 80021b2:	6904      	ldr	r4, [r0, #16]
 80021b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021b8:	4323      	orrs	r3, r4
    if (dma == 1U)
 80021ba:	2a01      	cmp	r2, #1
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 80021bc:	6103      	str	r3, [r0, #16]
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80021be:	bf04      	itt	eq
 80021c0:	68cb      	ldreq	r3, [r1, #12]
 80021c2:	6143      	streq	r3, [r0, #20]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 80021c4:	6803      	ldr	r3, [r0, #0]
 80021c6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80021ca:	6003      	str	r3, [r0, #0]
 80021cc:	e7b7      	b.n	800213e <USB_EP0StartXfer+0x4a>

080021ce <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80021ce:	b510      	push	{r4, lr}
 80021d0:	f89d 4008 	ldrb.w	r4, [sp, #8]
  uint32_t count32b = 0U , i = 0U;
  
  if (dma == 0U)
 80021d4:	b94c      	cbnz	r4, 80021ea <USB_WritePacket+0x1c>
  {
    count32b =  (len + 3U) / 4U;
 80021d6:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++, src += 4U)
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 80021d8:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 80021dc:	f023 0303 	bic.w	r3, r3, #3
 80021e0:	eb00 3202 	add.w	r2, r0, r2, lsl #12
 80021e4:	440b      	add	r3, r1
    for (i = 0U; i < count32b; i++, src += 4U)
 80021e6:	4299      	cmp	r1, r3
 80021e8:	d101      	bne.n	80021ee <USB_WritePacket+0x20>
    }
  }
  return HAL_OK;
}
 80021ea:	2000      	movs	r0, #0
 80021ec:	bd10      	pop	{r4, pc}
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 80021ee:	f851 0b04 	ldr.w	r0, [r1], #4
 80021f2:	6010      	str	r0, [r2, #0]
 80021f4:	e7f7      	b.n	80021e6 <USB_WritePacket+0x18>

080021f6 <USB_ReadPacket>:
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
  uint32_t i=0U;
  uint32_t count32b = (len + 3U) / 4U;
 80021f6:	3203      	adds	r2, #3
 80021f8:	f022 0203 	bic.w	r2, r2, #3
 80021fc:	440a      	add	r2, r1
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 80021fe:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  for ( i = 0U; i < count32b; i++, dest += 4U )
 8002202:	4291      	cmp	r1, r2
 8002204:	d101      	bne.n	800220a <USB_ReadPacket+0x14>
    
  }
  return ((void *)dest);
}
 8002206:	4608      	mov	r0, r1
 8002208:	4770      	bx	lr
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 800220a:	6803      	ldr	r3, [r0, #0]
 800220c:	f841 3b04 	str.w	r3, [r1], #4
 8002210:	e7f7      	b.n	8002202 <USB_ReadPacket+0xc>

08002212 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 8002212:	784b      	ldrb	r3, [r1, #1]
 8002214:	780a      	ldrb	r2, [r1, #0]
 8002216:	2b01      	cmp	r3, #1
 8002218:	f04f 0320 	mov.w	r3, #32
 800221c:	d10b      	bne.n	8002236 <USB_EPSetStall+0x24>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 800221e:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 8002222:	fb13 0002 	smlabb	r0, r3, r2, r0
 8002226:	6803      	ldr	r3, [r0, #0]
 8002228:	2b00      	cmp	r3, #0
 800222a:	db0b      	blt.n	8002244 <USB_EPSetStall+0x32>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 800222c:	6803      	ldr	r3, [r0, #0]
 800222e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002232:	6003      	str	r3, [r0, #0]
 8002234:	e006      	b.n	8002244 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 8002236:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800223a:	fb13 0002 	smlabb	r0, r3, r2, r0
 800223e:	6803      	ldr	r3, [r0, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	daf3      	bge.n	800222c <USB_EPSetStall+0x1a>
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8002244:	6803      	ldr	r3, [r0, #0]
 8002246:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800224a:	6003      	str	r3, [r0, #0]
  }
  return HAL_OK;
}
 800224c:	2000      	movs	r0, #0
 800224e:	4770      	bx	lr

08002250 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 8002250:	784b      	ldrb	r3, [r1, #1]
 8002252:	780a      	ldrb	r2, [r1, #0]
 8002254:	2b01      	cmp	r3, #1
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002256:	bf0c      	ite	eq
 8002258:	f500 6010 	addeq.w	r0, r0, #2304	; 0x900
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800225c:	f500 6030 	addne.w	r0, r0, #2816	; 0xb00
 8002260:	2320      	movs	r3, #32
 8002262:	fb13 0002 	smlabb	r0, r3, r2, r0
 8002266:	6803      	ldr	r3, [r0, #0]
 8002268:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800226c:	6003      	str	r3, [r0, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800226e:	78cb      	ldrb	r3, [r1, #3]
 8002270:	3b02      	subs	r3, #2
 8002272:	2b01      	cmp	r3, #1
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8002274:	bf9e      	ittt	ls
 8002276:	6803      	ldrls	r3, [r0, #0]
 8002278:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
 800227c:	6003      	strls	r3, [r0, #0]
    }    
  }
  return HAL_OK;
}
 800227e:	2000      	movs	r0, #0
 8002280:	4770      	bx	lr

08002282 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 8002282:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8002286:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800228a:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 800228e:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8002292:	0109      	lsls	r1, r1, #4
 8002294:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 8002298:	4319      	orrs	r1, r3
 800229a:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  
  return HAL_OK;  
}
 800229e:	2000      	movs	r0, #0
 80022a0:	4770      	bx	lr

080022a2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)
{
 80022a2:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS ;
 80022a4:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80022a8:	f023 0302 	bic.w	r3, r3, #2
 80022ac:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80022b0:	2003      	movs	r0, #3
 80022b2:	f7fe f9a1 	bl	80005f8 <HAL_Delay>
  
  return HAL_OK;  
}
 80022b6:	2000      	movs	r0, #0
 80022b8:	bd08      	pop	{r3, pc}

080022ba <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 80022ba:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 80022bc:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80022c0:	f043 0302 	orr.w	r3, r3, #2
 80022c4:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80022c8:	2003      	movs	r0, #3
 80022ca:	f7fe f995 	bl	80005f8 <HAL_Delay>
  
  return HAL_OK;  
}
 80022ce:	2000      	movs	r0, #0
 80022d0:	bd08      	pop	{r3, pc}

080022d2 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v = 0U;
  
  v = USBx->GINTSTS;
 80022d2:	6942      	ldr	r2, [r0, #20]
  v &= USBx->GINTMSK;
 80022d4:	6980      	ldr	r0, [r0, #24]
  return v;  
}
 80022d6:	4010      	ands	r0, r2
 80022d8:	4770      	bx	lr

080022da <USB_ReadDevAllOutEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 80022da:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 80022de:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 80022e2:	69c0      	ldr	r0, [r0, #28]
 80022e4:	4018      	ands	r0, r3
  return ((v & 0xffff0000U) >> 16U);
}
 80022e6:	0c00      	lsrs	r0, r0, #16
 80022e8:	4770      	bx	lr

080022ea <USB_ReadDevAllInEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 80022ea:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 80022ee:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 80022f2:	69c0      	ldr	r0, [r0, #28]
 80022f4:	4018      	ands	r0, r3
  return ((v & 0xFFFFU));
}
 80022f6:	b280      	uxth	r0, r0
 80022f8:	4770      	bx	lr

080022fa <USB_ReadDevOutEPInterrupt>:
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 80022fa:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 80022fe:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  v &= USBx_DEVICE->DOEPMSK;
 8002302:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v  = USBx_OUTEP(epnum)->DOEPINT;
 8002306:	688a      	ldr	r2, [r1, #8]
  v &= USBx_DEVICE->DOEPMSK;
 8002308:	6940      	ldr	r0, [r0, #20]
  return v;
}
 800230a:	4010      	ands	r0, r2
 800230c:	4770      	bx	lr

0800230e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 800230e:	b510      	push	{r4, lr}
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 8002310:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8002314:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> epnum) & 0x1U) << 7U;
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8002318:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 800231c:	40cb      	lsrs	r3, r1
  v = USBx_INEP(epnum)->DIEPINT & msk;
 800231e:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8002322:	01db      	lsls	r3, r3, #7
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8002324:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8002326:	b2db      	uxtb	r3, r3
 8002328:	4323      	orrs	r3, r4
  return v;
}
 800232a:	4018      	ands	r0, r3
 800232c:	bd10      	pop	{r4, pc}

0800232e <USB_GetMode>:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS ) & 0x1U);
 800232e:	6940      	ldr	r0, [r0, #20]
}
 8002330:	f000 0001 	and.w	r0, r0, #1
 8002334:	4770      	bx	lr

08002336 <USB_ActivateSetup>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8002336:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800233a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800233e:	f023 0307 	bic.w	r3, r3, #7
 8002342:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8002346:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	f002 0206 	and.w	r2, r2, #6
 8002350:	2a04      	cmp	r2, #4
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 8002352:	bf02      	ittt	eq
 8002354:	f8d0 2900 	ldreq.w	r2, [r0, #2304]	; 0x900
 8002358:	f042 0203 	orreq.w	r2, r2, #3
 800235c:	f8c0 2900 	streq.w	r2, [r0, #2304]	; 0x900
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8002360:	685a      	ldr	r2, [r3, #4]
 8002362:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002366:	605a      	str	r2, [r3, #4]

  return HAL_OK;
}
 8002368:	2000      	movs	r0, #0
 800236a:	4770      	bx	lr

0800236c <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800236c:	b510      	push	{r4, lr}
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800236e:	2400      	movs	r4, #0
 8002370:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 8002374:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8002378:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800237c:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8002380:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8002384:	f044 0418 	orr.w	r4, r4, #24
 8002388:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 800238c:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
  
  if (dma == 1U)
 8002390:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8002392:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8002396:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 800239a:	bf08      	it	eq
 800239c:	f04f 2380 	moveq.w	r3, #2147516416	; 0x80008000
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 80023a0:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80023a4:	bf04      	itt	eq
 80023a6:	f8c0 2b14 	streq.w	r2, [r0, #2836]	; 0xb14
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 80023aa:	f8c0 3b00 	streq.w	r3, [r0, #2816]	; 0xb00
  }
  
  return HAL_OK;  
}
 80023ae:	2000      	movs	r0, #0
 80023b0:	bd10      	pop	{r4, pc}
	...

080023b4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80023b4:	4b0a      	ldr	r3, [pc, #40]	; (80023e0 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80023b6:	3b01      	subs	r3, #1
 80023b8:	d101      	bne.n	80023be <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 80023ba:	2003      	movs	r0, #3
 80023bc:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80023be:	6902      	ldr	r2, [r0, #16]
 80023c0:	2a00      	cmp	r2, #0
 80023c2:	daf8      	bge.n	80023b6 <USB_CoreReset+0x2>
  
  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80023c4:	6903      	ldr	r3, [r0, #16]
 80023c6:	4a06      	ldr	r2, [pc, #24]	; (80023e0 <USB_CoreReset+0x2c>)
 80023c8:	f043 0301 	orr.w	r3, r3, #1
 80023cc:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 80023ce:	3a01      	subs	r2, #1
 80023d0:	d0f3      	beq.n	80023ba <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80023d2:	6903      	ldr	r3, [r0, #16]
 80023d4:	f013 0301 	ands.w	r3, r3, #1
 80023d8:	d1f9      	bne.n	80023ce <USB_CoreReset+0x1a>
  
  return HAL_OK;
 80023da:	4618      	mov	r0, r3
}
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	00030d41 	.word	0x00030d41

080023e4 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80023e4:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 80023e6:	b950      	cbnz	r0, 80023fe <USBD_Init+0x1a>
  {
    USBD_ErrLog("Invalid Device handle");
 80023e8:	480d      	ldr	r0, [pc, #52]	; (8002420 <USBD_Init+0x3c>)
 80023ea:	f001 f853 	bl	8003494 <iprintf>
 80023ee:	480d      	ldr	r0, [pc, #52]	; (8002424 <USBD_Init+0x40>)
 80023f0:	f001 f850 	bl	8003494 <iprintf>
 80023f4:	200a      	movs	r0, #10
 80023f6:	f001 f865 	bl	80034c4 <putchar>
    return USBD_FAIL; 
 80023fa:	2002      	movs	r0, #2
 80023fc:	bd08      	pop	{r3, pc}
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 80023fe:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002402:	b113      	cbz	r3, 800240a <USBD_Init+0x26>
  {
    pdev->pClass = NULL;
 8002404:	2300      	movs	r3, #0
 8002406:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800240a:	b109      	cbz	r1, 8002410 <USBD_Init+0x2c>
  {
    pdev->pDesc = pdesc;
 800240c:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8002410:	2301      	movs	r3, #1
 8002412:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8002416:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8002418:	f000 fe24 	bl	8003064 <USBD_LL_Init>
  
  return USBD_OK; 
 800241c:	2000      	movs	r0, #0
}
 800241e:	bd08      	pop	{r3, pc}
 8002420:	08004264 	.word	0x08004264
 8002424:	0800426c 	.word	0x0800426c

08002428 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8002428:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 800242a:	b119      	cbz	r1, 8002434 <USBD_RegisterClass+0xc>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800242c:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 8002430:	2000      	movs	r0, #0
 8002432:	bd08      	pop	{r3, pc}
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
 8002434:	4805      	ldr	r0, [pc, #20]	; (800244c <USBD_RegisterClass+0x24>)
 8002436:	f001 f82d 	bl	8003494 <iprintf>
 800243a:	4805      	ldr	r0, [pc, #20]	; (8002450 <USBD_RegisterClass+0x28>)
 800243c:	f001 f82a 	bl	8003494 <iprintf>
 8002440:	200a      	movs	r0, #10
 8002442:	f001 f83f 	bl	80034c4 <putchar>
    status = USBD_FAIL; 
 8002446:	2002      	movs	r0, #2
  }
  
  return status;
}
 8002448:	bd08      	pop	{r3, pc}
 800244a:	bf00      	nop
 800244c:	08004264 	.word	0x08004264
 8002450:	08004282 	.word	0x08004282

08002454 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8002454:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8002456:	f000 fe3b 	bl	80030d0 <USBD_LL_Start>
  
  return USBD_OK;  
}
 800245a:	2000      	movs	r0, #0
 800245c:	bd08      	pop	{r3, pc}

0800245e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800245e:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 8002460:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002464:	b90b      	cbnz	r3, 800246a <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8002466:	2002      	movs	r0, #2
 8002468:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4798      	blx	r3
 800246e:	2800      	cmp	r0, #0
 8002470:	d1f9      	bne.n	8002466 <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 8002472:	bd08      	pop	{r3, pc}

08002474 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8002474:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8002476:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	4798      	blx	r3
  return USBD_OK;
}
 800247e:	2000      	movs	r0, #0
 8002480:	bd08      	pop	{r3, pc}

08002482 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8002482:	b538      	push	{r3, r4, r5, lr}
 8002484:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8002486:	f500 7502 	add.w	r5, r0, #520	; 0x208
 800248a:	4628      	mov	r0, r5
 800248c:	f000 fa75 	bl	800297a <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8002490:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 8002492:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 8002496:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 800249a:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 800249e:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 80024a2:	f001 031f 	and.w	r3, r1, #31
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d00e      	beq.n	80024c8 <USBD_LL_SetupStage+0x46>
 80024aa:	d307      	bcc.n	80024bc <USBD_LL_SetupStage+0x3a>
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d010      	beq.n	80024d2 <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 80024b0:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80024b4:	4620      	mov	r0, r4
 80024b6:	f000 fe37 	bl	8003128 <USBD_LL_StallEP>
    break;
 80024ba:	e003      	b.n	80024c4 <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 80024bc:	4629      	mov	r1, r5
 80024be:	4620      	mov	r0, r4
 80024c0:	f000 f8e6 	bl	8002690 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 80024c4:	2000      	movs	r0, #0
 80024c6:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 80024c8:	4629      	mov	r1, r5
 80024ca:	4620      	mov	r0, r4
 80024cc:	f000 f9da 	bl	8002884 <USBD_StdItfReq>
    break;
 80024d0:	e7f8      	b.n	80024c4 <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 80024d2:	4629      	mov	r1, r5
 80024d4:	4620      	mov	r0, r4
 80024d6:	f000 f9ed 	bl	80028b4 <USBD_StdEPReq>
    break;
 80024da:	e7f3      	b.n	80024c4 <USBD_LL_SetupStage+0x42>

080024dc <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 80024dc:	b538      	push	{r3, r4, r5, lr}
 80024de:	4604      	mov	r4, r0
 80024e0:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 80024e2:	bb11      	cbnz	r1, 800252a <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 80024e4:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 80024e8:	2b03      	cmp	r3, #3
 80024ea:	d10f      	bne.n	800250c <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 80024ec:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 80024f0:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d90b      	bls.n	8002510 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 80024f8:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 80024fa:	429a      	cmp	r2, r3
 80024fc:	bf28      	it	cs
 80024fe:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 8002500:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 8002504:	b292      	uxth	r2, r2
 8002506:	4629      	mov	r1, r5
 8002508:	f000 fb17 	bl	8002b3a <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 800250c:	2000      	movs	r0, #0
 800250e:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8002510:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002514:	691b      	ldr	r3, [r3, #16]
 8002516:	b123      	cbz	r3, 8002522 <USBD_LL_DataOutStage+0x46>
 8002518:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800251c:	2a03      	cmp	r2, #3
 800251e:	d100      	bne.n	8002522 <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 8002520:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8002522:	4620      	mov	r0, r4
 8002524:	f000 fb11 	bl	8002b4a <USBD_CtlSendStatus>
 8002528:	e7f0      	b.n	800250c <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 800252a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d0eb      	beq.n	800250c <USBD_LL_DataOutStage+0x30>
 8002534:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002538:	2a03      	cmp	r2, #3
 800253a:	d1e7      	bne.n	800250c <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 800253c:	4798      	blx	r3
 800253e:	e7e5      	b.n	800250c <USBD_LL_DataOutStage+0x30>

08002540 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8002540:	b570      	push	{r4, r5, r6, lr}
 8002542:	4613      	mov	r3, r2
 8002544:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8002546:	460e      	mov	r6, r1
 8002548:	2900      	cmp	r1, #0
 800254a:	d13d      	bne.n	80025c8 <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800254c:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 8002550:	2a02      	cmp	r2, #2
 8002552:	d10f      	bne.n	8002574 <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 8002554:	69c5      	ldr	r5, [r0, #28]
 8002556:	6a02      	ldr	r2, [r0, #32]
 8002558:	4295      	cmp	r5, r2
 800255a:	d914      	bls.n	8002586 <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 800255c:	1aaa      	subs	r2, r5, r2
 800255e:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8002560:	4619      	mov	r1, r3
 8002562:	b292      	uxth	r2, r2
 8002564:	f000 fae1 	bl	8002b2a <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8002568:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 800256a:	461a      	mov	r2, r3
 800256c:	4619      	mov	r1, r3
 800256e:	4620      	mov	r0, r4
 8002570:	f000 fe26 	bl	80031c0 <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8002574:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8002578:	2b01      	cmp	r3, #1
 800257a:	d102      	bne.n	8002582 <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 800257c:	2300      	movs	r3, #0
 800257e:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 8002582:	2000      	movs	r0, #0
 8002584:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 8002586:	6983      	ldr	r3, [r0, #24]
 8002588:	fbb3 f5f2 	udiv	r5, r3, r2
 800258c:	fb02 3515 	mls	r5, r2, r5, r3
 8002590:	b965      	cbnz	r5, 80025ac <USBD_LL_DataInStage+0x6c>
 8002592:	429a      	cmp	r2, r3
 8002594:	d80a      	bhi.n	80025ac <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 8002596:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 800259a:	4293      	cmp	r3, r2
 800259c:	d206      	bcs.n	80025ac <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 800259e:	462a      	mov	r2, r5
 80025a0:	f000 fac3 	bl	8002b2a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 80025a4:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 80025a8:	462b      	mov	r3, r5
 80025aa:	e7de      	b.n	800256a <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 80025ac:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	b12b      	cbz	r3, 80025c0 <USBD_LL_DataInStage+0x80>
 80025b4:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 80025b8:	2a03      	cmp	r2, #3
 80025ba:	d101      	bne.n	80025c0 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 80025bc:	4620      	mov	r0, r4
 80025be:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 80025c0:	4620      	mov	r0, r4
 80025c2:	f000 facd 	bl	8002b60 <USBD_CtlReceiveStatus>
 80025c6:	e7d5      	b.n	8002574 <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 80025c8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d0d7      	beq.n	8002582 <USBD_LL_DataInStage+0x42>
 80025d2:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80025d6:	2a03      	cmp	r2, #3
 80025d8:	d1d3      	bne.n	8002582 <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 80025da:	4798      	blx	r3
 80025dc:	e7d1      	b.n	8002582 <USBD_LL_DataInStage+0x42>

080025de <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 80025de:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 80025e0:	2200      	movs	r2, #0
{
 80025e2:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev,
 80025e4:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80025e6:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 80025e8:	2340      	movs	r3, #64	; 0x40
 80025ea:	f000 fd7f 	bl	80030ec <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 80025ee:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80025f0:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 80025f4:	2200      	movs	r2, #0
 80025f6:	2180      	movs	r1, #128	; 0x80
 80025f8:	4620      	mov	r0, r4
 80025fa:	f000 fd77 	bl	80030ec <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80025fe:	2301      	movs	r3, #1
 8002600:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8002604:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8002608:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 800260a:	b12b      	cbz	r3, 8002618 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 800260c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002610:	7921      	ldrb	r1, [r4, #4]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	4620      	mov	r0, r4
 8002616:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8002618:	2000      	movs	r0, #0
 800261a:	bd38      	pop	{r3, r4, r5, pc}

0800261c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800261c:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 800261e:	2000      	movs	r0, #0
 8002620:	4770      	bx	lr

08002622 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8002622:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002626:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800262a:	2304      	movs	r3, #4
 800262c:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8002630:	2000      	movs	r0, #0
 8002632:	4770      	bx	lr

08002634 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8002634:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 8002638:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 800263c:	2000      	movs	r0, #0
 800263e:	4770      	bx	lr

08002640 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8002640:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8002642:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002646:	2a03      	cmp	r2, #3
 8002648:	d104      	bne.n	8002654 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 800264a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800264e:	69db      	ldr	r3, [r3, #28]
 8002650:	b103      	cbz	r3, 8002654 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8002652:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8002654:	2000      	movs	r0, #0
 8002656:	bd08      	pop	{r3, pc}

08002658 <USBD_LL_IsoINIncomplete>:
 8002658:	2000      	movs	r0, #0
 800265a:	4770      	bx	lr

0800265c <USBD_LL_IsoOUTIncomplete>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
  return USBD_OK;
}
 800265c:	2000      	movs	r0, #0
 800265e:	4770      	bx	lr

08002660 <USBD_LL_DevConnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
  return USBD_OK;
}
 8002660:	2000      	movs	r0, #0
 8002662:	4770      	bx	lr

08002664 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8002664:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8002666:	2201      	movs	r2, #1
 8002668:	f880 21fc 	strb.w	r2, [r0, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 800266c:	f8d0 2214 	ldr.w	r2, [r0, #532]	; 0x214
 8002670:	7901      	ldrb	r1, [r0, #4]
 8002672:	6852      	ldr	r2, [r2, #4]
 8002674:	4790      	blx	r2
   
  return USBD_OK;
}
 8002676:	2000      	movs	r0, #0
 8002678:	bd08      	pop	{r3, pc}

0800267a <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 800267a:	b510      	push	{r4, lr}
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 800267c:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 800267e:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8002680:	f000 fd52 	bl	8003128 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8002684:	4620      	mov	r0, r4
 8002686:	2100      	movs	r1, #0
}
 8002688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 800268c:	f000 bd4c 	b.w	8003128 <USBD_LL_StallEP>

08002690 <USBD_StdDevReq>:
{
 8002690:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 8002692:	784b      	ldrb	r3, [r1, #1]
{
 8002694:	4604      	mov	r4, r0
 8002696:	460d      	mov	r5, r1
  switch (req->bRequest) 
 8002698:	2b09      	cmp	r3, #9
 800269a:	d879      	bhi.n	8002790 <USBD_StdDevReq+0x100>
 800269c:	e8df f013 	tbh	[pc, r3, lsl #1]
 80026a0:	00e500c9 	.word	0x00e500c9
 80026a4:	00d90078 	.word	0x00d90078
 80026a8:	006d0078 	.word	0x006d0078
 80026ac:	0078000a 	.word	0x0078000a
 80026b0:	008d00b9 	.word	0x008d00b9
  switch (req->wValue >> 8)
 80026b4:	884b      	ldrh	r3, [r1, #2]
 80026b6:	0a1a      	lsrs	r2, r3, #8
 80026b8:	3a01      	subs	r2, #1
 80026ba:	2a06      	cmp	r2, #6
 80026bc:	d868      	bhi.n	8002790 <USBD_StdDevReq+0x100>
 80026be:	e8df f002 	tbb	[pc, r2]
 80026c2:	1c04      	.short	0x1c04
 80026c4:	49676729 	.word	0x49676729
 80026c8:	52          	.byte	0x52
 80026c9:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80026ca:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80026ce:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 80026d0:	7c20      	ldrb	r0, [r4, #16]
 80026d2:	f10d 0106 	add.w	r1, sp, #6
 80026d6:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 80026d8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80026dc:	2a00      	cmp	r2, #0
 80026de:	d067      	beq.n	80027b0 <USBD_StdDevReq+0x120>
 80026e0:	88eb      	ldrh	r3, [r5, #6]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d064      	beq.n	80027b0 <USBD_StdDevReq+0x120>
    len = MIN(len , req->wLength);
 80026e6:	429a      	cmp	r2, r3
 80026e8:	bf28      	it	cs
 80026ea:	461a      	movcs	r2, r3
 80026ec:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 80026f0:	4601      	mov	r1, r0
    USBD_CtlSendData (pdev, 
 80026f2:	4620      	mov	r0, r4
 80026f4:	f000 fa0c 	bl	8002b10 <USBD_CtlSendData>
 80026f8:	e05a      	b.n	80027b0 <USBD_StdDevReq+0x120>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 80026fa:	7c02      	ldrb	r2, [r0, #16]
 80026fc:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002700:	b932      	cbnz	r2, 8002710 <USBD_StdDevReq+0x80>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8002702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8002704:	f10d 0006 	add.w	r0, sp, #6
 8002708:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800270a:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800270c:	7043      	strb	r3, [r0, #1]
 800270e:	e7e3      	b.n	80026d8 <USBD_StdDevReq+0x48>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8002710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002712:	e7f7      	b.n	8002704 <USBD_StdDevReq+0x74>
    switch ((uint8_t)(req->wValue))
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b05      	cmp	r3, #5
 8002718:	d83a      	bhi.n	8002790 <USBD_StdDevReq+0x100>
 800271a:	e8df f003 	tbb	[pc, r3]
 800271e:	0703      	.short	0x0703
 8002720:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8002724:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	e7d1      	b.n	80026d0 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800272c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	e7cd      	b.n	80026d0 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8002734:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	e7c9      	b.n	80026d0 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800273c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	e7c5      	b.n	80026d0 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8002744:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	e7c1      	b.n	80026d0 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800274c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	e7bd      	b.n	80026d0 <USBD_StdDevReq+0x40>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8002754:	7c03      	ldrb	r3, [r0, #16]
 8002756:	b9db      	cbnz	r3, 8002790 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8002758:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800275c:	f10d 0006 	add.w	r0, sp, #6
 8002760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002762:	4798      	blx	r3
 8002764:	e7b8      	b.n	80026d8 <USBD_StdDevReq+0x48>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8002766:	7c03      	ldrb	r3, [r0, #16]
 8002768:	b993      	cbnz	r3, 8002790 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800276a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800276e:	f10d 0006 	add.w	r0, sp, #6
 8002772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002774:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8002776:	2307      	movs	r3, #7
 8002778:	e7c8      	b.n	800270c <USBD_StdDevReq+0x7c>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 800277a:	888b      	ldrh	r3, [r1, #4]
 800277c:	b943      	cbnz	r3, 8002790 <USBD_StdDevReq+0x100>
 800277e:	88cb      	ldrh	r3, [r1, #6]
 8002780:	b933      	cbnz	r3, 8002790 <USBD_StdDevReq+0x100>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002782:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8002786:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002788:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800278a:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800278e:	d103      	bne.n	8002798 <USBD_StdDevReq+0x108>
    USBD_CtlError(pdev , req);
 8002790:	4620      	mov	r0, r4
 8002792:	f7ff ff72 	bl	800267a <USBD_CtlError.constprop.0>
    break;
 8002796:	e00b      	b.n	80027b0 <USBD_StdDevReq+0x120>
      pdev->dev_address = dev_addr;
 8002798:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 800279c:	4629      	mov	r1, r5
 800279e:	f000 fcf3 	bl	8003188 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 80027a2:	4620      	mov	r0, r4
 80027a4:	f000 f9d1 	bl	8002b4a <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 80027a8:	b12d      	cbz	r5, 80027b6 <USBD_StdDevReq+0x126>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 80027aa:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 80027ac:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 80027b0:	2000      	movs	r0, #0
 80027b2:	b003      	add	sp, #12
 80027b4:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 80027b6:	2301      	movs	r3, #1
 80027b8:	e7f8      	b.n	80027ac <USBD_StdDevReq+0x11c>
  cfgidx = (uint8_t)(req->wValue);                 
 80027ba:	7889      	ldrb	r1, [r1, #2]
 80027bc:	4d30      	ldr	r5, [pc, #192]	; (8002880 <USBD_StdDevReq+0x1f0>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 80027be:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 80027c0:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 80027c2:	d8e5      	bhi.n	8002790 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state) 
 80027c4:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d00c      	beq.n	80027e6 <USBD_StdDevReq+0x156>
 80027cc:	2b03      	cmp	r3, #3
 80027ce:	d1df      	bne.n	8002790 <USBD_StdDevReq+0x100>
      if (cfgidx == 0) 
 80027d0:	b9b1      	cbnz	r1, 8002800 <USBD_StdDevReq+0x170>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80027d2:	2302      	movs	r3, #2
 80027d4:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 80027d8:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 80027da:	f7ff fe4b 	bl	8002474 <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 80027de:	4620      	mov	r0, r4
 80027e0:	f000 f9b3 	bl	8002b4a <USBD_CtlSendStatus>
 80027e4:	e7e4      	b.n	80027b0 <USBD_StdDevReq+0x120>
      if (cfgidx) 
 80027e6:	2900      	cmp	r1, #0
 80027e8:	d0f9      	beq.n	80027de <USBD_StdDevReq+0x14e>
        pdev->dev_config = cfgidx;
 80027ea:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80027ec:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 80027ee:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80027f0:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 80027f4:	4620      	mov	r0, r4
 80027f6:	f7ff fe32 	bl	800245e <USBD_SetClassConfig>
 80027fa:	2802      	cmp	r0, #2
 80027fc:	d1ef      	bne.n	80027de <USBD_StdDevReq+0x14e>
 80027fe:	e7c7      	b.n	8002790 <USBD_StdDevReq+0x100>
      else  if (cfgidx != pdev->dev_config) 
 8002800:	6841      	ldr	r1, [r0, #4]
 8002802:	2901      	cmp	r1, #1
 8002804:	d0eb      	beq.n	80027de <USBD_StdDevReq+0x14e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8002806:	b2c9      	uxtb	r1, r1
 8002808:	f7ff fe34 	bl	8002474 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800280c:	7829      	ldrb	r1, [r5, #0]
 800280e:	6061      	str	r1, [r4, #4]
 8002810:	e7f0      	b.n	80027f4 <USBD_StdDevReq+0x164>
  if (req->wLength != 1) 
 8002812:	88ca      	ldrh	r2, [r1, #6]
 8002814:	2a01      	cmp	r2, #1
 8002816:	d1bb      	bne.n	8002790 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state )  
 8002818:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 800281c:	2b02      	cmp	r3, #2
 800281e:	d003      	beq.n	8002828 <USBD_StdDevReq+0x198>
 8002820:	2b03      	cmp	r3, #3
 8002822:	d1b5      	bne.n	8002790 <USBD_StdDevReq+0x100>
      USBD_CtlSendData (pdev, 
 8002824:	1d01      	adds	r1, r0, #4
 8002826:	e764      	b.n	80026f2 <USBD_StdDevReq+0x62>
      pdev->dev_default_config = 0;
 8002828:	4601      	mov	r1, r0
 800282a:	2300      	movs	r3, #0
 800282c:	f841 3f08 	str.w	r3, [r1, #8]!
 8002830:	e75f      	b.n	80026f2 <USBD_StdDevReq+0x62>
  switch (pdev->dev_state) 
 8002832:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002836:	3b02      	subs	r3, #2
 8002838:	2b01      	cmp	r3, #1
 800283a:	d8a9      	bhi.n	8002790 <USBD_StdDevReq+0x100>
    pdev->dev_config_status = 0;                                   
 800283c:	2300      	movs	r3, #0
 800283e:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 8002840:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8002844:	b10b      	cbz	r3, 800284a <USBD_StdDevReq+0x1ba>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8002846:	2302      	movs	r3, #2
 8002848:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 800284a:	2202      	movs	r2, #2
 800284c:	f104 010c 	add.w	r1, r4, #12
 8002850:	e74f      	b.n	80026f2 <USBD_StdDevReq+0x62>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8002852:	884b      	ldrh	r3, [r1, #2]
 8002854:	2b01      	cmp	r3, #1
 8002856:	d1ab      	bne.n	80027b0 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8002858:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 800285c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002860:	4629      	mov	r1, r5
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	4620      	mov	r0, r4
 8002866:	4798      	blx	r3
 8002868:	e7b9      	b.n	80027de <USBD_StdDevReq+0x14e>
  switch (pdev->dev_state)
 800286a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 800286e:	3b02      	subs	r3, #2
 8002870:	2b01      	cmp	r3, #1
 8002872:	d88d      	bhi.n	8002790 <USBD_StdDevReq+0x100>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8002874:	884b      	ldrh	r3, [r1, #2]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d19a      	bne.n	80027b0 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 800287a:	2300      	movs	r3, #0
 800287c:	e7ec      	b.n	8002858 <USBD_StdDevReq+0x1c8>
 800287e:	bf00      	nop
 8002880:	20000198 	.word	0x20000198

08002884 <USBD_StdItfReq>:
{
 8002884:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 8002886:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 800288a:	2b03      	cmp	r3, #3
{
 800288c:	4604      	mov	r4, r0
 800288e:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 8002890:	d10d      	bne.n	80028ae <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8002892:	790b      	ldrb	r3, [r1, #4]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d80a      	bhi.n	80028ae <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 8002898:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 80028a0:	88eb      	ldrh	r3, [r5, #6]
 80028a2:	b913      	cbnz	r3, 80028aa <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 80028a4:	4620      	mov	r0, r4
 80028a6:	f000 f950 	bl	8002b4a <USBD_CtlSendStatus>
}
 80028aa:	2000      	movs	r0, #0
 80028ac:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 80028ae:	f7ff fee4 	bl	800267a <USBD_CtlError.constprop.0>
    break;
 80028b2:	e7fa      	b.n	80028aa <USBD_StdItfReq+0x26>

080028b4 <USBD_StdEPReq>:
{
 80028b4:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 80028b6:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 80028b8:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 80028ba:	f002 0260 	and.w	r2, r2, #96	; 0x60
 80028be:	2a20      	cmp	r2, #32
{
 80028c0:	4604      	mov	r4, r0
 80028c2:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 80028c4:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 80028c6:	d105      	bne.n	80028d4 <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 80028c8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	4798      	blx	r3
}
 80028d0:	2000      	movs	r0, #0
 80028d2:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 80028d4:	784a      	ldrb	r2, [r1, #1]
 80028d6:	2a01      	cmp	r2, #1
 80028d8:	d01c      	beq.n	8002914 <USBD_StdEPReq+0x60>
 80028da:	d32a      	bcc.n	8002932 <USBD_StdEPReq+0x7e>
 80028dc:	2a03      	cmp	r2, #3
 80028de:	d1f7      	bne.n	80028d0 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 80028e0:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80028e4:	2a02      	cmp	r2, #2
 80028e6:	d040      	beq.n	800296a <USBD_StdEPReq+0xb6>
 80028e8:	2a03      	cmp	r2, #3
 80028ea:	d002      	beq.n	80028f2 <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 80028ec:	f7ff fec5 	bl	800267a <USBD_CtlError.constprop.0>
      break;
 80028f0:	e7ee      	b.n	80028d0 <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 80028f2:	884a      	ldrh	r2, [r1, #2]
 80028f4:	b922      	cbnz	r2, 8002900 <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80028f6:	065e      	lsls	r6, r3, #25
 80028f8:	d002      	beq.n	8002900 <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 80028fa:	4619      	mov	r1, r3
 80028fc:	f000 fc14 	bl	8003128 <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 8002900:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002904:	4629      	mov	r1, r5
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	4620      	mov	r0, r4
 800290a:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 800290c:	4620      	mov	r0, r4
 800290e:	f000 f91c 	bl	8002b4a <USBD_CtlSendStatus>
 8002912:	e7dd      	b.n	80028d0 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8002914:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002918:	2a02      	cmp	r2, #2
 800291a:	d026      	beq.n	800296a <USBD_StdEPReq+0xb6>
 800291c:	2a03      	cmp	r2, #3
 800291e:	d1e5      	bne.n	80028ec <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8002920:	884a      	ldrh	r2, [r1, #2]
 8002922:	2a00      	cmp	r2, #0
 8002924:	d1d4      	bne.n	80028d0 <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 8002926:	0659      	lsls	r1, r3, #25
 8002928:	d0f0      	beq.n	800290c <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 800292a:	4619      	mov	r1, r3
 800292c:	f000 fc0a 	bl	8003144 <USBD_LL_ClearStallEP>
 8002930:	e7e6      	b.n	8002900 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 8002932:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002936:	2a02      	cmp	r2, #2
 8002938:	d017      	beq.n	800296a <USBD_StdEPReq+0xb6>
 800293a:	2a03      	cmp	r2, #3
 800293c:	d1d6      	bne.n	80028ec <USBD_StdEPReq+0x38>
 800293e:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8002942:	f016 0f80 	tst.w	r6, #128	; 0x80
 8002946:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 800294a:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 800294c:	bf14      	ite	ne
 800294e:	3514      	addne	r5, #20
 8002950:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8002954:	f000 fc04 	bl	8003160 <USBD_LL_IsStallEP>
 8002958:	b168      	cbz	r0, 8002976 <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 800295a:	2301      	movs	r3, #1
 800295c:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 800295e:	2202      	movs	r2, #2
 8002960:	4629      	mov	r1, r5
 8002962:	4620      	mov	r0, r4
 8002964:	f000 f8d4 	bl	8002b10 <USBD_CtlSendData>
      break;
 8002968:	e7b2      	b.n	80028d0 <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 800296a:	065a      	lsls	r2, r3, #25
 800296c:	d0b0      	beq.n	80028d0 <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 800296e:	4619      	mov	r1, r3
 8002970:	f000 fbda 	bl	8003128 <USBD_LL_StallEP>
 8002974:	e7ac      	b.n	80028d0 <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 8002976:	6028      	str	r0, [r5, #0]
 8002978:	e7f1      	b.n	800295e <USBD_StdEPReq+0xaa>

0800297a <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 800297a:	780b      	ldrb	r3, [r1, #0]
 800297c:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800297e:	784b      	ldrb	r3, [r1, #1]
 8002980:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8002982:	78ca      	ldrb	r2, [r1, #3]
 8002984:	788b      	ldrb	r3, [r1, #2]
 8002986:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800298a:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800298c:	794a      	ldrb	r2, [r1, #5]
 800298e:	790b      	ldrb	r3, [r1, #4]
 8002990:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002994:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8002996:	79ca      	ldrb	r2, [r1, #7]
 8002998:	798b      	ldrb	r3, [r1, #6]
 800299a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800299e:	80c3      	strh	r3, [r0, #6]
 80029a0:	4770      	bx	lr

080029a2 <USBD_CtlError>:
{
 80029a2:	b510      	push	{r4, lr}
  USBD_LL_StallEP(pdev , 0x80);
 80029a4:	2180      	movs	r1, #128	; 0x80
{
 80029a6:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 80029a8:	f000 fbbe 	bl	8003128 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 80029ac:	4620      	mov	r0, r4
 80029ae:	2100      	movs	r1, #0
}
 80029b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 80029b4:	f000 bbb8 	b.w	8003128 <USBD_LL_StallEP>

080029b8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80029b8:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 80029ba:	b188      	cbz	r0, 80029e0 <USBD_GetString+0x28>
 80029bc:	4605      	mov	r5, r0
 80029be:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 80029c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	2c00      	cmp	r4, #0
 80029c8:	d1f9      	bne.n	80029be <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	3302      	adds	r3, #2
 80029ce:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 80029d0:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 80029d2:	2303      	movs	r3, #3
 80029d4:	704b      	strb	r3, [r1, #1]
 80029d6:	3801      	subs	r0, #1
 80029d8:	2302      	movs	r3, #2
    while (*desc != '\0') 
 80029da:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80029de:	b905      	cbnz	r5, 80029e2 <USBD_GetString+0x2a>
 80029e0:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 80029e2:	1c5a      	adds	r2, r3, #1
 80029e4:	b2d2      	uxtb	r2, r2
 80029e6:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0x00;
 80029e8:	3302      	adds	r3, #2
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	548c      	strb	r4, [r1, r2]
 80029ee:	e7f4      	b.n	80029da <USBD_GetString+0x22>

080029f0 <USBD_HID_GetCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_HID_CfgDesc);
 80029f0:	2322      	movs	r3, #34	; 0x22
 80029f2:	8003      	strh	r3, [r0, #0]
  return USBD_HID_CfgDesc;
}
 80029f4:	4800      	ldr	r0, [pc, #0]	; (80029f8 <USBD_HID_GetCfgDesc+0x8>)
 80029f6:	4770      	bx	lr
 80029f8:	200000a4 	.word	0x200000a4

080029fc <USBD_HID_DataIn>:
                              uint8_t epnum)
{
  
  /* Ensure that the FIFO is empty before a new transfer, this condition could 
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 80029fc:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
 8002a00:	2000      	movs	r0, #0
 8002a02:	7318      	strb	r0, [r3, #12]
  return USBD_OK;
}
 8002a04:	4770      	bx	lr
	...

08002a08 <USBD_HID_GetDeviceQualifierDesc>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_HID_GetDeviceQualifierDesc (uint16_t *length)
{
  *length = sizeof (USBD_HID_DeviceQualifierDesc);
 8002a08:	230a      	movs	r3, #10
 8002a0a:	8003      	strh	r3, [r0, #0]
  return USBD_HID_DeviceQualifierDesc;
}
 8002a0c:	4800      	ldr	r0, [pc, #0]	; (8002a10 <USBD_HID_GetDeviceQualifierDesc+0x8>)
 8002a0e:	4770      	bx	lr
 8002a10:	200000d4 	.word	0x200000d4

08002a14 <USBD_HID_Setup>:
{
 8002a14:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002a16:	780c      	ldrb	r4, [r1, #0]
  USBD_HID_HandleTypeDef     *hhid = (USBD_HID_HandleTypeDef*) pdev->pClassData;
 8002a18:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002a1c:	f014 0460 	ands.w	r4, r4, #96	; 0x60
{
 8002a20:	4605      	mov	r5, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002a22:	d023      	beq.n	8002a6c <USBD_HID_Setup+0x58>
 8002a24:	2c20      	cmp	r4, #32
 8002a26:	d10c      	bne.n	8002a42 <USBD_HID_Setup+0x2e>
    switch (req->bRequest)
 8002a28:	784a      	ldrb	r2, [r1, #1]
 8002a2a:	3a02      	subs	r2, #2
 8002a2c:	2a09      	cmp	r2, #9
 8002a2e:	d817      	bhi.n	8002a60 <USBD_HID_Setup+0x4c>
 8002a30:	e8df f002 	tbb	[pc, r2]
 8002a34:	16160913 	.word	0x16160913
 8002a38:	16161616 	.word	0x16161616
 8002a3c:	050f      	.short	0x050f
      hhid->Protocol = (uint8_t)(req->wValue);
 8002a3e:	788a      	ldrb	r2, [r1, #2]
 8002a40:	601a      	str	r2, [r3, #0]
  return USBD_OK;
 8002a42:	2400      	movs	r4, #0
 8002a44:	e010      	b.n	8002a68 <USBD_HID_Setup+0x54>
      USBD_CtlSendData (pdev, 
 8002a46:	2201      	movs	r2, #1
 8002a48:	4619      	mov	r1, r3
      USBD_CtlSendData (pdev, 
 8002a4a:	4628      	mov	r0, r5
 8002a4c:	f000 f860 	bl	8002b10 <USBD_CtlSendData>
 8002a50:	e7f7      	b.n	8002a42 <USBD_HID_Setup+0x2e>
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8002a52:	884a      	ldrh	r2, [r1, #2]
 8002a54:	0a12      	lsrs	r2, r2, #8
 8002a56:	605a      	str	r2, [r3, #4]
 8002a58:	e7f3      	b.n	8002a42 <USBD_HID_Setup+0x2e>
      USBD_CtlSendData (pdev, 
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	1d19      	adds	r1, r3, #4
 8002a5e:	e7f4      	b.n	8002a4a <USBD_HID_Setup+0x36>
      USBD_CtlError (pdev, req);
 8002a60:	4628      	mov	r0, r5
 8002a62:	f7ff ff9e 	bl	80029a2 <USBD_CtlError>
      return USBD_FAIL; 
 8002a66:	2402      	movs	r4, #2
}
 8002a68:	4620      	mov	r0, r4
 8002a6a:	bd38      	pop	{r3, r4, r5, pc}
    switch (req->bRequest)
 8002a6c:	784a      	ldrb	r2, [r1, #1]
 8002a6e:	2a0a      	cmp	r2, #10
 8002a70:	d018      	beq.n	8002aa4 <USBD_HID_Setup+0x90>
 8002a72:	2a0b      	cmp	r2, #11
 8002a74:	d01c      	beq.n	8002ab0 <USBD_HID_Setup+0x9c>
 8002a76:	2a06      	cmp	r2, #6
 8002a78:	d1f6      	bne.n	8002a68 <USBD_HID_Setup+0x54>
      if( req->wValue >> 8 == HID_REPORT_DESC)
 8002a7a:	884b      	ldrh	r3, [r1, #2]
 8002a7c:	0a1b      	lsrs	r3, r3, #8
 8002a7e:	2b22      	cmp	r3, #34	; 0x22
 8002a80:	d105      	bne.n	8002a8e <USBD_HID_Setup+0x7a>
        len = MIN(HID_CUSTOM_REPORT_DESC_SIZE , req->wLength);
 8002a82:	88ca      	ldrh	r2, [r1, #6]
        pbuf = HID_CUSTOM_ReportDesc;
 8002a84:	490c      	ldr	r1, [pc, #48]	; (8002ab8 <USBD_HID_Setup+0xa4>)
        len = MIN(HID_CUSTOM_REPORT_DESC_SIZE , req->wLength);
 8002a86:	2a6a      	cmp	r2, #106	; 0x6a
 8002a88:	bf28      	it	cs
 8002a8a:	226a      	movcs	r2, #106	; 0x6a
 8002a8c:	e7dd      	b.n	8002a4a <USBD_HID_Setup+0x36>
      else if( req->wValue >> 8 == HID_DESCRIPTOR_TYPE)
 8002a8e:	2b21      	cmp	r3, #33	; 0x21
 8002a90:	d105      	bne.n	8002a9e <USBD_HID_Setup+0x8a>
        len = MIN(USB_HID_DESC_SIZ , req->wLength);
 8002a92:	88ca      	ldrh	r2, [r1, #6]
        pbuf = USBD_HID_Desc;   
 8002a94:	4909      	ldr	r1, [pc, #36]	; (8002abc <USBD_HID_Setup+0xa8>)
        len = MIN(USB_HID_DESC_SIZ , req->wLength);
 8002a96:	2a09      	cmp	r2, #9
 8002a98:	bf28      	it	cs
 8002a9a:	2209      	movcs	r2, #9
 8002a9c:	e7d5      	b.n	8002a4a <USBD_HID_Setup+0x36>
  uint8_t  *pbuf = NULL;
 8002a9e:	4621      	mov	r1, r4
  uint16_t len = 0;
 8002aa0:	4622      	mov	r2, r4
 8002aa2:	e7d2      	b.n	8002a4a <USBD_HID_Setup+0x36>
      USBD_CtlSendData (pdev,
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	f103 0108 	add.w	r1, r3, #8
 8002aaa:	f000 f831 	bl	8002b10 <USBD_CtlSendData>
      break;
 8002aae:	e7db      	b.n	8002a68 <USBD_HID_Setup+0x54>
      hhid->AltSetting = (uint8_t)(req->wValue);
 8002ab0:	788a      	ldrb	r2, [r1, #2]
 8002ab2:	609a      	str	r2, [r3, #8]
      break;
 8002ab4:	e7d8      	b.n	8002a68 <USBD_HID_Setup+0x54>
 8002ab6:	bf00      	nop
 8002ab8:	20000000 	.word	0x20000000
 8002abc:	200000c8 	.word	0x200000c8

08002ac0 <USBD_HID_DeInit>:
{
 8002ac0:	b510      	push	{r4, lr}
 8002ac2:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 8002ac4:	2181      	movs	r1, #129	; 0x81
 8002ac6:	f000 fb21 	bl	800310c <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 8002aca:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8002ace:	b120      	cbz	r0, 8002ada <USBD_HID_DeInit+0x1a>
    USBD_free(pdev->pClassData);
 8002ad0:	f000 fc2c 	bl	800332c <free>
    pdev->pClassData = NULL;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 8002ada:	2000      	movs	r0, #0
 8002adc:	bd10      	pop	{r4, pc}

08002ade <USBD_HID_Init>:
{
 8002ade:	b510      	push	{r4, lr}
  USBD_LL_OpenEP(pdev,
 8002ae0:	2305      	movs	r3, #5
{
 8002ae2:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev,
 8002ae4:	2203      	movs	r2, #3
 8002ae6:	2181      	movs	r1, #129	; 0x81
 8002ae8:	f000 fb00 	bl	80030ec <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 8002aec:	2340      	movs	r3, #64	; 0x40
 8002aee:	2203      	movs	r2, #3
 8002af0:	2101      	movs	r1, #1
 8002af2:	4620      	mov	r0, r4
 8002af4:	f000 fafa 	bl	80030ec <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_HID_HandleTypeDef));
 8002af8:	2010      	movs	r0, #16
 8002afa:	f000 fc0f 	bl	800331c <malloc>
 8002afe:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 8002b02:	b118      	cbz	r0, 8002b0c <USBD_HID_Init+0x2e>
    ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 8002b04:	2300      	movs	r3, #0
 8002b06:	7303      	strb	r3, [r0, #12]
  uint8_t ret = 0;
 8002b08:	4618      	mov	r0, r3
 8002b0a:	bd10      	pop	{r4, pc}
    ret = 1; 
 8002b0c:	2001      	movs	r0, #1
}
 8002b0e:	bd10      	pop	{r4, pc}

08002b10 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8002b10:	b510      	push	{r4, lr}
 8002b12:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8002b14:	2202      	movs	r2, #2
 8002b16:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8002b1a:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8002b1c:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 8002b1e:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8002b20:	2100      	movs	r1, #0
 8002b22:	f000 fb3f 	bl	80031a4 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002b26:	2000      	movs	r0, #0
 8002b28:	bd10      	pop	{r4, pc}

08002b2a <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8002b2a:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	460a      	mov	r2, r1
 8002b30:	2100      	movs	r1, #0
 8002b32:	f000 fb37 	bl	80031a4 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002b36:	2000      	movs	r0, #0
 8002b38:	bd08      	pop	{r3, pc}

08002b3a <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8002b3a:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	460a      	mov	r2, r1
 8002b40:	2100      	movs	r1, #0
 8002b42:	f000 fb3d 	bl	80031c0 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8002b46:	2000      	movs	r0, #0
 8002b48:	bd08      	pop	{r3, pc}

08002b4a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8002b4a:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8002b4c:	2304      	movs	r3, #4
 8002b4e:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8002b52:	2300      	movs	r3, #0
 8002b54:	461a      	mov	r2, r3
 8002b56:	4619      	mov	r1, r3
 8002b58:	f000 fb24 	bl	80031a4 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002b5c:	2000      	movs	r0, #0
 8002b5e:	bd08      	pop	{r3, pc}

08002b60 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8002b60:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8002b62:	2305      	movs	r3, #5
 8002b64:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8002b68:	2300      	movs	r3, #0
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	f000 fb27 	bl	80031c0 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8002b72:	2000      	movs	r0, #0
 8002b74:	bd08      	pop	{r3, pc}
	...

08002b78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002b78:	b530      	push	{r4, r5, lr}
 8002b7a:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b7c:	4b1e      	ldr	r3, [pc, #120]	; (8002bf8 <MX_GPIO_Init+0x80>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_12, GPIO_PIN_RESET);
 8002b7e:	4d1f      	ldr	r5, [pc, #124]	; (8002bfc <MX_GPIO_Init+0x84>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b80:	2400      	movs	r4, #0
 8002b82:	9401      	str	r4, [sp, #4]
 8002b84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b86:	f042 0204 	orr.w	r2, r2, #4
 8002b8a:	631a      	str	r2, [r3, #48]	; 0x30
 8002b8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b8e:	f002 0204 	and.w	r2, r2, #4
 8002b92:	9201      	str	r2, [sp, #4]
 8002b94:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b96:	9402      	str	r4, [sp, #8]
 8002b98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b9a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002b9e:	631a      	str	r2, [r3, #48]	; 0x30
 8002ba0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ba2:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002ba6:	9202      	str	r2, [sp, #8]
 8002ba8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002baa:	9403      	str	r4, [sp, #12]
 8002bac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bae:	f042 0201 	orr.w	r2, r2, #1
 8002bb2:	631a      	str	r2, [r3, #48]	; 0x30
 8002bb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bb6:	f002 0201 	and.w	r2, r2, #1
 8002bba:	9203      	str	r2, [sp, #12]
 8002bbc:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bbe:	9404      	str	r4, [sp, #16]
 8002bc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bc2:	f042 0202 	orr.w	r2, r2, #2
 8002bc6:	631a      	str	r2, [r3, #48]	; 0x30
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_12, GPIO_PIN_RESET);
 8002bd0:	4622      	mov	r2, r4
 8002bd2:	4628      	mov	r0, r5
 8002bd4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bd8:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_12, GPIO_PIN_RESET);
 8002bda:	f7fd fe77 	bl	80008cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12;
 8002bde:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002be2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002be4:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002be6:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002be8:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bea:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bec:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bee:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bf0:	f7fd fd8c 	bl	800070c <HAL_GPIO_Init>

}
 8002bf4:	b00b      	add	sp, #44	; 0x2c
 8002bf6:	bd30      	pop	{r4, r5, pc}
 8002bf8:	40023800 	.word	0x40023800
 8002bfc:	40020800 	.word	0x40020800

08002c00 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8002c00:	b510      	push	{r4, lr}
 8002c02:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c04:	4b28      	ldr	r3, [pc, #160]	; (8002ca8 <SystemClock_Config+0xa8>)
 8002c06:	2100      	movs	r1, #0
 8002c08:	9101      	str	r1, [sp, #4]
 8002c0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c0c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002c10:	641a      	str	r2, [r3, #64]	; 0x40
 8002c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c18:	9301      	str	r3, [sp, #4]
 8002c1a:	9b01      	ldr	r3, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c1c:	4b23      	ldr	r3, [pc, #140]	; (8002cac <SystemClock_Config+0xac>)
 8002c1e:	9102      	str	r1, [sp, #8]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c2e:	9302      	str	r3, [sp, #8]
 8002c30:	9b02      	ldr	r3, [sp, #8]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002c32:	2301      	movs	r3, #1
 8002c34:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002c36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c3a:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002c3c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002c40:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002c42:	2308      	movs	r3, #8
 8002c44:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 120;
 8002c46:	2378      	movs	r3, #120	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c48:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 120;
 8002c4a:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 5;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c4c:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8002c4e:	2305      	movs	r3, #5
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c50:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c52:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8002c54:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c56:	f7fe fa89 	bl	800116c <HAL_RCC_OscConfig>
 8002c5a:	b100      	cbz	r0, 8002c5e <SystemClock_Config+0x5e>
 8002c5c:	e7fe      	b.n	8002c5c <SystemClock_Config+0x5c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c5e:	230f      	movs	r3, #15
 8002c60:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002c62:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c66:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002c68:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002c6a:	2103      	movs	r1, #3
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002c6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002c70:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c72:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002c74:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002c76:	f7fe fc15 	bl	80014a4 <HAL_RCC_ClockConfig>
 8002c7a:	4604      	mov	r4, r0
 8002c7c:	b100      	cbz	r0, 8002c80 <SystemClock_Config+0x80>
 8002c7e:	e7fe      	b.n	8002c7e <SystemClock_Config+0x7e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002c80:	f7fe fcaa 	bl	80015d8 <HAL_RCC_GetHCLKFreq>
 8002c84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c88:	fbb0 f0f3 	udiv	r0, r0, r3
 8002c8c:	f7fd fd16 	bl	80006bc <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002c90:	2004      	movs	r0, #4
 8002c92:	f7fd fd29 	bl	80006e8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002c96:	4622      	mov	r2, r4
 8002c98:	4621      	mov	r1, r4
 8002c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c9e:	f7fd fccd 	bl	800063c <HAL_NVIC_SetPriority>
}
 8002ca2:	b014      	add	sp, #80	; 0x50
 8002ca4:	bd10      	pop	{r4, pc}
 8002ca6:	bf00      	nop
 8002ca8:	40023800 	.word	0x40023800
 8002cac:	40007000 	.word	0x40007000

08002cb0 <main>:
{
 8002cb0:	b508      	push	{r3, lr}
  HAL_Init();
 8002cb2:	f7fd fc79 	bl	80005a8 <HAL_Init>
  SystemClock_Config();
 8002cb6:	f7ff ffa3 	bl	8002c00 <SystemClock_Config>
  MX_GPIO_Init();
 8002cba:	f7ff ff5d 	bl	8002b78 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002cbe:	f000 f8dd 	bl	8002e7c <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8002cc2:	f000 f925 	bl	8002f10 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8002cc6:	f000 f891 	bl	8002dec <MX_TIM2_Init>
	  RESET_LED(LED_RED);
 8002cca:	4c11      	ldr	r4, [pc, #68]	; (8002d10 <main+0x60>)
 8002ccc:	4620      	mov	r0, r4
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002cd4:	f7fd fdfa 	bl	80008cc <HAL_GPIO_WritePin>
	  SET_LED(LED_ORANGE);
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002cde:	4620      	mov	r0, r4
 8002ce0:	f7fd fdf4 	bl	80008cc <HAL_GPIO_WritePin>
	 HAL_Delay(1000);
 8002ce4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ce8:	f7fd fc86 	bl	80005f8 <HAL_Delay>
	 SET_LED(LED_RED);
 8002cec:	4620      	mov	r0, r4
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002cf4:	f7fd fdea 	bl	80008cc <HAL_GPIO_WritePin>
	 RESET_LED(LED_ORANGE);
 8002cf8:	4620      	mov	r0, r4
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d00:	f7fd fde4 	bl	80008cc <HAL_GPIO_WritePin>
	 HAL_Delay(1000);
 8002d04:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d08:	f7fd fc76 	bl	80005f8 <HAL_Delay>
 8002d0c:	e7de      	b.n	8002ccc <main+0x1c>
 8002d0e:	bf00      	nop
 8002d10:	40020800 	.word	0x40020800

08002d14 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8002d14:	e7fe      	b.n	8002d14 <_Error_Handler>

08002d16 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d16:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d18:	2003      	movs	r0, #3
 8002d1a:	f7fd fc7d 	bl	8000618 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002d1e:	2200      	movs	r2, #0
 8002d20:	4611      	mov	r1, r2
 8002d22:	f06f 000b 	mvn.w	r0, #11
 8002d26:	f7fd fc89 	bl	800063c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	4611      	mov	r1, r2
 8002d2e:	f06f 000a 	mvn.w	r0, #10
 8002d32:	f7fd fc83 	bl	800063c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002d36:	2200      	movs	r2, #0
 8002d38:	4611      	mov	r1, r2
 8002d3a:	f06f 0009 	mvn.w	r0, #9
 8002d3e:	f7fd fc7d 	bl	800063c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002d42:	2200      	movs	r2, #0
 8002d44:	4611      	mov	r1, r2
 8002d46:	f06f 0004 	mvn.w	r0, #4
 8002d4a:	f7fd fc77 	bl	800063c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002d4e:	2200      	movs	r2, #0
 8002d50:	4611      	mov	r1, r2
 8002d52:	f06f 0003 	mvn.w	r0, #3
 8002d56:	f7fd fc71 	bl	800063c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	4611      	mov	r1, r2
 8002d5e:	f06f 0001 	mvn.w	r0, #1
 8002d62:	f7fd fc6b 	bl	800063c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002d66:	2200      	movs	r2, #0
 8002d68:	4611      	mov	r1, r2
 8002d6a:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002d72:	f7fd bc63 	b.w	800063c <HAL_NVIC_SetPriority>

08002d76 <NMI_Handler>:
 8002d76:	4770      	bx	lr

08002d78 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002d78:	e7fe      	b.n	8002d78 <HardFault_Handler>

08002d7a <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002d7a:	e7fe      	b.n	8002d7a <MemManage_Handler>

08002d7c <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002d7c:	e7fe      	b.n	8002d7c <BusFault_Handler>

08002d7e <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002d7e:	e7fe      	b.n	8002d7e <UsageFault_Handler>

08002d80 <SVC_Handler>:
 8002d80:	4770      	bx	lr

08002d82 <DebugMon_Handler>:
 8002d82:	4770      	bx	lr

08002d84 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002d84:	4770      	bx	lr

08002d86 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002d86:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d88:	f7fd fc28 	bl	80005dc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d8c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002d90:	f7fd bcb7 	b.w	8000702 <HAL_SYSTICK_IRQHandler>

08002d94 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002d94:	4801      	ldr	r0, [pc, #4]	; (8002d9c <OTG_FS_IRQHandler+0x8>)
 8002d96:	f7fd be1f 	b.w	80009d8 <HAL_PCD_IRQHandler>
 8002d9a:	bf00      	nop
 8002d9c:	2000044c 	.word	0x2000044c

08002da0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002da0:	490f      	ldr	r1, [pc, #60]	; (8002de0 <SystemInit+0x40>)
 8002da2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002da6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002daa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002dae:	4b0d      	ldr	r3, [pc, #52]	; (8002de4 <SystemInit+0x44>)
 8002db0:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002db2:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8002db4:	f042 0201 	orr.w	r2, r2, #1
 8002db8:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8002dba:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002dc2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002dc6:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002dc8:	4a07      	ldr	r2, [pc, #28]	; (8002de8 <SystemInit+0x48>)
 8002dca:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002dd2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002dd4:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002dd6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002dda:	608b      	str	r3, [r1, #8]
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	e000ed00 	.word	0xe000ed00
 8002de4:	40023800 	.word	0x40023800
 8002de8:	24003010 	.word	0x24003010

08002dec <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002dec:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 8002dee:	4816      	ldr	r0, [pc, #88]	; (8002e48 <MX_TIM2_Init+0x5c>)
  htim2.Init.Prescaler = 0;
 8002df0:	2400      	movs	r4, #0
{
 8002df2:	b08a      	sub	sp, #40	; 0x28
  htim2.Init.Prescaler = 0;
 8002df4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002df8:	e880 0018 	stmia.w	r0, {r3, r4}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dfc:	6084      	str	r4, [r0, #8]
  htim2.Init.Period = 0;
 8002dfe:	60c4      	str	r4, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e00:	6104      	str	r4, [r0, #16]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8002e02:	f7fe fcf7 	bl	80017f4 <HAL_TIM_OC_Init>
 8002e06:	b118      	cbz	r0, 8002e10 <MX_TIM2_Init+0x24>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002e08:	2148      	movs	r1, #72	; 0x48
 8002e0a:	4810      	ldr	r0, [pc, #64]	; (8002e4c <MX_TIM2_Init+0x60>)
 8002e0c:	f7ff ff82 	bl	8002d14 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e10:	a901      	add	r1, sp, #4
 8002e12:	480d      	ldr	r0, [pc, #52]	; (8002e48 <MX_TIM2_Init+0x5c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e14:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e16:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e18:	f7fe fd64 	bl	80018e4 <HAL_TIMEx_MasterConfigSynchronization>
 8002e1c:	b118      	cbz	r0, 8002e26 <MX_TIM2_Init+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002e1e:	214f      	movs	r1, #79	; 0x4f
 8002e20:	480a      	ldr	r0, [pc, #40]	; (8002e4c <MX_TIM2_Init+0x60>)
 8002e22:	f7ff ff77 	bl	8002d14 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002e26:	2200      	movs	r2, #0
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e28:	a903      	add	r1, sp, #12
 8002e2a:	4807      	ldr	r0, [pc, #28]	; (8002e48 <MX_TIM2_Init+0x5c>)
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002e2c:	9203      	str	r2, [sp, #12]
  sConfigOC.Pulse = 0;
 8002e2e:	9204      	str	r2, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e30:	9205      	str	r2, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e32:	9207      	str	r2, [sp, #28]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e34:	f7fe fd28 	bl	8001888 <HAL_TIM_OC_ConfigChannel>
 8002e38:	b118      	cbz	r0, 8002e42 <MX_TIM2_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002e3a:	2158      	movs	r1, #88	; 0x58
 8002e3c:	4803      	ldr	r0, [pc, #12]	; (8002e4c <MX_TIM2_Init+0x60>)
 8002e3e:	f7ff ff69 	bl	8002d14 <_Error_Handler>
  }

}
 8002e42:	b00a      	add	sp, #40	; 0x28
 8002e44:	bd10      	pop	{r4, pc}
 8002e46:	bf00      	nop
 8002e48:	200001ac 	.word	0x200001ac
 8002e4c:	080042af 	.word	0x080042af

08002e50 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{

  if(tim_ocHandle->Instance==TIM2)
 8002e50:	6803      	ldr	r3, [r0, #0]
 8002e52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8002e56:	b082      	sub	sp, #8
  if(tim_ocHandle->Instance==TIM2)
 8002e58:	d10b      	bne.n	8002e72 <HAL_TIM_OC_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	9301      	str	r3, [sp, #4]
 8002e5e:	4b06      	ldr	r3, [pc, #24]	; (8002e78 <HAL_TIM_OC_MspInit+0x28>)
 8002e60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e62:	f042 0201 	orr.w	r2, r2, #1
 8002e66:	641a      	str	r2, [r3, #64]	; 0x40
 8002e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	9301      	str	r3, [sp, #4]
 8002e70:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002e72:	b002      	add	sp, #8
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	40023800 	.word	0x40023800

08002e7c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002e7c:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 8002e7e:	480c      	ldr	r0, [pc, #48]	; (8002eb0 <MX_USART3_UART_Init+0x34>)
  huart3.Init.BaudRate = 115200;
 8002e80:	4b0c      	ldr	r3, [pc, #48]	; (8002eb4 <MX_USART3_UART_Init+0x38>)
 8002e82:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8002e86:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e8a:	220c      	movs	r2, #12
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e90:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002e92:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e94:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e96:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e98:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e9a:	f7fe fe5f 	bl	8001b5c <HAL_UART_Init>
 8002e9e:	b128      	cbz	r0, 8002eac <MX_USART3_UART_Init+0x30>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002ea0:	214c      	movs	r1, #76	; 0x4c
 8002ea2:	4805      	ldr	r0, [pc, #20]	; (8002eb8 <MX_USART3_UART_Init+0x3c>)
  }

}
 8002ea4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8002ea8:	f7ff bf34 	b.w	8002d14 <_Error_Handler>
 8002eac:	bd08      	pop	{r3, pc}
 8002eae:	bf00      	nop
 8002eb0:	200001e8 	.word	0x200001e8
 8002eb4:	40004800 	.word	0x40004800
 8002eb8:	080042bc 	.word	0x080042bc

08002ebc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ebc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART3)
 8002ebe:	6802      	ldr	r2, [r0, #0]
 8002ec0:	4b10      	ldr	r3, [pc, #64]	; (8002f04 <HAL_UART_MspInit+0x48>)
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d11a      	bne.n	8002efc <HAL_UART_MspInit+0x40>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	9300      	str	r3, [sp, #0]
 8002eca:	4b0f      	ldr	r3, [pc, #60]	; (8002f08 <HAL_UART_MspInit+0x4c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ecc:	480f      	ldr	r0, [pc, #60]	; (8002f0c <HAL_UART_MspInit+0x50>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8002ece:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ed0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002ed4:	641a      	str	r2, [r3, #64]	; 0x40
 8002ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002edc:	9300      	str	r3, [sp, #0]
 8002ede:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002ee0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002ee4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002eea:	2301      	movs	r3, #1
 8002eec:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ef2:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002ef4:	2307      	movs	r3, #7
 8002ef6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ef8:	f7fd fc08 	bl	800070c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002efc:	b007      	add	sp, #28
 8002efe:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f02:	bf00      	nop
 8002f04:	40004800 	.word	0x40004800
 8002f08:	40023800 	.word	0x40023800
 8002f0c:	40020800 	.word	0x40020800

08002f10 <MX_USB_DEVICE_Init>:
/* USB Device Core handle declaration */
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */                                        
void MX_USB_DEVICE_Init(void)
{
 8002f10:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 8002f12:	4c07      	ldr	r4, [pc, #28]	; (8002f30 <MX_USB_DEVICE_Init+0x20>)
 8002f14:	4907      	ldr	r1, [pc, #28]	; (8002f34 <MX_USB_DEVICE_Init+0x24>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	4620      	mov	r0, r4
 8002f1a:	f7ff fa63 	bl	80023e4 <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID);
 8002f1e:	4620      	mov	r0, r4
 8002f20:	4905      	ldr	r1, [pc, #20]	; (8002f38 <MX_USB_DEVICE_Init+0x28>)
 8002f22:	f7ff fa81 	bl	8002428 <USBD_RegisterClass>

  USBD_Start(&hUsbDeviceFS);
 8002f26:	4620      	mov	r0, r4

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8002f28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_Start(&hUsbDeviceFS);
 8002f2c:	f7ff ba92 	b.w	8002454 <USBD_Start>
 8002f30:	20000228 	.word	0x20000228
 8002f34:	200000e4 	.word	0x200000e4
 8002f38:	2000006c 	.word	0x2000006c

08002f3c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8002f3c:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB_OTG_FS)
 8002f3e:	6803      	ldr	r3, [r0, #0]
 8002f40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8002f44:	b086      	sub	sp, #24
  if(pcdHandle->Instance==USB_OTG_FS)
 8002f46:	d12e      	bne.n	8002fa6 <HAL_PCD_MspInit+0x6a>
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f48:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f4a:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f4e:	a901      	add	r1, sp, #4
 8002f50:	4816      	ldr	r0, [pc, #88]	; (8002fac <HAL_PCD_MspInit+0x70>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f52:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f54:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f56:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f58:	f7fd fbd8 	bl	800070c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002f5c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002f60:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f62:	2302      	movs	r3, #2
 8002f64:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f66:	2303      	movs	r3, #3
 8002f68:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f6a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002f6c:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f6e:	480f      	ldr	r0, [pc, #60]	; (8002fac <HAL_PCD_MspInit+0x70>)
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002f70:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f72:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f74:	f7fd fbca 	bl	800070c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002f78:	4b0d      	ldr	r3, [pc, #52]	; (8002fb0 <HAL_PCD_MspInit+0x74>)
 8002f7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f7c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002f80:	635a      	str	r2, [r3, #52]	; 0x34
 8002f82:	9400      	str	r4, [sp, #0]
 8002f84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f8a:	645a      	str	r2, [r3, #68]	; 0x44
 8002f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f92:	9300      	str	r3, [sp, #0]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8002f94:	2043      	movs	r0, #67	; 0x43
 8002f96:	4622      	mov	r2, r4
 8002f98:	4621      	mov	r1, r4
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002f9a:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8002f9c:	f7fd fb4e 	bl	800063c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8002fa0:	2043      	movs	r0, #67	; 0x43
 8002fa2:	f7fd fb7f 	bl	80006a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002fa6:	b006      	add	sp, #24
 8002fa8:	bd10      	pop	{r4, pc}
 8002faa:	bf00      	nop
 8002fac:	40020000 	.word	0x40020000
 8002fb0:	40023800 	.word	0x40023800

08002fb4 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8002fb4:	f500 716f 	add.w	r1, r0, #956	; 0x3bc
 8002fb8:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8002fbc:	f7ff ba61 	b.w	8002482 <USBD_LL_SetupStage>

08002fc0 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8002fc0:	231c      	movs	r3, #28
 8002fc2:	fb03 0301 	mla	r3, r3, r1, r0
 8002fc6:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8002fca:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002fce:	f7ff ba85 	b.w	80024dc <USBD_LL_DataOutStage>

08002fd2 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8002fd2:	231c      	movs	r3, #28
 8002fd4:	fb03 0301 	mla	r3, r3, r1, r0
 8002fd8:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8002fdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fde:	f7ff baaf 	b.w	8002540 <USBD_LL_DataInStage>

08002fe2 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8002fe2:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8002fe6:	f7ff bb2b 	b.w	8002640 <USBD_LL_SOF>

08002fea <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8002fea:	b510      	push	{r4, lr}
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  /*Set USB Current Speed*/
  switch (hpcd->Init.speed)
 8002fec:	68c1      	ldr	r1, [r0, #12]
{ 
 8002fee:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;    
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
 8002ff0:	3100      	adds	r1, #0
 8002ff2:	bf18      	it	ne
 8002ff4:	2101      	movne	r1, #1
 8002ff6:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8002ffa:	f7ff fb0f 	bl	800261c <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8002ffe:	f8d4 03ec 	ldr.w	r0, [r4, #1004]	; 0x3ec
}
 8003002:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003006:	f7ff baea 	b.w	80025de <USBD_LL_Reset>
	...

0800300c <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{  
 800300c:	b510      	push	{r4, lr}
 800300e:	4604      	mov	r4, r0
   /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8003010:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8003014:	f7ff fb05 	bl	8002622 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8003018:	6822      	ldr	r2, [r4, #0]
 800301a:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 800301e:	f043 0301 	orr.w	r3, r3, #1
 8003022:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8003026:	6a23      	ldr	r3, [r4, #32]
 8003028:	b123      	cbz	r3, 8003034 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800302a:	4a03      	ldr	r2, [pc, #12]	; (8003038 <HAL_PCD_SuspendCallback+0x2c>)
 800302c:	6913      	ldr	r3, [r2, #16]
 800302e:	f043 0306 	orr.w	r3, r3, #6
 8003032:	6113      	str	r3, [r2, #16]
 8003034:	bd10      	pop	{r4, pc}
 8003036:	bf00      	nop
 8003038:	e000ed00 	.word	0xe000ed00

0800303c <HAL_PCD_ResumeCallback>:
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800303c:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8003040:	f7ff baf8 	b.w	8002634 <USBD_LL_Resume>

08003044 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8003044:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8003048:	f7ff bb08 	b.w	800265c <USBD_LL_IsoOUTIncomplete>

0800304c <HAL_PCD_ISOINIncompleteCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800304c:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8003050:	f7ff bb02 	b.w	8002658 <USBD_LL_IsoINIncomplete>

08003054 <HAL_PCD_ConnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8003054:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8003058:	f7ff bb02 	b.w	8002660 <USBD_LL_DevConnected>

0800305c <HAL_PCD_DisconnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800305c:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8003060:	f7ff bb00 	b.w	8002664 <USBD_LL_DevDisconnected>

08003064 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
 8003064:	b508      	push	{r3, lr}
  /* Init USB_IP */
  if (pdev->id == DEVICE_FS) {
 8003066:	7802      	ldrb	r2, [r0, #0]
 8003068:	bb5a      	cbnz	r2, 80030c2 <USBD_LL_Init+0x5e>
  /* Link The driver to the stack */	
  hpcd_USB_OTG_FS.pData = pdev;
 800306a:	4b17      	ldr	r3, [pc, #92]	; (80030c8 <USBD_LL_Init+0x64>)
  pdev->pData = &hpcd_USB_OTG_FS; 
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800306c:	2104      	movs	r1, #4
  hpcd_USB_OTG_FS.pData = pdev;
 800306e:	f8c3 03ec 	str.w	r0, [r3, #1004]	; 0x3ec
  pdev->pData = &hpcd_USB_OTG_FS; 
 8003072:	f8c0 3220 	str.w	r3, [r0, #544]	; 0x220
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8003076:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800307a:	e883 0003 	stmia.w	r3, {r0, r1}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800307e:	2102      	movs	r1, #2
 8003080:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003082:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003084:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8003086:	2101      	movs	r1, #1
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003088:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 800308a:	615a      	str	r2, [r3, #20]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800308c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800308e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003090:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8003092:	62d9      	str	r1, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003094:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003096:	f7fd fc1e 	bl	80008d6 <HAL_PCD_Init>
 800309a:	b120      	cbz	r0, 80030a6 <USBD_LL_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 800309c:	f240 113b 	movw	r1, #315	; 0x13b
 80030a0:	480a      	ldr	r0, [pc, #40]	; (80030cc <USBD_LL_Init+0x68>)
 80030a2:	f7ff fe37 	bl	8002d14 <_Error_Handler>
  }

  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80030a6:	2180      	movs	r1, #128	; 0x80
 80030a8:	4807      	ldr	r0, [pc, #28]	; (80030c8 <USBD_LL_Init+0x64>)
 80030aa:	f7fe f85a 	bl	8001162 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80030ae:	2240      	movs	r2, #64	; 0x40
 80030b0:	2100      	movs	r1, #0
 80030b2:	4805      	ldr	r0, [pc, #20]	; (80030c8 <USBD_LL_Init+0x64>)
 80030b4:	f7fe f834 	bl	8001120 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80030b8:	2280      	movs	r2, #128	; 0x80
 80030ba:	2101      	movs	r1, #1
 80030bc:	4802      	ldr	r0, [pc, #8]	; (80030c8 <USBD_LL_Init+0x64>)
 80030be:	f7fe f82f 	bl	8001120 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 80030c2:	2000      	movs	r0, #0
 80030c4:	bd08      	pop	{r3, pc}
 80030c6:	bf00      	nop
 80030c8:	2000044c 	.word	0x2000044c
 80030cc:	080042cf 	.word	0x080042cf

080030d0 <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80030d0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80030d2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80030d6:	f7fd fc6a 	bl	80009ae <HAL_PCD_Start>
 80030da:	2803      	cmp	r0, #3
 80030dc:	bf9a      	itte	ls
 80030de:	4b02      	ldrls	r3, [pc, #8]	; (80030e8 <USBD_LL_Start+0x18>)
 80030e0:	5c18      	ldrbls	r0, [r3, r0]
 80030e2:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 80030e4:	bd08      	pop	{r3, pc}
 80030e6:	bf00      	nop
 80030e8:	080042cb 	.word	0x080042cb

080030ec <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 80030ec:	b510      	push	{r4, lr}
 80030ee:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, 
 80030f0:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80030f4:	4613      	mov	r3, r2
 80030f6:	4622      	mov	r2, r4
 80030f8:	f7fd ff2c 	bl	8000f54 <HAL_PCD_EP_Open>
 80030fc:	2803      	cmp	r0, #3
 80030fe:	bf9a      	itte	ls
 8003100:	4b01      	ldrls	r3, [pc, #4]	; (8003108 <USBD_LL_OpenEP+0x1c>)
 8003102:	5c18      	ldrbls	r0, [r3, r0]
 8003104:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8003106:	bd10      	pop	{r4, pc}
 8003108:	080042cb 	.word	0x080042cb

0800310c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800310c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800310e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8003112:	f7fd ff4d 	bl	8000fb0 <HAL_PCD_EP_Close>
 8003116:	2803      	cmp	r0, #3
 8003118:	bf9a      	itte	ls
 800311a:	4b02      	ldrls	r3, [pc, #8]	; (8003124 <USBD_LL_CloseEP+0x18>)
 800311c:	5c18      	ldrbls	r0, [r3, r0]
 800311e:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8003120:	bd08      	pop	{r3, pc}
 8003122:	bf00      	nop
 8003124:	080042cb 	.word	0x080042cb

08003128 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8003128:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800312a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800312e:	f7fd ffa6 	bl	800107e <HAL_PCD_EP_SetStall>
 8003132:	2803      	cmp	r0, #3
 8003134:	bf9a      	itte	ls
 8003136:	4b02      	ldrls	r3, [pc, #8]	; (8003140 <USBD_LL_StallEP+0x18>)
 8003138:	5c18      	ldrbls	r0, [r3, r0]
 800313a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 800313c:	bd08      	pop	{r3, pc}
 800313e:	bf00      	nop
 8003140:	080042cb 	.word	0x080042cb

08003144 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8003144:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8003146:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800314a:	f7fd ffc4 	bl	80010d6 <HAL_PCD_EP_ClrStall>
 800314e:	2803      	cmp	r0, #3
 8003150:	bf9a      	itte	ls
 8003152:	4b02      	ldrls	r3, [pc, #8]	; (800315c <USBD_LL_ClearStallEP+0x18>)
 8003154:	5c18      	ldrbls	r0, [r3, r0]
 8003156:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8003158:	bd08      	pop	{r3, pc}
 800315a:	bf00      	nop
 800315c:	080042cb 	.word	0x080042cb

08003160 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8003160:	f011 0f80 	tst.w	r1, #128	; 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8003164:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
 8003168:	f04f 021c 	mov.w	r2, #28
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800316c:	bf1b      	ittet	ne
 800316e:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 8003172:	fb02 3101 	mlane	r1, r2, r1, r3
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8003176:	fb02 3101 	mlaeq	r1, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800317a:	f891 003a 	ldrbne.w	r0, [r1, #58]	; 0x3a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800317e:	bf08      	it	eq
 8003180:	f891 01fa 	ldrbeq.w	r0, [r1, #506]	; 0x1fa
  }
}
 8003184:	4770      	bx	lr
	...

08003188 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 8003188:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800318a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800318e:	f7fd fecf 	bl	8000f30 <HAL_PCD_SetAddress>
 8003192:	2803      	cmp	r0, #3
 8003194:	bf9a      	itte	ls
 8003196:	4b02      	ldrls	r3, [pc, #8]	; (80031a0 <USBD_LL_SetUSBAddress+0x18>)
 8003198:	5c18      	ldrbls	r0, [r3, r0]
 800319a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 800319c:	bd08      	pop	{r3, pc}
 800319e:	bf00      	nop
 80031a0:	080042cb 	.word	0x080042cb

080031a4 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 80031a4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80031a6:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80031aa:	f7fd ff48 	bl	800103e <HAL_PCD_EP_Transmit>
 80031ae:	2803      	cmp	r0, #3
 80031b0:	bf9a      	itte	ls
 80031b2:	4b02      	ldrls	r3, [pc, #8]	; (80031bc <USBD_LL_Transmit+0x18>)
 80031b4:	5c18      	ldrbls	r0, [r3, r0]
 80031b6:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 80031b8:	bd08      	pop	{r3, pc}
 80031ba:	bf00      	nop
 80031bc:	080042cb 	.word	0x080042cb

080031c0 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 80031c0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80031c2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80031c6:	f7fd ff16 	bl	8000ff6 <HAL_PCD_EP_Receive>
 80031ca:	2803      	cmp	r0, #3
 80031cc:	bf9a      	itte	ls
 80031ce:	4b02      	ldrls	r3, [pc, #8]	; (80031d8 <USBD_LL_PrepareReceive+0x18>)
 80031d0:	5c18      	ldrbls	r0, [r3, r0]
 80031d2:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 80031d4:	bd08      	pop	{r3, pc}
 80031d6:	bf00      	nop
 80031d8:	080042cb 	.word	0x080042cb

080031dc <USBD_FS_DeviceDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_DeviceDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 80031dc:	2312      	movs	r3, #18
 80031de:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 80031e0:	4800      	ldr	r0, [pc, #0]	; (80031e4 <USBD_FS_DeviceDescriptor+0x8>)
 80031e2:	4770      	bx	lr
 80031e4:	20000100 	.word	0x20000100

080031e8 <USBD_FS_LangIDStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_LangIDStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length =  sizeof(USBD_LangIDDesc);  
 80031e8:	2304      	movs	r3, #4
 80031ea:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 80031ec:	4800      	ldr	r0, [pc, #0]	; (80031f0 <USBD_FS_LangIDStrDescriptor+0x8>)
 80031ee:	4770      	bx	lr
 80031f0:	20000114 	.word	0x20000114

080031f4 <USBD_FS_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ManufacturerStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 80031f4:	b510      	push	{r4, lr}
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80031f6:	4c04      	ldr	r4, [pc, #16]	; (8003208 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 80031f8:	4804      	ldr	r0, [pc, #16]	; (800320c <USBD_FS_ManufacturerStrDescriptor+0x18>)
 80031fa:	460a      	mov	r2, r1
 80031fc:	4621      	mov	r1, r4
 80031fe:	f7ff fbdb 	bl	80029b8 <USBD_GetString>
  return USBD_StrDesc;
}
 8003202:	4620      	mov	r0, r4
 8003204:	bd10      	pop	{r4, pc}
 8003206:	bf00      	nop
 8003208:	2000083c 	.word	0x2000083c
 800320c:	08004305 	.word	0x08004305

08003210 <USBD_FS_ProductStrDescriptor>:
{
 8003210:	b510      	push	{r4, lr}
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8003212:	4c04      	ldr	r4, [pc, #16]	; (8003224 <USBD_FS_ProductStrDescriptor+0x14>)
 8003214:	4804      	ldr	r0, [pc, #16]	; (8003228 <USBD_FS_ProductStrDescriptor+0x18>)
 8003216:	460a      	mov	r2, r1
 8003218:	4621      	mov	r1, r4
 800321a:	f7ff fbcd 	bl	80029b8 <USBD_GetString>
}
 800321e:	4620      	mov	r0, r4
 8003220:	bd10      	pop	{r4, pc}
 8003222:	bf00      	nop
 8003224:	2000083c 	.word	0x2000083c
 8003228:	08004311 	.word	0x08004311

0800322c <USBD_FS_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_SerialStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 800322c:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {    
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 800322e:	4c04      	ldr	r4, [pc, #16]	; (8003240 <USBD_FS_SerialStrDescriptor+0x14>)
 8003230:	4804      	ldr	r0, [pc, #16]	; (8003244 <USBD_FS_SerialStrDescriptor+0x18>)
 8003232:	460a      	mov	r2, r1
 8003234:	4621      	mov	r1, r4
 8003236:	f7ff fbbf 	bl	80029b8 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);    
  }
  return USBD_StrDesc;
}
 800323a:	4620      	mov	r0, r4
 800323c:	bd10      	pop	{r4, pc}
 800323e:	bf00      	nop
 8003240:	2000083c 	.word	0x2000083c
 8003244:	0800431e 	.word	0x0800431e

08003248 <USBD_FS_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ConfigStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8003248:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {  
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800324a:	4c04      	ldr	r4, [pc, #16]	; (800325c <USBD_FS_ConfigStrDescriptor+0x14>)
 800324c:	4804      	ldr	r0, [pc, #16]	; (8003260 <USBD_FS_ConfigStrDescriptor+0x18>)
 800324e:	460a      	mov	r2, r1
 8003250:	4621      	mov	r1, r4
 8003252:	f7ff fbb1 	bl	80029b8 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length); 
  }
  return USBD_StrDesc;  
}
 8003256:	4620      	mov	r0, r4
 8003258:	bd10      	pop	{r4, pc}
 800325a:	bf00      	nop
 800325c:	2000083c 	.word	0x2000083c
 8003260:	080042e2 	.word	0x080042e2

08003264 <USBD_FS_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_InterfaceStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8003264:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8003266:	4c04      	ldr	r4, [pc, #16]	; (8003278 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8003268:	4804      	ldr	r0, [pc, #16]	; (800327c <USBD_FS_InterfaceStrDescriptor+0x18>)
 800326a:	460a      	mov	r2, r1
 800326c:	4621      	mov	r1, r4
 800326e:	f7ff fba3 	bl	80029b8 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;  
}
 8003272:	4620      	mov	r0, r4
 8003274:	bd10      	pop	{r4, pc}
 8003276:	bf00      	nop
 8003278:	2000083c 	.word	0x2000083c
 800327c:	080042f2 	.word	0x080042f2

08003280 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003280:	f8df d034 	ldr.w	sp, [pc, #52]	; 80032b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003284:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003286:	e003      	b.n	8003290 <LoopCopyDataInit>

08003288 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003288:	4b0c      	ldr	r3, [pc, #48]	; (80032bc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800328a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800328c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800328e:	3104      	adds	r1, #4

08003290 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003290:	480b      	ldr	r0, [pc, #44]	; (80032c0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003292:	4b0c      	ldr	r3, [pc, #48]	; (80032c4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003294:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003296:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003298:	d3f6      	bcc.n	8003288 <CopyDataInit>
  ldr  r2, =_sbss
 800329a:	4a0b      	ldr	r2, [pc, #44]	; (80032c8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800329c:	e002      	b.n	80032a4 <LoopFillZerobss>

0800329e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800329e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80032a0:	f842 3b04 	str.w	r3, [r2], #4

080032a4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80032a4:	4b09      	ldr	r3, [pc, #36]	; (80032cc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80032a6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80032a8:	d3f9      	bcc.n	800329e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80032aa:	f7ff fd79 	bl	8002da0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80032ae:	f000 f811 	bl	80032d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032b2:	f7ff fcfd 	bl	8002cb0 <main>
  bx  lr    
 80032b6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80032b8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80032bc:	080043d4 	.word	0x080043d4
  ldr  r0, =_sdata
 80032c0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80032c4:	2000017c 	.word	0x2000017c
  ldr  r2, =_sbss
 80032c8:	2000017c 	.word	0x2000017c
  ldr  r3, = _ebss
 80032cc:	20000a40 	.word	0x20000a40

080032d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032d0:	e7fe      	b.n	80032d0 <ADC_IRQHandler>
	...

080032d4 <__libc_init_array>:
 80032d4:	b570      	push	{r4, r5, r6, lr}
 80032d6:	4e0d      	ldr	r6, [pc, #52]	; (800330c <__libc_init_array+0x38>)
 80032d8:	4c0d      	ldr	r4, [pc, #52]	; (8003310 <__libc_init_array+0x3c>)
 80032da:	1ba4      	subs	r4, r4, r6
 80032dc:	10a4      	asrs	r4, r4, #2
 80032de:	2500      	movs	r5, #0
 80032e0:	42a5      	cmp	r5, r4
 80032e2:	d109      	bne.n	80032f8 <__libc_init_array+0x24>
 80032e4:	4e0b      	ldr	r6, [pc, #44]	; (8003314 <__libc_init_array+0x40>)
 80032e6:	4c0c      	ldr	r4, [pc, #48]	; (8003318 <__libc_init_array+0x44>)
 80032e8:	f000 ffb0 	bl	800424c <_init>
 80032ec:	1ba4      	subs	r4, r4, r6
 80032ee:	10a4      	asrs	r4, r4, #2
 80032f0:	2500      	movs	r5, #0
 80032f2:	42a5      	cmp	r5, r4
 80032f4:	d105      	bne.n	8003302 <__libc_init_array+0x2e>
 80032f6:	bd70      	pop	{r4, r5, r6, pc}
 80032f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032fc:	4798      	blx	r3
 80032fe:	3501      	adds	r5, #1
 8003300:	e7ee      	b.n	80032e0 <__libc_init_array+0xc>
 8003302:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003306:	4798      	blx	r3
 8003308:	3501      	adds	r5, #1
 800330a:	e7f2      	b.n	80032f2 <__libc_init_array+0x1e>
 800330c:	080043cc 	.word	0x080043cc
 8003310:	080043cc 	.word	0x080043cc
 8003314:	080043cc 	.word	0x080043cc
 8003318:	080043d0 	.word	0x080043d0

0800331c <malloc>:
 800331c:	4b02      	ldr	r3, [pc, #8]	; (8003328 <malloc+0xc>)
 800331e:	4601      	mov	r1, r0
 8003320:	6818      	ldr	r0, [r3, #0]
 8003322:	f000 b859 	b.w	80033d8 <_malloc_r>
 8003326:	bf00      	nop
 8003328:	20000118 	.word	0x20000118

0800332c <free>:
 800332c:	4b02      	ldr	r3, [pc, #8]	; (8003338 <free+0xc>)
 800332e:	4601      	mov	r1, r0
 8003330:	6818      	ldr	r0, [r3, #0]
 8003332:	f000 b803 	b.w	800333c <_free_r>
 8003336:	bf00      	nop
 8003338:	20000118 	.word	0x20000118

0800333c <_free_r>:
 800333c:	b538      	push	{r3, r4, r5, lr}
 800333e:	4605      	mov	r5, r0
 8003340:	2900      	cmp	r1, #0
 8003342:	d045      	beq.n	80033d0 <_free_r+0x94>
 8003344:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003348:	1f0c      	subs	r4, r1, #4
 800334a:	2b00      	cmp	r3, #0
 800334c:	bfb8      	it	lt
 800334e:	18e4      	addlt	r4, r4, r3
 8003350:	f000 f9ae 	bl	80036b0 <__malloc_lock>
 8003354:	4a1f      	ldr	r2, [pc, #124]	; (80033d4 <_free_r+0x98>)
 8003356:	6813      	ldr	r3, [r2, #0]
 8003358:	4610      	mov	r0, r2
 800335a:	b933      	cbnz	r3, 800336a <_free_r+0x2e>
 800335c:	6063      	str	r3, [r4, #4]
 800335e:	6014      	str	r4, [r2, #0]
 8003360:	4628      	mov	r0, r5
 8003362:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003366:	f000 b9a4 	b.w	80036b2 <__malloc_unlock>
 800336a:	42a3      	cmp	r3, r4
 800336c:	d90c      	bls.n	8003388 <_free_r+0x4c>
 800336e:	6821      	ldr	r1, [r4, #0]
 8003370:	1862      	adds	r2, r4, r1
 8003372:	4293      	cmp	r3, r2
 8003374:	bf04      	itt	eq
 8003376:	681a      	ldreq	r2, [r3, #0]
 8003378:	685b      	ldreq	r3, [r3, #4]
 800337a:	6063      	str	r3, [r4, #4]
 800337c:	bf04      	itt	eq
 800337e:	1852      	addeq	r2, r2, r1
 8003380:	6022      	streq	r2, [r4, #0]
 8003382:	6004      	str	r4, [r0, #0]
 8003384:	e7ec      	b.n	8003360 <_free_r+0x24>
 8003386:	4613      	mov	r3, r2
 8003388:	685a      	ldr	r2, [r3, #4]
 800338a:	b10a      	cbz	r2, 8003390 <_free_r+0x54>
 800338c:	42a2      	cmp	r2, r4
 800338e:	d9fa      	bls.n	8003386 <_free_r+0x4a>
 8003390:	6819      	ldr	r1, [r3, #0]
 8003392:	1858      	adds	r0, r3, r1
 8003394:	42a0      	cmp	r0, r4
 8003396:	d10b      	bne.n	80033b0 <_free_r+0x74>
 8003398:	6820      	ldr	r0, [r4, #0]
 800339a:	4401      	add	r1, r0
 800339c:	1858      	adds	r0, r3, r1
 800339e:	4282      	cmp	r2, r0
 80033a0:	6019      	str	r1, [r3, #0]
 80033a2:	d1dd      	bne.n	8003360 <_free_r+0x24>
 80033a4:	6810      	ldr	r0, [r2, #0]
 80033a6:	6852      	ldr	r2, [r2, #4]
 80033a8:	605a      	str	r2, [r3, #4]
 80033aa:	4401      	add	r1, r0
 80033ac:	6019      	str	r1, [r3, #0]
 80033ae:	e7d7      	b.n	8003360 <_free_r+0x24>
 80033b0:	d902      	bls.n	80033b8 <_free_r+0x7c>
 80033b2:	230c      	movs	r3, #12
 80033b4:	602b      	str	r3, [r5, #0]
 80033b6:	e7d3      	b.n	8003360 <_free_r+0x24>
 80033b8:	6820      	ldr	r0, [r4, #0]
 80033ba:	1821      	adds	r1, r4, r0
 80033bc:	428a      	cmp	r2, r1
 80033be:	bf04      	itt	eq
 80033c0:	6811      	ldreq	r1, [r2, #0]
 80033c2:	6852      	ldreq	r2, [r2, #4]
 80033c4:	6062      	str	r2, [r4, #4]
 80033c6:	bf04      	itt	eq
 80033c8:	1809      	addeq	r1, r1, r0
 80033ca:	6021      	streq	r1, [r4, #0]
 80033cc:	605c      	str	r4, [r3, #4]
 80033ce:	e7c7      	b.n	8003360 <_free_r+0x24>
 80033d0:	bd38      	pop	{r3, r4, r5, pc}
 80033d2:	bf00      	nop
 80033d4:	2000019c 	.word	0x2000019c

080033d8 <_malloc_r>:
 80033d8:	b570      	push	{r4, r5, r6, lr}
 80033da:	1ccd      	adds	r5, r1, #3
 80033dc:	f025 0503 	bic.w	r5, r5, #3
 80033e0:	3508      	adds	r5, #8
 80033e2:	2d0c      	cmp	r5, #12
 80033e4:	bf38      	it	cc
 80033e6:	250c      	movcc	r5, #12
 80033e8:	2d00      	cmp	r5, #0
 80033ea:	4606      	mov	r6, r0
 80033ec:	db01      	blt.n	80033f2 <_malloc_r+0x1a>
 80033ee:	42a9      	cmp	r1, r5
 80033f0:	d903      	bls.n	80033fa <_malloc_r+0x22>
 80033f2:	230c      	movs	r3, #12
 80033f4:	6033      	str	r3, [r6, #0]
 80033f6:	2000      	movs	r0, #0
 80033f8:	bd70      	pop	{r4, r5, r6, pc}
 80033fa:	f000 f959 	bl	80036b0 <__malloc_lock>
 80033fe:	4a23      	ldr	r2, [pc, #140]	; (800348c <_malloc_r+0xb4>)
 8003400:	6814      	ldr	r4, [r2, #0]
 8003402:	4621      	mov	r1, r4
 8003404:	b991      	cbnz	r1, 800342c <_malloc_r+0x54>
 8003406:	4c22      	ldr	r4, [pc, #136]	; (8003490 <_malloc_r+0xb8>)
 8003408:	6823      	ldr	r3, [r4, #0]
 800340a:	b91b      	cbnz	r3, 8003414 <_malloc_r+0x3c>
 800340c:	4630      	mov	r0, r6
 800340e:	f000 f86d 	bl	80034ec <_sbrk_r>
 8003412:	6020      	str	r0, [r4, #0]
 8003414:	4629      	mov	r1, r5
 8003416:	4630      	mov	r0, r6
 8003418:	f000 f868 	bl	80034ec <_sbrk_r>
 800341c:	1c43      	adds	r3, r0, #1
 800341e:	d126      	bne.n	800346e <_malloc_r+0x96>
 8003420:	230c      	movs	r3, #12
 8003422:	6033      	str	r3, [r6, #0]
 8003424:	4630      	mov	r0, r6
 8003426:	f000 f944 	bl	80036b2 <__malloc_unlock>
 800342a:	e7e4      	b.n	80033f6 <_malloc_r+0x1e>
 800342c:	680b      	ldr	r3, [r1, #0]
 800342e:	1b5b      	subs	r3, r3, r5
 8003430:	d41a      	bmi.n	8003468 <_malloc_r+0x90>
 8003432:	2b0b      	cmp	r3, #11
 8003434:	d90f      	bls.n	8003456 <_malloc_r+0x7e>
 8003436:	600b      	str	r3, [r1, #0]
 8003438:	50cd      	str	r5, [r1, r3]
 800343a:	18cc      	adds	r4, r1, r3
 800343c:	4630      	mov	r0, r6
 800343e:	f000 f938 	bl	80036b2 <__malloc_unlock>
 8003442:	f104 000b 	add.w	r0, r4, #11
 8003446:	1d23      	adds	r3, r4, #4
 8003448:	f020 0007 	bic.w	r0, r0, #7
 800344c:	1ac3      	subs	r3, r0, r3
 800344e:	d01b      	beq.n	8003488 <_malloc_r+0xb0>
 8003450:	425a      	negs	r2, r3
 8003452:	50e2      	str	r2, [r4, r3]
 8003454:	bd70      	pop	{r4, r5, r6, pc}
 8003456:	428c      	cmp	r4, r1
 8003458:	bf0d      	iteet	eq
 800345a:	6863      	ldreq	r3, [r4, #4]
 800345c:	684b      	ldrne	r3, [r1, #4]
 800345e:	6063      	strne	r3, [r4, #4]
 8003460:	6013      	streq	r3, [r2, #0]
 8003462:	bf18      	it	ne
 8003464:	460c      	movne	r4, r1
 8003466:	e7e9      	b.n	800343c <_malloc_r+0x64>
 8003468:	460c      	mov	r4, r1
 800346a:	6849      	ldr	r1, [r1, #4]
 800346c:	e7ca      	b.n	8003404 <_malloc_r+0x2c>
 800346e:	1cc4      	adds	r4, r0, #3
 8003470:	f024 0403 	bic.w	r4, r4, #3
 8003474:	42a0      	cmp	r0, r4
 8003476:	d005      	beq.n	8003484 <_malloc_r+0xac>
 8003478:	1a21      	subs	r1, r4, r0
 800347a:	4630      	mov	r0, r6
 800347c:	f000 f836 	bl	80034ec <_sbrk_r>
 8003480:	3001      	adds	r0, #1
 8003482:	d0cd      	beq.n	8003420 <_malloc_r+0x48>
 8003484:	6025      	str	r5, [r4, #0]
 8003486:	e7d9      	b.n	800343c <_malloc_r+0x64>
 8003488:	bd70      	pop	{r4, r5, r6, pc}
 800348a:	bf00      	nop
 800348c:	2000019c 	.word	0x2000019c
 8003490:	200001a0 	.word	0x200001a0

08003494 <iprintf>:
 8003494:	b40f      	push	{r0, r1, r2, r3}
 8003496:	4b0a      	ldr	r3, [pc, #40]	; (80034c0 <iprintf+0x2c>)
 8003498:	b513      	push	{r0, r1, r4, lr}
 800349a:	681c      	ldr	r4, [r3, #0]
 800349c:	b124      	cbz	r4, 80034a8 <iprintf+0x14>
 800349e:	69a3      	ldr	r3, [r4, #24]
 80034a0:	b913      	cbnz	r3, 80034a8 <iprintf+0x14>
 80034a2:	4620      	mov	r0, r4
 80034a4:	f000 f872 	bl	800358c <__sinit>
 80034a8:	ab05      	add	r3, sp, #20
 80034aa:	9a04      	ldr	r2, [sp, #16]
 80034ac:	68a1      	ldr	r1, [r4, #8]
 80034ae:	9301      	str	r3, [sp, #4]
 80034b0:	4620      	mov	r0, r4
 80034b2:	f000 f929 	bl	8003708 <_vfiprintf_r>
 80034b6:	b002      	add	sp, #8
 80034b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034bc:	b004      	add	sp, #16
 80034be:	4770      	bx	lr
 80034c0:	20000118 	.word	0x20000118

080034c4 <putchar>:
 80034c4:	b538      	push	{r3, r4, r5, lr}
 80034c6:	4b08      	ldr	r3, [pc, #32]	; (80034e8 <putchar+0x24>)
 80034c8:	681c      	ldr	r4, [r3, #0]
 80034ca:	4605      	mov	r5, r0
 80034cc:	b124      	cbz	r4, 80034d8 <putchar+0x14>
 80034ce:	69a3      	ldr	r3, [r4, #24]
 80034d0:	b913      	cbnz	r3, 80034d8 <putchar+0x14>
 80034d2:	4620      	mov	r0, r4
 80034d4:	f000 f85a 	bl	800358c <__sinit>
 80034d8:	68a2      	ldr	r2, [r4, #8]
 80034da:	4629      	mov	r1, r5
 80034dc:	4620      	mov	r0, r4
 80034de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80034e2:	f000 bbbd 	b.w	8003c60 <_putc_r>
 80034e6:	bf00      	nop
 80034e8:	20000118 	.word	0x20000118

080034ec <_sbrk_r>:
 80034ec:	b538      	push	{r3, r4, r5, lr}
 80034ee:	4c06      	ldr	r4, [pc, #24]	; (8003508 <_sbrk_r+0x1c>)
 80034f0:	2300      	movs	r3, #0
 80034f2:	4605      	mov	r5, r0
 80034f4:	4608      	mov	r0, r1
 80034f6:	6023      	str	r3, [r4, #0]
 80034f8:	f000 fe92 	bl	8004220 <_sbrk>
 80034fc:	1c43      	adds	r3, r0, #1
 80034fe:	d102      	bne.n	8003506 <_sbrk_r+0x1a>
 8003500:	6823      	ldr	r3, [r4, #0]
 8003502:	b103      	cbz	r3, 8003506 <_sbrk_r+0x1a>
 8003504:	602b      	str	r3, [r5, #0]
 8003506:	bd38      	pop	{r3, r4, r5, pc}
 8003508:	20000a3c 	.word	0x20000a3c

0800350c <_cleanup_r>:
 800350c:	4901      	ldr	r1, [pc, #4]	; (8003514 <_cleanup_r+0x8>)
 800350e:	f000 b8a9 	b.w	8003664 <_fwalk_reent>
 8003512:	bf00      	nop
 8003514:	08004029 	.word	0x08004029

08003518 <std.isra.0>:
 8003518:	2300      	movs	r3, #0
 800351a:	b510      	push	{r4, lr}
 800351c:	4604      	mov	r4, r0
 800351e:	6003      	str	r3, [r0, #0]
 8003520:	6043      	str	r3, [r0, #4]
 8003522:	6083      	str	r3, [r0, #8]
 8003524:	8181      	strh	r1, [r0, #12]
 8003526:	6643      	str	r3, [r0, #100]	; 0x64
 8003528:	81c2      	strh	r2, [r0, #14]
 800352a:	6103      	str	r3, [r0, #16]
 800352c:	6143      	str	r3, [r0, #20]
 800352e:	6183      	str	r3, [r0, #24]
 8003530:	4619      	mov	r1, r3
 8003532:	2208      	movs	r2, #8
 8003534:	305c      	adds	r0, #92	; 0x5c
 8003536:	f000 f8b3 	bl	80036a0 <memset>
 800353a:	4b05      	ldr	r3, [pc, #20]	; (8003550 <std.isra.0+0x38>)
 800353c:	6263      	str	r3, [r4, #36]	; 0x24
 800353e:	4b05      	ldr	r3, [pc, #20]	; (8003554 <std.isra.0+0x3c>)
 8003540:	62a3      	str	r3, [r4, #40]	; 0x28
 8003542:	4b05      	ldr	r3, [pc, #20]	; (8003558 <std.isra.0+0x40>)
 8003544:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003546:	4b05      	ldr	r3, [pc, #20]	; (800355c <std.isra.0+0x44>)
 8003548:	6224      	str	r4, [r4, #32]
 800354a:	6323      	str	r3, [r4, #48]	; 0x30
 800354c:	bd10      	pop	{r4, pc}
 800354e:	bf00      	nop
 8003550:	08003ccd 	.word	0x08003ccd
 8003554:	08003cef 	.word	0x08003cef
 8003558:	08003d27 	.word	0x08003d27
 800355c:	08003d4b 	.word	0x08003d4b

08003560 <__sfmoreglue>:
 8003560:	b570      	push	{r4, r5, r6, lr}
 8003562:	1e4a      	subs	r2, r1, #1
 8003564:	2568      	movs	r5, #104	; 0x68
 8003566:	4355      	muls	r5, r2
 8003568:	460e      	mov	r6, r1
 800356a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800356e:	f7ff ff33 	bl	80033d8 <_malloc_r>
 8003572:	4604      	mov	r4, r0
 8003574:	b140      	cbz	r0, 8003588 <__sfmoreglue+0x28>
 8003576:	2100      	movs	r1, #0
 8003578:	e880 0042 	stmia.w	r0, {r1, r6}
 800357c:	300c      	adds	r0, #12
 800357e:	60a0      	str	r0, [r4, #8]
 8003580:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003584:	f000 f88c 	bl	80036a0 <memset>
 8003588:	4620      	mov	r0, r4
 800358a:	bd70      	pop	{r4, r5, r6, pc}

0800358c <__sinit>:
 800358c:	6983      	ldr	r3, [r0, #24]
 800358e:	b510      	push	{r4, lr}
 8003590:	4604      	mov	r4, r0
 8003592:	bb33      	cbnz	r3, 80035e2 <__sinit+0x56>
 8003594:	6483      	str	r3, [r0, #72]	; 0x48
 8003596:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003598:	6503      	str	r3, [r0, #80]	; 0x50
 800359a:	4b12      	ldr	r3, [pc, #72]	; (80035e4 <__sinit+0x58>)
 800359c:	4a12      	ldr	r2, [pc, #72]	; (80035e8 <__sinit+0x5c>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6282      	str	r2, [r0, #40]	; 0x28
 80035a2:	4298      	cmp	r0, r3
 80035a4:	bf04      	itt	eq
 80035a6:	2301      	moveq	r3, #1
 80035a8:	6183      	streq	r3, [r0, #24]
 80035aa:	f000 f81f 	bl	80035ec <__sfp>
 80035ae:	6060      	str	r0, [r4, #4]
 80035b0:	4620      	mov	r0, r4
 80035b2:	f000 f81b 	bl	80035ec <__sfp>
 80035b6:	60a0      	str	r0, [r4, #8]
 80035b8:	4620      	mov	r0, r4
 80035ba:	f000 f817 	bl	80035ec <__sfp>
 80035be:	2200      	movs	r2, #0
 80035c0:	60e0      	str	r0, [r4, #12]
 80035c2:	2104      	movs	r1, #4
 80035c4:	6860      	ldr	r0, [r4, #4]
 80035c6:	f7ff ffa7 	bl	8003518 <std.isra.0>
 80035ca:	2201      	movs	r2, #1
 80035cc:	2109      	movs	r1, #9
 80035ce:	68a0      	ldr	r0, [r4, #8]
 80035d0:	f7ff ffa2 	bl	8003518 <std.isra.0>
 80035d4:	2202      	movs	r2, #2
 80035d6:	2112      	movs	r1, #18
 80035d8:	68e0      	ldr	r0, [r4, #12]
 80035da:	f7ff ff9d 	bl	8003518 <std.isra.0>
 80035de:	2301      	movs	r3, #1
 80035e0:	61a3      	str	r3, [r4, #24]
 80035e2:	bd10      	pop	{r4, pc}
 80035e4:	0800438c 	.word	0x0800438c
 80035e8:	0800350d 	.word	0x0800350d

080035ec <__sfp>:
 80035ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ee:	4b1c      	ldr	r3, [pc, #112]	; (8003660 <__sfp+0x74>)
 80035f0:	681e      	ldr	r6, [r3, #0]
 80035f2:	69b3      	ldr	r3, [r6, #24]
 80035f4:	4607      	mov	r7, r0
 80035f6:	b913      	cbnz	r3, 80035fe <__sfp+0x12>
 80035f8:	4630      	mov	r0, r6
 80035fa:	f7ff ffc7 	bl	800358c <__sinit>
 80035fe:	3648      	adds	r6, #72	; 0x48
 8003600:	68b4      	ldr	r4, [r6, #8]
 8003602:	6873      	ldr	r3, [r6, #4]
 8003604:	3b01      	subs	r3, #1
 8003606:	d503      	bpl.n	8003610 <__sfp+0x24>
 8003608:	6833      	ldr	r3, [r6, #0]
 800360a:	b133      	cbz	r3, 800361a <__sfp+0x2e>
 800360c:	6836      	ldr	r6, [r6, #0]
 800360e:	e7f7      	b.n	8003600 <__sfp+0x14>
 8003610:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003614:	b16d      	cbz	r5, 8003632 <__sfp+0x46>
 8003616:	3468      	adds	r4, #104	; 0x68
 8003618:	e7f4      	b.n	8003604 <__sfp+0x18>
 800361a:	2104      	movs	r1, #4
 800361c:	4638      	mov	r0, r7
 800361e:	f7ff ff9f 	bl	8003560 <__sfmoreglue>
 8003622:	6030      	str	r0, [r6, #0]
 8003624:	2800      	cmp	r0, #0
 8003626:	d1f1      	bne.n	800360c <__sfp+0x20>
 8003628:	230c      	movs	r3, #12
 800362a:	603b      	str	r3, [r7, #0]
 800362c:	4604      	mov	r4, r0
 800362e:	4620      	mov	r0, r4
 8003630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003632:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003636:	81e3      	strh	r3, [r4, #14]
 8003638:	2301      	movs	r3, #1
 800363a:	81a3      	strh	r3, [r4, #12]
 800363c:	6665      	str	r5, [r4, #100]	; 0x64
 800363e:	6025      	str	r5, [r4, #0]
 8003640:	60a5      	str	r5, [r4, #8]
 8003642:	6065      	str	r5, [r4, #4]
 8003644:	6125      	str	r5, [r4, #16]
 8003646:	6165      	str	r5, [r4, #20]
 8003648:	61a5      	str	r5, [r4, #24]
 800364a:	2208      	movs	r2, #8
 800364c:	4629      	mov	r1, r5
 800364e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003652:	f000 f825 	bl	80036a0 <memset>
 8003656:	6365      	str	r5, [r4, #52]	; 0x34
 8003658:	63a5      	str	r5, [r4, #56]	; 0x38
 800365a:	64a5      	str	r5, [r4, #72]	; 0x48
 800365c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800365e:	e7e6      	b.n	800362e <__sfp+0x42>
 8003660:	0800438c 	.word	0x0800438c

08003664 <_fwalk_reent>:
 8003664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003668:	4680      	mov	r8, r0
 800366a:	4689      	mov	r9, r1
 800366c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003670:	2600      	movs	r6, #0
 8003672:	b914      	cbnz	r4, 800367a <_fwalk_reent+0x16>
 8003674:	4630      	mov	r0, r6
 8003676:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800367a:	68a5      	ldr	r5, [r4, #8]
 800367c:	6867      	ldr	r7, [r4, #4]
 800367e:	3f01      	subs	r7, #1
 8003680:	d501      	bpl.n	8003686 <_fwalk_reent+0x22>
 8003682:	6824      	ldr	r4, [r4, #0]
 8003684:	e7f5      	b.n	8003672 <_fwalk_reent+0xe>
 8003686:	89ab      	ldrh	r3, [r5, #12]
 8003688:	2b01      	cmp	r3, #1
 800368a:	d907      	bls.n	800369c <_fwalk_reent+0x38>
 800368c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003690:	3301      	adds	r3, #1
 8003692:	d003      	beq.n	800369c <_fwalk_reent+0x38>
 8003694:	4629      	mov	r1, r5
 8003696:	4640      	mov	r0, r8
 8003698:	47c8      	blx	r9
 800369a:	4306      	orrs	r6, r0
 800369c:	3568      	adds	r5, #104	; 0x68
 800369e:	e7ee      	b.n	800367e <_fwalk_reent+0x1a>

080036a0 <memset>:
 80036a0:	4402      	add	r2, r0
 80036a2:	4603      	mov	r3, r0
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d100      	bne.n	80036aa <memset+0xa>
 80036a8:	4770      	bx	lr
 80036aa:	f803 1b01 	strb.w	r1, [r3], #1
 80036ae:	e7f9      	b.n	80036a4 <memset+0x4>

080036b0 <__malloc_lock>:
 80036b0:	4770      	bx	lr

080036b2 <__malloc_unlock>:
 80036b2:	4770      	bx	lr

080036b4 <__sfputc_r>:
 80036b4:	6893      	ldr	r3, [r2, #8]
 80036b6:	3b01      	subs	r3, #1
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	b410      	push	{r4}
 80036bc:	6093      	str	r3, [r2, #8]
 80036be:	da09      	bge.n	80036d4 <__sfputc_r+0x20>
 80036c0:	6994      	ldr	r4, [r2, #24]
 80036c2:	42a3      	cmp	r3, r4
 80036c4:	db02      	blt.n	80036cc <__sfputc_r+0x18>
 80036c6:	b2cb      	uxtb	r3, r1
 80036c8:	2b0a      	cmp	r3, #10
 80036ca:	d103      	bne.n	80036d4 <__sfputc_r+0x20>
 80036cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036d0:	f000 bb40 	b.w	8003d54 <__swbuf_r>
 80036d4:	6813      	ldr	r3, [r2, #0]
 80036d6:	1c58      	adds	r0, r3, #1
 80036d8:	6010      	str	r0, [r2, #0]
 80036da:	7019      	strb	r1, [r3, #0]
 80036dc:	b2c8      	uxtb	r0, r1
 80036de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <__sfputs_r>:
 80036e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036e6:	4606      	mov	r6, r0
 80036e8:	460f      	mov	r7, r1
 80036ea:	4614      	mov	r4, r2
 80036ec:	18d5      	adds	r5, r2, r3
 80036ee:	42ac      	cmp	r4, r5
 80036f0:	d101      	bne.n	80036f6 <__sfputs_r+0x12>
 80036f2:	2000      	movs	r0, #0
 80036f4:	e007      	b.n	8003706 <__sfputs_r+0x22>
 80036f6:	463a      	mov	r2, r7
 80036f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036fc:	4630      	mov	r0, r6
 80036fe:	f7ff ffd9 	bl	80036b4 <__sfputc_r>
 8003702:	1c43      	adds	r3, r0, #1
 8003704:	d1f3      	bne.n	80036ee <__sfputs_r+0xa>
 8003706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003708 <_vfiprintf_r>:
 8003708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800370c:	b09d      	sub	sp, #116	; 0x74
 800370e:	460c      	mov	r4, r1
 8003710:	4617      	mov	r7, r2
 8003712:	9303      	str	r3, [sp, #12]
 8003714:	4606      	mov	r6, r0
 8003716:	b118      	cbz	r0, 8003720 <_vfiprintf_r+0x18>
 8003718:	6983      	ldr	r3, [r0, #24]
 800371a:	b90b      	cbnz	r3, 8003720 <_vfiprintf_r+0x18>
 800371c:	f7ff ff36 	bl	800358c <__sinit>
 8003720:	4b7c      	ldr	r3, [pc, #496]	; (8003914 <_vfiprintf_r+0x20c>)
 8003722:	429c      	cmp	r4, r3
 8003724:	d157      	bne.n	80037d6 <_vfiprintf_r+0xce>
 8003726:	6874      	ldr	r4, [r6, #4]
 8003728:	89a3      	ldrh	r3, [r4, #12]
 800372a:	0718      	lsls	r0, r3, #28
 800372c:	d55d      	bpl.n	80037ea <_vfiprintf_r+0xe2>
 800372e:	6923      	ldr	r3, [r4, #16]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d05a      	beq.n	80037ea <_vfiprintf_r+0xe2>
 8003734:	2300      	movs	r3, #0
 8003736:	9309      	str	r3, [sp, #36]	; 0x24
 8003738:	2320      	movs	r3, #32
 800373a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800373e:	2330      	movs	r3, #48	; 0x30
 8003740:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003744:	f04f 0b01 	mov.w	fp, #1
 8003748:	46b8      	mov	r8, r7
 800374a:	4645      	mov	r5, r8
 800374c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003750:	2b00      	cmp	r3, #0
 8003752:	d155      	bne.n	8003800 <_vfiprintf_r+0xf8>
 8003754:	ebb8 0a07 	subs.w	sl, r8, r7
 8003758:	d00b      	beq.n	8003772 <_vfiprintf_r+0x6a>
 800375a:	4653      	mov	r3, sl
 800375c:	463a      	mov	r2, r7
 800375e:	4621      	mov	r1, r4
 8003760:	4630      	mov	r0, r6
 8003762:	f7ff ffbf 	bl	80036e4 <__sfputs_r>
 8003766:	3001      	adds	r0, #1
 8003768:	f000 80c4 	beq.w	80038f4 <_vfiprintf_r+0x1ec>
 800376c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800376e:	4453      	add	r3, sl
 8003770:	9309      	str	r3, [sp, #36]	; 0x24
 8003772:	f898 3000 	ldrb.w	r3, [r8]
 8003776:	2b00      	cmp	r3, #0
 8003778:	f000 80bc 	beq.w	80038f4 <_vfiprintf_r+0x1ec>
 800377c:	2300      	movs	r3, #0
 800377e:	f04f 32ff 	mov.w	r2, #4294967295
 8003782:	9304      	str	r3, [sp, #16]
 8003784:	9307      	str	r3, [sp, #28]
 8003786:	9205      	str	r2, [sp, #20]
 8003788:	9306      	str	r3, [sp, #24]
 800378a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800378e:	931a      	str	r3, [sp, #104]	; 0x68
 8003790:	2205      	movs	r2, #5
 8003792:	7829      	ldrb	r1, [r5, #0]
 8003794:	4860      	ldr	r0, [pc, #384]	; (8003918 <_vfiprintf_r+0x210>)
 8003796:	f7fc fd1b 	bl	80001d0 <memchr>
 800379a:	f105 0801 	add.w	r8, r5, #1
 800379e:	9b04      	ldr	r3, [sp, #16]
 80037a0:	2800      	cmp	r0, #0
 80037a2:	d131      	bne.n	8003808 <_vfiprintf_r+0x100>
 80037a4:	06d9      	lsls	r1, r3, #27
 80037a6:	bf44      	itt	mi
 80037a8:	2220      	movmi	r2, #32
 80037aa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80037ae:	071a      	lsls	r2, r3, #28
 80037b0:	bf44      	itt	mi
 80037b2:	222b      	movmi	r2, #43	; 0x2b
 80037b4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80037b8:	782a      	ldrb	r2, [r5, #0]
 80037ba:	2a2a      	cmp	r2, #42	; 0x2a
 80037bc:	d02c      	beq.n	8003818 <_vfiprintf_r+0x110>
 80037be:	9a07      	ldr	r2, [sp, #28]
 80037c0:	2100      	movs	r1, #0
 80037c2:	200a      	movs	r0, #10
 80037c4:	46a8      	mov	r8, r5
 80037c6:	3501      	adds	r5, #1
 80037c8:	f898 3000 	ldrb.w	r3, [r8]
 80037cc:	3b30      	subs	r3, #48	; 0x30
 80037ce:	2b09      	cmp	r3, #9
 80037d0:	d96d      	bls.n	80038ae <_vfiprintf_r+0x1a6>
 80037d2:	b371      	cbz	r1, 8003832 <_vfiprintf_r+0x12a>
 80037d4:	e026      	b.n	8003824 <_vfiprintf_r+0x11c>
 80037d6:	4b51      	ldr	r3, [pc, #324]	; (800391c <_vfiprintf_r+0x214>)
 80037d8:	429c      	cmp	r4, r3
 80037da:	d101      	bne.n	80037e0 <_vfiprintf_r+0xd8>
 80037dc:	68b4      	ldr	r4, [r6, #8]
 80037de:	e7a3      	b.n	8003728 <_vfiprintf_r+0x20>
 80037e0:	4b4f      	ldr	r3, [pc, #316]	; (8003920 <_vfiprintf_r+0x218>)
 80037e2:	429c      	cmp	r4, r3
 80037e4:	bf08      	it	eq
 80037e6:	68f4      	ldreq	r4, [r6, #12]
 80037e8:	e79e      	b.n	8003728 <_vfiprintf_r+0x20>
 80037ea:	4621      	mov	r1, r4
 80037ec:	4630      	mov	r0, r6
 80037ee:	f000 fb15 	bl	8003e1c <__swsetup_r>
 80037f2:	2800      	cmp	r0, #0
 80037f4:	d09e      	beq.n	8003734 <_vfiprintf_r+0x2c>
 80037f6:	f04f 30ff 	mov.w	r0, #4294967295
 80037fa:	b01d      	add	sp, #116	; 0x74
 80037fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003800:	2b25      	cmp	r3, #37	; 0x25
 8003802:	d0a7      	beq.n	8003754 <_vfiprintf_r+0x4c>
 8003804:	46a8      	mov	r8, r5
 8003806:	e7a0      	b.n	800374a <_vfiprintf_r+0x42>
 8003808:	4a43      	ldr	r2, [pc, #268]	; (8003918 <_vfiprintf_r+0x210>)
 800380a:	1a80      	subs	r0, r0, r2
 800380c:	fa0b f000 	lsl.w	r0, fp, r0
 8003810:	4318      	orrs	r0, r3
 8003812:	9004      	str	r0, [sp, #16]
 8003814:	4645      	mov	r5, r8
 8003816:	e7bb      	b.n	8003790 <_vfiprintf_r+0x88>
 8003818:	9a03      	ldr	r2, [sp, #12]
 800381a:	1d11      	adds	r1, r2, #4
 800381c:	6812      	ldr	r2, [r2, #0]
 800381e:	9103      	str	r1, [sp, #12]
 8003820:	2a00      	cmp	r2, #0
 8003822:	db01      	blt.n	8003828 <_vfiprintf_r+0x120>
 8003824:	9207      	str	r2, [sp, #28]
 8003826:	e004      	b.n	8003832 <_vfiprintf_r+0x12a>
 8003828:	4252      	negs	r2, r2
 800382a:	f043 0302 	orr.w	r3, r3, #2
 800382e:	9207      	str	r2, [sp, #28]
 8003830:	9304      	str	r3, [sp, #16]
 8003832:	f898 3000 	ldrb.w	r3, [r8]
 8003836:	2b2e      	cmp	r3, #46	; 0x2e
 8003838:	d110      	bne.n	800385c <_vfiprintf_r+0x154>
 800383a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800383e:	2b2a      	cmp	r3, #42	; 0x2a
 8003840:	f108 0101 	add.w	r1, r8, #1
 8003844:	d137      	bne.n	80038b6 <_vfiprintf_r+0x1ae>
 8003846:	9b03      	ldr	r3, [sp, #12]
 8003848:	1d1a      	adds	r2, r3, #4
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	9203      	str	r2, [sp, #12]
 800384e:	2b00      	cmp	r3, #0
 8003850:	bfb8      	it	lt
 8003852:	f04f 33ff 	movlt.w	r3, #4294967295
 8003856:	f108 0802 	add.w	r8, r8, #2
 800385a:	9305      	str	r3, [sp, #20]
 800385c:	4d31      	ldr	r5, [pc, #196]	; (8003924 <_vfiprintf_r+0x21c>)
 800385e:	f898 1000 	ldrb.w	r1, [r8]
 8003862:	2203      	movs	r2, #3
 8003864:	4628      	mov	r0, r5
 8003866:	f7fc fcb3 	bl	80001d0 <memchr>
 800386a:	b140      	cbz	r0, 800387e <_vfiprintf_r+0x176>
 800386c:	2340      	movs	r3, #64	; 0x40
 800386e:	1b40      	subs	r0, r0, r5
 8003870:	fa03 f000 	lsl.w	r0, r3, r0
 8003874:	9b04      	ldr	r3, [sp, #16]
 8003876:	4303      	orrs	r3, r0
 8003878:	9304      	str	r3, [sp, #16]
 800387a:	f108 0801 	add.w	r8, r8, #1
 800387e:	f898 1000 	ldrb.w	r1, [r8]
 8003882:	4829      	ldr	r0, [pc, #164]	; (8003928 <_vfiprintf_r+0x220>)
 8003884:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003888:	2206      	movs	r2, #6
 800388a:	f108 0701 	add.w	r7, r8, #1
 800388e:	f7fc fc9f 	bl	80001d0 <memchr>
 8003892:	2800      	cmp	r0, #0
 8003894:	d034      	beq.n	8003900 <_vfiprintf_r+0x1f8>
 8003896:	4b25      	ldr	r3, [pc, #148]	; (800392c <_vfiprintf_r+0x224>)
 8003898:	bb03      	cbnz	r3, 80038dc <_vfiprintf_r+0x1d4>
 800389a:	9b03      	ldr	r3, [sp, #12]
 800389c:	3307      	adds	r3, #7
 800389e:	f023 0307 	bic.w	r3, r3, #7
 80038a2:	3308      	adds	r3, #8
 80038a4:	9303      	str	r3, [sp, #12]
 80038a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038a8:	444b      	add	r3, r9
 80038aa:	9309      	str	r3, [sp, #36]	; 0x24
 80038ac:	e74c      	b.n	8003748 <_vfiprintf_r+0x40>
 80038ae:	fb00 3202 	mla	r2, r0, r2, r3
 80038b2:	2101      	movs	r1, #1
 80038b4:	e786      	b.n	80037c4 <_vfiprintf_r+0xbc>
 80038b6:	2300      	movs	r3, #0
 80038b8:	9305      	str	r3, [sp, #20]
 80038ba:	4618      	mov	r0, r3
 80038bc:	250a      	movs	r5, #10
 80038be:	4688      	mov	r8, r1
 80038c0:	3101      	adds	r1, #1
 80038c2:	f898 2000 	ldrb.w	r2, [r8]
 80038c6:	3a30      	subs	r2, #48	; 0x30
 80038c8:	2a09      	cmp	r2, #9
 80038ca:	d903      	bls.n	80038d4 <_vfiprintf_r+0x1cc>
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d0c5      	beq.n	800385c <_vfiprintf_r+0x154>
 80038d0:	9005      	str	r0, [sp, #20]
 80038d2:	e7c3      	b.n	800385c <_vfiprintf_r+0x154>
 80038d4:	fb05 2000 	mla	r0, r5, r0, r2
 80038d8:	2301      	movs	r3, #1
 80038da:	e7f0      	b.n	80038be <_vfiprintf_r+0x1b6>
 80038dc:	ab03      	add	r3, sp, #12
 80038de:	9300      	str	r3, [sp, #0]
 80038e0:	4622      	mov	r2, r4
 80038e2:	4b13      	ldr	r3, [pc, #76]	; (8003930 <_vfiprintf_r+0x228>)
 80038e4:	a904      	add	r1, sp, #16
 80038e6:	4630      	mov	r0, r6
 80038e8:	f3af 8000 	nop.w
 80038ec:	f1b0 3fff 	cmp.w	r0, #4294967295
 80038f0:	4681      	mov	r9, r0
 80038f2:	d1d8      	bne.n	80038a6 <_vfiprintf_r+0x19e>
 80038f4:	89a3      	ldrh	r3, [r4, #12]
 80038f6:	065b      	lsls	r3, r3, #25
 80038f8:	f53f af7d 	bmi.w	80037f6 <_vfiprintf_r+0xee>
 80038fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80038fe:	e77c      	b.n	80037fa <_vfiprintf_r+0xf2>
 8003900:	ab03      	add	r3, sp, #12
 8003902:	9300      	str	r3, [sp, #0]
 8003904:	4622      	mov	r2, r4
 8003906:	4b0a      	ldr	r3, [pc, #40]	; (8003930 <_vfiprintf_r+0x228>)
 8003908:	a904      	add	r1, sp, #16
 800390a:	4630      	mov	r0, r6
 800390c:	f000 f888 	bl	8003a20 <_printf_i>
 8003910:	e7ec      	b.n	80038ec <_vfiprintf_r+0x1e4>
 8003912:	bf00      	nop
 8003914:	0800434c 	.word	0x0800434c
 8003918:	08004390 	.word	0x08004390
 800391c:	0800436c 	.word	0x0800436c
 8003920:	0800432c 	.word	0x0800432c
 8003924:	08004396 	.word	0x08004396
 8003928:	0800439a 	.word	0x0800439a
 800392c:	00000000 	.word	0x00000000
 8003930:	080036e5 	.word	0x080036e5

08003934 <_printf_common>:
 8003934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003938:	4691      	mov	r9, r2
 800393a:	461f      	mov	r7, r3
 800393c:	688a      	ldr	r2, [r1, #8]
 800393e:	690b      	ldr	r3, [r1, #16]
 8003940:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003944:	4293      	cmp	r3, r2
 8003946:	bfb8      	it	lt
 8003948:	4613      	movlt	r3, r2
 800394a:	f8c9 3000 	str.w	r3, [r9]
 800394e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003952:	4606      	mov	r6, r0
 8003954:	460c      	mov	r4, r1
 8003956:	b112      	cbz	r2, 800395e <_printf_common+0x2a>
 8003958:	3301      	adds	r3, #1
 800395a:	f8c9 3000 	str.w	r3, [r9]
 800395e:	6823      	ldr	r3, [r4, #0]
 8003960:	0699      	lsls	r1, r3, #26
 8003962:	bf42      	ittt	mi
 8003964:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003968:	3302      	addmi	r3, #2
 800396a:	f8c9 3000 	strmi.w	r3, [r9]
 800396e:	6825      	ldr	r5, [r4, #0]
 8003970:	f015 0506 	ands.w	r5, r5, #6
 8003974:	d107      	bne.n	8003986 <_printf_common+0x52>
 8003976:	f104 0a19 	add.w	sl, r4, #25
 800397a:	68e3      	ldr	r3, [r4, #12]
 800397c:	f8d9 2000 	ldr.w	r2, [r9]
 8003980:	1a9b      	subs	r3, r3, r2
 8003982:	429d      	cmp	r5, r3
 8003984:	db29      	blt.n	80039da <_printf_common+0xa6>
 8003986:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800398a:	6822      	ldr	r2, [r4, #0]
 800398c:	3300      	adds	r3, #0
 800398e:	bf18      	it	ne
 8003990:	2301      	movne	r3, #1
 8003992:	0692      	lsls	r2, r2, #26
 8003994:	d42e      	bmi.n	80039f4 <_printf_common+0xc0>
 8003996:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800399a:	4639      	mov	r1, r7
 800399c:	4630      	mov	r0, r6
 800399e:	47c0      	blx	r8
 80039a0:	3001      	adds	r0, #1
 80039a2:	d021      	beq.n	80039e8 <_printf_common+0xb4>
 80039a4:	6823      	ldr	r3, [r4, #0]
 80039a6:	68e5      	ldr	r5, [r4, #12]
 80039a8:	f8d9 2000 	ldr.w	r2, [r9]
 80039ac:	f003 0306 	and.w	r3, r3, #6
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	bf08      	it	eq
 80039b4:	1aad      	subeq	r5, r5, r2
 80039b6:	68a3      	ldr	r3, [r4, #8]
 80039b8:	6922      	ldr	r2, [r4, #16]
 80039ba:	bf0c      	ite	eq
 80039bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039c0:	2500      	movne	r5, #0
 80039c2:	4293      	cmp	r3, r2
 80039c4:	bfc4      	itt	gt
 80039c6:	1a9b      	subgt	r3, r3, r2
 80039c8:	18ed      	addgt	r5, r5, r3
 80039ca:	f04f 0900 	mov.w	r9, #0
 80039ce:	341a      	adds	r4, #26
 80039d0:	454d      	cmp	r5, r9
 80039d2:	d11b      	bne.n	8003a0c <_printf_common+0xd8>
 80039d4:	2000      	movs	r0, #0
 80039d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039da:	2301      	movs	r3, #1
 80039dc:	4652      	mov	r2, sl
 80039de:	4639      	mov	r1, r7
 80039e0:	4630      	mov	r0, r6
 80039e2:	47c0      	blx	r8
 80039e4:	3001      	adds	r0, #1
 80039e6:	d103      	bne.n	80039f0 <_printf_common+0xbc>
 80039e8:	f04f 30ff 	mov.w	r0, #4294967295
 80039ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039f0:	3501      	adds	r5, #1
 80039f2:	e7c2      	b.n	800397a <_printf_common+0x46>
 80039f4:	18e1      	adds	r1, r4, r3
 80039f6:	1c5a      	adds	r2, r3, #1
 80039f8:	2030      	movs	r0, #48	; 0x30
 80039fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80039fe:	4422      	add	r2, r4
 8003a00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003a08:	3302      	adds	r3, #2
 8003a0a:	e7c4      	b.n	8003996 <_printf_common+0x62>
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	4622      	mov	r2, r4
 8003a10:	4639      	mov	r1, r7
 8003a12:	4630      	mov	r0, r6
 8003a14:	47c0      	blx	r8
 8003a16:	3001      	adds	r0, #1
 8003a18:	d0e6      	beq.n	80039e8 <_printf_common+0xb4>
 8003a1a:	f109 0901 	add.w	r9, r9, #1
 8003a1e:	e7d7      	b.n	80039d0 <_printf_common+0x9c>

08003a20 <_printf_i>:
 8003a20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003a24:	4617      	mov	r7, r2
 8003a26:	7e0a      	ldrb	r2, [r1, #24]
 8003a28:	b085      	sub	sp, #20
 8003a2a:	2a6e      	cmp	r2, #110	; 0x6e
 8003a2c:	4698      	mov	r8, r3
 8003a2e:	4606      	mov	r6, r0
 8003a30:	460c      	mov	r4, r1
 8003a32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003a34:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003a38:	f000 80bc 	beq.w	8003bb4 <_printf_i+0x194>
 8003a3c:	d81a      	bhi.n	8003a74 <_printf_i+0x54>
 8003a3e:	2a63      	cmp	r2, #99	; 0x63
 8003a40:	d02e      	beq.n	8003aa0 <_printf_i+0x80>
 8003a42:	d80a      	bhi.n	8003a5a <_printf_i+0x3a>
 8003a44:	2a00      	cmp	r2, #0
 8003a46:	f000 80c8 	beq.w	8003bda <_printf_i+0x1ba>
 8003a4a:	2a58      	cmp	r2, #88	; 0x58
 8003a4c:	f000 808a 	beq.w	8003b64 <_printf_i+0x144>
 8003a50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a54:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8003a58:	e02a      	b.n	8003ab0 <_printf_i+0x90>
 8003a5a:	2a64      	cmp	r2, #100	; 0x64
 8003a5c:	d001      	beq.n	8003a62 <_printf_i+0x42>
 8003a5e:	2a69      	cmp	r2, #105	; 0x69
 8003a60:	d1f6      	bne.n	8003a50 <_printf_i+0x30>
 8003a62:	6821      	ldr	r1, [r4, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003a6a:	d023      	beq.n	8003ab4 <_printf_i+0x94>
 8003a6c:	1d11      	adds	r1, r2, #4
 8003a6e:	6019      	str	r1, [r3, #0]
 8003a70:	6813      	ldr	r3, [r2, #0]
 8003a72:	e027      	b.n	8003ac4 <_printf_i+0xa4>
 8003a74:	2a73      	cmp	r2, #115	; 0x73
 8003a76:	f000 80b4 	beq.w	8003be2 <_printf_i+0x1c2>
 8003a7a:	d808      	bhi.n	8003a8e <_printf_i+0x6e>
 8003a7c:	2a6f      	cmp	r2, #111	; 0x6f
 8003a7e:	d02a      	beq.n	8003ad6 <_printf_i+0xb6>
 8003a80:	2a70      	cmp	r2, #112	; 0x70
 8003a82:	d1e5      	bne.n	8003a50 <_printf_i+0x30>
 8003a84:	680a      	ldr	r2, [r1, #0]
 8003a86:	f042 0220 	orr.w	r2, r2, #32
 8003a8a:	600a      	str	r2, [r1, #0]
 8003a8c:	e003      	b.n	8003a96 <_printf_i+0x76>
 8003a8e:	2a75      	cmp	r2, #117	; 0x75
 8003a90:	d021      	beq.n	8003ad6 <_printf_i+0xb6>
 8003a92:	2a78      	cmp	r2, #120	; 0x78
 8003a94:	d1dc      	bne.n	8003a50 <_printf_i+0x30>
 8003a96:	2278      	movs	r2, #120	; 0x78
 8003a98:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003a9c:	496e      	ldr	r1, [pc, #440]	; (8003c58 <_printf_i+0x238>)
 8003a9e:	e064      	b.n	8003b6a <_printf_i+0x14a>
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8003aa6:	1d11      	adds	r1, r2, #4
 8003aa8:	6019      	str	r1, [r3, #0]
 8003aaa:	6813      	ldr	r3, [r2, #0]
 8003aac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e0a3      	b.n	8003bfc <_printf_i+0x1dc>
 8003ab4:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003ab8:	f102 0104 	add.w	r1, r2, #4
 8003abc:	6019      	str	r1, [r3, #0]
 8003abe:	d0d7      	beq.n	8003a70 <_printf_i+0x50>
 8003ac0:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	da03      	bge.n	8003ad0 <_printf_i+0xb0>
 8003ac8:	222d      	movs	r2, #45	; 0x2d
 8003aca:	425b      	negs	r3, r3
 8003acc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003ad0:	4962      	ldr	r1, [pc, #392]	; (8003c5c <_printf_i+0x23c>)
 8003ad2:	220a      	movs	r2, #10
 8003ad4:	e017      	b.n	8003b06 <_printf_i+0xe6>
 8003ad6:	6820      	ldr	r0, [r4, #0]
 8003ad8:	6819      	ldr	r1, [r3, #0]
 8003ada:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003ade:	d003      	beq.n	8003ae8 <_printf_i+0xc8>
 8003ae0:	1d08      	adds	r0, r1, #4
 8003ae2:	6018      	str	r0, [r3, #0]
 8003ae4:	680b      	ldr	r3, [r1, #0]
 8003ae6:	e006      	b.n	8003af6 <_printf_i+0xd6>
 8003ae8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003aec:	f101 0004 	add.w	r0, r1, #4
 8003af0:	6018      	str	r0, [r3, #0]
 8003af2:	d0f7      	beq.n	8003ae4 <_printf_i+0xc4>
 8003af4:	880b      	ldrh	r3, [r1, #0]
 8003af6:	4959      	ldr	r1, [pc, #356]	; (8003c5c <_printf_i+0x23c>)
 8003af8:	2a6f      	cmp	r2, #111	; 0x6f
 8003afa:	bf14      	ite	ne
 8003afc:	220a      	movne	r2, #10
 8003afe:	2208      	moveq	r2, #8
 8003b00:	2000      	movs	r0, #0
 8003b02:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8003b06:	6865      	ldr	r5, [r4, #4]
 8003b08:	60a5      	str	r5, [r4, #8]
 8003b0a:	2d00      	cmp	r5, #0
 8003b0c:	f2c0 809c 	blt.w	8003c48 <_printf_i+0x228>
 8003b10:	6820      	ldr	r0, [r4, #0]
 8003b12:	f020 0004 	bic.w	r0, r0, #4
 8003b16:	6020      	str	r0, [r4, #0]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d13f      	bne.n	8003b9c <_printf_i+0x17c>
 8003b1c:	2d00      	cmp	r5, #0
 8003b1e:	f040 8095 	bne.w	8003c4c <_printf_i+0x22c>
 8003b22:	4675      	mov	r5, lr
 8003b24:	2a08      	cmp	r2, #8
 8003b26:	d10b      	bne.n	8003b40 <_printf_i+0x120>
 8003b28:	6823      	ldr	r3, [r4, #0]
 8003b2a:	07da      	lsls	r2, r3, #31
 8003b2c:	d508      	bpl.n	8003b40 <_printf_i+0x120>
 8003b2e:	6923      	ldr	r3, [r4, #16]
 8003b30:	6862      	ldr	r2, [r4, #4]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	bfde      	ittt	le
 8003b36:	2330      	movle	r3, #48	; 0x30
 8003b38:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003b3c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003b40:	ebae 0305 	sub.w	r3, lr, r5
 8003b44:	6123      	str	r3, [r4, #16]
 8003b46:	f8cd 8000 	str.w	r8, [sp]
 8003b4a:	463b      	mov	r3, r7
 8003b4c:	aa03      	add	r2, sp, #12
 8003b4e:	4621      	mov	r1, r4
 8003b50:	4630      	mov	r0, r6
 8003b52:	f7ff feef 	bl	8003934 <_printf_common>
 8003b56:	3001      	adds	r0, #1
 8003b58:	d155      	bne.n	8003c06 <_printf_i+0x1e6>
 8003b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b5e:	b005      	add	sp, #20
 8003b60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b64:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003b68:	493c      	ldr	r1, [pc, #240]	; (8003c5c <_printf_i+0x23c>)
 8003b6a:	6822      	ldr	r2, [r4, #0]
 8003b6c:	6818      	ldr	r0, [r3, #0]
 8003b6e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003b72:	f100 0504 	add.w	r5, r0, #4
 8003b76:	601d      	str	r5, [r3, #0]
 8003b78:	d001      	beq.n	8003b7e <_printf_i+0x15e>
 8003b7a:	6803      	ldr	r3, [r0, #0]
 8003b7c:	e002      	b.n	8003b84 <_printf_i+0x164>
 8003b7e:	0655      	lsls	r5, r2, #25
 8003b80:	d5fb      	bpl.n	8003b7a <_printf_i+0x15a>
 8003b82:	8803      	ldrh	r3, [r0, #0]
 8003b84:	07d0      	lsls	r0, r2, #31
 8003b86:	bf44      	itt	mi
 8003b88:	f042 0220 	orrmi.w	r2, r2, #32
 8003b8c:	6022      	strmi	r2, [r4, #0]
 8003b8e:	b91b      	cbnz	r3, 8003b98 <_printf_i+0x178>
 8003b90:	6822      	ldr	r2, [r4, #0]
 8003b92:	f022 0220 	bic.w	r2, r2, #32
 8003b96:	6022      	str	r2, [r4, #0]
 8003b98:	2210      	movs	r2, #16
 8003b9a:	e7b1      	b.n	8003b00 <_printf_i+0xe0>
 8003b9c:	4675      	mov	r5, lr
 8003b9e:	fbb3 f0f2 	udiv	r0, r3, r2
 8003ba2:	fb02 3310 	mls	r3, r2, r0, r3
 8003ba6:	5ccb      	ldrb	r3, [r1, r3]
 8003ba8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003bac:	4603      	mov	r3, r0
 8003bae:	2800      	cmp	r0, #0
 8003bb0:	d1f5      	bne.n	8003b9e <_printf_i+0x17e>
 8003bb2:	e7b7      	b.n	8003b24 <_printf_i+0x104>
 8003bb4:	6808      	ldr	r0, [r1, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	6949      	ldr	r1, [r1, #20]
 8003bba:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003bbe:	d004      	beq.n	8003bca <_printf_i+0x1aa>
 8003bc0:	1d10      	adds	r0, r2, #4
 8003bc2:	6018      	str	r0, [r3, #0]
 8003bc4:	6813      	ldr	r3, [r2, #0]
 8003bc6:	6019      	str	r1, [r3, #0]
 8003bc8:	e007      	b.n	8003bda <_printf_i+0x1ba>
 8003bca:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003bce:	f102 0004 	add.w	r0, r2, #4
 8003bd2:	6018      	str	r0, [r3, #0]
 8003bd4:	6813      	ldr	r3, [r2, #0]
 8003bd6:	d0f6      	beq.n	8003bc6 <_printf_i+0x1a6>
 8003bd8:	8019      	strh	r1, [r3, #0]
 8003bda:	2300      	movs	r3, #0
 8003bdc:	6123      	str	r3, [r4, #16]
 8003bde:	4675      	mov	r5, lr
 8003be0:	e7b1      	b.n	8003b46 <_printf_i+0x126>
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	1d11      	adds	r1, r2, #4
 8003be6:	6019      	str	r1, [r3, #0]
 8003be8:	6815      	ldr	r5, [r2, #0]
 8003bea:	6862      	ldr	r2, [r4, #4]
 8003bec:	2100      	movs	r1, #0
 8003bee:	4628      	mov	r0, r5
 8003bf0:	f7fc faee 	bl	80001d0 <memchr>
 8003bf4:	b108      	cbz	r0, 8003bfa <_printf_i+0x1da>
 8003bf6:	1b40      	subs	r0, r0, r5
 8003bf8:	6060      	str	r0, [r4, #4]
 8003bfa:	6863      	ldr	r3, [r4, #4]
 8003bfc:	6123      	str	r3, [r4, #16]
 8003bfe:	2300      	movs	r3, #0
 8003c00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c04:	e79f      	b.n	8003b46 <_printf_i+0x126>
 8003c06:	6923      	ldr	r3, [r4, #16]
 8003c08:	462a      	mov	r2, r5
 8003c0a:	4639      	mov	r1, r7
 8003c0c:	4630      	mov	r0, r6
 8003c0e:	47c0      	blx	r8
 8003c10:	3001      	adds	r0, #1
 8003c12:	d0a2      	beq.n	8003b5a <_printf_i+0x13a>
 8003c14:	6823      	ldr	r3, [r4, #0]
 8003c16:	079b      	lsls	r3, r3, #30
 8003c18:	d507      	bpl.n	8003c2a <_printf_i+0x20a>
 8003c1a:	2500      	movs	r5, #0
 8003c1c:	f104 0919 	add.w	r9, r4, #25
 8003c20:	68e3      	ldr	r3, [r4, #12]
 8003c22:	9a03      	ldr	r2, [sp, #12]
 8003c24:	1a9b      	subs	r3, r3, r2
 8003c26:	429d      	cmp	r5, r3
 8003c28:	db05      	blt.n	8003c36 <_printf_i+0x216>
 8003c2a:	68e0      	ldr	r0, [r4, #12]
 8003c2c:	9b03      	ldr	r3, [sp, #12]
 8003c2e:	4298      	cmp	r0, r3
 8003c30:	bfb8      	it	lt
 8003c32:	4618      	movlt	r0, r3
 8003c34:	e793      	b.n	8003b5e <_printf_i+0x13e>
 8003c36:	2301      	movs	r3, #1
 8003c38:	464a      	mov	r2, r9
 8003c3a:	4639      	mov	r1, r7
 8003c3c:	4630      	mov	r0, r6
 8003c3e:	47c0      	blx	r8
 8003c40:	3001      	adds	r0, #1
 8003c42:	d08a      	beq.n	8003b5a <_printf_i+0x13a>
 8003c44:	3501      	adds	r5, #1
 8003c46:	e7eb      	b.n	8003c20 <_printf_i+0x200>
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d1a7      	bne.n	8003b9c <_printf_i+0x17c>
 8003c4c:	780b      	ldrb	r3, [r1, #0]
 8003c4e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c52:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c56:	e765      	b.n	8003b24 <_printf_i+0x104>
 8003c58:	080043b2 	.word	0x080043b2
 8003c5c:	080043a1 	.word	0x080043a1

08003c60 <_putc_r>:
 8003c60:	b570      	push	{r4, r5, r6, lr}
 8003c62:	460d      	mov	r5, r1
 8003c64:	4614      	mov	r4, r2
 8003c66:	4606      	mov	r6, r0
 8003c68:	b118      	cbz	r0, 8003c72 <_putc_r+0x12>
 8003c6a:	6983      	ldr	r3, [r0, #24]
 8003c6c:	b90b      	cbnz	r3, 8003c72 <_putc_r+0x12>
 8003c6e:	f7ff fc8d 	bl	800358c <__sinit>
 8003c72:	4b13      	ldr	r3, [pc, #76]	; (8003cc0 <_putc_r+0x60>)
 8003c74:	429c      	cmp	r4, r3
 8003c76:	d112      	bne.n	8003c9e <_putc_r+0x3e>
 8003c78:	6874      	ldr	r4, [r6, #4]
 8003c7a:	68a3      	ldr	r3, [r4, #8]
 8003c7c:	3b01      	subs	r3, #1
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	60a3      	str	r3, [r4, #8]
 8003c82:	da16      	bge.n	8003cb2 <_putc_r+0x52>
 8003c84:	69a2      	ldr	r2, [r4, #24]
 8003c86:	4293      	cmp	r3, r2
 8003c88:	db02      	blt.n	8003c90 <_putc_r+0x30>
 8003c8a:	b2eb      	uxtb	r3, r5
 8003c8c:	2b0a      	cmp	r3, #10
 8003c8e:	d110      	bne.n	8003cb2 <_putc_r+0x52>
 8003c90:	4622      	mov	r2, r4
 8003c92:	4629      	mov	r1, r5
 8003c94:	4630      	mov	r0, r6
 8003c96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003c9a:	f000 b85b 	b.w	8003d54 <__swbuf_r>
 8003c9e:	4b09      	ldr	r3, [pc, #36]	; (8003cc4 <_putc_r+0x64>)
 8003ca0:	429c      	cmp	r4, r3
 8003ca2:	d101      	bne.n	8003ca8 <_putc_r+0x48>
 8003ca4:	68b4      	ldr	r4, [r6, #8]
 8003ca6:	e7e8      	b.n	8003c7a <_putc_r+0x1a>
 8003ca8:	4b07      	ldr	r3, [pc, #28]	; (8003cc8 <_putc_r+0x68>)
 8003caa:	429c      	cmp	r4, r3
 8003cac:	bf08      	it	eq
 8003cae:	68f4      	ldreq	r4, [r6, #12]
 8003cb0:	e7e3      	b.n	8003c7a <_putc_r+0x1a>
 8003cb2:	6823      	ldr	r3, [r4, #0]
 8003cb4:	1c5a      	adds	r2, r3, #1
 8003cb6:	6022      	str	r2, [r4, #0]
 8003cb8:	701d      	strb	r5, [r3, #0]
 8003cba:	b2e8      	uxtb	r0, r5
 8003cbc:	bd70      	pop	{r4, r5, r6, pc}
 8003cbe:	bf00      	nop
 8003cc0:	0800434c 	.word	0x0800434c
 8003cc4:	0800436c 	.word	0x0800436c
 8003cc8:	0800432c 	.word	0x0800432c

08003ccc <__sread>:
 8003ccc:	b510      	push	{r4, lr}
 8003cce:	460c      	mov	r4, r1
 8003cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cd4:	f000 fa48 	bl	8004168 <_read_r>
 8003cd8:	2800      	cmp	r0, #0
 8003cda:	bfab      	itete	ge
 8003cdc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003cde:	89a3      	ldrhlt	r3, [r4, #12]
 8003ce0:	181b      	addge	r3, r3, r0
 8003ce2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003ce6:	bfac      	ite	ge
 8003ce8:	6563      	strge	r3, [r4, #84]	; 0x54
 8003cea:	81a3      	strhlt	r3, [r4, #12]
 8003cec:	bd10      	pop	{r4, pc}

08003cee <__swrite>:
 8003cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cf2:	461f      	mov	r7, r3
 8003cf4:	898b      	ldrh	r3, [r1, #12]
 8003cf6:	05db      	lsls	r3, r3, #23
 8003cf8:	4605      	mov	r5, r0
 8003cfa:	460c      	mov	r4, r1
 8003cfc:	4616      	mov	r6, r2
 8003cfe:	d505      	bpl.n	8003d0c <__swrite+0x1e>
 8003d00:	2302      	movs	r3, #2
 8003d02:	2200      	movs	r2, #0
 8003d04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d08:	f000 f9b8 	bl	800407c <_lseek_r>
 8003d0c:	89a3      	ldrh	r3, [r4, #12]
 8003d0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d16:	81a3      	strh	r3, [r4, #12]
 8003d18:	4632      	mov	r2, r6
 8003d1a:	463b      	mov	r3, r7
 8003d1c:	4628      	mov	r0, r5
 8003d1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d22:	f000 b869 	b.w	8003df8 <_write_r>

08003d26 <__sseek>:
 8003d26:	b510      	push	{r4, lr}
 8003d28:	460c      	mov	r4, r1
 8003d2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d2e:	f000 f9a5 	bl	800407c <_lseek_r>
 8003d32:	1c43      	adds	r3, r0, #1
 8003d34:	89a3      	ldrh	r3, [r4, #12]
 8003d36:	bf15      	itete	ne
 8003d38:	6560      	strne	r0, [r4, #84]	; 0x54
 8003d3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003d3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003d42:	81a3      	strheq	r3, [r4, #12]
 8003d44:	bf18      	it	ne
 8003d46:	81a3      	strhne	r3, [r4, #12]
 8003d48:	bd10      	pop	{r4, pc}

08003d4a <__sclose>:
 8003d4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d4e:	f000 b8d3 	b.w	8003ef8 <_close_r>
	...

08003d54 <__swbuf_r>:
 8003d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d56:	460e      	mov	r6, r1
 8003d58:	4614      	mov	r4, r2
 8003d5a:	4605      	mov	r5, r0
 8003d5c:	b118      	cbz	r0, 8003d66 <__swbuf_r+0x12>
 8003d5e:	6983      	ldr	r3, [r0, #24]
 8003d60:	b90b      	cbnz	r3, 8003d66 <__swbuf_r+0x12>
 8003d62:	f7ff fc13 	bl	800358c <__sinit>
 8003d66:	4b21      	ldr	r3, [pc, #132]	; (8003dec <__swbuf_r+0x98>)
 8003d68:	429c      	cmp	r4, r3
 8003d6a:	d12a      	bne.n	8003dc2 <__swbuf_r+0x6e>
 8003d6c:	686c      	ldr	r4, [r5, #4]
 8003d6e:	69a3      	ldr	r3, [r4, #24]
 8003d70:	60a3      	str	r3, [r4, #8]
 8003d72:	89a3      	ldrh	r3, [r4, #12]
 8003d74:	071a      	lsls	r2, r3, #28
 8003d76:	d52e      	bpl.n	8003dd6 <__swbuf_r+0x82>
 8003d78:	6923      	ldr	r3, [r4, #16]
 8003d7a:	b363      	cbz	r3, 8003dd6 <__swbuf_r+0x82>
 8003d7c:	6923      	ldr	r3, [r4, #16]
 8003d7e:	6820      	ldr	r0, [r4, #0]
 8003d80:	1ac0      	subs	r0, r0, r3
 8003d82:	6963      	ldr	r3, [r4, #20]
 8003d84:	b2f6      	uxtb	r6, r6
 8003d86:	4298      	cmp	r0, r3
 8003d88:	4637      	mov	r7, r6
 8003d8a:	db04      	blt.n	8003d96 <__swbuf_r+0x42>
 8003d8c:	4621      	mov	r1, r4
 8003d8e:	4628      	mov	r0, r5
 8003d90:	f000 f94a 	bl	8004028 <_fflush_r>
 8003d94:	bb28      	cbnz	r0, 8003de2 <__swbuf_r+0x8e>
 8003d96:	68a3      	ldr	r3, [r4, #8]
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	60a3      	str	r3, [r4, #8]
 8003d9c:	6823      	ldr	r3, [r4, #0]
 8003d9e:	1c5a      	adds	r2, r3, #1
 8003da0:	6022      	str	r2, [r4, #0]
 8003da2:	701e      	strb	r6, [r3, #0]
 8003da4:	6963      	ldr	r3, [r4, #20]
 8003da6:	3001      	adds	r0, #1
 8003da8:	4298      	cmp	r0, r3
 8003daa:	d004      	beq.n	8003db6 <__swbuf_r+0x62>
 8003dac:	89a3      	ldrh	r3, [r4, #12]
 8003dae:	07db      	lsls	r3, r3, #31
 8003db0:	d519      	bpl.n	8003de6 <__swbuf_r+0x92>
 8003db2:	2e0a      	cmp	r6, #10
 8003db4:	d117      	bne.n	8003de6 <__swbuf_r+0x92>
 8003db6:	4621      	mov	r1, r4
 8003db8:	4628      	mov	r0, r5
 8003dba:	f000 f935 	bl	8004028 <_fflush_r>
 8003dbe:	b190      	cbz	r0, 8003de6 <__swbuf_r+0x92>
 8003dc0:	e00f      	b.n	8003de2 <__swbuf_r+0x8e>
 8003dc2:	4b0b      	ldr	r3, [pc, #44]	; (8003df0 <__swbuf_r+0x9c>)
 8003dc4:	429c      	cmp	r4, r3
 8003dc6:	d101      	bne.n	8003dcc <__swbuf_r+0x78>
 8003dc8:	68ac      	ldr	r4, [r5, #8]
 8003dca:	e7d0      	b.n	8003d6e <__swbuf_r+0x1a>
 8003dcc:	4b09      	ldr	r3, [pc, #36]	; (8003df4 <__swbuf_r+0xa0>)
 8003dce:	429c      	cmp	r4, r3
 8003dd0:	bf08      	it	eq
 8003dd2:	68ec      	ldreq	r4, [r5, #12]
 8003dd4:	e7cb      	b.n	8003d6e <__swbuf_r+0x1a>
 8003dd6:	4621      	mov	r1, r4
 8003dd8:	4628      	mov	r0, r5
 8003dda:	f000 f81f 	bl	8003e1c <__swsetup_r>
 8003dde:	2800      	cmp	r0, #0
 8003de0:	d0cc      	beq.n	8003d7c <__swbuf_r+0x28>
 8003de2:	f04f 37ff 	mov.w	r7, #4294967295
 8003de6:	4638      	mov	r0, r7
 8003de8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dea:	bf00      	nop
 8003dec:	0800434c 	.word	0x0800434c
 8003df0:	0800436c 	.word	0x0800436c
 8003df4:	0800432c 	.word	0x0800432c

08003df8 <_write_r>:
 8003df8:	b538      	push	{r3, r4, r5, lr}
 8003dfa:	4c07      	ldr	r4, [pc, #28]	; (8003e18 <_write_r+0x20>)
 8003dfc:	4605      	mov	r5, r0
 8003dfe:	4608      	mov	r0, r1
 8003e00:	4611      	mov	r1, r2
 8003e02:	2200      	movs	r2, #0
 8003e04:	6022      	str	r2, [r4, #0]
 8003e06:	461a      	mov	r2, r3
 8003e08:	f000 fa18 	bl	800423c <_write>
 8003e0c:	1c43      	adds	r3, r0, #1
 8003e0e:	d102      	bne.n	8003e16 <_write_r+0x1e>
 8003e10:	6823      	ldr	r3, [r4, #0]
 8003e12:	b103      	cbz	r3, 8003e16 <_write_r+0x1e>
 8003e14:	602b      	str	r3, [r5, #0]
 8003e16:	bd38      	pop	{r3, r4, r5, pc}
 8003e18:	20000a3c 	.word	0x20000a3c

08003e1c <__swsetup_r>:
 8003e1c:	4b32      	ldr	r3, [pc, #200]	; (8003ee8 <__swsetup_r+0xcc>)
 8003e1e:	b570      	push	{r4, r5, r6, lr}
 8003e20:	681d      	ldr	r5, [r3, #0]
 8003e22:	4606      	mov	r6, r0
 8003e24:	460c      	mov	r4, r1
 8003e26:	b125      	cbz	r5, 8003e32 <__swsetup_r+0x16>
 8003e28:	69ab      	ldr	r3, [r5, #24]
 8003e2a:	b913      	cbnz	r3, 8003e32 <__swsetup_r+0x16>
 8003e2c:	4628      	mov	r0, r5
 8003e2e:	f7ff fbad 	bl	800358c <__sinit>
 8003e32:	4b2e      	ldr	r3, [pc, #184]	; (8003eec <__swsetup_r+0xd0>)
 8003e34:	429c      	cmp	r4, r3
 8003e36:	d10f      	bne.n	8003e58 <__swsetup_r+0x3c>
 8003e38:	686c      	ldr	r4, [r5, #4]
 8003e3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	0715      	lsls	r5, r2, #28
 8003e42:	d42c      	bmi.n	8003e9e <__swsetup_r+0x82>
 8003e44:	06d0      	lsls	r0, r2, #27
 8003e46:	d411      	bmi.n	8003e6c <__swsetup_r+0x50>
 8003e48:	2209      	movs	r2, #9
 8003e4a:	6032      	str	r2, [r6, #0]
 8003e4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e50:	81a3      	strh	r3, [r4, #12]
 8003e52:	f04f 30ff 	mov.w	r0, #4294967295
 8003e56:	bd70      	pop	{r4, r5, r6, pc}
 8003e58:	4b25      	ldr	r3, [pc, #148]	; (8003ef0 <__swsetup_r+0xd4>)
 8003e5a:	429c      	cmp	r4, r3
 8003e5c:	d101      	bne.n	8003e62 <__swsetup_r+0x46>
 8003e5e:	68ac      	ldr	r4, [r5, #8]
 8003e60:	e7eb      	b.n	8003e3a <__swsetup_r+0x1e>
 8003e62:	4b24      	ldr	r3, [pc, #144]	; (8003ef4 <__swsetup_r+0xd8>)
 8003e64:	429c      	cmp	r4, r3
 8003e66:	bf08      	it	eq
 8003e68:	68ec      	ldreq	r4, [r5, #12]
 8003e6a:	e7e6      	b.n	8003e3a <__swsetup_r+0x1e>
 8003e6c:	0751      	lsls	r1, r2, #29
 8003e6e:	d512      	bpl.n	8003e96 <__swsetup_r+0x7a>
 8003e70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e72:	b141      	cbz	r1, 8003e86 <__swsetup_r+0x6a>
 8003e74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e78:	4299      	cmp	r1, r3
 8003e7a:	d002      	beq.n	8003e82 <__swsetup_r+0x66>
 8003e7c:	4630      	mov	r0, r6
 8003e7e:	f7ff fa5d 	bl	800333c <_free_r>
 8003e82:	2300      	movs	r3, #0
 8003e84:	6363      	str	r3, [r4, #52]	; 0x34
 8003e86:	89a3      	ldrh	r3, [r4, #12]
 8003e88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003e8c:	81a3      	strh	r3, [r4, #12]
 8003e8e:	2300      	movs	r3, #0
 8003e90:	6063      	str	r3, [r4, #4]
 8003e92:	6923      	ldr	r3, [r4, #16]
 8003e94:	6023      	str	r3, [r4, #0]
 8003e96:	89a3      	ldrh	r3, [r4, #12]
 8003e98:	f043 0308 	orr.w	r3, r3, #8
 8003e9c:	81a3      	strh	r3, [r4, #12]
 8003e9e:	6923      	ldr	r3, [r4, #16]
 8003ea0:	b94b      	cbnz	r3, 8003eb6 <__swsetup_r+0x9a>
 8003ea2:	89a3      	ldrh	r3, [r4, #12]
 8003ea4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003ea8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003eac:	d003      	beq.n	8003eb6 <__swsetup_r+0x9a>
 8003eae:	4621      	mov	r1, r4
 8003eb0:	4630      	mov	r0, r6
 8003eb2:	f000 f919 	bl	80040e8 <__smakebuf_r>
 8003eb6:	89a2      	ldrh	r2, [r4, #12]
 8003eb8:	f012 0301 	ands.w	r3, r2, #1
 8003ebc:	d00c      	beq.n	8003ed8 <__swsetup_r+0xbc>
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	60a3      	str	r3, [r4, #8]
 8003ec2:	6963      	ldr	r3, [r4, #20]
 8003ec4:	425b      	negs	r3, r3
 8003ec6:	61a3      	str	r3, [r4, #24]
 8003ec8:	6923      	ldr	r3, [r4, #16]
 8003eca:	b953      	cbnz	r3, 8003ee2 <__swsetup_r+0xc6>
 8003ecc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ed0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003ed4:	d1ba      	bne.n	8003e4c <__swsetup_r+0x30>
 8003ed6:	bd70      	pop	{r4, r5, r6, pc}
 8003ed8:	0792      	lsls	r2, r2, #30
 8003eda:	bf58      	it	pl
 8003edc:	6963      	ldrpl	r3, [r4, #20]
 8003ede:	60a3      	str	r3, [r4, #8]
 8003ee0:	e7f2      	b.n	8003ec8 <__swsetup_r+0xac>
 8003ee2:	2000      	movs	r0, #0
 8003ee4:	e7f7      	b.n	8003ed6 <__swsetup_r+0xba>
 8003ee6:	bf00      	nop
 8003ee8:	20000118 	.word	0x20000118
 8003eec:	0800434c 	.word	0x0800434c
 8003ef0:	0800436c 	.word	0x0800436c
 8003ef4:	0800432c 	.word	0x0800432c

08003ef8 <_close_r>:
 8003ef8:	b538      	push	{r3, r4, r5, lr}
 8003efa:	4c06      	ldr	r4, [pc, #24]	; (8003f14 <_close_r+0x1c>)
 8003efc:	2300      	movs	r3, #0
 8003efe:	4605      	mov	r5, r0
 8003f00:	4608      	mov	r0, r1
 8003f02:	6023      	str	r3, [r4, #0]
 8003f04:	f000 f964 	bl	80041d0 <_close>
 8003f08:	1c43      	adds	r3, r0, #1
 8003f0a:	d102      	bne.n	8003f12 <_close_r+0x1a>
 8003f0c:	6823      	ldr	r3, [r4, #0]
 8003f0e:	b103      	cbz	r3, 8003f12 <_close_r+0x1a>
 8003f10:	602b      	str	r3, [r5, #0]
 8003f12:	bd38      	pop	{r3, r4, r5, pc}
 8003f14:	20000a3c 	.word	0x20000a3c

08003f18 <__sflush_r>:
 8003f18:	898a      	ldrh	r2, [r1, #12]
 8003f1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f1e:	4605      	mov	r5, r0
 8003f20:	0710      	lsls	r0, r2, #28
 8003f22:	460c      	mov	r4, r1
 8003f24:	d45a      	bmi.n	8003fdc <__sflush_r+0xc4>
 8003f26:	684b      	ldr	r3, [r1, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	dc05      	bgt.n	8003f38 <__sflush_r+0x20>
 8003f2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	dc02      	bgt.n	8003f38 <__sflush_r+0x20>
 8003f32:	2000      	movs	r0, #0
 8003f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f3a:	2e00      	cmp	r6, #0
 8003f3c:	d0f9      	beq.n	8003f32 <__sflush_r+0x1a>
 8003f3e:	2300      	movs	r3, #0
 8003f40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003f44:	682f      	ldr	r7, [r5, #0]
 8003f46:	602b      	str	r3, [r5, #0]
 8003f48:	d033      	beq.n	8003fb2 <__sflush_r+0x9a>
 8003f4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003f4c:	89a3      	ldrh	r3, [r4, #12]
 8003f4e:	075a      	lsls	r2, r3, #29
 8003f50:	d505      	bpl.n	8003f5e <__sflush_r+0x46>
 8003f52:	6863      	ldr	r3, [r4, #4]
 8003f54:	1ac0      	subs	r0, r0, r3
 8003f56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003f58:	b10b      	cbz	r3, 8003f5e <__sflush_r+0x46>
 8003f5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003f5c:	1ac0      	subs	r0, r0, r3
 8003f5e:	2300      	movs	r3, #0
 8003f60:	4602      	mov	r2, r0
 8003f62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f64:	6a21      	ldr	r1, [r4, #32]
 8003f66:	4628      	mov	r0, r5
 8003f68:	47b0      	blx	r6
 8003f6a:	1c43      	adds	r3, r0, #1
 8003f6c:	89a3      	ldrh	r3, [r4, #12]
 8003f6e:	d106      	bne.n	8003f7e <__sflush_r+0x66>
 8003f70:	6829      	ldr	r1, [r5, #0]
 8003f72:	291d      	cmp	r1, #29
 8003f74:	d84b      	bhi.n	800400e <__sflush_r+0xf6>
 8003f76:	4a2b      	ldr	r2, [pc, #172]	; (8004024 <__sflush_r+0x10c>)
 8003f78:	40ca      	lsrs	r2, r1
 8003f7a:	07d6      	lsls	r6, r2, #31
 8003f7c:	d547      	bpl.n	800400e <__sflush_r+0xf6>
 8003f7e:	2200      	movs	r2, #0
 8003f80:	6062      	str	r2, [r4, #4]
 8003f82:	04d9      	lsls	r1, r3, #19
 8003f84:	6922      	ldr	r2, [r4, #16]
 8003f86:	6022      	str	r2, [r4, #0]
 8003f88:	d504      	bpl.n	8003f94 <__sflush_r+0x7c>
 8003f8a:	1c42      	adds	r2, r0, #1
 8003f8c:	d101      	bne.n	8003f92 <__sflush_r+0x7a>
 8003f8e:	682b      	ldr	r3, [r5, #0]
 8003f90:	b903      	cbnz	r3, 8003f94 <__sflush_r+0x7c>
 8003f92:	6560      	str	r0, [r4, #84]	; 0x54
 8003f94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f96:	602f      	str	r7, [r5, #0]
 8003f98:	2900      	cmp	r1, #0
 8003f9a:	d0ca      	beq.n	8003f32 <__sflush_r+0x1a>
 8003f9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003fa0:	4299      	cmp	r1, r3
 8003fa2:	d002      	beq.n	8003faa <__sflush_r+0x92>
 8003fa4:	4628      	mov	r0, r5
 8003fa6:	f7ff f9c9 	bl	800333c <_free_r>
 8003faa:	2000      	movs	r0, #0
 8003fac:	6360      	str	r0, [r4, #52]	; 0x34
 8003fae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fb2:	6a21      	ldr	r1, [r4, #32]
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	4628      	mov	r0, r5
 8003fb8:	47b0      	blx	r6
 8003fba:	1c41      	adds	r1, r0, #1
 8003fbc:	d1c6      	bne.n	8003f4c <__sflush_r+0x34>
 8003fbe:	682b      	ldr	r3, [r5, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d0c3      	beq.n	8003f4c <__sflush_r+0x34>
 8003fc4:	2b1d      	cmp	r3, #29
 8003fc6:	d001      	beq.n	8003fcc <__sflush_r+0xb4>
 8003fc8:	2b16      	cmp	r3, #22
 8003fca:	d101      	bne.n	8003fd0 <__sflush_r+0xb8>
 8003fcc:	602f      	str	r7, [r5, #0]
 8003fce:	e7b0      	b.n	8003f32 <__sflush_r+0x1a>
 8003fd0:	89a3      	ldrh	r3, [r4, #12]
 8003fd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fd6:	81a3      	strh	r3, [r4, #12]
 8003fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fdc:	690f      	ldr	r7, [r1, #16]
 8003fde:	2f00      	cmp	r7, #0
 8003fe0:	d0a7      	beq.n	8003f32 <__sflush_r+0x1a>
 8003fe2:	0793      	lsls	r3, r2, #30
 8003fe4:	680e      	ldr	r6, [r1, #0]
 8003fe6:	bf08      	it	eq
 8003fe8:	694b      	ldreq	r3, [r1, #20]
 8003fea:	600f      	str	r7, [r1, #0]
 8003fec:	bf18      	it	ne
 8003fee:	2300      	movne	r3, #0
 8003ff0:	eba6 0807 	sub.w	r8, r6, r7
 8003ff4:	608b      	str	r3, [r1, #8]
 8003ff6:	f1b8 0f00 	cmp.w	r8, #0
 8003ffa:	dd9a      	ble.n	8003f32 <__sflush_r+0x1a>
 8003ffc:	4643      	mov	r3, r8
 8003ffe:	463a      	mov	r2, r7
 8004000:	6a21      	ldr	r1, [r4, #32]
 8004002:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004004:	4628      	mov	r0, r5
 8004006:	47b0      	blx	r6
 8004008:	2800      	cmp	r0, #0
 800400a:	dc07      	bgt.n	800401c <__sflush_r+0x104>
 800400c:	89a3      	ldrh	r3, [r4, #12]
 800400e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004012:	81a3      	strh	r3, [r4, #12]
 8004014:	f04f 30ff 	mov.w	r0, #4294967295
 8004018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800401c:	4407      	add	r7, r0
 800401e:	eba8 0800 	sub.w	r8, r8, r0
 8004022:	e7e8      	b.n	8003ff6 <__sflush_r+0xde>
 8004024:	20400001 	.word	0x20400001

08004028 <_fflush_r>:
 8004028:	b538      	push	{r3, r4, r5, lr}
 800402a:	690b      	ldr	r3, [r1, #16]
 800402c:	4605      	mov	r5, r0
 800402e:	460c      	mov	r4, r1
 8004030:	b1db      	cbz	r3, 800406a <_fflush_r+0x42>
 8004032:	b118      	cbz	r0, 800403c <_fflush_r+0x14>
 8004034:	6983      	ldr	r3, [r0, #24]
 8004036:	b90b      	cbnz	r3, 800403c <_fflush_r+0x14>
 8004038:	f7ff faa8 	bl	800358c <__sinit>
 800403c:	4b0c      	ldr	r3, [pc, #48]	; (8004070 <_fflush_r+0x48>)
 800403e:	429c      	cmp	r4, r3
 8004040:	d109      	bne.n	8004056 <_fflush_r+0x2e>
 8004042:	686c      	ldr	r4, [r5, #4]
 8004044:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004048:	b17b      	cbz	r3, 800406a <_fflush_r+0x42>
 800404a:	4621      	mov	r1, r4
 800404c:	4628      	mov	r0, r5
 800404e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004052:	f7ff bf61 	b.w	8003f18 <__sflush_r>
 8004056:	4b07      	ldr	r3, [pc, #28]	; (8004074 <_fflush_r+0x4c>)
 8004058:	429c      	cmp	r4, r3
 800405a:	d101      	bne.n	8004060 <_fflush_r+0x38>
 800405c:	68ac      	ldr	r4, [r5, #8]
 800405e:	e7f1      	b.n	8004044 <_fflush_r+0x1c>
 8004060:	4b05      	ldr	r3, [pc, #20]	; (8004078 <_fflush_r+0x50>)
 8004062:	429c      	cmp	r4, r3
 8004064:	bf08      	it	eq
 8004066:	68ec      	ldreq	r4, [r5, #12]
 8004068:	e7ec      	b.n	8004044 <_fflush_r+0x1c>
 800406a:	2000      	movs	r0, #0
 800406c:	bd38      	pop	{r3, r4, r5, pc}
 800406e:	bf00      	nop
 8004070:	0800434c 	.word	0x0800434c
 8004074:	0800436c 	.word	0x0800436c
 8004078:	0800432c 	.word	0x0800432c

0800407c <_lseek_r>:
 800407c:	b538      	push	{r3, r4, r5, lr}
 800407e:	4c07      	ldr	r4, [pc, #28]	; (800409c <_lseek_r+0x20>)
 8004080:	4605      	mov	r5, r0
 8004082:	4608      	mov	r0, r1
 8004084:	4611      	mov	r1, r2
 8004086:	2200      	movs	r2, #0
 8004088:	6022      	str	r2, [r4, #0]
 800408a:	461a      	mov	r2, r3
 800408c:	f000 f8b8 	bl	8004200 <_lseek>
 8004090:	1c43      	adds	r3, r0, #1
 8004092:	d102      	bne.n	800409a <_lseek_r+0x1e>
 8004094:	6823      	ldr	r3, [r4, #0]
 8004096:	b103      	cbz	r3, 800409a <_lseek_r+0x1e>
 8004098:	602b      	str	r3, [r5, #0]
 800409a:	bd38      	pop	{r3, r4, r5, pc}
 800409c:	20000a3c 	.word	0x20000a3c

080040a0 <__swhatbuf_r>:
 80040a0:	b570      	push	{r4, r5, r6, lr}
 80040a2:	460e      	mov	r6, r1
 80040a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040a8:	2900      	cmp	r1, #0
 80040aa:	b090      	sub	sp, #64	; 0x40
 80040ac:	4614      	mov	r4, r2
 80040ae:	461d      	mov	r5, r3
 80040b0:	da07      	bge.n	80040c2 <__swhatbuf_r+0x22>
 80040b2:	2300      	movs	r3, #0
 80040b4:	602b      	str	r3, [r5, #0]
 80040b6:	89b3      	ldrh	r3, [r6, #12]
 80040b8:	061a      	lsls	r2, r3, #24
 80040ba:	d410      	bmi.n	80040de <__swhatbuf_r+0x3e>
 80040bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040c0:	e00e      	b.n	80040e0 <__swhatbuf_r+0x40>
 80040c2:	aa01      	add	r2, sp, #4
 80040c4:	f000 f862 	bl	800418c <_fstat_r>
 80040c8:	2800      	cmp	r0, #0
 80040ca:	dbf2      	blt.n	80040b2 <__swhatbuf_r+0x12>
 80040cc:	9a02      	ldr	r2, [sp, #8]
 80040ce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80040d2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80040d6:	425a      	negs	r2, r3
 80040d8:	415a      	adcs	r2, r3
 80040da:	602a      	str	r2, [r5, #0]
 80040dc:	e7ee      	b.n	80040bc <__swhatbuf_r+0x1c>
 80040de:	2340      	movs	r3, #64	; 0x40
 80040e0:	2000      	movs	r0, #0
 80040e2:	6023      	str	r3, [r4, #0]
 80040e4:	b010      	add	sp, #64	; 0x40
 80040e6:	bd70      	pop	{r4, r5, r6, pc}

080040e8 <__smakebuf_r>:
 80040e8:	898b      	ldrh	r3, [r1, #12]
 80040ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80040ec:	079d      	lsls	r5, r3, #30
 80040ee:	4606      	mov	r6, r0
 80040f0:	460c      	mov	r4, r1
 80040f2:	d507      	bpl.n	8004104 <__smakebuf_r+0x1c>
 80040f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80040f8:	6023      	str	r3, [r4, #0]
 80040fa:	6123      	str	r3, [r4, #16]
 80040fc:	2301      	movs	r3, #1
 80040fe:	6163      	str	r3, [r4, #20]
 8004100:	b002      	add	sp, #8
 8004102:	bd70      	pop	{r4, r5, r6, pc}
 8004104:	ab01      	add	r3, sp, #4
 8004106:	466a      	mov	r2, sp
 8004108:	f7ff ffca 	bl	80040a0 <__swhatbuf_r>
 800410c:	9900      	ldr	r1, [sp, #0]
 800410e:	4605      	mov	r5, r0
 8004110:	4630      	mov	r0, r6
 8004112:	f7ff f961 	bl	80033d8 <_malloc_r>
 8004116:	b948      	cbnz	r0, 800412c <__smakebuf_r+0x44>
 8004118:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800411c:	059a      	lsls	r2, r3, #22
 800411e:	d4ef      	bmi.n	8004100 <__smakebuf_r+0x18>
 8004120:	f023 0303 	bic.w	r3, r3, #3
 8004124:	f043 0302 	orr.w	r3, r3, #2
 8004128:	81a3      	strh	r3, [r4, #12]
 800412a:	e7e3      	b.n	80040f4 <__smakebuf_r+0xc>
 800412c:	4b0d      	ldr	r3, [pc, #52]	; (8004164 <__smakebuf_r+0x7c>)
 800412e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004130:	89a3      	ldrh	r3, [r4, #12]
 8004132:	6020      	str	r0, [r4, #0]
 8004134:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004138:	81a3      	strh	r3, [r4, #12]
 800413a:	9b00      	ldr	r3, [sp, #0]
 800413c:	6163      	str	r3, [r4, #20]
 800413e:	9b01      	ldr	r3, [sp, #4]
 8004140:	6120      	str	r0, [r4, #16]
 8004142:	b15b      	cbz	r3, 800415c <__smakebuf_r+0x74>
 8004144:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004148:	4630      	mov	r0, r6
 800414a:	f000 f831 	bl	80041b0 <_isatty_r>
 800414e:	b128      	cbz	r0, 800415c <__smakebuf_r+0x74>
 8004150:	89a3      	ldrh	r3, [r4, #12]
 8004152:	f023 0303 	bic.w	r3, r3, #3
 8004156:	f043 0301 	orr.w	r3, r3, #1
 800415a:	81a3      	strh	r3, [r4, #12]
 800415c:	89a3      	ldrh	r3, [r4, #12]
 800415e:	431d      	orrs	r5, r3
 8004160:	81a5      	strh	r5, [r4, #12]
 8004162:	e7cd      	b.n	8004100 <__smakebuf_r+0x18>
 8004164:	0800350d 	.word	0x0800350d

08004168 <_read_r>:
 8004168:	b538      	push	{r3, r4, r5, lr}
 800416a:	4c07      	ldr	r4, [pc, #28]	; (8004188 <_read_r+0x20>)
 800416c:	4605      	mov	r5, r0
 800416e:	4608      	mov	r0, r1
 8004170:	4611      	mov	r1, r2
 8004172:	2200      	movs	r2, #0
 8004174:	6022      	str	r2, [r4, #0]
 8004176:	461a      	mov	r2, r3
 8004178:	f000 f84a 	bl	8004210 <_read>
 800417c:	1c43      	adds	r3, r0, #1
 800417e:	d102      	bne.n	8004186 <_read_r+0x1e>
 8004180:	6823      	ldr	r3, [r4, #0]
 8004182:	b103      	cbz	r3, 8004186 <_read_r+0x1e>
 8004184:	602b      	str	r3, [r5, #0]
 8004186:	bd38      	pop	{r3, r4, r5, pc}
 8004188:	20000a3c 	.word	0x20000a3c

0800418c <_fstat_r>:
 800418c:	b538      	push	{r3, r4, r5, lr}
 800418e:	4c07      	ldr	r4, [pc, #28]	; (80041ac <_fstat_r+0x20>)
 8004190:	2300      	movs	r3, #0
 8004192:	4605      	mov	r5, r0
 8004194:	4608      	mov	r0, r1
 8004196:	4611      	mov	r1, r2
 8004198:	6023      	str	r3, [r4, #0]
 800419a:	f000 f821 	bl	80041e0 <_fstat>
 800419e:	1c43      	adds	r3, r0, #1
 80041a0:	d102      	bne.n	80041a8 <_fstat_r+0x1c>
 80041a2:	6823      	ldr	r3, [r4, #0]
 80041a4:	b103      	cbz	r3, 80041a8 <_fstat_r+0x1c>
 80041a6:	602b      	str	r3, [r5, #0]
 80041a8:	bd38      	pop	{r3, r4, r5, pc}
 80041aa:	bf00      	nop
 80041ac:	20000a3c 	.word	0x20000a3c

080041b0 <_isatty_r>:
 80041b0:	b538      	push	{r3, r4, r5, lr}
 80041b2:	4c06      	ldr	r4, [pc, #24]	; (80041cc <_isatty_r+0x1c>)
 80041b4:	2300      	movs	r3, #0
 80041b6:	4605      	mov	r5, r0
 80041b8:	4608      	mov	r0, r1
 80041ba:	6023      	str	r3, [r4, #0]
 80041bc:	f000 f818 	bl	80041f0 <_isatty>
 80041c0:	1c43      	adds	r3, r0, #1
 80041c2:	d102      	bne.n	80041ca <_isatty_r+0x1a>
 80041c4:	6823      	ldr	r3, [r4, #0]
 80041c6:	b103      	cbz	r3, 80041ca <_isatty_r+0x1a>
 80041c8:	602b      	str	r3, [r5, #0]
 80041ca:	bd38      	pop	{r3, r4, r5, pc}
 80041cc:	20000a3c 	.word	0x20000a3c

080041d0 <_close>:
 80041d0:	4b02      	ldr	r3, [pc, #8]	; (80041dc <_close+0xc>)
 80041d2:	2258      	movs	r2, #88	; 0x58
 80041d4:	601a      	str	r2, [r3, #0]
 80041d6:	f04f 30ff 	mov.w	r0, #4294967295
 80041da:	4770      	bx	lr
 80041dc:	20000a3c 	.word	0x20000a3c

080041e0 <_fstat>:
 80041e0:	4b02      	ldr	r3, [pc, #8]	; (80041ec <_fstat+0xc>)
 80041e2:	2258      	movs	r2, #88	; 0x58
 80041e4:	601a      	str	r2, [r3, #0]
 80041e6:	f04f 30ff 	mov.w	r0, #4294967295
 80041ea:	4770      	bx	lr
 80041ec:	20000a3c 	.word	0x20000a3c

080041f0 <_isatty>:
 80041f0:	4b02      	ldr	r3, [pc, #8]	; (80041fc <_isatty+0xc>)
 80041f2:	2258      	movs	r2, #88	; 0x58
 80041f4:	601a      	str	r2, [r3, #0]
 80041f6:	2000      	movs	r0, #0
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	20000a3c 	.word	0x20000a3c

08004200 <_lseek>:
 8004200:	4b02      	ldr	r3, [pc, #8]	; (800420c <_lseek+0xc>)
 8004202:	2258      	movs	r2, #88	; 0x58
 8004204:	601a      	str	r2, [r3, #0]
 8004206:	f04f 30ff 	mov.w	r0, #4294967295
 800420a:	4770      	bx	lr
 800420c:	20000a3c 	.word	0x20000a3c

08004210 <_read>:
 8004210:	4b02      	ldr	r3, [pc, #8]	; (800421c <_read+0xc>)
 8004212:	2258      	movs	r2, #88	; 0x58
 8004214:	601a      	str	r2, [r3, #0]
 8004216:	f04f 30ff 	mov.w	r0, #4294967295
 800421a:	4770      	bx	lr
 800421c:	20000a3c 	.word	0x20000a3c

08004220 <_sbrk>:
 8004220:	4b04      	ldr	r3, [pc, #16]	; (8004234 <_sbrk+0x14>)
 8004222:	6819      	ldr	r1, [r3, #0]
 8004224:	4602      	mov	r2, r0
 8004226:	b909      	cbnz	r1, 800422c <_sbrk+0xc>
 8004228:	4903      	ldr	r1, [pc, #12]	; (8004238 <_sbrk+0x18>)
 800422a:	6019      	str	r1, [r3, #0]
 800422c:	6818      	ldr	r0, [r3, #0]
 800422e:	4402      	add	r2, r0
 8004230:	601a      	str	r2, [r3, #0]
 8004232:	4770      	bx	lr
 8004234:	200001a4 	.word	0x200001a4
 8004238:	20000a40 	.word	0x20000a40

0800423c <_write>:
 800423c:	4b02      	ldr	r3, [pc, #8]	; (8004248 <_write+0xc>)
 800423e:	2258      	movs	r2, #88	; 0x58
 8004240:	601a      	str	r2, [r3, #0]
 8004242:	f04f 30ff 	mov.w	r0, #4294967295
 8004246:	4770      	bx	lr
 8004248:	20000a3c 	.word	0x20000a3c

0800424c <_init>:
 800424c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800424e:	bf00      	nop
 8004250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004252:	bc08      	pop	{r3}
 8004254:	469e      	mov	lr, r3
 8004256:	4770      	bx	lr

08004258 <_fini>:
 8004258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800425a:	bf00      	nop
 800425c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800425e:	bc08      	pop	{r3}
 8004260:	469e      	mov	lr, r3
 8004262:	4770      	bx	lr
