###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID caddy12)
#  Generated on:      Fri Mar 13 19:31:35 2020
#  Design:            Conv
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/FIFO/
FIFO_REG_GEN_REGS_1__BUFREG/z_reg_75_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFREG/
z_reg_75_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.138
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.885
- Arrival Time                 53.254
= Slack Time                  -43.369
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.885 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.885 | 
     | N_REGS_1__BUFREG/z_reg_75_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.823 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.832 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.862 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.886 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.919 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.928 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.958 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.972 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.010 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.018 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.058 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.090 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.090 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.122 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.124 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.159 | 
     | CTS_ccl_a_buf_00941                                |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.206 |   43.162 | 
     | CTS_ccl_a_buf_00941                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.167 |   43.202 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.166 |   43.203 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.026 |  -0.140 |   43.229 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.138 |   43.231 | 
     | N_REGS_1__BUFREG/z_reg_75_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/FIFO/
FIFO_REG_GEN_REGS_1__BUFREG/z_reg_77_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFREG/
z_reg_77_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.138
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.885
- Arrival Time                 53.254
= Slack Time                  -43.369
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.885 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.885 | 
     | N_REGS_1__BUFREG/z_reg_77_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.823 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.832 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.862 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.886 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.919 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.928 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.958 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.010 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.018 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.058 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.090 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.090 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.122 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.124 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.159 | 
     | CTS_ccl_a_buf_00941                                |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.206 |   43.162 | 
     | CTS_ccl_a_buf_00941                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.167 |   43.202 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.166 |   43.202 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.026 |  -0.140 |   43.229 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.138 |   43.231 | 
     | N_REGS_1__BUFREG/z_reg_77_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Recovery Check with Pin systolicArrayParams_cns_pipe/FIFO/FIFO_
REG_GEN_REGS_2__BUFREG/z_reg_4_/CK 
Endpoint:   systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_
4_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.138
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.885
- Arrival Time                 53.254
= Slack Time                  -43.369
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.885 | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.885 | 
     | S_2__BUFREG/z_reg_4_                               |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.823 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.832 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.886 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.919 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.928 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.958 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.010 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.018 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.058 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.090 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.090 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.122 | 
     | CTS_ccl_a_buf_01128                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.244 |   43.124 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.036 |  -0.209 |   43.160 | 
     | CTS_ccl_a_buf_00935                                |               | CLKBUF_X2     | 0.019 | 0.000 |  -0.208 |   43.160 | 
     | CTS_ccl_a_buf_00935                                | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.040 |  -0.169 |   43.200 | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |               | CLKGATETST_X8 | 0.021 | 0.001 |  -0.168 |   43.201 | 
     | S_2__BUFREG/clk_gate_z_reg/latch_clone             |               |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.015 | 0.030 |  -0.138 |   43.230 | 
     | S_2__BUFREG/clk_gate_z_reg/latch_clone             |               |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |               | SDFFR_X1      | 0.015 | 0.000 |  -0.138 |   43.230 | 
     | S_2__BUFREG/z_reg_4_                               |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/FIFO/
FIFO_REG_GEN_REGS_2__BUFREG/z_reg_78_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_78_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.138
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.885
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.885 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.885 | 
     | N_REGS_2__BUFREG/z_reg_78_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.823 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.886 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.928 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.958 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.010 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.018 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.058 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.090 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.122 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.124 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.159 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.162 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.201 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.202 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.028 |  -0.139 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.138 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_78_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/FIFO/
FIFO_REG_GEN_REGS_2__BUFREG/z_reg_77_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_77_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.138
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_77_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.928 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.958 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.010 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.122 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.159 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.162 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.201 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.028 |  -0.139 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.138 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_77_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/FIFO/
FIFO_REG_GEN_REGS_1__BUFREG/z_reg_68_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFREG/
z_reg_68_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_1__BUFREG/z_reg_68_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.928 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | CTS_ccl_a_buf_00941                                |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.206 |   43.162 | 
     | CTS_ccl_a_buf_00941                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.167 |   43.201 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.166 |   43.202 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.026 |  -0.140 |   43.228 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.137 |   43.231 | 
     | N_REGS_1__BUFREG/z_reg_68_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/FIFO/
FIFO_REG_GEN_REGS_2__BUFREG/z_reg_68_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_68_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_68_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.028 |  -0.139 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_68_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/FIFO/
FIFO_REG_GEN_REGS_2__BUFREG/z_reg_8_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_8_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_8_                          |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.230 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_8_                          |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/FIFO/
FIFO_REG_GEN_REGS_2__BUFREG/z_reg_9_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_9_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_9_                          |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.230 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_9_                          |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_10_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_10_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_10_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.230 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_10_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_11_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_11_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_11_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.230 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_11_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_13_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_13_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_13_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.230 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_13_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_14_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_14_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_14_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.230 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_14_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_22_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_22_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_22_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.230 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_22_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_24_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_24_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_24_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.230 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_24_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_75_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_75_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_75_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.230 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_75_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Recovery Check with Pin systolicArray/loopIndicesChannel_cns_
pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_38_/CK 
Endpoint:   systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__
BUFREG/z_reg_38_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | O_REG_GEN_REGS_2__BUFREG/z_reg_38_                 |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | systolicArray/CTS_ccl_a_buf_01106                  |               | CLKBUF_X2     | 0.015 | 0.000 |  -0.246 |   43.121 | 
     | systolicArray/CTS_ccl_a_buf_01106                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.038 |  -0.208 |   43.160 | 
     | systolicArray/CTS_ccl_a_buf_00849                  |               | CLKBUF_X2     | 0.021 | 0.000 |  -0.208 |   43.160 | 
     | systolicArray/CTS_ccl_a_buf_00849                  | A ^ -> Z ^    | CLKBUF_X2     | 0.020 | 0.039 |  -0.168 |   43.200 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |               | CLKGATETST_X8 | 0.020 | 0.002 |  -0.167 |   43.201 | 
     | O_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch      |               |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.028 |  -0.139 |   43.229 | 
     | O_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch      |               |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | O_REG_GEN_REGS_2__BUFREG/z_reg_38_                 |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_1__BUFREG/z_reg_65_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFREG/
z_reg_65_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_1__BUFREG/z_reg_65_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | CTS_ccl_a_buf_00941                                |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.206 |   43.161 | 
     | CTS_ccl_a_buf_00941                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.167 |   43.201 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.166 |   43.202 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.026 |  -0.140 |   43.228 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.003 |  -0.137 |   43.231 | 
     | N_REGS_1__BUFREG/z_reg_65_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_65_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_65_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_65_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.028 |  -0.139 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_65_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Recovery Check with Pin systolicArray/loopIndicesChannel_cns_
pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_22_/CK 
Endpoint:   systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__
BUFREG/z_reg_22_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | O_REG_GEN_REGS_2__BUFREG/z_reg_22_                 |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | systolicArray/CTS_ccl_a_buf_01106                  |               | CLKBUF_X2     | 0.015 | 0.000 |  -0.246 |   43.121 | 
     | systolicArray/CTS_ccl_a_buf_01106                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.038 |  -0.208 |   43.160 | 
     | systolicArray/CTS_ccl_a_buf_00849                  |               | CLKBUF_X2     | 0.021 | 0.000 |  -0.208 |   43.160 | 
     | systolicArray/CTS_ccl_a_buf_00849                  | A ^ -> Z ^    | CLKBUF_X2     | 0.020 | 0.039 |  -0.168 |   43.199 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |               | CLKGATETST_X8 | 0.020 | 0.002 |  -0.167 |   43.201 | 
     | O_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch      |               |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.028 |  -0.139 |   43.229 | 
     | O_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch      |               |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | O_REG_GEN_REGS_2__BUFREG/z_reg_22_                 |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_76_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_76_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_76_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.861 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.028 |  -0.139 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_76_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_12_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_12_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_12_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_12_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_25_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_25_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_25_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_25_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_31_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_31_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_31_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.201 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_31_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_1__BUFREG/z_reg_74_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFREG/
z_reg_74_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_1__BUFREG/z_reg_74_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | CTS_ccl_a_buf_00941                                |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.206 |   43.161 | 
     | CTS_ccl_a_buf_00941                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.167 |   43.200 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.166 |   43.201 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.026 |  -0.140 |   43.228 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.015 | 0.003 |  -0.137 |   43.230 | 
     | N_REGS_1__BUFREG/z_reg_74_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_23_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_23_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.368
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_2__BUFREG/z_reg_23_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.831 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.918 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.001 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_23_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_1__BUFREG/z_reg_67_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFREG/
z_reg_67_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_1__BUFREG/z_reg_67_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | CTS_ccl_a_buf_00941                                |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.206 |   43.161 | 
     | CTS_ccl_a_buf_00941                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.167 |   43.200 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.166 |   43.201 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.026 |  -0.140 |   43.228 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.015 | 0.003 |  -0.137 |   43.230 | 
     | N_REGS_1__BUFREG/z_reg_67_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Recovery Check with Pin systolicArrayParams_cns_pipe/FIFO/
FIFO_REG_GEN_REGS_2__BUFREG/z_reg_21_/CK 
Endpoint:   systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_
21_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.024
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | S_2__BUFREG/z_reg_21_                              |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01128                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.244 |   43.123 | 
     | CTS_ccl_a_buf_01128                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.036 |  -0.209 |   43.159 | 
     | CTS_ccl_a_buf_00935                                |               | CLKBUF_X2     | 0.019 | 0.000 |  -0.208 |   43.159 | 
     | CTS_ccl_a_buf_00935                                | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.040 |  -0.169 |   43.199 | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |               | CLKGATETST_X8 | 0.021 | 0.001 |  -0.168 |   43.200 | 
     | S_2__BUFREG/clk_gate_z_reg/latch_clone             |               |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.015 | 0.030 |  -0.138 |   43.229 | 
     | S_2__BUFREG/clk_gate_z_reg/latch_clone             |               |               |       |       |         |          | 
     | systolicArrayParams_cns_pipe/FIFO/FIFO_REG_GEN_REG |               | SDFFR_X1      | 0.016 | 0.001 |  -0.137 |   43.230 | 
     | S_2__BUFREG/z_reg_21_                              |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Recovery Check with Pin systolicArray/loopIndicesChannel_cns_
pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_36_/CK 
Endpoint:   systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__
BUFREG/z_reg_36_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | O_REG_GEN_REGS_2__BUFREG/z_reg_36_                 |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | systolicArray/CTS_ccl_a_buf_01106                  |               | CLKBUF_X2     | 0.015 | 0.000 |  -0.246 |   43.121 | 
     | systolicArray/CTS_ccl_a_buf_01106                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.038 |  -0.208 |   43.159 | 
     | systolicArray/CTS_ccl_a_buf_00849                  |               | CLKBUF_X2     | 0.021 | 0.000 |  -0.208 |   43.160 | 
     | systolicArray/CTS_ccl_a_buf_00849                  | A ^ -> Z ^    | CLKBUF_X2     | 0.020 | 0.039 |  -0.168 |   43.199 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |               | CLKGATETST_X8 | 0.020 | 0.002 |  -0.167 |   43.201 | 
     | O_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch      |               |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.028 |  -0.139 |   43.229 | 
     | O_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch      |               |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |               | SDFFR_X1      | 0.014 | 0.002 |  -0.137 |   43.231 | 
     | O_REG_GEN_REGS_2__BUFREG/z_reg_36_                 |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Recovery Check with Pin systolicArray/loopIndicesChannel_cns_
pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_37_/CK 
Endpoint:   systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__
BUFREG/z_reg_37_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | O_REG_GEN_REGS_2__BUFREG/z_reg_37_                 |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | systolicArray/CTS_ccl_a_buf_01106                  |               | CLKBUF_X2     | 0.015 | 0.000 |  -0.246 |   43.121 | 
     | systolicArray/CTS_ccl_a_buf_01106                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.038 |  -0.208 |   43.159 | 
     | systolicArray/CTS_ccl_a_buf_00849                  |               | CLKBUF_X2     | 0.021 | 0.000 |  -0.208 |   43.160 | 
     | systolicArray/CTS_ccl_a_buf_00849                  | A ^ -> Z ^    | CLKBUF_X2     | 0.020 | 0.039 |  -0.168 |   43.199 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |               | CLKGATETST_X8 | 0.020 | 0.002 |  -0.167 |   43.201 | 
     | O_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch      |               |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.028 |  -0.139 |   43.229 | 
     | O_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch      |               |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |               | SDFFR_X1      | 0.014 | 0.002 |  -0.137 |   43.231 | 
     | O_REG_GEN_REGS_2__BUFREG/z_reg_37_                 |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_1__BUFREG/z_reg_76_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFREG/
z_reg_76_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.886
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.886 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.886 | 
     | N_REGS_1__BUFREG/z_reg_76_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.822 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.017 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.057 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | CTS_ccl_a_buf_00941                                |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.206 |   43.161 | 
     | CTS_ccl_a_buf_00941                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.167 |   43.200 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.166 |   43.201 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.026 |  -0.140 |   43.228 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.015 | 0.003 |  -0.137 |   43.231 | 
     | N_REGS_1__BUFREG/z_reg_76_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_30_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_30_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_2__BUFREG/z_reg_30_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_30_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Recovery Check with Pin systolicArray/loopIndicesChannel_cns_
pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_21_/CK 
Endpoint:   systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__
BUFREG/z_reg_21_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | O_REG_GEN_REGS_2__BUFREG/z_reg_21_                 |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.885 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | systolicArray/CTS_ccl_a_buf_01106                  |               | CLKBUF_X2     | 0.015 | 0.000 |  -0.246 |   43.121 | 
     | systolicArray/CTS_ccl_a_buf_01106                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.038 |  -0.208 |   43.159 | 
     | systolicArray/CTS_ccl_a_buf_00849                  |               | CLKBUF_X2     | 0.021 | 0.000 |  -0.208 |   43.160 | 
     | systolicArray/CTS_ccl_a_buf_00849                  | A ^ -> Z ^    | CLKBUF_X2     | 0.020 | 0.039 |  -0.168 |   43.199 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |               | CLKGATETST_X8 | 0.020 | 0.002 |  -0.167 |   43.201 | 
     | O_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch      |               |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.028 |  -0.139 |   43.229 | 
     | O_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch      |               |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |               | SDFFR_X1      | 0.014 | 0.002 |  -0.137 |   43.231 | 
     | O_REG_GEN_REGS_2__BUFREG/z_reg_21_                 |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_20_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_20_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_2__BUFREG/z_reg_20_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_20_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_21_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_21_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_2__BUFREG/z_reg_21_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.957 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.089 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.121 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.123 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.200 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.137 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_21_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_6_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_6_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.136
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_2__BUFREG/z_reg_6_                          |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.122 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.199 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.136 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_6_                          |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_7_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_7_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.136
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_2__BUFREG/z_reg_7_                          |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.122 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.199 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.136 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_7_                          |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_18_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_18_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.136
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_2__BUFREG/z_reg_18_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.122 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.161 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.199 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.136 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_18_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Recovery Check with Pin systolicArray/loopIndicesChannel_cns_
pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_39_/CK 
Endpoint:   systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__
BUFREG/z_reg_39_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | O_REG_GEN_REGS_2__BUFREG/z_reg_39_                 |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | systolicArray/CTS_ccl_a_buf_01106                  |               | CLKBUF_X2     | 0.015 | 0.000 |  -0.246 |   43.121 | 
     | systolicArray/CTS_ccl_a_buf_01106                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.038 |  -0.208 |   43.159 | 
     | systolicArray/CTS_ccl_a_buf_00849                  |               | CLKBUF_X2     | 0.021 | 0.000 |  -0.208 |   43.159 | 
     | systolicArray/CTS_ccl_a_buf_00849                  | A ^ -> Z ^    | CLKBUF_X2     | 0.020 | 0.039 |  -0.168 |   43.199 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |               | CLKGATETST_X8 | 0.020 | 0.002 |  -0.167 |   43.200 | 
     | O_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch      |               |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.028 |  -0.139 |   43.229 | 
     | O_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch      |               |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |               | SDFFR_X1      | 0.014 | 0.002 |  -0.137 |   43.231 | 
     | O_REG_GEN_REGS_2__BUFREG/z_reg_39_                 |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_0__BUFREG/z_reg_78_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_0__BUFREG/
z_reg_78_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_0__BUFREG/z_reg_78_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.009 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.122 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | CTS_ccl_a_buf_00941                                |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.206 |   43.161 | 
     | CTS_ccl_a_buf_00941                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.167 |   43.200 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.166 |   43.201 | 
     | N_REGS_0__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_0__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.015 | 0.001 |  -0.137 |   43.230 | 
     | N_REGS_0__BUFREG/z_reg_78_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_1__BUFREG/z_reg_15_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_1__BUFREG/
z_reg_15_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.137
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_1__BUFREG/z_reg_15_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.008 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.122 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.158 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.160 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.199 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.166 |   43.201 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_1__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.015 | 0.001 |  -0.137 |   43.231 | 
     | N_REGS_1__BUFREG/z_reg_15_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_1_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_1_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.136
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_2__BUFREG/z_reg_1_                          |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.008 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.122 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.157 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.160 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.199 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.136 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_1_                          |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_2_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_2_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.136
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_2__BUFREG/z_reg_2_                          |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.008 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.122 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.157 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.160 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.199 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.136 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_2_                          |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_3_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_3_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.136
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_2__BUFREG/z_reg_3_                          |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.008 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.122 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.157 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.160 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.199 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.136 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_3_                          |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_4_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_4_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.136
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_2__BUFREG/z_reg_4_                          |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.008 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.122 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.157 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.160 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.199 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.136 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_4_                          |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_5_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_5_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.136
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_2__BUFREG/z_reg_5_                          |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.008 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.122 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.157 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.160 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.199 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.136 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_5_                          |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_19_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_19_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.136
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_2__BUFREG/z_reg_19_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.008 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.122 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.157 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.160 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.199 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.136 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_19_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Recovery Check with Pin systolicArray/loopIndicesChannel_cns_
pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_35_/CK 
Endpoint:   systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__
BUFREG/z_reg_35_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.136
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | O_REG_GEN_REGS_2__BUFREG/z_reg_35_                 |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.927 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.008 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | systolicArray/CTS_ccl_a_buf_01106                  |               | CLKBUF_X2     | 0.015 | 0.000 |  -0.246 |   43.121 | 
     | systolicArray/CTS_ccl_a_buf_01106                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.038 |  -0.208 |   43.159 | 
     | systolicArray/CTS_ccl_a_buf_00849                  |               | CLKBUF_X2     | 0.021 | 0.000 |  -0.208 |   43.159 | 
     | systolicArray/CTS_ccl_a_buf_00849                  | A ^ -> Z ^    | CLKBUF_X2     | 0.020 | 0.039 |  -0.168 |   43.199 | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |               | CLKGATETST_X8 | 0.020 | 0.002 |  -0.167 |   43.200 | 
     | O_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch      |               |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.028 |  -0.139 |   43.228 | 
     | O_REG_GEN_REGS_2__BUFREG/clk_gate_z_reg/latch      |               |               |       |       |         |          | 
     | systolicArray/loopIndicesChannel_cns_pipe/FIFO/FIF |               | SDFFR_X1      | 0.014 | 0.002 |  -0.136 |   43.231 | 
     | O_REG_GEN_REGS_2__BUFREG/z_reg_35_                 |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_74_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_74_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.136
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_2__BUFREG/z_reg_74_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.926 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.008 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.122 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.157 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.160 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.199 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.028 |  -0.139 |   43.228 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.015 | 0.003 |  -0.136 |   43.230 | 
     | N_REGS_2__BUFREG/z_reg_74_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Recovery Check with Pin weightDoubleBufferParams_cns_pipe/
FIFO/FIFO_REG_GEN_REGS_2__BUFREG/z_reg_29_/CK 
Endpoint:   weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GEN_REGS_2__BUFREG/
z_reg_29_/RN (^) checked with  leading edge of 'ideal_clock'
Beginpoint: arst_n                                                              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.136
- Recovery                     -0.023
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                 9.887
- Arrival Time                 53.254
= Slack Time                  -43.367
     Clock Rise Edge                      0.000
     + Input Delay                        5.000
     + Drive Adjustment                  47.254
     = Beginpoint Arrival Time           52.254
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc    |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |          |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------+----------+-------+-------+---------+----------| 
     |                                                    | arst_n ^ |          | 0.000 |       |  52.254 |    8.887 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |          | SDFFR_X1 | 0.000 | 1.000 |  53.254 |    9.887 | 
     | N_REGS_2__BUFREG/z_reg_29_                         |          |          |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   42.821 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   42.830 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   42.860 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   42.884 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   42.917 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   42.926 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   42.956 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   42.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   43.008 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   43.016 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   43.056 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   43.088 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   43.120 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   43.122 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   43.157 | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b |               | CLKBUF_X2     | 0.019 | 0.003 |  -0.207 |   43.160 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/CTS_ccl_a_b | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.039 |  -0.168 |   43.199 | 
     | uf_00939                                           |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | CLKGATETST_X8 | 0.019 | 0.001 |  -0.167 |   43.200 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.014 | 0.029 |  -0.138 |   43.229 | 
     | N_REGS_2__BUFREG/clk_gate_z_reg/latch_clone_2      |               |               |       |       |         |          | 
     | weightDoubleBufferParams_cns_pipe/FIFO/FIFO_REG_GE |               | SDFFR_X1      | 0.014 | 0.002 |  -0.136 |   43.231 | 
     | N_REGS_2__BUFREG/z_reg_29_                         |               |               |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

