0.6
2019.2
Nov  6 2019
21:57:16
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv,1683384374,systemVerilog,,,,MIPS_sim,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/alu.sv,1681260852,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/aludec.sv,,alu,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/flopr.sv,1681135249,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/latch.sv,,flopr,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/mux2.sv,1683192361,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/mux3.sv,,mux2,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/regfile.sv,1679662883,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/signext.sv,,regfile,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/signext.sv,1679661767,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/sl2.sv,,signext,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/sl2.sv,1681259551,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sim_1/imports/new/MIPS_sim.sv,,sl2,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/ControlUnit.sv,1683203306,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/MIPS.sv,,ControlUnit,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/MIPS.sv,1683198895,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/MIPS_Top.sv,,MIPS,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/MIPS_Top.sv,1683187445,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/Memory.sv,,MIPS_Top,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/Memory.sv,1683384940,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/alu.sv,,Memory,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/aludec.sv,1683198726,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/datapath.sv,,aludec,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/datapath.sv,1683340014,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/flopr.sv,,datapath,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/latch.sv,1683191988,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/maindec.sv,,latch,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/maindec.sv,1683335906,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/mux2.sv,,maindec,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/mux3.sv,1683192332,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/mux4.sv,,mux3,,,,,,,,
D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/new/mux4.sv,1683192428,systemVerilog,,D:/Github/COA_Lab/lab3/MultiCycle/MultiCycle.srcs/sources_1/imports/new/regfile.sv,,mux4,,,,,,,,
