Info: Generated by version: 18.0 build 219
Info: Starting: Create simulation model
Info: qsys-generate /export/home/stoy/altera/work/p1/p1b.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/export/home/stoy/altera/work/p1/p1b --family="Arria 10" --part=10AX115S2F45I1SG
Info: p1b.pcie_a10_hip_0: Gen1 (2.5 Gbps) x8 128-bit
Warning: p1b.pcie_a10_hip_0.tx_st: Interface must have an associated reset
Warning: p1b.pcie_a10_hip_0.rx_st: Interface must have an associated reset
Warning: p1b.pcie_a10_hip_0.tx_st: pcie_a10_hip_0.tx_st does not have an associated reset
Warning: p1b.pcie_a10_hip_0.rx_st: pcie_a10_hip_0.rx_st does not have an associated reset
Warning: p1b: You have exported the interface pcie_a10_hip_0.rx_st but not its associated reset interface.  Export associatedReset of pcie_a10_hip_0.rx_st
Warning: p1b: You have exported the interface pcie_a10_hip_0.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of pcie_a10_hip_0.tx_st
Warning: pcie_a10_hip_0.phy_g1x8: The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.
Info: pcie_a10_hip_0.fpll_g1g2xn: The output frequencies are not exact when the PLL is in fractional mode. You must be cautious with applications that require frequencies to be exact to within less than 0.5 Hz.
Info: pcie_a10_hip_0.fpll_g1g2xn: For the selected device(Unknown), PLL speed grade is 2.
Info: p1b: "Transforming system: p1b"
Info: p1b: Running transform generation_view_transform
Info: p1b: Running transform generation_view_transform took 0.002s
Info: phy_g1x8: Running transform generation_view_transform
Info: phy_g1x8: Running transform generation_view_transform took 0.000s
Info: fpll_g1g2xn: Running transform generation_view_transform
Info: fpll_g1g2xn: Running transform generation_view_transform took 0.000s
Info: p1b: Running transform interconnect_transform_chooser
Info: p1b: Running transform interconnect_transform_chooser took 0.064s
Info: p1b: "Naming system components in system: p1b"
Info: p1b: "Processing generation queue"
Info: p1b: "Generating: p1b"
Info: p1b: "Generating: p1b_altera_pcie_a10_hip_180_d4vpmgy"
Info: phy_g1x8: "Generating: phy_g1x8"
Info: fpll_g1g2xn: "Generating: fpll_g1g2xn"
Info: p1b: "Generating: phy_g1x8"
Info: p1b: "Generating: fpll_g1g2xn"
Info: p1b: "Generating: p1b_altera_xcvr_native_a10_180_ei7wkpy"
Info: phy_g1x8: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: phy_g1x8: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: phy_g1x8: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: phy_g1x8: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_arbiter.sv MENTOR_SPECIFIC
Info: phy_g1x8: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: phy_g1x8: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: phy_g1x8: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: phy_g1x8: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: phy_g1x8: add_fileset_file ./mentor/twentynm_pcs.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_pcs.sv MENTOR_SPECIFIC
Info: phy_g1x8: add_fileset_file ./mentor/twentynm_pma.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_pma.sv MENTOR_SPECIFIC
Info: phy_g1x8: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_avmm.sv MENTOR_SPECIFIC
Info: phy_g1x8: add_fileset_file ./mentor/twentynm_xcvr_native.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_native.sv MENTOR_SPECIFIC
Info: phy_g1x8: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: phy_g1x8: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: phy_g1x8: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: phy_g1x8: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: phy_g1x8: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: phy_g1x8: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: phy_g1x8: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: phy_g1x8: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: phy_g1x8: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: phy_g1x8: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: phy_g1x8: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: phy_g1x8: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: phy_g1x8: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: phy_g1x8: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: phy_g1x8: Building configuration data for reconfiguration profile 0
Info: p1b: "Generating: altera_xcvr_fpll_a10"
Info: fpll_g1g2xn: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: fpll_g1g2xn: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_avmm.sv MENTOR_SPECIFIC
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: fpll_g1g2xn: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: fpll_g1g2xn: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: fpll_g1g2xn: add_fileset_file ./mentor/altera_xcvr_fpll_a10.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/altera_xcvr_fpll_a10.sv MENTOR_SPECIFIC
Info: fpll_g1g2xn: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: fpll_g1g2xn: add_fileset_file ./mentor/alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_atx_pll_vi/mentor/source/alt_xcvr_pll_embedded_debug.sv MENTOR_SPECIFIC
Info: fpll_g1g2xn: add_fileset_file ./mentor/alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_atx_pll_vi/mentor/source/alt_xcvr_pll_avmm_csr.sv MENTOR_SPECIFIC
Info: p1b: Done "p1b" with 6 modules, 70 files
Info: Generating the following file(s) for MODELSIM simulator in /export/home/stoy/altera/work/p1/p1b/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /export/home/stoy/altera/work/p1/p1b/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /export/home/stoy/altera/work/p1/p1b/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /export/home/stoy/altera/work/p1/p1b/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /export/home/stoy/altera/work/p1/p1b/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /export/home/stoy/altera/work/p1/p1b/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /export/home/stoy/altera/work/p1/p1b/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/export/home/stoy/altera/work/p1/p1b.ip --output-directory=/export/home/stoy/altera/work/p1/p1b/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /export/home/stoy/altera/work/p1/p1b/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /export/home/stoy/altera/work/p1/p1b/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /export/home/stoy/altera/work/p1/p1b/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /export/home/stoy/altera/work/p1/p1b/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /export/home/stoy/altera/work/p1/p1b/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	5 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /export/home/stoy/altera/work/p1/p1b/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	5 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /export/home/stoy/altera/work/p1/p1b/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /export/home/stoy/altera/work/p1/p1b.ip --block-symbol-file --output-directory=/export/home/stoy/altera/work/p1/p1b --family="Arria 10" --part=10AX115S2F45I1SG
Info: p1b.pcie_a10_hip_0: Gen1 (2.5 Gbps) x8 128-bit
Warning: p1b.pcie_a10_hip_0.tx_st: Interface must have an associated reset
Warning: p1b.pcie_a10_hip_0.rx_st: Interface must have an associated reset
Warning: p1b.pcie_a10_hip_0.tx_st: pcie_a10_hip_0.tx_st does not have an associated reset
Warning: p1b.pcie_a10_hip_0.rx_st: pcie_a10_hip_0.rx_st does not have an associated reset
Warning: p1b: You have exported the interface pcie_a10_hip_0.rx_st but not its associated reset interface.  Export associatedReset of pcie_a10_hip_0.rx_st
Warning: p1b: You have exported the interface pcie_a10_hip_0.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of pcie_a10_hip_0.tx_st
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /export/home/stoy/altera/work/p1/p1b.ip --synthesis=VERILOG --output-directory=/export/home/stoy/altera/work/p1/p1b --family="Arria 10" --part=10AX115S2F45I1SG
Info: p1b.pcie_a10_hip_0: Gen1 (2.5 Gbps) x8 128-bit
Warning: p1b.pcie_a10_hip_0.tx_st: Interface must have an associated reset
Warning: p1b.pcie_a10_hip_0.rx_st: Interface must have an associated reset
Warning: p1b.pcie_a10_hip_0.tx_st: pcie_a10_hip_0.tx_st does not have an associated reset
Warning: p1b.pcie_a10_hip_0.rx_st: pcie_a10_hip_0.rx_st does not have an associated reset
Warning: p1b: You have exported the interface pcie_a10_hip_0.rx_st but not its associated reset interface.  Export associatedReset of pcie_a10_hip_0.rx_st
Warning: p1b: You have exported the interface pcie_a10_hip_0.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of pcie_a10_hip_0.tx_st
Warning: pcie_a10_hip_0.phy_g1x8: The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.
Info: pcie_a10_hip_0.fpll_g1g2xn: The output frequencies are not exact when the PLL is in fractional mode. You must be cautious with applications that require frequencies to be exact to within less than 0.5 Hz.
Info: pcie_a10_hip_0.fpll_g1g2xn: For the selected device(Unknown), PLL speed grade is 2.
Info: p1b: "Transforming system: p1b"
Info: p1b: Running transform generation_view_transform
Info: p1b: Running transform generation_view_transform took 0.000s
Info: phy_g1x8: Running transform generation_view_transform
Info: phy_g1x8: Running transform generation_view_transform took 0.000s
Info: fpll_g1g2xn: Running transform generation_view_transform
Info: fpll_g1g2xn: Running transform generation_view_transform took 0.000s
Info: p1b: Running transform interconnect_transform_chooser
Info: p1b: Running transform interconnect_transform_chooser took 0.009s
Info: p1b: "Naming system components in system: p1b"
Info: p1b: "Processing generation queue"
Info: p1b: "Generating: p1b"
Info: p1b: "Generating: p1b_altera_pcie_a10_hip_180_d4vpmgy"
Info: phy_g1x8: "Generating: phy_g1x8"
Info: fpll_g1g2xn: "Generating: fpll_g1g2xn"
Info: p1b: "Generating: phy_g1x8"
Info: p1b: "Generating: fpll_g1g2xn"
Info: p1b: "Generating: p1b_altera_xcvr_native_a10_180_ei7wkpy"
Info: phy_g1x8: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: phy_g1x8: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: phy_g1x8: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: phy_g1x8: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: phy_g1x8: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: phy_g1x8: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: phy_g1x8: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: phy_g1x8: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: phy_g1x8: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: phy_g1x8: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: phy_g1x8: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: phy_g1x8: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: phy_g1x8: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: phy_g1x8: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info: phy_g1x8: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: phy_g1x8: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: phy_g1x8: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: phy_g1x8: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: phy_g1x8: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: phy_g1x8: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: phy_g1x8: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: phy_g1x8: Building configuration data for reconfiguration profile 0
Info: p1b: "Generating: altera_xcvr_fpll_a10"
Info: fpll_g1g2xn: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: fpll_g1g2xn: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: fpll_g1g2xn: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: p1b: Done "p1b" with 6 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
