
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_12544:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:37632*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37632*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12545:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:37635*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37635*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12546:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:37638*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37638*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12547:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:37641*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37641*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12548:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:37644*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37644*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12549:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:37647*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37647*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12550:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:37650*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37650*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12551:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:37653*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37653*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12552:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:37656*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37656*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12553:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:37659*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37659*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12554:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:37662*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37662*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12555:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:37665*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37665*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12556:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:37668*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37668*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12557:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:37671*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37671*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12558:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:37674*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37674*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12559:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:37677*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37677*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12560:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf800000; valaddr_reg:x3; val_offset:37680*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37680*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12561:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf800001; valaddr_reg:x3; val_offset:37683*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37683*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12562:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf800003; valaddr_reg:x3; val_offset:37686*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37686*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12563:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf800007; valaddr_reg:x3; val_offset:37689*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37689*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12564:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf80000f; valaddr_reg:x3; val_offset:37692*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37692*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12565:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf80001f; valaddr_reg:x3; val_offset:37695*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37695*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12566:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf80003f; valaddr_reg:x3; val_offset:37698*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37698*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12567:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf80007f; valaddr_reg:x3; val_offset:37701*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37701*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12568:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf8000ff; valaddr_reg:x3; val_offset:37704*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37704*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12569:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf8001ff; valaddr_reg:x3; val_offset:37707*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37707*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12570:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf8003ff; valaddr_reg:x3; val_offset:37710*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37710*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12571:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf8007ff; valaddr_reg:x3; val_offset:37713*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37713*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12572:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf800fff; valaddr_reg:x3; val_offset:37716*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37716*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12573:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf801fff; valaddr_reg:x3; val_offset:37719*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37719*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12574:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf803fff; valaddr_reg:x3; val_offset:37722*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37722*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12575:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf807fff; valaddr_reg:x3; val_offset:37725*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37725*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12576:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf80ffff; valaddr_reg:x3; val_offset:37728*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37728*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12577:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf81ffff; valaddr_reg:x3; val_offset:37731*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37731*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12578:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf83ffff; valaddr_reg:x3; val_offset:37734*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37734*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12579:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf87ffff; valaddr_reg:x3; val_offset:37737*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37737*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12580:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf8fffff; valaddr_reg:x3; val_offset:37740*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37740*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12581:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xf9fffff; valaddr_reg:x3; val_offset:37743*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37743*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12582:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfbfffff; valaddr_reg:x3; val_offset:37746*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37746*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12583:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfc00000; valaddr_reg:x3; val_offset:37749*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37749*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12584:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfe00000; valaddr_reg:x3; val_offset:37752*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37752*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12585:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xff00000; valaddr_reg:x3; val_offset:37755*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37755*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12586:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xff80000; valaddr_reg:x3; val_offset:37758*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37758*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12587:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xffc0000; valaddr_reg:x3; val_offset:37761*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37761*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12588:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xffe0000; valaddr_reg:x3; val_offset:37764*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37764*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12589:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfff0000; valaddr_reg:x3; val_offset:37767*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37767*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12590:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfff8000; valaddr_reg:x3; val_offset:37770*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37770*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12591:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfffc000; valaddr_reg:x3; val_offset:37773*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37773*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12592:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfffe000; valaddr_reg:x3; val_offset:37776*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37776*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12593:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xffff000; valaddr_reg:x3; val_offset:37779*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37779*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12594:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xffff800; valaddr_reg:x3; val_offset:37782*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37782*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12595:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xffffc00; valaddr_reg:x3; val_offset:37785*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37785*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12596:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xffffe00; valaddr_reg:x3; val_offset:37788*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37788*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12597:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfffff00; valaddr_reg:x3; val_offset:37791*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37791*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12598:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfffff80; valaddr_reg:x3; val_offset:37794*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37794*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12599:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfffffc0; valaddr_reg:x3; val_offset:37797*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37797*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12600:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfffffe0; valaddr_reg:x3; val_offset:37800*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37800*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12601:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xffffff0; valaddr_reg:x3; val_offset:37803*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37803*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12602:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xffffff8; valaddr_reg:x3; val_offset:37806*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37806*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12603:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xffffffc; valaddr_reg:x3; val_offset:37809*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37809*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12604:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xffffffe; valaddr_reg:x3; val_offset:37812*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37812*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12605:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x01fee3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e81fee3; op2val:0x0;
op3val:0xfffffff; valaddr_reg:x3; val_offset:37815*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37815*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12606:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e000000; valaddr_reg:x3; val_offset:37818*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37818*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12607:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e000001; valaddr_reg:x3; val_offset:37821*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37821*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12608:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e000003; valaddr_reg:x3; val_offset:37824*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37824*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12609:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e000007; valaddr_reg:x3; val_offset:37827*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37827*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12610:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e00000f; valaddr_reg:x3; val_offset:37830*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37830*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12611:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e00001f; valaddr_reg:x3; val_offset:37833*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37833*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12612:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e00003f; valaddr_reg:x3; val_offset:37836*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37836*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12613:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e00007f; valaddr_reg:x3; val_offset:37839*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37839*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12614:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e0000ff; valaddr_reg:x3; val_offset:37842*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37842*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12615:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e0001ff; valaddr_reg:x3; val_offset:37845*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37845*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12616:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e0003ff; valaddr_reg:x3; val_offset:37848*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37848*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12617:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e0007ff; valaddr_reg:x3; val_offset:37851*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37851*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12618:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e000fff; valaddr_reg:x3; val_offset:37854*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37854*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12619:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e001fff; valaddr_reg:x3; val_offset:37857*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37857*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12620:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e003fff; valaddr_reg:x3; val_offset:37860*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37860*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12621:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e007fff; valaddr_reg:x3; val_offset:37863*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37863*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12622:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e00ffff; valaddr_reg:x3; val_offset:37866*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37866*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12623:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e01ffff; valaddr_reg:x3; val_offset:37869*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37869*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12624:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e03ffff; valaddr_reg:x3; val_offset:37872*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37872*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12625:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e07ffff; valaddr_reg:x3; val_offset:37875*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37875*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12626:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e0fffff; valaddr_reg:x3; val_offset:37878*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37878*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12627:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e1fffff; valaddr_reg:x3; val_offset:37881*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37881*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12628:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e3fffff; valaddr_reg:x3; val_offset:37884*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37884*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12629:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e400000; valaddr_reg:x3; val_offset:37887*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37887*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12630:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e600000; valaddr_reg:x3; val_offset:37890*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37890*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12631:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e700000; valaddr_reg:x3; val_offset:37893*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37893*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12632:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e780000; valaddr_reg:x3; val_offset:37896*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37896*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12633:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7c0000; valaddr_reg:x3; val_offset:37899*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37899*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12634:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7e0000; valaddr_reg:x3; val_offset:37902*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37902*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12635:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7f0000; valaddr_reg:x3; val_offset:37905*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37905*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12636:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7f8000; valaddr_reg:x3; val_offset:37908*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37908*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12637:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7fc000; valaddr_reg:x3; val_offset:37911*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37911*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12638:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7fe000; valaddr_reg:x3; val_offset:37914*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37914*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12639:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7ff000; valaddr_reg:x3; val_offset:37917*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37917*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12640:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7ff800; valaddr_reg:x3; val_offset:37920*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37920*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12641:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7ffc00; valaddr_reg:x3; val_offset:37923*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37923*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12642:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7ffe00; valaddr_reg:x3; val_offset:37926*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37926*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12643:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7fff00; valaddr_reg:x3; val_offset:37929*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37929*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12644:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7fff80; valaddr_reg:x3; val_offset:37932*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37932*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12645:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7fffc0; valaddr_reg:x3; val_offset:37935*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37935*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12646:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7fffe0; valaddr_reg:x3; val_offset:37938*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37938*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12647:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7ffff0; valaddr_reg:x3; val_offset:37941*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37941*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12648:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7ffff8; valaddr_reg:x3; val_offset:37944*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37944*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12649:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7ffffc; valaddr_reg:x3; val_offset:37947*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37947*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12650:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7ffffe; valaddr_reg:x3; val_offset:37950*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37950*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12651:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7e7fffff; valaddr_reg:x3; val_offset:37953*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37953*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12652:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f000001; valaddr_reg:x3; val_offset:37956*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37956*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12653:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f000003; valaddr_reg:x3; val_offset:37959*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37959*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12654:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f000007; valaddr_reg:x3; val_offset:37962*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37962*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12655:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f199999; valaddr_reg:x3; val_offset:37965*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37965*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12656:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f249249; valaddr_reg:x3; val_offset:37968*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37968*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12657:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f333333; valaddr_reg:x3; val_offset:37971*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37971*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12658:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:37974*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37974*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12659:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:37977*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37977*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12660:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f444444; valaddr_reg:x3; val_offset:37980*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37980*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12661:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:37983*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37983*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12662:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:37986*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37986*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12663:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f666666; valaddr_reg:x3; val_offset:37989*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37989*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12664:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:37992*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37992*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12665:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:37995*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37995*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12666:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:37998*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 37998*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12667:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x026ba7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b3fb0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e826ba7; op2val:0x407b3fb0;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:38001*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38001*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12668:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x02f86a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x7d18d4 and fs3 == 1 and fe3 == 0x54 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e82f86a; op2val:0x807d18d4;
op3val:0xaa000000; valaddr_reg:x3; val_offset:38004*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38004*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12669:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x02f86a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x7d18d4 and fs3 == 1 and fe3 == 0x54 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e82f86a; op2val:0x807d18d4;
op3val:0xaa000001; valaddr_reg:x3; val_offset:38007*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38007*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12670:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x02f86a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x7d18d4 and fs3 == 1 and fe3 == 0x54 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e82f86a; op2val:0x807d18d4;
op3val:0xaa000003; valaddr_reg:x3; val_offset:38010*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38010*0 + 3*98*FLEN/8, x4, x1, x2)

inst_12671:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x02f86a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x7d18d4 and fs3 == 1 and fe3 == 0x54 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e82f86a; op2val:0x807d18d4;
op3val:0xaa000007; valaddr_reg:x3; val_offset:38013*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38013*0 + 3*98*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15578843,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046848,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046849,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046851,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046855,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046863,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046879,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046911,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046975,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260047103,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260047359,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260047871,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260048895,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260050943,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260055039,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260063231,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260079615,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260112383,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260177919,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260308991,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260571135,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(261095423,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(262143999,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(264241151,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(264241152,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(266338304,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(267386880,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(267911168,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268173312,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268304384,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268369920,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268402688,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268419072,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268427264,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268431360,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268433408,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268434432,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268434944,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268435200,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268435328,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268435392,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268435424,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268435440,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268435448,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268435452,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268435454,32,FLEN)
NAN_BOXED(2122448611,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(268435455,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113929216,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113929217,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113929219,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113929223,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113929231,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113929247,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113929279,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113929343,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113929471,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113929727,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113930239,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113931263,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113933311,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113937407,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113945599,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113961983,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2113994751,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2114060287,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2114191359,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2114453503,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2114977791,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2116026367,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2118123519,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2118123520,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2120220672,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2121269248,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2121793536,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122055680,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122186752,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122252288,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122285056,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122301440,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122309632,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122313728,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122315776,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122316800,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122317312,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122317568,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122317696,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122317760,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122317792,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122317808,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122317816,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122317820,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122317822,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2122317823,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2122476455,32,FLEN)
NAN_BOXED(1081819056,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2122512490,32,FLEN)
NAN_BOXED(2155682004,32,FLEN)
NAN_BOXED(2852126720,32,FLEN)
NAN_BOXED(2122512490,32,FLEN)
NAN_BOXED(2155682004,32,FLEN)
NAN_BOXED(2852126721,32,FLEN)
NAN_BOXED(2122512490,32,FLEN)
NAN_BOXED(2155682004,32,FLEN)
NAN_BOXED(2852126723,32,FLEN)
NAN_BOXED(2122512490,32,FLEN)
NAN_BOXED(2155682004,32,FLEN)
NAN_BOXED(2852126727,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
