Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: MORONG_THEM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MORONG_THEM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MORONG_THEM"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : MORONG_THEM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\LAM_HEP_XUNG.vhd" into library work
Parsing entity <LAM_HEP_XUNG>.
Parsing architecture <Behavioral> of entity <lam_hep_xung>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\DEBOUNCE_BTN.vhd" into library work
Parsing entity <DEBOUNCE_BTN>.
Parsing architecture <Behavioral> of entity <debounce_btn>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\LED_STD_TSP.vhd" into library work
Parsing entity <LED_STD_TSP>.
Parsing architecture <Behavioral> of entity <led_std_tsp>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\LED_STD_PST.vhd" into library work
Parsing entity <LED_STD_PST>.
Parsing architecture <Behavioral> of entity <led_std_pst>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\DEM_1BIT.vhd" into library work
Parsing entity <DEM_1BIT>.
Parsing architecture <Behavioral> of entity <dem_1bit>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\CHIA_10ENA.vhd" into library work
Parsing entity <CHIA_10ENA>.
Parsing architecture <Behavioral> of entity <chia_10ena>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\CD_LAM_HEP_BTN.vhd" into library work
Parsing entity <CD_LAM_HEP_BTN>.
Parsing architecture <Behavioral> of entity <cd_lam_hep_btn>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\MORONG_THEM.vhd" into library work
Parsing entity <MORONG_THEM>.
Parsing architecture <Behavioral> of entity <morong_them>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MORONG_THEM> (architecture <Behavioral>) from library <work>.

Elaborating entity <CHIA_10ENA> (architecture <Behavioral>) from library <work>.

Elaborating entity <LED_STD_PST> (architecture <Behavioral>) from library <work>.

Elaborating entity <LED_STD_TSP> (architecture <Behavioral>) from library <work>.

Elaborating entity <CD_LAM_HEP_BTN> (architecture <Behavioral>) from library <work>.

Elaborating entity <DEBOUNCE_BTN> (architecture <Behavioral>) from library <work>.

Elaborating entity <LAM_HEP_XUNG> (architecture <Behavioral>) from library <work>.

Elaborating entity <DEM_1BIT> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MORONG_THEM>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\MORONG_THEM.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MORONG_THEM> synthesized.

Synthesizing Unit <CHIA_10ENA>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\CHIA_10ENA.vhd".
    Found 24-bit register for signal <D5HZ_R>.
    Found 26-bit register for signal <D1HZ_R>.
    Found 25-bit adder for signal <n0017> created at line 99.
    Found 27-bit adder for signal <n0018> created at line 101.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
Unit <CHIA_10ENA> synthesized.

Synthesizing Unit <LED_STD_PST>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\LED_STD_PST.vhd".
    Found 8-bit register for signal <Q_R>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <LED_STD_PST> synthesized.

Synthesizing Unit <LED_STD_TSP>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\LED_STD_TSP.vhd".
    Found 8-bit register for signal <Q_R>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <LED_STD_TSP> synthesized.

Synthesizing Unit <CD_LAM_HEP_BTN>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\CD_LAM_HEP_BTN.vhd".
    Summary:
	no macro.
Unit <CD_LAM_HEP_BTN> synthesized.

Synthesizing Unit <DEBOUNCE_BTN>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\DEBOUNCE_BTN.vhd".
    Found 20-bit register for signal <DL_R>.
    Found 2-bit register for signal <DB_R>.
    Found finite state machine <FSM_0> for signal <DB_R>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CKHT (falling_edge)                            |
    | Power Up State     | zero                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit subtractor for signal <GND_10_o_GND_10_o_sub_5_OUT<19:0>> created at line 65.
    Found 20-bit 4-to-1 multiplexer for signal <DL_N> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DEBOUNCE_BTN> synthesized.

Synthesizing Unit <LAM_HEP_XUNG>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\LAM_HEP_XUNG.vhd".
    Found 1-bit register for signal <QFF>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <LAM_HEP_XUNG> synthesized.

Synthesizing Unit <DEM_1BIT>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\BAI_443_MORONG_THEM\DEM_1BIT.vhd".
    Found 1-bit register for signal <Q_R>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DEM_1BIT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 20-bit subtractor                                     : 1
 25-bit adder                                          : 1
 27-bit adder                                          : 1
# Registers                                            : 7
 1-bit register                                        : 2
 20-bit register                                       : 1
 24-bit register                                       : 1
 26-bit register                                       : 1
 8-bit register                                        : 2
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CHIA_10ENA>.
The following registers are absorbed into counter <D5HZ_R>: 1 register on signal <D5HZ_R>.
The following registers are absorbed into counter <D1HZ_R>: 1 register on signal <D1HZ_R>.
Unit <CHIA_10ENA> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 20-bit subtractor                                     : 1
# Counters                                             : 2
 24-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 38
 Flip-Flops                                            : 38
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <IC4/IC3/FSM_0> on signal <DB_R[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait0 | 01
 one   | 10
 wait1 | 11
-------------------

Optimizing unit <MORONG_THEM> ...

Optimizing unit <CHIA_10ENA> ...

Optimizing unit <LED_STD_PST> ...

Optimizing unit <LED_STD_TSP> ...

Optimizing unit <DEBOUNCE_BTN> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MORONG_THEM, actual ratio is 3.
FlipFlop IC4/IC3/DB_R_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MORONG_THEM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 366
#      GND                         : 1
#      INV                         : 23
#      LUT1                        : 49
#      LUT2                        : 45
#      LUT3                        : 10
#      LUT4                        : 19
#      LUT5                        : 45
#      LUT6                        : 36
#      MUXCY                       : 67
#      VCC                         : 1
#      XORCY                       : 70
# FlipFlops/Latches                : 91
#      FD                          : 50
#      FD_1                        : 24
#      FDC_1                       : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              91  out of  11440     0%  
 Number of Slice LUTs:                  227  out of   5720     3%  
    Number used as Logic:               227  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    228
   Number with an unused Flip Flop:     137  out of    228    60%  
   Number with an unused LUT:             1  out of    228     0%  
   Number of fully used LUT-FF pairs:    90  out of    228    39%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    102    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CKHT                               | BUFGP                  | 91    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.440ns (Maximum Frequency: 183.824MHz)
   Minimum input arrival time before clock: 5.639ns
   Maximum output required time after clock: 5.280ns
   Maximum combinational path delay: 7.038ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 5.440ns (frequency: 183.824MHz)
  Total number of paths / destination ports: 3162 / 91
-------------------------------------------------------------------------
Delay:               5.440ns (Levels of Logic = 3)
  Source:            IC1/D5HZ_R_0 (FF)
  Destination:       IC2/Q_R_0 (FF)
  Source Clock:      CKHT falling
  Destination Clock: CKHT falling

  Data Path: IC1/D5HZ_R_0 to IC2/Q_R_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  IC1/D5HZ_R_0 (IC1/D5HZ_R_0)
     LUT6:I0->O           25   0.254   1.511  IC1/ENA5HZ<23>11 (IC1/ENA5HZ<23>11)
     LUT2:I0->O           16   0.250   1.410  IC1/ENA5HZ<23>13 (IC1/ENA5HZ<23>1)
     LUT6:I3->O            1   0.235   0.000  IC2/Q_R_0_rstpot (IC2/Q_R_0_rstpot)
     FDC_1:D                   0.074          IC2/Q_R_0
    ----------------------------------------
    Total                      5.440ns (1.338ns logic, 4.102ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CKHT'
  Total number of paths / destination ports: 106 / 56
-------------------------------------------------------------------------
Offset:              5.639ns (Levels of Logic = 4)
  Source:            SW<1> (PAD)
  Destination:       IC2/Q_R_0 (FF)
  Destination Clock: CKHT falling

  Data Path: SW<1> to IC2/Q_R_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   1.181  SW_1_IBUF (SW_1_IBUF)
     LUT6:I0->O            1   0.254   0.682  Mmux_ENA_DB11 (Mmux_ENA_DB1)
     LUT6:I5->O           16   0.254   1.612  Mmux_ENA_DB12 (Mmux_ENA_DB11)
     LUT6:I1->O            1   0.254   0.000  IC2/Q_R_0_rstpot (IC2/Q_R_0_rstpot)
     FDC_1:D                   0.074          IC2/Q_R_0
    ----------------------------------------
    Total                      5.639ns (2.164ns logic, 3.475ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              5.280ns (Levels of Logic = 2)
  Source:            IC2/Q_R_7 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      CKHT falling

  Data Path: IC2/Q_R_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            4   0.525   0.912  IC2/Q_R_7 (IC2/Q_R_7)
     LUT3:I1->O            1   0.250   0.681  LED<7>1 (LED_7_OBUF)
     OBUF:I->O                 2.912          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      5.280ns (3.687ns logic, 1.593ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               7.038ns (Levels of Logic = 3)
  Source:            SW<0> (PAD)
  Destination:       LED<7> (PAD)

  Data Path: SW<0> to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.328   1.882  SW_0_IBUF (SW_0_IBUF)
     LUT3:I0->O            1   0.235   0.681  LED<6>1 (LED_6_OBUF)
     OBUF:I->O                 2.912          LED_6_OBUF (LED<6>)
    ----------------------------------------
    Total                      7.038ns (4.475ns logic, 2.563ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |         |         |    5.440|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.33 secs
 
--> 

Total memory usage is 4510192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

