;redcode
;assert 1
	SPL 0, #-4
	CMP -207, <-122
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	MOV -151, <-20
	JMZ 110, 9
	SPL 0, #-4
	DJN -1, @-20
	ADD @0, @2
	JMN 812, 0
	SPL 0, #-4
	SPL 0, #-4
	SPL 0, #-4
	ADD @0, @2
	JMP @-47, #62
	DJN 81, @100
	SUB 280, 350
	JMP @-47, #62
	SUB @-127, 100
	SLT @-127, 100
	CMP 270, 60
	JMZ 270, 60
	JMZ 270, 60
	DAT #0, <-4
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	CMP @121, 103
	SLT 81, <100
	ADD 130, 9
	SLT 270, 60
	SUB @121, <-106
	SLT 270, 60
	SUB @30, @2
	SUB -207, <-120
	ADD @-1, <-20
	SPL 0, #-4
	SLT <0, @2
	DJN -1, @-20
	SPL 0, #-4
	SPL 0, #-4
	SPL 0, #-4
	CMP -207, <-122
	MOV -151, <-20
	MOV -151, <-20
	CMP @121, 103
	CMP @121, 103
	JMZ 110, 9
	CMP @121, 103
