
Counting_Semaphore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005310  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  080053d0  080053d0  000153d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054c8  080054c8  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  080054c8  080054c8  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  080054c8  080054c8  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054c8  080054c8  000154c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080054cc  080054cc  000154cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080054d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c10  20000014  080054e4  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c24  080054e4  00021c24  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015373  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f8f  00000000  00000000  000353af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001298  00000000  00000000  00038340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001170  00000000  00000000  000395d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016df7  00000000  00000000  0003a748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015ae4  00000000  00000000  0005153f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096429  00000000  00000000  00067023  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fd44c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042dc  00000000  00000000  000fd49c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080053b8 	.word	0x080053b8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	080053b8 	.word	0x080053b8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <delay>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void delay (unsigned int a)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b084      	sub	sp, #16
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
unsigned int i,j;

for (i = 0 ; i < a ; i++)
 80003fc:	2300      	movs	r3, #0
 80003fe:	60fb      	str	r3, [r7, #12]
 8000400:	e00c      	b.n	800041c <delay+0x28>
	for (j = 0 ; j<5000 ;j++);
 8000402:	2300      	movs	r3, #0
 8000404:	60bb      	str	r3, [r7, #8]
 8000406:	e002      	b.n	800040e <delay+0x1a>
 8000408:	68bb      	ldr	r3, [r7, #8]
 800040a:	3301      	adds	r3, #1
 800040c:	60bb      	str	r3, [r7, #8]
 800040e:	68bb      	ldr	r3, [r7, #8]
 8000410:	4a07      	ldr	r2, [pc, #28]	; (8000430 <delay+0x3c>)
 8000412:	4293      	cmp	r3, r2
 8000414:	d9f8      	bls.n	8000408 <delay+0x14>
for (i = 0 ; i < a ; i++)
 8000416:	68fb      	ldr	r3, [r7, #12]
 8000418:	3301      	adds	r3, #1
 800041a:	60fb      	str	r3, [r7, #12]
 800041c:	68fa      	ldr	r2, [r7, #12]
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	429a      	cmp	r2, r3
 8000422:	d3ee      	bcc.n	8000402 <delay+0xe>
}
 8000424:	46c0      	nop			; (mov r8, r8)
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	46bd      	mov	sp, r7
 800042a:	b004      	add	sp, #16
 800042c:	bd80      	pop	{r7, pc}
 800042e:	46c0      	nop			; (mov r8, r8)
 8000430:	00001387 	.word	0x00001387

08000434 <transmit1>:

void transmit1 (void)
{
 8000434:	b590      	push	{r4, r7, lr}
 8000436:	b087      	sub	sp, #28
 8000438:	af00      	add	r7, sp, #0
uint8_t data [] = "PTASK IS RUNNING\r\n";
 800043a:	1d3b      	adds	r3, r7, #4
 800043c:	4a09      	ldr	r2, [pc, #36]	; (8000464 <transmit1+0x30>)
 800043e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000440:	c313      	stmia	r3!, {r0, r1, r4}
 8000442:	6811      	ldr	r1, [r2, #0]
 8000444:	6019      	str	r1, [r3, #0]
 8000446:	8891      	ldrh	r1, [r2, #4]
 8000448:	8099      	strh	r1, [r3, #4]
 800044a:	7992      	ldrb	r2, [r2, #6]
 800044c:	719a      	strb	r2, [r3, #6]
HAL_UART_Transmit (&huart2, data, sizeof (data), 1000);
 800044e:	23fa      	movs	r3, #250	; 0xfa
 8000450:	009b      	lsls	r3, r3, #2
 8000452:	1d39      	adds	r1, r7, #4
 8000454:	4804      	ldr	r0, [pc, #16]	; (8000468 <transmit1+0x34>)
 8000456:	2213      	movs	r2, #19
 8000458:	f001 fed2 	bl	8002200 <HAL_UART_Transmit>
}
 800045c:	46c0      	nop			; (mov r8, r8)
 800045e:	46bd      	mov	sp, r7
 8000460:	b007      	add	sp, #28
 8000462:	bd90      	pop	{r4, r7, pc}
 8000464:	080053d0 	.word	0x080053d0
 8000468:	20000030 	.word	0x20000030

0800046c <transmit2>:

void transmit2 (void)
{
 800046c:	b590      	push	{r4, r7, lr}
 800046e:	b087      	sub	sp, #28
 8000470:	af00      	add	r7, sp, #0
uint8_t data[] = "CTASK IS RUNNING\r\n";
 8000472:	1d3b      	adds	r3, r7, #4
 8000474:	4a09      	ldr	r2, [pc, #36]	; (800049c <transmit2+0x30>)
 8000476:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000478:	c313      	stmia	r3!, {r0, r1, r4}
 800047a:	6811      	ldr	r1, [r2, #0]
 800047c:	6019      	str	r1, [r3, #0]
 800047e:	8891      	ldrh	r1, [r2, #4]
 8000480:	8099      	strh	r1, [r3, #4]
 8000482:	7992      	ldrb	r2, [r2, #6]
 8000484:	719a      	strb	r2, [r3, #6]
HAL_UART_Transmit (&huart2, data, sizeof (data), 1000);
 8000486:	23fa      	movs	r3, #250	; 0xfa
 8000488:	009b      	lsls	r3, r3, #2
 800048a:	1d39      	adds	r1, r7, #4
 800048c:	4804      	ldr	r0, [pc, #16]	; (80004a0 <transmit2+0x34>)
 800048e:	2213      	movs	r2, #19
 8000490:	f001 feb6 	bl	8002200 <HAL_UART_Transmit>
}
 8000494:	46c0      	nop			; (mov r8, r8)
 8000496:	46bd      	mov	sp, r7
 8000498:	b007      	add	sp, #28
 800049a:	bd90      	pop	{r4, r7, pc}
 800049c:	080053e4 	.word	0x080053e4
 80004a0:	20000030 	.word	0x20000030

080004a4 <ptask>:

static void ptask (void *p)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b084      	sub	sp, #16
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
while (1)
{
	HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_5);
 80004ac:	23a0      	movs	r3, #160	; 0xa0
 80004ae:	05db      	lsls	r3, r3, #23
 80004b0:	2120      	movs	r1, #32
 80004b2:	0018      	movs	r0, r3
 80004b4:	f000 fd39 	bl	8000f2a <HAL_GPIO_TogglePin>
	delay (100) ;
 80004b8:	2064      	movs	r0, #100	; 0x64
 80004ba:	f7ff ff9b 	bl	80003f4 <delay>

transmit1 ();
 80004be:	f7ff ffb9 	bl	8000434 <transmit1>

if (count == 6)
 80004c2:	4b0d      	ldr	r3, [pc, #52]	; (80004f8 <ptask+0x54>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	2b06      	cmp	r3, #6
 80004c8:	d10f      	bne.n	80004ea <ptask+0x46>
{
	for(unsigned int c =0 ; c < 4 ; c++)
 80004ca:	2300      	movs	r3, #0
 80004cc:	60fb      	str	r3, [r7, #12]
 80004ce:	e009      	b.n	80004e4 <ptask+0x40>
		xSemaphoreGive (Count_sem) ;
 80004d0:	4b0a      	ldr	r3, [pc, #40]	; (80004fc <ptask+0x58>)
 80004d2:	6818      	ldr	r0, [r3, #0]
 80004d4:	2300      	movs	r3, #0
 80004d6:	2200      	movs	r2, #0
 80004d8:	2100      	movs	r1, #0
 80004da:	f002 fd71 	bl	8002fc0 <xQueueGenericSend>
	for(unsigned int c =0 ; c < 4 ; c++)
 80004de:	68fb      	ldr	r3, [r7, #12]
 80004e0:	3301      	adds	r3, #1
 80004e2:	60fb      	str	r3, [r7, #12]
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	2b03      	cmp	r3, #3
 80004e8:	d9f2      	bls.n	80004d0 <ptask+0x2c>
/*xSemaphoreGive (Count_sem) ;
xSemaphoreGive (Count_sem) ;
xSemaphoreGive (Count_sem) ;*/
}
count ++;
 80004ea:	4b03      	ldr	r3, [pc, #12]	; (80004f8 <ptask+0x54>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	1c5a      	adds	r2, r3, #1
 80004f0:	4b01      	ldr	r3, [pc, #4]	; (80004f8 <ptask+0x54>)
 80004f2:	601a      	str	r2, [r3, #0]
	HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_5);
 80004f4:	e7da      	b.n	80004ac <ptask+0x8>
 80004f6:	46c0      	nop			; (mov r8, r8)
 80004f8:	200000c4 	.word	0x200000c4
 80004fc:	200000d0 	.word	0x200000d0

08000500 <ctask>:
}
}

static void ctask (void *p)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b084      	sub	sp, #16
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
uint8_t ret;
while (1)
{
ret = xSemaphoreTake (Count_sem, 100000) ;
 8000508:	4b0e      	ldr	r3, [pc, #56]	; (8000544 <ctask+0x44>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a0e      	ldr	r2, [pc, #56]	; (8000548 <ctask+0x48>)
 800050e:	0011      	movs	r1, r2
 8000510:	0018      	movs	r0, r3
 8000512:	f002 fece 	bl	80032b2 <xQueueSemaphoreTake>
 8000516:	0002      	movs	r2, r0
 8000518:	210f      	movs	r1, #15
 800051a:	187b      	adds	r3, r7, r1
 800051c:	701a      	strb	r2, [r3, #0]
if (ret)
 800051e:	187b      	adds	r3, r7, r1
 8000520:	781b      	ldrb	r3, [r3, #0]
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0f0      	beq.n	8000508 <ctask+0x8>
{
HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_6);
 8000526:	23a0      	movs	r3, #160	; 0xa0
 8000528:	05db      	lsls	r3, r3, #23
 800052a:	2140      	movs	r1, #64	; 0x40
 800052c:	0018      	movs	r0, r3
 800052e:	f000 fcfc 	bl	8000f2a <HAL_GPIO_TogglePin>
delay (100);
 8000532:	2064      	movs	r0, #100	; 0x64
 8000534:	f7ff ff5e 	bl	80003f4 <delay>
transmit2 ();
 8000538:	f7ff ff98 	bl	800046c <transmit2>

count = 0;
 800053c:	4b03      	ldr	r3, [pc, #12]	; (800054c <ctask+0x4c>)
 800053e:	2200      	movs	r2, #0
 8000540:	601a      	str	r2, [r3, #0]
ret = xSemaphoreTake (Count_sem, 100000) ;
 8000542:	e7e1      	b.n	8000508 <ctask+0x8>
 8000544:	200000d0 	.word	0x200000d0
 8000548:	000186a0 	.word	0x000186a0
 800054c:	200000c4 	.word	0x200000c4

08000550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	Count_sem = xSemaphoreCreateCounting (6, 0) ;
 8000556:	2100      	movs	r1, #0
 8000558:	2006      	movs	r0, #6
 800055a:	f002 fd0a 	bl	8002f72 <xQueueCreateCountingSemaphore>
 800055e:	0002      	movs	r2, r0
 8000560:	4b11      	ldr	r3, [pc, #68]	; (80005a8 <main+0x58>)
 8000562:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000564:	f000 fa76 	bl	8000a54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000568:	f000 f82c 	bl	80005c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800056c:	f000 f8c0 	bl	80006f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000570:	f000 f870 	bl	8000654 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  xTaskCreate(ptask,"T1",500, NULL, 1, &pt);
 8000574:	23fa      	movs	r3, #250	; 0xfa
 8000576:	005a      	lsls	r2, r3, #1
 8000578:	490c      	ldr	r1, [pc, #48]	; (80005ac <main+0x5c>)
 800057a:	480d      	ldr	r0, [pc, #52]	; (80005b0 <main+0x60>)
 800057c:	4b0d      	ldr	r3, [pc, #52]	; (80005b4 <main+0x64>)
 800057e:	9301      	str	r3, [sp, #4]
 8000580:	2301      	movs	r3, #1
 8000582:	9300      	str	r3, [sp, #0]
 8000584:	2300      	movs	r3, #0
 8000586:	f003 f914 	bl	80037b2 <xTaskCreate>
  xTaskCreate(ctask,"T2",500, NULL, 2, &ct);
 800058a:	23fa      	movs	r3, #250	; 0xfa
 800058c:	005a      	lsls	r2, r3, #1
 800058e:	490a      	ldr	r1, [pc, #40]	; (80005b8 <main+0x68>)
 8000590:	480a      	ldr	r0, [pc, #40]	; (80005bc <main+0x6c>)
 8000592:	4b0b      	ldr	r3, [pc, #44]	; (80005c0 <main+0x70>)
 8000594:	9301      	str	r3, [sp, #4]
 8000596:	2302      	movs	r3, #2
 8000598:	9300      	str	r3, [sp, #0]
 800059a:	2300      	movs	r3, #0
 800059c:	f003 f909 	bl	80037b2 <xTaskCreate>

      //xSemaphoreGive(BinSem);



    vTaskStartScheduler();
 80005a0:	f003 fa64 	bl	8003a6c <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005a4:	e7fe      	b.n	80005a4 <main+0x54>
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	200000d0 	.word	0x200000d0
 80005ac:	080053f8 	.word	0x080053f8
 80005b0:	080004a5 	.word	0x080004a5
 80005b4:	200000c8 	.word	0x200000c8
 80005b8:	080053fc 	.word	0x080053fc
 80005bc:	08000501 	.word	0x08000501
 80005c0:	200000cc 	.word	0x200000cc

080005c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c4:	b590      	push	{r4, r7, lr}
 80005c6:	b093      	sub	sp, #76	; 0x4c
 80005c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ca:	2414      	movs	r4, #20
 80005cc:	193b      	adds	r3, r7, r4
 80005ce:	0018      	movs	r0, r3
 80005d0:	2334      	movs	r3, #52	; 0x34
 80005d2:	001a      	movs	r2, r3
 80005d4:	2100      	movs	r1, #0
 80005d6:	f004 fee6 	bl	80053a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005da:	1d3b      	adds	r3, r7, #4
 80005dc:	0018      	movs	r0, r3
 80005de:	2310      	movs	r3, #16
 80005e0:	001a      	movs	r2, r3
 80005e2:	2100      	movs	r1, #0
 80005e4:	f004 fedf 	bl	80053a6 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005e8:	2380      	movs	r3, #128	; 0x80
 80005ea:	009b      	lsls	r3, r3, #2
 80005ec:	0018      	movs	r0, r3
 80005ee:	f000 fcb7 	bl	8000f60 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005f2:	193b      	adds	r3, r7, r4
 80005f4:	2202      	movs	r2, #2
 80005f6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005f8:	193b      	adds	r3, r7, r4
 80005fa:	2280      	movs	r2, #128	; 0x80
 80005fc:	0052      	lsls	r2, r2, #1
 80005fe:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000600:	193b      	adds	r3, r7, r4
 8000602:	2200      	movs	r2, #0
 8000604:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000606:	193b      	adds	r3, r7, r4
 8000608:	2240      	movs	r2, #64	; 0x40
 800060a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800060c:	193b      	adds	r3, r7, r4
 800060e:	2200      	movs	r2, #0
 8000610:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000612:	193b      	adds	r3, r7, r4
 8000614:	0018      	movs	r0, r3
 8000616:	f000 fcef 	bl	8000ff8 <HAL_RCC_OscConfig>
 800061a:	1e03      	subs	r3, r0, #0
 800061c:	d001      	beq.n	8000622 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800061e:	f000 f8c9 	bl	80007b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	2207      	movs	r2, #7
 8000626:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	2200      	movs	r2, #0
 800062c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800062e:	1d3b      	adds	r3, r7, #4
 8000630:	2200      	movs	r2, #0
 8000632:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000634:	1d3b      	adds	r3, r7, #4
 8000636:	2200      	movs	r2, #0
 8000638:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800063a:	1d3b      	adds	r3, r7, #4
 800063c:	2100      	movs	r1, #0
 800063e:	0018      	movs	r0, r3
 8000640:	f000 ffea 	bl	8001618 <HAL_RCC_ClockConfig>
 8000644:	1e03      	subs	r3, r0, #0
 8000646:	d001      	beq.n	800064c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000648:	f000 f8b4 	bl	80007b4 <Error_Handler>
  }
}
 800064c:	46c0      	nop			; (mov r8, r8)
 800064e:	46bd      	mov	sp, r7
 8000650:	b013      	add	sp, #76	; 0x4c
 8000652:	bd90      	pop	{r4, r7, pc}

08000654 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000658:	4b23      	ldr	r3, [pc, #140]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 800065a:	4a24      	ldr	r2, [pc, #144]	; (80006ec <MX_USART2_UART_Init+0x98>)
 800065c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800065e:	4b22      	ldr	r3, [pc, #136]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 8000660:	22e1      	movs	r2, #225	; 0xe1
 8000662:	0252      	lsls	r2, r2, #9
 8000664:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000666:	4b20      	ldr	r3, [pc, #128]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 8000668:	2200      	movs	r2, #0
 800066a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800066c:	4b1e      	ldr	r3, [pc, #120]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 800066e:	2200      	movs	r2, #0
 8000670:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000672:	4b1d      	ldr	r3, [pc, #116]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 8000674:	2200      	movs	r2, #0
 8000676:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000678:	4b1b      	ldr	r3, [pc, #108]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 800067a:	220c      	movs	r2, #12
 800067c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800067e:	4b1a      	ldr	r3, [pc, #104]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 8000680:	2200      	movs	r2, #0
 8000682:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000684:	4b18      	ldr	r3, [pc, #96]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 8000686:	2200      	movs	r2, #0
 8000688:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800068a:	4b17      	ldr	r3, [pc, #92]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 800068c:	2200      	movs	r2, #0
 800068e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000690:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 8000692:	2200      	movs	r2, #0
 8000694:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000696:	4b14      	ldr	r3, [pc, #80]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 8000698:	2200      	movs	r2, #0
 800069a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800069c:	4b12      	ldr	r3, [pc, #72]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 800069e:	0018      	movs	r0, r3
 80006a0:	f001 fd58 	bl	8002154 <HAL_UART_Init>
 80006a4:	1e03      	subs	r3, r0, #0
 80006a6:	d001      	beq.n	80006ac <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80006a8:	f000 f884 	bl	80007b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006ac:	4b0e      	ldr	r3, [pc, #56]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 80006ae:	2100      	movs	r1, #0
 80006b0:	0018      	movs	r0, r3
 80006b2:	f002 f9e9 	bl	8002a88 <HAL_UARTEx_SetTxFifoThreshold>
 80006b6:	1e03      	subs	r3, r0, #0
 80006b8:	d001      	beq.n	80006be <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80006ba:	f000 f87b 	bl	80007b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006be:	4b0a      	ldr	r3, [pc, #40]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 80006c0:	2100      	movs	r1, #0
 80006c2:	0018      	movs	r0, r3
 80006c4:	f002 fa20 	bl	8002b08 <HAL_UARTEx_SetRxFifoThreshold>
 80006c8:	1e03      	subs	r3, r0, #0
 80006ca:	d001      	beq.n	80006d0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80006cc:	f000 f872 	bl	80007b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80006d0:	4b05      	ldr	r3, [pc, #20]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 80006d2:	0018      	movs	r0, r3
 80006d4:	f002 f99e 	bl	8002a14 <HAL_UARTEx_DisableFifoMode>
 80006d8:	1e03      	subs	r3, r0, #0
 80006da:	d001      	beq.n	80006e0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80006dc:	f000 f86a 	bl	80007b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006e0:	46c0      	nop			; (mov r8, r8)
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	20000030 	.word	0x20000030
 80006ec:	40004400 	.word	0x40004400

080006f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006f0:	b590      	push	{r4, r7, lr}
 80006f2:	b089      	sub	sp, #36	; 0x24
 80006f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f6:	240c      	movs	r4, #12
 80006f8:	193b      	adds	r3, r7, r4
 80006fa:	0018      	movs	r0, r3
 80006fc:	2314      	movs	r3, #20
 80006fe:	001a      	movs	r2, r3
 8000700:	2100      	movs	r1, #0
 8000702:	f004 fe50 	bl	80053a6 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000706:	4b21      	ldr	r3, [pc, #132]	; (800078c <MX_GPIO_Init+0x9c>)
 8000708:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800070a:	4b20      	ldr	r3, [pc, #128]	; (800078c <MX_GPIO_Init+0x9c>)
 800070c:	2104      	movs	r1, #4
 800070e:	430a      	orrs	r2, r1
 8000710:	635a      	str	r2, [r3, #52]	; 0x34
 8000712:	4b1e      	ldr	r3, [pc, #120]	; (800078c <MX_GPIO_Init+0x9c>)
 8000714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000716:	2204      	movs	r2, #4
 8000718:	4013      	ands	r3, r2
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800071e:	4b1b      	ldr	r3, [pc, #108]	; (800078c <MX_GPIO_Init+0x9c>)
 8000720:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000722:	4b1a      	ldr	r3, [pc, #104]	; (800078c <MX_GPIO_Init+0x9c>)
 8000724:	2120      	movs	r1, #32
 8000726:	430a      	orrs	r2, r1
 8000728:	635a      	str	r2, [r3, #52]	; 0x34
 800072a:	4b18      	ldr	r3, [pc, #96]	; (800078c <MX_GPIO_Init+0x9c>)
 800072c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800072e:	2220      	movs	r2, #32
 8000730:	4013      	ands	r3, r2
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000736:	4b15      	ldr	r3, [pc, #84]	; (800078c <MX_GPIO_Init+0x9c>)
 8000738:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800073a:	4b14      	ldr	r3, [pc, #80]	; (800078c <MX_GPIO_Init+0x9c>)
 800073c:	2101      	movs	r1, #1
 800073e:	430a      	orrs	r2, r1
 8000740:	635a      	str	r2, [r3, #52]	; 0x34
 8000742:	4b12      	ldr	r3, [pc, #72]	; (800078c <MX_GPIO_Init+0x9c>)
 8000744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000746:	2201      	movs	r2, #1
 8000748:	4013      	ands	r3, r2
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 800074e:	23a0      	movs	r3, #160	; 0xa0
 8000750:	05db      	lsls	r3, r3, #23
 8000752:	2200      	movs	r2, #0
 8000754:	2160      	movs	r1, #96	; 0x60
 8000756:	0018      	movs	r0, r3
 8000758:	f000 fbca 	bl	8000ef0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800075c:	0021      	movs	r1, r4
 800075e:	187b      	adds	r3, r7, r1
 8000760:	2260      	movs	r2, #96	; 0x60
 8000762:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000764:	187b      	adds	r3, r7, r1
 8000766:	2201      	movs	r2, #1
 8000768:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076a:	187b      	adds	r3, r7, r1
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000770:	187b      	adds	r3, r7, r1
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000776:	187a      	adds	r2, r7, r1
 8000778:	23a0      	movs	r3, #160	; 0xa0
 800077a:	05db      	lsls	r3, r3, #23
 800077c:	0011      	movs	r1, r2
 800077e:	0018      	movs	r0, r3
 8000780:	f000 fa52 	bl	8000c28 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000784:	46c0      	nop			; (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	b009      	add	sp, #36	; 0x24
 800078a:	bd90      	pop	{r4, r7, pc}
 800078c:	40021000 	.word	0x40021000

08000790 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a04      	ldr	r2, [pc, #16]	; (80007b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d101      	bne.n	80007a6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80007a2:	f000 f977 	bl	8000a94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007a6:	46c0      	nop			; (mov r8, r8)
 80007a8:	46bd      	mov	sp, r7
 80007aa:	b002      	add	sp, #8
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	46c0      	nop			; (mov r8, r8)
 80007b0:	40000400 	.word	0x40000400

080007b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b8:	b672      	cpsid	i
}
 80007ba:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007bc:	e7fe      	b.n	80007bc <Error_Handler+0x8>
	...

080007c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007c6:	4b0f      	ldr	r3, [pc, #60]	; (8000804 <HAL_MspInit+0x44>)
 80007c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007ca:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <HAL_MspInit+0x44>)
 80007cc:	2101      	movs	r1, #1
 80007ce:	430a      	orrs	r2, r1
 80007d0:	641a      	str	r2, [r3, #64]	; 0x40
 80007d2:	4b0c      	ldr	r3, [pc, #48]	; (8000804 <HAL_MspInit+0x44>)
 80007d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d6:	2201      	movs	r2, #1
 80007d8:	4013      	ands	r3, r2
 80007da:	607b      	str	r3, [r7, #4]
 80007dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007de:	4b09      	ldr	r3, [pc, #36]	; (8000804 <HAL_MspInit+0x44>)
 80007e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80007e2:	4b08      	ldr	r3, [pc, #32]	; (8000804 <HAL_MspInit+0x44>)
 80007e4:	2180      	movs	r1, #128	; 0x80
 80007e6:	0549      	lsls	r1, r1, #21
 80007e8:	430a      	orrs	r2, r1
 80007ea:	63da      	str	r2, [r3, #60]	; 0x3c
 80007ec:	4b05      	ldr	r3, [pc, #20]	; (8000804 <HAL_MspInit+0x44>)
 80007ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80007f0:	2380      	movs	r3, #128	; 0x80
 80007f2:	055b      	lsls	r3, r3, #21
 80007f4:	4013      	ands	r3, r2
 80007f6:	603b      	str	r3, [r7, #0]
 80007f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	46bd      	mov	sp, r7
 80007fe:	b002      	add	sp, #8
 8000800:	bd80      	pop	{r7, pc}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	40021000 	.word	0x40021000

08000808 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000808:	b590      	push	{r4, r7, lr}
 800080a:	b091      	sub	sp, #68	; 0x44
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000810:	232c      	movs	r3, #44	; 0x2c
 8000812:	18fb      	adds	r3, r7, r3
 8000814:	0018      	movs	r0, r3
 8000816:	2314      	movs	r3, #20
 8000818:	001a      	movs	r2, r3
 800081a:	2100      	movs	r1, #0
 800081c:	f004 fdc3 	bl	80053a6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000820:	2410      	movs	r4, #16
 8000822:	193b      	adds	r3, r7, r4
 8000824:	0018      	movs	r0, r3
 8000826:	231c      	movs	r3, #28
 8000828:	001a      	movs	r2, r3
 800082a:	2100      	movs	r1, #0
 800082c:	f004 fdbb 	bl	80053a6 <memset>
  if(huart->Instance==USART2)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a22      	ldr	r2, [pc, #136]	; (80008c0 <HAL_UART_MspInit+0xb8>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d13e      	bne.n	80008b8 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800083a:	193b      	adds	r3, r7, r4
 800083c:	2202      	movs	r2, #2
 800083e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000840:	193b      	adds	r3, r7, r4
 8000842:	2200      	movs	r2, #0
 8000844:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000846:	193b      	adds	r3, r7, r4
 8000848:	0018      	movs	r0, r3
 800084a:	f001 f8b9 	bl	80019c0 <HAL_RCCEx_PeriphCLKConfig>
 800084e:	1e03      	subs	r3, r0, #0
 8000850:	d001      	beq.n	8000856 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000852:	f7ff ffaf 	bl	80007b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000856:	4b1b      	ldr	r3, [pc, #108]	; (80008c4 <HAL_UART_MspInit+0xbc>)
 8000858:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800085a:	4b1a      	ldr	r3, [pc, #104]	; (80008c4 <HAL_UART_MspInit+0xbc>)
 800085c:	2180      	movs	r1, #128	; 0x80
 800085e:	0289      	lsls	r1, r1, #10
 8000860:	430a      	orrs	r2, r1
 8000862:	63da      	str	r2, [r3, #60]	; 0x3c
 8000864:	4b17      	ldr	r3, [pc, #92]	; (80008c4 <HAL_UART_MspInit+0xbc>)
 8000866:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000868:	2380      	movs	r3, #128	; 0x80
 800086a:	029b      	lsls	r3, r3, #10
 800086c:	4013      	ands	r3, r2
 800086e:	60fb      	str	r3, [r7, #12]
 8000870:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000872:	4b14      	ldr	r3, [pc, #80]	; (80008c4 <HAL_UART_MspInit+0xbc>)
 8000874:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000876:	4b13      	ldr	r3, [pc, #76]	; (80008c4 <HAL_UART_MspInit+0xbc>)
 8000878:	2101      	movs	r1, #1
 800087a:	430a      	orrs	r2, r1
 800087c:	635a      	str	r2, [r3, #52]	; 0x34
 800087e:	4b11      	ldr	r3, [pc, #68]	; (80008c4 <HAL_UART_MspInit+0xbc>)
 8000880:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000882:	2201      	movs	r2, #1
 8000884:	4013      	ands	r3, r2
 8000886:	60bb      	str	r3, [r7, #8]
 8000888:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800088a:	212c      	movs	r1, #44	; 0x2c
 800088c:	187b      	adds	r3, r7, r1
 800088e:	220c      	movs	r2, #12
 8000890:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000892:	187b      	adds	r3, r7, r1
 8000894:	2202      	movs	r2, #2
 8000896:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	187b      	adds	r3, r7, r1
 800089a:	2200      	movs	r2, #0
 800089c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	2200      	movs	r2, #0
 80008a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80008a4:	187b      	adds	r3, r7, r1
 80008a6:	2201      	movs	r2, #1
 80008a8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008aa:	187a      	adds	r2, r7, r1
 80008ac:	23a0      	movs	r3, #160	; 0xa0
 80008ae:	05db      	lsls	r3, r3, #23
 80008b0:	0011      	movs	r1, r2
 80008b2:	0018      	movs	r0, r3
 80008b4:	f000 f9b8 	bl	8000c28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008b8:	46c0      	nop			; (mov r8, r8)
 80008ba:	46bd      	mov	sp, r7
 80008bc:	b011      	add	sp, #68	; 0x44
 80008be:	bd90      	pop	{r4, r7, pc}
 80008c0:	40004400 	.word	0x40004400
 80008c4:	40021000 	.word	0x40021000

080008c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008c8:	b5b0      	push	{r4, r5, r7, lr}
 80008ca:	b08c      	sub	sp, #48	; 0x30
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80008d0:	232b      	movs	r3, #43	; 0x2b
 80008d2:	18fb      	adds	r3, r7, r3
 80008d4:	2200      	movs	r2, #0
 80008d6:	701a      	strb	r2, [r3, #0]

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80008d8:	4b37      	ldr	r3, [pc, #220]	; (80009b8 <HAL_InitTick+0xf0>)
 80008da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80008dc:	4b36      	ldr	r3, [pc, #216]	; (80009b8 <HAL_InitTick+0xf0>)
 80008de:	2102      	movs	r1, #2
 80008e0:	430a      	orrs	r2, r1
 80008e2:	63da      	str	r2, [r3, #60]	; 0x3c
 80008e4:	4b34      	ldr	r3, [pc, #208]	; (80009b8 <HAL_InitTick+0xf0>)
 80008e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80008e8:	2202      	movs	r2, #2
 80008ea:	4013      	ands	r3, r2
 80008ec:	60bb      	str	r3, [r7, #8]
 80008ee:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008f0:	230c      	movs	r3, #12
 80008f2:	18fa      	adds	r2, r7, r3
 80008f4:	2410      	movs	r4, #16
 80008f6:	193b      	adds	r3, r7, r4
 80008f8:	0011      	movs	r1, r2
 80008fa:	0018      	movs	r0, r3
 80008fc:	f001 f836 	bl	800196c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000900:	193b      	adds	r3, r7, r4
 8000902:	68db      	ldr	r3, [r3, #12]
 8000904:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000908:	2b00      	cmp	r3, #0
 800090a:	d104      	bne.n	8000916 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800090c:	f001 f818 	bl	8001940 <HAL_RCC_GetPCLK1Freq>
 8000910:	0003      	movs	r3, r0
 8000912:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000914:	e004      	b.n	8000920 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000916:	f001 f813 	bl	8001940 <HAL_RCC_GetPCLK1Freq>
 800091a:	0003      	movs	r3, r0
 800091c:	005b      	lsls	r3, r3, #1
 800091e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000922:	4926      	ldr	r1, [pc, #152]	; (80009bc <HAL_InitTick+0xf4>)
 8000924:	0018      	movs	r0, r3
 8000926:	f7ff fbef 	bl	8000108 <__udivsi3>
 800092a:	0003      	movs	r3, r0
 800092c:	3b01      	subs	r3, #1
 800092e:	623b      	str	r3, [r7, #32]

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8000930:	4b23      	ldr	r3, [pc, #140]	; (80009c0 <HAL_InitTick+0xf8>)
 8000932:	4a24      	ldr	r2, [pc, #144]	; (80009c4 <HAL_InitTick+0xfc>)
 8000934:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8000936:	4b22      	ldr	r3, [pc, #136]	; (80009c0 <HAL_InitTick+0xf8>)
 8000938:	4a23      	ldr	r2, [pc, #140]	; (80009c8 <HAL_InitTick+0x100>)
 800093a:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 800093c:	4b20      	ldr	r3, [pc, #128]	; (80009c0 <HAL_InitTick+0xf8>)
 800093e:	6a3a      	ldr	r2, [r7, #32]
 8000940:	605a      	str	r2, [r3, #4]
  htim3.Init.ClockDivision = 0;
 8000942:	4b1f      	ldr	r3, [pc, #124]	; (80009c0 <HAL_InitTick+0xf8>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000948:	4b1d      	ldr	r3, [pc, #116]	; (80009c0 <HAL_InitTick+0xf8>)
 800094a:	2200      	movs	r2, #0
 800094c:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800094e:	4b1c      	ldr	r3, [pc, #112]	; (80009c0 <HAL_InitTick+0xf8>)
 8000950:	2200      	movs	r2, #0
 8000952:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8000954:	252b      	movs	r5, #43	; 0x2b
 8000956:	197c      	adds	r4, r7, r5
 8000958:	4b19      	ldr	r3, [pc, #100]	; (80009c0 <HAL_InitTick+0xf8>)
 800095a:	0018      	movs	r0, r3
 800095c:	f001 f964 	bl	8001c28 <HAL_TIM_Base_Init>
 8000960:	0003      	movs	r3, r0
 8000962:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8000964:	197b      	adds	r3, r7, r5
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d11e      	bne.n	80009aa <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 800096c:	197c      	adds	r4, r7, r5
 800096e:	4b14      	ldr	r3, [pc, #80]	; (80009c0 <HAL_InitTick+0xf8>)
 8000970:	0018      	movs	r0, r3
 8000972:	f001 f9b9 	bl	8001ce8 <HAL_TIM_Base_Start_IT>
 8000976:	0003      	movs	r3, r0
 8000978:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 800097a:	197b      	adds	r3, r7, r5
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d113      	bne.n	80009aa <HAL_InitTick+0xe2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000982:	2010      	movs	r0, #16
 8000984:	f000 f93f 	bl	8000c06 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2b03      	cmp	r3, #3
 800098c:	d809      	bhi.n	80009a2 <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	2200      	movs	r2, #0
 8000992:	0019      	movs	r1, r3
 8000994:	2010      	movs	r0, #16
 8000996:	f000 f921 	bl	8000bdc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800099a:	4b0c      	ldr	r3, [pc, #48]	; (80009cc <HAL_InitTick+0x104>)
 800099c:	687a      	ldr	r2, [r7, #4]
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	e003      	b.n	80009aa <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 80009a2:	232b      	movs	r3, #43	; 0x2b
 80009a4:	18fb      	adds	r3, r7, r3
 80009a6:	2201      	movs	r2, #1
 80009a8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 80009aa:	232b      	movs	r3, #43	; 0x2b
 80009ac:	18fb      	adds	r3, r7, r3
 80009ae:	781b      	ldrb	r3, [r3, #0]
}
 80009b0:	0018      	movs	r0, r3
 80009b2:	46bd      	mov	sp, r7
 80009b4:	b00c      	add	sp, #48	; 0x30
 80009b6:	bdb0      	pop	{r4, r5, r7, pc}
 80009b8:	40021000 	.word	0x40021000
 80009bc:	000f4240 	.word	0x000f4240
 80009c0:	200000d4 	.word	0x200000d4
 80009c4:	40000400 	.word	0x40000400
 80009c8:	000003e7 	.word	0x000003e7
 80009cc:	20000004 	.word	0x20000004

080009d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009d4:	e7fe      	b.n	80009d4 <NMI_Handler+0x4>

080009d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009d6:	b580      	push	{r7, lr}
 80009d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009da:	e7fe      	b.n	80009da <HardFault_Handler+0x4>

080009dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80009e0:	4b03      	ldr	r3, [pc, #12]	; (80009f0 <TIM3_IRQHandler+0x14>)
 80009e2:	0018      	movs	r0, r3
 80009e4:	f001 f9d6 	bl	8001d94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80009e8:	46c0      	nop			; (mov r8, r8)
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	200000d4 	.word	0x200000d4

080009f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009f8:	46c0      	nop			; (mov r8, r8)
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
	...

08000a00 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a00:	480d      	ldr	r0, [pc, #52]	; (8000a38 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a02:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a04:	f7ff fff6 	bl	80009f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a08:	480c      	ldr	r0, [pc, #48]	; (8000a3c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a0a:	490d      	ldr	r1, [pc, #52]	; (8000a40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a0c:	4a0d      	ldr	r2, [pc, #52]	; (8000a44 <LoopForever+0xe>)
  movs r3, #0
 8000a0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a10:	e002      	b.n	8000a18 <LoopCopyDataInit>

08000a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a16:	3304      	adds	r3, #4

08000a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a1c:	d3f9      	bcc.n	8000a12 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a1e:	4a0a      	ldr	r2, [pc, #40]	; (8000a48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a20:	4c0a      	ldr	r4, [pc, #40]	; (8000a4c <LoopForever+0x16>)
  movs r3, #0
 8000a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a24:	e001      	b.n	8000a2a <LoopFillZerobss>

08000a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a28:	3204      	adds	r2, #4

08000a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a2c:	d3fb      	bcc.n	8000a26 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a2e:	f004 fc8d 	bl	800534c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000a32:	f7ff fd8d 	bl	8000550 <main>

08000a36 <LoopForever>:

LoopForever:
  b LoopForever
 8000a36:	e7fe      	b.n	8000a36 <LoopForever>
  ldr   r0, =_estack
 8000a38:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000a3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a40:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000a44:	080054d0 	.word	0x080054d0
  ldr r2, =_sbss
 8000a48:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000a4c:	20001c24 	.word	0x20001c24

08000a50 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a50:	e7fe      	b.n	8000a50 <ADC1_IRQHandler>
	...

08000a54 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a5a:	1dfb      	adds	r3, r7, #7
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a60:	4b0b      	ldr	r3, [pc, #44]	; (8000a90 <HAL_Init+0x3c>)
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	4b0a      	ldr	r3, [pc, #40]	; (8000a90 <HAL_Init+0x3c>)
 8000a66:	2180      	movs	r1, #128	; 0x80
 8000a68:	0049      	lsls	r1, r1, #1
 8000a6a:	430a      	orrs	r2, r1
 8000a6c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a6e:	2003      	movs	r0, #3
 8000a70:	f7ff ff2a 	bl	80008c8 <HAL_InitTick>
 8000a74:	1e03      	subs	r3, r0, #0
 8000a76:	d003      	beq.n	8000a80 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000a78:	1dfb      	adds	r3, r7, #7
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	701a      	strb	r2, [r3, #0]
 8000a7e:	e001      	b.n	8000a84 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000a80:	f7ff fe9e 	bl	80007c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a84:	1dfb      	adds	r3, r7, #7
 8000a86:	781b      	ldrb	r3, [r3, #0]
}
 8000a88:	0018      	movs	r0, r3
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	b002      	add	sp, #8
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	40022000 	.word	0x40022000

08000a94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a98:	4b05      	ldr	r3, [pc, #20]	; (8000ab0 <HAL_IncTick+0x1c>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	001a      	movs	r2, r3
 8000a9e:	4b05      	ldr	r3, [pc, #20]	; (8000ab4 <HAL_IncTick+0x20>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	18d2      	adds	r2, r2, r3
 8000aa4:	4b03      	ldr	r3, [pc, #12]	; (8000ab4 <HAL_IncTick+0x20>)
 8000aa6:	601a      	str	r2, [r3, #0]
}
 8000aa8:	46c0      	nop			; (mov r8, r8)
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	20000008 	.word	0x20000008
 8000ab4:	20000120 	.word	0x20000120

08000ab8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  return uwTick;
 8000abc:	4b02      	ldr	r3, [pc, #8]	; (8000ac8 <HAL_GetTick+0x10>)
 8000abe:	681b      	ldr	r3, [r3, #0]
}
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	20000120 	.word	0x20000120

08000acc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	0002      	movs	r2, r0
 8000ad4:	1dfb      	adds	r3, r7, #7
 8000ad6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ad8:	1dfb      	adds	r3, r7, #7
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b7f      	cmp	r3, #127	; 0x7f
 8000ade:	d809      	bhi.n	8000af4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ae0:	1dfb      	adds	r3, r7, #7
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	001a      	movs	r2, r3
 8000ae6:	231f      	movs	r3, #31
 8000ae8:	401a      	ands	r2, r3
 8000aea:	4b04      	ldr	r3, [pc, #16]	; (8000afc <__NVIC_EnableIRQ+0x30>)
 8000aec:	2101      	movs	r1, #1
 8000aee:	4091      	lsls	r1, r2
 8000af0:	000a      	movs	r2, r1
 8000af2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000af4:	46c0      	nop			; (mov r8, r8)
 8000af6:	46bd      	mov	sp, r7
 8000af8:	b002      	add	sp, #8
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	e000e100 	.word	0xe000e100

08000b00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b00:	b590      	push	{r4, r7, lr}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	0002      	movs	r2, r0
 8000b08:	6039      	str	r1, [r7, #0]
 8000b0a:	1dfb      	adds	r3, r7, #7
 8000b0c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b0e:	1dfb      	adds	r3, r7, #7
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	2b7f      	cmp	r3, #127	; 0x7f
 8000b14:	d828      	bhi.n	8000b68 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b16:	4a2f      	ldr	r2, [pc, #188]	; (8000bd4 <__NVIC_SetPriority+0xd4>)
 8000b18:	1dfb      	adds	r3, r7, #7
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	b25b      	sxtb	r3, r3
 8000b1e:	089b      	lsrs	r3, r3, #2
 8000b20:	33c0      	adds	r3, #192	; 0xc0
 8000b22:	009b      	lsls	r3, r3, #2
 8000b24:	589b      	ldr	r3, [r3, r2]
 8000b26:	1dfa      	adds	r2, r7, #7
 8000b28:	7812      	ldrb	r2, [r2, #0]
 8000b2a:	0011      	movs	r1, r2
 8000b2c:	2203      	movs	r2, #3
 8000b2e:	400a      	ands	r2, r1
 8000b30:	00d2      	lsls	r2, r2, #3
 8000b32:	21ff      	movs	r1, #255	; 0xff
 8000b34:	4091      	lsls	r1, r2
 8000b36:	000a      	movs	r2, r1
 8000b38:	43d2      	mvns	r2, r2
 8000b3a:	401a      	ands	r2, r3
 8000b3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	019b      	lsls	r3, r3, #6
 8000b42:	22ff      	movs	r2, #255	; 0xff
 8000b44:	401a      	ands	r2, r3
 8000b46:	1dfb      	adds	r3, r7, #7
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	4003      	ands	r3, r0
 8000b50:	00db      	lsls	r3, r3, #3
 8000b52:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b54:	481f      	ldr	r0, [pc, #124]	; (8000bd4 <__NVIC_SetPriority+0xd4>)
 8000b56:	1dfb      	adds	r3, r7, #7
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	b25b      	sxtb	r3, r3
 8000b5c:	089b      	lsrs	r3, r3, #2
 8000b5e:	430a      	orrs	r2, r1
 8000b60:	33c0      	adds	r3, #192	; 0xc0
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b66:	e031      	b.n	8000bcc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b68:	4a1b      	ldr	r2, [pc, #108]	; (8000bd8 <__NVIC_SetPriority+0xd8>)
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	0019      	movs	r1, r3
 8000b70:	230f      	movs	r3, #15
 8000b72:	400b      	ands	r3, r1
 8000b74:	3b08      	subs	r3, #8
 8000b76:	089b      	lsrs	r3, r3, #2
 8000b78:	3306      	adds	r3, #6
 8000b7a:	009b      	lsls	r3, r3, #2
 8000b7c:	18d3      	adds	r3, r2, r3
 8000b7e:	3304      	adds	r3, #4
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	1dfa      	adds	r2, r7, #7
 8000b84:	7812      	ldrb	r2, [r2, #0]
 8000b86:	0011      	movs	r1, r2
 8000b88:	2203      	movs	r2, #3
 8000b8a:	400a      	ands	r2, r1
 8000b8c:	00d2      	lsls	r2, r2, #3
 8000b8e:	21ff      	movs	r1, #255	; 0xff
 8000b90:	4091      	lsls	r1, r2
 8000b92:	000a      	movs	r2, r1
 8000b94:	43d2      	mvns	r2, r2
 8000b96:	401a      	ands	r2, r3
 8000b98:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	019b      	lsls	r3, r3, #6
 8000b9e:	22ff      	movs	r2, #255	; 0xff
 8000ba0:	401a      	ands	r2, r3
 8000ba2:	1dfb      	adds	r3, r7, #7
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	2303      	movs	r3, #3
 8000baa:	4003      	ands	r3, r0
 8000bac:	00db      	lsls	r3, r3, #3
 8000bae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bb0:	4809      	ldr	r0, [pc, #36]	; (8000bd8 <__NVIC_SetPriority+0xd8>)
 8000bb2:	1dfb      	adds	r3, r7, #7
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	001c      	movs	r4, r3
 8000bb8:	230f      	movs	r3, #15
 8000bba:	4023      	ands	r3, r4
 8000bbc:	3b08      	subs	r3, #8
 8000bbe:	089b      	lsrs	r3, r3, #2
 8000bc0:	430a      	orrs	r2, r1
 8000bc2:	3306      	adds	r3, #6
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	18c3      	adds	r3, r0, r3
 8000bc8:	3304      	adds	r3, #4
 8000bca:	601a      	str	r2, [r3, #0]
}
 8000bcc:	46c0      	nop			; (mov r8, r8)
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	b003      	add	sp, #12
 8000bd2:	bd90      	pop	{r4, r7, pc}
 8000bd4:	e000e100 	.word	0xe000e100
 8000bd8:	e000ed00 	.word	0xe000ed00

08000bdc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b084      	sub	sp, #16
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	60b9      	str	r1, [r7, #8]
 8000be4:	607a      	str	r2, [r7, #4]
 8000be6:	210f      	movs	r1, #15
 8000be8:	187b      	adds	r3, r7, r1
 8000bea:	1c02      	adds	r2, r0, #0
 8000bec:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000bee:	68ba      	ldr	r2, [r7, #8]
 8000bf0:	187b      	adds	r3, r7, r1
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	b25b      	sxtb	r3, r3
 8000bf6:	0011      	movs	r1, r2
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	f7ff ff81 	bl	8000b00 <__NVIC_SetPriority>
}
 8000bfe:	46c0      	nop			; (mov r8, r8)
 8000c00:	46bd      	mov	sp, r7
 8000c02:	b004      	add	sp, #16
 8000c04:	bd80      	pop	{r7, pc}

08000c06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	b082      	sub	sp, #8
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	0002      	movs	r2, r0
 8000c0e:	1dfb      	adds	r3, r7, #7
 8000c10:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c12:	1dfb      	adds	r3, r7, #7
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	b25b      	sxtb	r3, r3
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f7ff ff57 	bl	8000acc <__NVIC_EnableIRQ>
}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	46bd      	mov	sp, r7
 8000c22:	b002      	add	sp, #8
 8000c24:	bd80      	pop	{r7, pc}
	...

08000c28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b086      	sub	sp, #24
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c32:	2300      	movs	r3, #0
 8000c34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c36:	e147      	b.n	8000ec8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	697a      	ldr	r2, [r7, #20]
 8000c40:	4091      	lsls	r1, r2
 8000c42:	000a      	movs	r2, r1
 8000c44:	4013      	ands	r3, r2
 8000c46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d100      	bne.n	8000c50 <HAL_GPIO_Init+0x28>
 8000c4e:	e138      	b.n	8000ec2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	2203      	movs	r2, #3
 8000c56:	4013      	ands	r3, r2
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d005      	beq.n	8000c68 <HAL_GPIO_Init+0x40>
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	2203      	movs	r2, #3
 8000c62:	4013      	ands	r3, r2
 8000c64:	2b02      	cmp	r3, #2
 8000c66:	d130      	bne.n	8000cca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	689b      	ldr	r3, [r3, #8]
 8000c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	2203      	movs	r2, #3
 8000c74:	409a      	lsls	r2, r3
 8000c76:	0013      	movs	r3, r2
 8000c78:	43da      	mvns	r2, r3
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	68da      	ldr	r2, [r3, #12]
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	005b      	lsls	r3, r3, #1
 8000c88:	409a      	lsls	r2, r3
 8000c8a:	0013      	movs	r3, r2
 8000c8c:	693a      	ldr	r2, [r7, #16]
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	693a      	ldr	r2, [r7, #16]
 8000c96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	409a      	lsls	r2, r3
 8000ca4:	0013      	movs	r3, r2
 8000ca6:	43da      	mvns	r2, r3
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	4013      	ands	r3, r2
 8000cac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	091b      	lsrs	r3, r3, #4
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	401a      	ands	r2, r3
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	409a      	lsls	r2, r3
 8000cbc:	0013      	movs	r3, r2
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	693a      	ldr	r2, [r7, #16]
 8000cc8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	2203      	movs	r2, #3
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	2b03      	cmp	r3, #3
 8000cd4:	d017      	beq.n	8000d06 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	68db      	ldr	r3, [r3, #12]
 8000cda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	005b      	lsls	r3, r3, #1
 8000ce0:	2203      	movs	r2, #3
 8000ce2:	409a      	lsls	r2, r3
 8000ce4:	0013      	movs	r3, r2
 8000ce6:	43da      	mvns	r2, r3
 8000ce8:	693b      	ldr	r3, [r7, #16]
 8000cea:	4013      	ands	r3, r2
 8000cec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	689a      	ldr	r2, [r3, #8]
 8000cf2:	697b      	ldr	r3, [r7, #20]
 8000cf4:	005b      	lsls	r3, r3, #1
 8000cf6:	409a      	lsls	r2, r3
 8000cf8:	0013      	movs	r3, r2
 8000cfa:	693a      	ldr	r2, [r7, #16]
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	693a      	ldr	r2, [r7, #16]
 8000d04:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	2203      	movs	r2, #3
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d123      	bne.n	8000d5a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	08da      	lsrs	r2, r3, #3
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	3208      	adds	r2, #8
 8000d1a:	0092      	lsls	r2, r2, #2
 8000d1c:	58d3      	ldr	r3, [r2, r3]
 8000d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	2207      	movs	r2, #7
 8000d24:	4013      	ands	r3, r2
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	220f      	movs	r2, #15
 8000d2a:	409a      	lsls	r2, r3
 8000d2c:	0013      	movs	r3, r2
 8000d2e:	43da      	mvns	r2, r3
 8000d30:	693b      	ldr	r3, [r7, #16]
 8000d32:	4013      	ands	r3, r2
 8000d34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	691a      	ldr	r2, [r3, #16]
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	2107      	movs	r1, #7
 8000d3e:	400b      	ands	r3, r1
 8000d40:	009b      	lsls	r3, r3, #2
 8000d42:	409a      	lsls	r2, r3
 8000d44:	0013      	movs	r3, r2
 8000d46:	693a      	ldr	r2, [r7, #16]
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	08da      	lsrs	r2, r3, #3
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	3208      	adds	r2, #8
 8000d54:	0092      	lsls	r2, r2, #2
 8000d56:	6939      	ldr	r1, [r7, #16]
 8000d58:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	2203      	movs	r2, #3
 8000d66:	409a      	lsls	r2, r3
 8000d68:	0013      	movs	r3, r2
 8000d6a:	43da      	mvns	r2, r3
 8000d6c:	693b      	ldr	r3, [r7, #16]
 8000d6e:	4013      	ands	r3, r2
 8000d70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	2203      	movs	r2, #3
 8000d78:	401a      	ands	r2, r3
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	409a      	lsls	r2, r3
 8000d80:	0013      	movs	r3, r2
 8000d82:	693a      	ldr	r2, [r7, #16]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	685a      	ldr	r2, [r3, #4]
 8000d92:	23c0      	movs	r3, #192	; 0xc0
 8000d94:	029b      	lsls	r3, r3, #10
 8000d96:	4013      	ands	r3, r2
 8000d98:	d100      	bne.n	8000d9c <HAL_GPIO_Init+0x174>
 8000d9a:	e092      	b.n	8000ec2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000d9c:	4a50      	ldr	r2, [pc, #320]	; (8000ee0 <HAL_GPIO_Init+0x2b8>)
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	089b      	lsrs	r3, r3, #2
 8000da2:	3318      	adds	r3, #24
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	589b      	ldr	r3, [r3, r2]
 8000da8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	2203      	movs	r2, #3
 8000dae:	4013      	ands	r3, r2
 8000db0:	00db      	lsls	r3, r3, #3
 8000db2:	220f      	movs	r2, #15
 8000db4:	409a      	lsls	r2, r3
 8000db6:	0013      	movs	r3, r2
 8000db8:	43da      	mvns	r2, r3
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000dc0:	687a      	ldr	r2, [r7, #4]
 8000dc2:	23a0      	movs	r3, #160	; 0xa0
 8000dc4:	05db      	lsls	r3, r3, #23
 8000dc6:	429a      	cmp	r2, r3
 8000dc8:	d013      	beq.n	8000df2 <HAL_GPIO_Init+0x1ca>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	4a45      	ldr	r2, [pc, #276]	; (8000ee4 <HAL_GPIO_Init+0x2bc>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d00d      	beq.n	8000dee <HAL_GPIO_Init+0x1c6>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	4a44      	ldr	r2, [pc, #272]	; (8000ee8 <HAL_GPIO_Init+0x2c0>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d007      	beq.n	8000dea <HAL_GPIO_Init+0x1c2>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	4a43      	ldr	r2, [pc, #268]	; (8000eec <HAL_GPIO_Init+0x2c4>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d101      	bne.n	8000de6 <HAL_GPIO_Init+0x1be>
 8000de2:	2303      	movs	r3, #3
 8000de4:	e006      	b.n	8000df4 <HAL_GPIO_Init+0x1cc>
 8000de6:	2305      	movs	r3, #5
 8000de8:	e004      	b.n	8000df4 <HAL_GPIO_Init+0x1cc>
 8000dea:	2302      	movs	r3, #2
 8000dec:	e002      	b.n	8000df4 <HAL_GPIO_Init+0x1cc>
 8000dee:	2301      	movs	r3, #1
 8000df0:	e000      	b.n	8000df4 <HAL_GPIO_Init+0x1cc>
 8000df2:	2300      	movs	r3, #0
 8000df4:	697a      	ldr	r2, [r7, #20]
 8000df6:	2103      	movs	r1, #3
 8000df8:	400a      	ands	r2, r1
 8000dfa:	00d2      	lsls	r2, r2, #3
 8000dfc:	4093      	lsls	r3, r2
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000e04:	4936      	ldr	r1, [pc, #216]	; (8000ee0 <HAL_GPIO_Init+0x2b8>)
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	089b      	lsrs	r3, r3, #2
 8000e0a:	3318      	adds	r3, #24
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000e12:	4b33      	ldr	r3, [pc, #204]	; (8000ee0 <HAL_GPIO_Init+0x2b8>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	43da      	mvns	r2, r3
 8000e1c:	693b      	ldr	r3, [r7, #16]
 8000e1e:	4013      	ands	r3, r2
 8000e20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685a      	ldr	r2, [r3, #4]
 8000e26:	2380      	movs	r3, #128	; 0x80
 8000e28:	035b      	lsls	r3, r3, #13
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	d003      	beq.n	8000e36 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e36:	4b2a      	ldr	r3, [pc, #168]	; (8000ee0 <HAL_GPIO_Init+0x2b8>)
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000e3c:	4b28      	ldr	r3, [pc, #160]	; (8000ee0 <HAL_GPIO_Init+0x2b8>)
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	43da      	mvns	r2, r3
 8000e46:	693b      	ldr	r3, [r7, #16]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685a      	ldr	r2, [r3, #4]
 8000e50:	2380      	movs	r3, #128	; 0x80
 8000e52:	039b      	lsls	r3, r3, #14
 8000e54:	4013      	ands	r3, r2
 8000e56:	d003      	beq.n	8000e60 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e60:	4b1f      	ldr	r3, [pc, #124]	; (8000ee0 <HAL_GPIO_Init+0x2b8>)
 8000e62:	693a      	ldr	r2, [r7, #16]
 8000e64:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000e66:	4a1e      	ldr	r2, [pc, #120]	; (8000ee0 <HAL_GPIO_Init+0x2b8>)
 8000e68:	2384      	movs	r3, #132	; 0x84
 8000e6a:	58d3      	ldr	r3, [r2, r3]
 8000e6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	43da      	mvns	r2, r3
 8000e72:	693b      	ldr	r3, [r7, #16]
 8000e74:	4013      	ands	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	685a      	ldr	r2, [r3, #4]
 8000e7c:	2380      	movs	r3, #128	; 0x80
 8000e7e:	029b      	lsls	r3, r3, #10
 8000e80:	4013      	ands	r3, r2
 8000e82:	d003      	beq.n	8000e8c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000e84:	693a      	ldr	r2, [r7, #16]
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e8c:	4914      	ldr	r1, [pc, #80]	; (8000ee0 <HAL_GPIO_Init+0x2b8>)
 8000e8e:	2284      	movs	r2, #132	; 0x84
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000e94:	4a12      	ldr	r2, [pc, #72]	; (8000ee0 <HAL_GPIO_Init+0x2b8>)
 8000e96:	2380      	movs	r3, #128	; 0x80
 8000e98:	58d3      	ldr	r3, [r2, r3]
 8000e9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	43da      	mvns	r2, r3
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685a      	ldr	r2, [r3, #4]
 8000eaa:	2380      	movs	r3, #128	; 0x80
 8000eac:	025b      	lsls	r3, r3, #9
 8000eae:	4013      	ands	r3, r2
 8000eb0:	d003      	beq.n	8000eba <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000eba:	4909      	ldr	r1, [pc, #36]	; (8000ee0 <HAL_GPIO_Init+0x2b8>)
 8000ebc:	2280      	movs	r2, #128	; 0x80
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	40da      	lsrs	r2, r3
 8000ed0:	1e13      	subs	r3, r2, #0
 8000ed2:	d000      	beq.n	8000ed6 <HAL_GPIO_Init+0x2ae>
 8000ed4:	e6b0      	b.n	8000c38 <HAL_GPIO_Init+0x10>
  }
}
 8000ed6:	46c0      	nop			; (mov r8, r8)
 8000ed8:	46c0      	nop			; (mov r8, r8)
 8000eda:	46bd      	mov	sp, r7
 8000edc:	b006      	add	sp, #24
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40021800 	.word	0x40021800
 8000ee4:	50000400 	.word	0x50000400
 8000ee8:	50000800 	.word	0x50000800
 8000eec:	50000c00 	.word	0x50000c00

08000ef0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	0008      	movs	r0, r1
 8000efa:	0011      	movs	r1, r2
 8000efc:	1cbb      	adds	r3, r7, #2
 8000efe:	1c02      	adds	r2, r0, #0
 8000f00:	801a      	strh	r2, [r3, #0]
 8000f02:	1c7b      	adds	r3, r7, #1
 8000f04:	1c0a      	adds	r2, r1, #0
 8000f06:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f08:	1c7b      	adds	r3, r7, #1
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d004      	beq.n	8000f1a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f10:	1cbb      	adds	r3, r7, #2
 8000f12:	881a      	ldrh	r2, [r3, #0]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f18:	e003      	b.n	8000f22 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f1a:	1cbb      	adds	r3, r7, #2
 8000f1c:	881a      	ldrh	r2, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f22:	46c0      	nop			; (mov r8, r8)
 8000f24:	46bd      	mov	sp, r7
 8000f26:	b002      	add	sp, #8
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b084      	sub	sp, #16
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
 8000f32:	000a      	movs	r2, r1
 8000f34:	1cbb      	adds	r3, r7, #2
 8000f36:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	695b      	ldr	r3, [r3, #20]
 8000f3c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f3e:	1cbb      	adds	r3, r7, #2
 8000f40:	881b      	ldrh	r3, [r3, #0]
 8000f42:	68fa      	ldr	r2, [r7, #12]
 8000f44:	4013      	ands	r3, r2
 8000f46:	041a      	lsls	r2, r3, #16
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	43db      	mvns	r3, r3
 8000f4c:	1cb9      	adds	r1, r7, #2
 8000f4e:	8809      	ldrh	r1, [r1, #0]
 8000f50:	400b      	ands	r3, r1
 8000f52:	431a      	orrs	r2, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	619a      	str	r2, [r3, #24]
}
 8000f58:	46c0      	nop			; (mov r8, r8)
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	b004      	add	sp, #16
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000f68:	4b19      	ldr	r3, [pc, #100]	; (8000fd0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a19      	ldr	r2, [pc, #100]	; (8000fd4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000f6e:	4013      	ands	r3, r2
 8000f70:	0019      	movs	r1, r3
 8000f72:	4b17      	ldr	r3, [pc, #92]	; (8000fd0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000f74:	687a      	ldr	r2, [r7, #4]
 8000f76:	430a      	orrs	r2, r1
 8000f78:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f7a:	687a      	ldr	r2, [r7, #4]
 8000f7c:	2380      	movs	r3, #128	; 0x80
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d11f      	bne.n	8000fc4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000f84:	4b14      	ldr	r3, [pc, #80]	; (8000fd8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	0013      	movs	r3, r2
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	189b      	adds	r3, r3, r2
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	4912      	ldr	r1, [pc, #72]	; (8000fdc <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000f92:	0018      	movs	r0, r3
 8000f94:	f7ff f8b8 	bl	8000108 <__udivsi3>
 8000f98:	0003      	movs	r3, r0
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f9e:	e008      	b.n	8000fb2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d003      	beq.n	8000fae <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	3b01      	subs	r3, #1
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	e001      	b.n	8000fb2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	e009      	b.n	8000fc6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000fb2:	4b07      	ldr	r3, [pc, #28]	; (8000fd0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000fb4:	695a      	ldr	r2, [r3, #20]
 8000fb6:	2380      	movs	r3, #128	; 0x80
 8000fb8:	00db      	lsls	r3, r3, #3
 8000fba:	401a      	ands	r2, r3
 8000fbc:	2380      	movs	r3, #128	; 0x80
 8000fbe:	00db      	lsls	r3, r3, #3
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d0ed      	beq.n	8000fa0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000fc4:	2300      	movs	r3, #0
}
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	b004      	add	sp, #16
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	46c0      	nop			; (mov r8, r8)
 8000fd0:	40007000 	.word	0x40007000
 8000fd4:	fffff9ff 	.word	0xfffff9ff
 8000fd8:	20000000 	.word	0x20000000
 8000fdc:	000f4240 	.word	0x000f4240

08000fe0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000fe4:	4b03      	ldr	r3, [pc, #12]	; (8000ff4 <LL_RCC_GetAPB1Prescaler+0x14>)
 8000fe6:	689a      	ldr	r2, [r3, #8]
 8000fe8:	23e0      	movs	r3, #224	; 0xe0
 8000fea:	01db      	lsls	r3, r3, #7
 8000fec:	4013      	ands	r3, r2
}
 8000fee:	0018      	movs	r0, r3
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	40021000 	.word	0x40021000

08000ff8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d101      	bne.n	800100a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e2f3      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	2201      	movs	r2, #1
 8001010:	4013      	ands	r3, r2
 8001012:	d100      	bne.n	8001016 <HAL_RCC_OscConfig+0x1e>
 8001014:	e07c      	b.n	8001110 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001016:	4bc3      	ldr	r3, [pc, #780]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	2238      	movs	r2, #56	; 0x38
 800101c:	4013      	ands	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001020:	4bc0      	ldr	r3, [pc, #768]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	2203      	movs	r2, #3
 8001026:	4013      	ands	r3, r2
 8001028:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800102a:	69bb      	ldr	r3, [r7, #24]
 800102c:	2b10      	cmp	r3, #16
 800102e:	d102      	bne.n	8001036 <HAL_RCC_OscConfig+0x3e>
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	2b03      	cmp	r3, #3
 8001034:	d002      	beq.n	800103c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001036:	69bb      	ldr	r3, [r7, #24]
 8001038:	2b08      	cmp	r3, #8
 800103a:	d10b      	bne.n	8001054 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800103c:	4bb9      	ldr	r3, [pc, #740]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	2380      	movs	r3, #128	; 0x80
 8001042:	029b      	lsls	r3, r3, #10
 8001044:	4013      	ands	r3, r2
 8001046:	d062      	beq.n	800110e <HAL_RCC_OscConfig+0x116>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d15e      	bne.n	800110e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001050:	2301      	movs	r3, #1
 8001052:	e2ce      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	685a      	ldr	r2, [r3, #4]
 8001058:	2380      	movs	r3, #128	; 0x80
 800105a:	025b      	lsls	r3, r3, #9
 800105c:	429a      	cmp	r2, r3
 800105e:	d107      	bne.n	8001070 <HAL_RCC_OscConfig+0x78>
 8001060:	4bb0      	ldr	r3, [pc, #704]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4baf      	ldr	r3, [pc, #700]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001066:	2180      	movs	r1, #128	; 0x80
 8001068:	0249      	lsls	r1, r1, #9
 800106a:	430a      	orrs	r2, r1
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	e020      	b.n	80010b2 <HAL_RCC_OscConfig+0xba>
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	685a      	ldr	r2, [r3, #4]
 8001074:	23a0      	movs	r3, #160	; 0xa0
 8001076:	02db      	lsls	r3, r3, #11
 8001078:	429a      	cmp	r2, r3
 800107a:	d10e      	bne.n	800109a <HAL_RCC_OscConfig+0xa2>
 800107c:	4ba9      	ldr	r3, [pc, #676]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	4ba8      	ldr	r3, [pc, #672]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001082:	2180      	movs	r1, #128	; 0x80
 8001084:	02c9      	lsls	r1, r1, #11
 8001086:	430a      	orrs	r2, r1
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	4ba6      	ldr	r3, [pc, #664]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	4ba5      	ldr	r3, [pc, #660]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001090:	2180      	movs	r1, #128	; 0x80
 8001092:	0249      	lsls	r1, r1, #9
 8001094:	430a      	orrs	r2, r1
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	e00b      	b.n	80010b2 <HAL_RCC_OscConfig+0xba>
 800109a:	4ba2      	ldr	r3, [pc, #648]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	4ba1      	ldr	r3, [pc, #644]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 80010a0:	49a1      	ldr	r1, [pc, #644]	; (8001328 <HAL_RCC_OscConfig+0x330>)
 80010a2:	400a      	ands	r2, r1
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	4b9f      	ldr	r3, [pc, #636]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	4b9e      	ldr	r3, [pc, #632]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 80010ac:	499f      	ldr	r1, [pc, #636]	; (800132c <HAL_RCC_OscConfig+0x334>)
 80010ae:	400a      	ands	r2, r1
 80010b0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d014      	beq.n	80010e4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010ba:	f7ff fcfd 	bl	8000ab8 <HAL_GetTick>
 80010be:	0003      	movs	r3, r0
 80010c0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010c2:	e008      	b.n	80010d6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010c4:	f7ff fcf8 	bl	8000ab8 <HAL_GetTick>
 80010c8:	0002      	movs	r2, r0
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	2b64      	cmp	r3, #100	; 0x64
 80010d0:	d901      	bls.n	80010d6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80010d2:	2303      	movs	r3, #3
 80010d4:	e28d      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010d6:	4b93      	ldr	r3, [pc, #588]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	2380      	movs	r3, #128	; 0x80
 80010dc:	029b      	lsls	r3, r3, #10
 80010de:	4013      	ands	r3, r2
 80010e0:	d0f0      	beq.n	80010c4 <HAL_RCC_OscConfig+0xcc>
 80010e2:	e015      	b.n	8001110 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010e4:	f7ff fce8 	bl	8000ab8 <HAL_GetTick>
 80010e8:	0003      	movs	r3, r0
 80010ea:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80010ec:	e008      	b.n	8001100 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010ee:	f7ff fce3 	bl	8000ab8 <HAL_GetTick>
 80010f2:	0002      	movs	r2, r0
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	2b64      	cmp	r3, #100	; 0x64
 80010fa:	d901      	bls.n	8001100 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80010fc:	2303      	movs	r3, #3
 80010fe:	e278      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001100:	4b88      	ldr	r3, [pc, #544]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	2380      	movs	r3, #128	; 0x80
 8001106:	029b      	lsls	r3, r3, #10
 8001108:	4013      	ands	r3, r2
 800110a:	d1f0      	bne.n	80010ee <HAL_RCC_OscConfig+0xf6>
 800110c:	e000      	b.n	8001110 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800110e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2202      	movs	r2, #2
 8001116:	4013      	ands	r3, r2
 8001118:	d100      	bne.n	800111c <HAL_RCC_OscConfig+0x124>
 800111a:	e099      	b.n	8001250 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800111c:	4b81      	ldr	r3, [pc, #516]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 800111e:	689b      	ldr	r3, [r3, #8]
 8001120:	2238      	movs	r2, #56	; 0x38
 8001122:	4013      	ands	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001126:	4b7f      	ldr	r3, [pc, #508]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001128:	68db      	ldr	r3, [r3, #12]
 800112a:	2203      	movs	r2, #3
 800112c:	4013      	ands	r3, r2
 800112e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	2b10      	cmp	r3, #16
 8001134:	d102      	bne.n	800113c <HAL_RCC_OscConfig+0x144>
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	2b02      	cmp	r3, #2
 800113a:	d002      	beq.n	8001142 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d135      	bne.n	80011ae <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001142:	4b78      	ldr	r3, [pc, #480]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	2380      	movs	r3, #128	; 0x80
 8001148:	00db      	lsls	r3, r3, #3
 800114a:	4013      	ands	r3, r2
 800114c:	d005      	beq.n	800115a <HAL_RCC_OscConfig+0x162>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d101      	bne.n	800115a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001156:	2301      	movs	r3, #1
 8001158:	e24b      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800115a:	4b72      	ldr	r3, [pc, #456]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	4a74      	ldr	r2, [pc, #464]	; (8001330 <HAL_RCC_OscConfig+0x338>)
 8001160:	4013      	ands	r3, r2
 8001162:	0019      	movs	r1, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	695b      	ldr	r3, [r3, #20]
 8001168:	021a      	lsls	r2, r3, #8
 800116a:	4b6e      	ldr	r3, [pc, #440]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 800116c:	430a      	orrs	r2, r1
 800116e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d112      	bne.n	800119c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001176:	4b6b      	ldr	r3, [pc, #428]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a6e      	ldr	r2, [pc, #440]	; (8001334 <HAL_RCC_OscConfig+0x33c>)
 800117c:	4013      	ands	r3, r2
 800117e:	0019      	movs	r1, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	691a      	ldr	r2, [r3, #16]
 8001184:	4b67      	ldr	r3, [pc, #412]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001186:	430a      	orrs	r2, r1
 8001188:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800118a:	4b66      	ldr	r3, [pc, #408]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	0adb      	lsrs	r3, r3, #11
 8001190:	2207      	movs	r2, #7
 8001192:	4013      	ands	r3, r2
 8001194:	4a68      	ldr	r2, [pc, #416]	; (8001338 <HAL_RCC_OscConfig+0x340>)
 8001196:	40da      	lsrs	r2, r3
 8001198:	4b68      	ldr	r3, [pc, #416]	; (800133c <HAL_RCC_OscConfig+0x344>)
 800119a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800119c:	4b68      	ldr	r3, [pc, #416]	; (8001340 <HAL_RCC_OscConfig+0x348>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	0018      	movs	r0, r3
 80011a2:	f7ff fb91 	bl	80008c8 <HAL_InitTick>
 80011a6:	1e03      	subs	r3, r0, #0
 80011a8:	d051      	beq.n	800124e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e221      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	68db      	ldr	r3, [r3, #12]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d030      	beq.n	8001218 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80011b6:	4b5b      	ldr	r3, [pc, #364]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a5e      	ldr	r2, [pc, #376]	; (8001334 <HAL_RCC_OscConfig+0x33c>)
 80011bc:	4013      	ands	r3, r2
 80011be:	0019      	movs	r1, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	691a      	ldr	r2, [r3, #16]
 80011c4:	4b57      	ldr	r3, [pc, #348]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 80011c6:	430a      	orrs	r2, r1
 80011c8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80011ca:	4b56      	ldr	r3, [pc, #344]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	4b55      	ldr	r3, [pc, #340]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 80011d0:	2180      	movs	r1, #128	; 0x80
 80011d2:	0049      	lsls	r1, r1, #1
 80011d4:	430a      	orrs	r2, r1
 80011d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011d8:	f7ff fc6e 	bl	8000ab8 <HAL_GetTick>
 80011dc:	0003      	movs	r3, r0
 80011de:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011e0:	e008      	b.n	80011f4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011e2:	f7ff fc69 	bl	8000ab8 <HAL_GetTick>
 80011e6:	0002      	movs	r2, r0
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	d901      	bls.n	80011f4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80011f0:	2303      	movs	r3, #3
 80011f2:	e1fe      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011f4:	4b4b      	ldr	r3, [pc, #300]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	2380      	movs	r3, #128	; 0x80
 80011fa:	00db      	lsls	r3, r3, #3
 80011fc:	4013      	ands	r3, r2
 80011fe:	d0f0      	beq.n	80011e2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001200:	4b48      	ldr	r3, [pc, #288]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	4a4a      	ldr	r2, [pc, #296]	; (8001330 <HAL_RCC_OscConfig+0x338>)
 8001206:	4013      	ands	r3, r2
 8001208:	0019      	movs	r1, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	695b      	ldr	r3, [r3, #20]
 800120e:	021a      	lsls	r2, r3, #8
 8001210:	4b44      	ldr	r3, [pc, #272]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001212:	430a      	orrs	r2, r1
 8001214:	605a      	str	r2, [r3, #4]
 8001216:	e01b      	b.n	8001250 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001218:	4b42      	ldr	r3, [pc, #264]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	4b41      	ldr	r3, [pc, #260]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 800121e:	4949      	ldr	r1, [pc, #292]	; (8001344 <HAL_RCC_OscConfig+0x34c>)
 8001220:	400a      	ands	r2, r1
 8001222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001224:	f7ff fc48 	bl	8000ab8 <HAL_GetTick>
 8001228:	0003      	movs	r3, r0
 800122a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800122c:	e008      	b.n	8001240 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800122e:	f7ff fc43 	bl	8000ab8 <HAL_GetTick>
 8001232:	0002      	movs	r2, r0
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	2b02      	cmp	r3, #2
 800123a:	d901      	bls.n	8001240 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800123c:	2303      	movs	r3, #3
 800123e:	e1d8      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001240:	4b38      	ldr	r3, [pc, #224]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	2380      	movs	r3, #128	; 0x80
 8001246:	00db      	lsls	r3, r3, #3
 8001248:	4013      	ands	r3, r2
 800124a:	d1f0      	bne.n	800122e <HAL_RCC_OscConfig+0x236>
 800124c:	e000      	b.n	8001250 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800124e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2208      	movs	r2, #8
 8001256:	4013      	ands	r3, r2
 8001258:	d047      	beq.n	80012ea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800125a:	4b32      	ldr	r3, [pc, #200]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	2238      	movs	r2, #56	; 0x38
 8001260:	4013      	ands	r3, r2
 8001262:	2b18      	cmp	r3, #24
 8001264:	d10a      	bne.n	800127c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001266:	4b2f      	ldr	r3, [pc, #188]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001268:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800126a:	2202      	movs	r2, #2
 800126c:	4013      	ands	r3, r2
 800126e:	d03c      	beq.n	80012ea <HAL_RCC_OscConfig+0x2f2>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d138      	bne.n	80012ea <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001278:	2301      	movs	r3, #1
 800127a:	e1ba      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d019      	beq.n	80012b8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001284:	4b27      	ldr	r3, [pc, #156]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001286:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001288:	4b26      	ldr	r3, [pc, #152]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 800128a:	2101      	movs	r1, #1
 800128c:	430a      	orrs	r2, r1
 800128e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001290:	f7ff fc12 	bl	8000ab8 <HAL_GetTick>
 8001294:	0003      	movs	r3, r0
 8001296:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001298:	e008      	b.n	80012ac <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800129a:	f7ff fc0d 	bl	8000ab8 <HAL_GetTick>
 800129e:	0002      	movs	r2, r0
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d901      	bls.n	80012ac <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80012a8:	2303      	movs	r3, #3
 80012aa:	e1a2      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012ac:	4b1d      	ldr	r3, [pc, #116]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 80012ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012b0:	2202      	movs	r2, #2
 80012b2:	4013      	ands	r3, r2
 80012b4:	d0f1      	beq.n	800129a <HAL_RCC_OscConfig+0x2a2>
 80012b6:	e018      	b.n	80012ea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80012b8:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 80012ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80012bc:	4b19      	ldr	r3, [pc, #100]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 80012be:	2101      	movs	r1, #1
 80012c0:	438a      	bics	r2, r1
 80012c2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012c4:	f7ff fbf8 	bl	8000ab8 <HAL_GetTick>
 80012c8:	0003      	movs	r3, r0
 80012ca:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012cc:	e008      	b.n	80012e0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012ce:	f7ff fbf3 	bl	8000ab8 <HAL_GetTick>
 80012d2:	0002      	movs	r2, r0
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d901      	bls.n	80012e0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	e188      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012e0:	4b10      	ldr	r3, [pc, #64]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 80012e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012e4:	2202      	movs	r2, #2
 80012e6:	4013      	ands	r3, r2
 80012e8:	d1f1      	bne.n	80012ce <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2204      	movs	r2, #4
 80012f0:	4013      	ands	r3, r2
 80012f2:	d100      	bne.n	80012f6 <HAL_RCC_OscConfig+0x2fe>
 80012f4:	e0c6      	b.n	8001484 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012f6:	231f      	movs	r3, #31
 80012f8:	18fb      	adds	r3, r7, r3
 80012fa:	2200      	movs	r2, #0
 80012fc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80012fe:	4b09      	ldr	r3, [pc, #36]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	2238      	movs	r2, #56	; 0x38
 8001304:	4013      	ands	r3, r2
 8001306:	2b20      	cmp	r3, #32
 8001308:	d11e      	bne.n	8001348 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800130a:	4b06      	ldr	r3, [pc, #24]	; (8001324 <HAL_RCC_OscConfig+0x32c>)
 800130c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800130e:	2202      	movs	r2, #2
 8001310:	4013      	ands	r3, r2
 8001312:	d100      	bne.n	8001316 <HAL_RCC_OscConfig+0x31e>
 8001314:	e0b6      	b.n	8001484 <HAL_RCC_OscConfig+0x48c>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d000      	beq.n	8001320 <HAL_RCC_OscConfig+0x328>
 800131e:	e0b1      	b.n	8001484 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e166      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
 8001324:	40021000 	.word	0x40021000
 8001328:	fffeffff 	.word	0xfffeffff
 800132c:	fffbffff 	.word	0xfffbffff
 8001330:	ffff80ff 	.word	0xffff80ff
 8001334:	ffffc7ff 	.word	0xffffc7ff
 8001338:	00f42400 	.word	0x00f42400
 800133c:	20000000 	.word	0x20000000
 8001340:	20000004 	.word	0x20000004
 8001344:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001348:	4bac      	ldr	r3, [pc, #688]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 800134a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800134c:	2380      	movs	r3, #128	; 0x80
 800134e:	055b      	lsls	r3, r3, #21
 8001350:	4013      	ands	r3, r2
 8001352:	d101      	bne.n	8001358 <HAL_RCC_OscConfig+0x360>
 8001354:	2301      	movs	r3, #1
 8001356:	e000      	b.n	800135a <HAL_RCC_OscConfig+0x362>
 8001358:	2300      	movs	r3, #0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d011      	beq.n	8001382 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800135e:	4ba7      	ldr	r3, [pc, #668]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 8001360:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001362:	4ba6      	ldr	r3, [pc, #664]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 8001364:	2180      	movs	r1, #128	; 0x80
 8001366:	0549      	lsls	r1, r1, #21
 8001368:	430a      	orrs	r2, r1
 800136a:	63da      	str	r2, [r3, #60]	; 0x3c
 800136c:	4ba3      	ldr	r3, [pc, #652]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 800136e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001370:	2380      	movs	r3, #128	; 0x80
 8001372:	055b      	lsls	r3, r3, #21
 8001374:	4013      	ands	r3, r2
 8001376:	60fb      	str	r3, [r7, #12]
 8001378:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800137a:	231f      	movs	r3, #31
 800137c:	18fb      	adds	r3, r7, r3
 800137e:	2201      	movs	r2, #1
 8001380:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001382:	4b9f      	ldr	r3, [pc, #636]	; (8001600 <HAL_RCC_OscConfig+0x608>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	2380      	movs	r3, #128	; 0x80
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	4013      	ands	r3, r2
 800138c:	d11a      	bne.n	80013c4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800138e:	4b9c      	ldr	r3, [pc, #624]	; (8001600 <HAL_RCC_OscConfig+0x608>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	4b9b      	ldr	r3, [pc, #620]	; (8001600 <HAL_RCC_OscConfig+0x608>)
 8001394:	2180      	movs	r1, #128	; 0x80
 8001396:	0049      	lsls	r1, r1, #1
 8001398:	430a      	orrs	r2, r1
 800139a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800139c:	f7ff fb8c 	bl	8000ab8 <HAL_GetTick>
 80013a0:	0003      	movs	r3, r0
 80013a2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013a4:	e008      	b.n	80013b8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013a6:	f7ff fb87 	bl	8000ab8 <HAL_GetTick>
 80013aa:	0002      	movs	r2, r0
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d901      	bls.n	80013b8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80013b4:	2303      	movs	r3, #3
 80013b6:	e11c      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013b8:	4b91      	ldr	r3, [pc, #580]	; (8001600 <HAL_RCC_OscConfig+0x608>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	2380      	movs	r3, #128	; 0x80
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	4013      	ands	r3, r2
 80013c2:	d0f0      	beq.n	80013a6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d106      	bne.n	80013da <HAL_RCC_OscConfig+0x3e2>
 80013cc:	4b8b      	ldr	r3, [pc, #556]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 80013ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80013d0:	4b8a      	ldr	r3, [pc, #552]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 80013d2:	2101      	movs	r1, #1
 80013d4:	430a      	orrs	r2, r1
 80013d6:	65da      	str	r2, [r3, #92]	; 0x5c
 80013d8:	e01c      	b.n	8001414 <HAL_RCC_OscConfig+0x41c>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	2b05      	cmp	r3, #5
 80013e0:	d10c      	bne.n	80013fc <HAL_RCC_OscConfig+0x404>
 80013e2:	4b86      	ldr	r3, [pc, #536]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 80013e4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80013e6:	4b85      	ldr	r3, [pc, #532]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 80013e8:	2104      	movs	r1, #4
 80013ea:	430a      	orrs	r2, r1
 80013ec:	65da      	str	r2, [r3, #92]	; 0x5c
 80013ee:	4b83      	ldr	r3, [pc, #524]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 80013f0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80013f2:	4b82      	ldr	r3, [pc, #520]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 80013f4:	2101      	movs	r1, #1
 80013f6:	430a      	orrs	r2, r1
 80013f8:	65da      	str	r2, [r3, #92]	; 0x5c
 80013fa:	e00b      	b.n	8001414 <HAL_RCC_OscConfig+0x41c>
 80013fc:	4b7f      	ldr	r3, [pc, #508]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 80013fe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001400:	4b7e      	ldr	r3, [pc, #504]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 8001402:	2101      	movs	r1, #1
 8001404:	438a      	bics	r2, r1
 8001406:	65da      	str	r2, [r3, #92]	; 0x5c
 8001408:	4b7c      	ldr	r3, [pc, #496]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 800140a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800140c:	4b7b      	ldr	r3, [pc, #492]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 800140e:	2104      	movs	r1, #4
 8001410:	438a      	bics	r2, r1
 8001412:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d014      	beq.n	8001446 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800141c:	f7ff fb4c 	bl	8000ab8 <HAL_GetTick>
 8001420:	0003      	movs	r3, r0
 8001422:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001424:	e009      	b.n	800143a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001426:	f7ff fb47 	bl	8000ab8 <HAL_GetTick>
 800142a:	0002      	movs	r2, r0
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	4a74      	ldr	r2, [pc, #464]	; (8001604 <HAL_RCC_OscConfig+0x60c>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d901      	bls.n	800143a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e0db      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800143a:	4b70      	ldr	r3, [pc, #448]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 800143c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800143e:	2202      	movs	r2, #2
 8001440:	4013      	ands	r3, r2
 8001442:	d0f0      	beq.n	8001426 <HAL_RCC_OscConfig+0x42e>
 8001444:	e013      	b.n	800146e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001446:	f7ff fb37 	bl	8000ab8 <HAL_GetTick>
 800144a:	0003      	movs	r3, r0
 800144c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800144e:	e009      	b.n	8001464 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001450:	f7ff fb32 	bl	8000ab8 <HAL_GetTick>
 8001454:	0002      	movs	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	4a6a      	ldr	r2, [pc, #424]	; (8001604 <HAL_RCC_OscConfig+0x60c>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e0c6      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001464:	4b65      	ldr	r3, [pc, #404]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 8001466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001468:	2202      	movs	r2, #2
 800146a:	4013      	ands	r3, r2
 800146c:	d1f0      	bne.n	8001450 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800146e:	231f      	movs	r3, #31
 8001470:	18fb      	adds	r3, r7, r3
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	2b01      	cmp	r3, #1
 8001476:	d105      	bne.n	8001484 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001478:	4b60      	ldr	r3, [pc, #384]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 800147a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800147c:	4b5f      	ldr	r3, [pc, #380]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 800147e:	4962      	ldr	r1, [pc, #392]	; (8001608 <HAL_RCC_OscConfig+0x610>)
 8001480:	400a      	ands	r2, r1
 8001482:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	69db      	ldr	r3, [r3, #28]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d100      	bne.n	800148e <HAL_RCC_OscConfig+0x496>
 800148c:	e0b0      	b.n	80015f0 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800148e:	4b5b      	ldr	r3, [pc, #364]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2238      	movs	r2, #56	; 0x38
 8001494:	4013      	ands	r3, r2
 8001496:	2b10      	cmp	r3, #16
 8001498:	d100      	bne.n	800149c <HAL_RCC_OscConfig+0x4a4>
 800149a:	e078      	b.n	800158e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	69db      	ldr	r3, [r3, #28]
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d153      	bne.n	800154c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014a4:	4b55      	ldr	r3, [pc, #340]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	4b54      	ldr	r3, [pc, #336]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 80014aa:	4958      	ldr	r1, [pc, #352]	; (800160c <HAL_RCC_OscConfig+0x614>)
 80014ac:	400a      	ands	r2, r1
 80014ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014b0:	f7ff fb02 	bl	8000ab8 <HAL_GetTick>
 80014b4:	0003      	movs	r3, r0
 80014b6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014b8:	e008      	b.n	80014cc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014ba:	f7ff fafd 	bl	8000ab8 <HAL_GetTick>
 80014be:	0002      	movs	r2, r0
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d901      	bls.n	80014cc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e092      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014cc:	4b4b      	ldr	r3, [pc, #300]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	2380      	movs	r3, #128	; 0x80
 80014d2:	049b      	lsls	r3, r3, #18
 80014d4:	4013      	ands	r3, r2
 80014d6:	d1f0      	bne.n	80014ba <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014d8:	4b48      	ldr	r3, [pc, #288]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	4a4c      	ldr	r2, [pc, #304]	; (8001610 <HAL_RCC_OscConfig+0x618>)
 80014de:	4013      	ands	r3, r2
 80014e0:	0019      	movs	r1, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6a1a      	ldr	r2, [r3, #32]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ea:	431a      	orrs	r2, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014f0:	021b      	lsls	r3, r3, #8
 80014f2:	431a      	orrs	r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014f8:	431a      	orrs	r2, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	431a      	orrs	r2, r3
 8001500:	4b3e      	ldr	r3, [pc, #248]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 8001502:	430a      	orrs	r2, r1
 8001504:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001506:	4b3d      	ldr	r3, [pc, #244]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	4b3c      	ldr	r3, [pc, #240]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 800150c:	2180      	movs	r1, #128	; 0x80
 800150e:	0449      	lsls	r1, r1, #17
 8001510:	430a      	orrs	r2, r1
 8001512:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001514:	4b39      	ldr	r3, [pc, #228]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 8001516:	68da      	ldr	r2, [r3, #12]
 8001518:	4b38      	ldr	r3, [pc, #224]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 800151a:	2180      	movs	r1, #128	; 0x80
 800151c:	0549      	lsls	r1, r1, #21
 800151e:	430a      	orrs	r2, r1
 8001520:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001522:	f7ff fac9 	bl	8000ab8 <HAL_GetTick>
 8001526:	0003      	movs	r3, r0
 8001528:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800152a:	e008      	b.n	800153e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800152c:	f7ff fac4 	bl	8000ab8 <HAL_GetTick>
 8001530:	0002      	movs	r2, r0
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	2b02      	cmp	r3, #2
 8001538:	d901      	bls.n	800153e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e059      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800153e:	4b2f      	ldr	r3, [pc, #188]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	2380      	movs	r3, #128	; 0x80
 8001544:	049b      	lsls	r3, r3, #18
 8001546:	4013      	ands	r3, r2
 8001548:	d0f0      	beq.n	800152c <HAL_RCC_OscConfig+0x534>
 800154a:	e051      	b.n	80015f0 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800154c:	4b2b      	ldr	r3, [pc, #172]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	4b2a      	ldr	r3, [pc, #168]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 8001552:	492e      	ldr	r1, [pc, #184]	; (800160c <HAL_RCC_OscConfig+0x614>)
 8001554:	400a      	ands	r2, r1
 8001556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001558:	f7ff faae 	bl	8000ab8 <HAL_GetTick>
 800155c:	0003      	movs	r3, r0
 800155e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001560:	e008      	b.n	8001574 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001562:	f7ff faa9 	bl	8000ab8 <HAL_GetTick>
 8001566:	0002      	movs	r2, r0
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	2b02      	cmp	r3, #2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e03e      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001574:	4b21      	ldr	r3, [pc, #132]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	2380      	movs	r3, #128	; 0x80
 800157a:	049b      	lsls	r3, r3, #18
 800157c:	4013      	ands	r3, r2
 800157e:	d1f0      	bne.n	8001562 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001580:	4b1e      	ldr	r3, [pc, #120]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 8001582:	68da      	ldr	r2, [r3, #12]
 8001584:	4b1d      	ldr	r3, [pc, #116]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 8001586:	4923      	ldr	r1, [pc, #140]	; (8001614 <HAL_RCC_OscConfig+0x61c>)
 8001588:	400a      	ands	r2, r1
 800158a:	60da      	str	r2, [r3, #12]
 800158c:	e030      	b.n	80015f0 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	69db      	ldr	r3, [r3, #28]
 8001592:	2b01      	cmp	r3, #1
 8001594:	d101      	bne.n	800159a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e02b      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800159a:	4b18      	ldr	r3, [pc, #96]	; (80015fc <HAL_RCC_OscConfig+0x604>)
 800159c:	68db      	ldr	r3, [r3, #12]
 800159e:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	2203      	movs	r2, #3
 80015a4:	401a      	ands	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6a1b      	ldr	r3, [r3, #32]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d11e      	bne.n	80015ec <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	2270      	movs	r2, #112	; 0x70
 80015b2:	401a      	ands	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d117      	bne.n	80015ec <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	23fe      	movs	r3, #254	; 0xfe
 80015c0:	01db      	lsls	r3, r3, #7
 80015c2:	401a      	ands	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015c8:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d10e      	bne.n	80015ec <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80015ce:	697a      	ldr	r2, [r7, #20]
 80015d0:	23f8      	movs	r3, #248	; 0xf8
 80015d2:	039b      	lsls	r3, r3, #14
 80015d4:	401a      	ands	r2, r3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015da:	429a      	cmp	r2, r3
 80015dc:	d106      	bne.n	80015ec <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	0f5b      	lsrs	r3, r3, #29
 80015e2:	075a      	lsls	r2, r3, #29
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d001      	beq.n	80015f0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e000      	b.n	80015f2 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80015f0:	2300      	movs	r3, #0
}
 80015f2:	0018      	movs	r0, r3
 80015f4:	46bd      	mov	sp, r7
 80015f6:	b008      	add	sp, #32
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	46c0      	nop			; (mov r8, r8)
 80015fc:	40021000 	.word	0x40021000
 8001600:	40007000 	.word	0x40007000
 8001604:	00001388 	.word	0x00001388
 8001608:	efffffff 	.word	0xefffffff
 800160c:	feffffff 	.word	0xfeffffff
 8001610:	1fc1808c 	.word	0x1fc1808c
 8001614:	effefffc 	.word	0xeffefffc

08001618 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d101      	bne.n	800162c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e0e9      	b.n	8001800 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800162c:	4b76      	ldr	r3, [pc, #472]	; (8001808 <HAL_RCC_ClockConfig+0x1f0>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2207      	movs	r2, #7
 8001632:	4013      	ands	r3, r2
 8001634:	683a      	ldr	r2, [r7, #0]
 8001636:	429a      	cmp	r2, r3
 8001638:	d91e      	bls.n	8001678 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800163a:	4b73      	ldr	r3, [pc, #460]	; (8001808 <HAL_RCC_ClockConfig+0x1f0>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2207      	movs	r2, #7
 8001640:	4393      	bics	r3, r2
 8001642:	0019      	movs	r1, r3
 8001644:	4b70      	ldr	r3, [pc, #448]	; (8001808 <HAL_RCC_ClockConfig+0x1f0>)
 8001646:	683a      	ldr	r2, [r7, #0]
 8001648:	430a      	orrs	r2, r1
 800164a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800164c:	f7ff fa34 	bl	8000ab8 <HAL_GetTick>
 8001650:	0003      	movs	r3, r0
 8001652:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001654:	e009      	b.n	800166a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001656:	f7ff fa2f 	bl	8000ab8 <HAL_GetTick>
 800165a:	0002      	movs	r2, r0
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	4a6a      	ldr	r2, [pc, #424]	; (800180c <HAL_RCC_ClockConfig+0x1f4>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d901      	bls.n	800166a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e0ca      	b.n	8001800 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800166a:	4b67      	ldr	r3, [pc, #412]	; (8001808 <HAL_RCC_ClockConfig+0x1f0>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	2207      	movs	r2, #7
 8001670:	4013      	ands	r3, r2
 8001672:	683a      	ldr	r2, [r7, #0]
 8001674:	429a      	cmp	r2, r3
 8001676:	d1ee      	bne.n	8001656 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2202      	movs	r2, #2
 800167e:	4013      	ands	r3, r2
 8001680:	d015      	beq.n	80016ae <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2204      	movs	r2, #4
 8001688:	4013      	ands	r3, r2
 800168a:	d006      	beq.n	800169a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800168c:	4b60      	ldr	r3, [pc, #384]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 800168e:	689a      	ldr	r2, [r3, #8]
 8001690:	4b5f      	ldr	r3, [pc, #380]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 8001692:	21e0      	movs	r1, #224	; 0xe0
 8001694:	01c9      	lsls	r1, r1, #7
 8001696:	430a      	orrs	r2, r1
 8001698:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800169a:	4b5d      	ldr	r3, [pc, #372]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	4a5d      	ldr	r2, [pc, #372]	; (8001814 <HAL_RCC_ClockConfig+0x1fc>)
 80016a0:	4013      	ands	r3, r2
 80016a2:	0019      	movs	r1, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689a      	ldr	r2, [r3, #8]
 80016a8:	4b59      	ldr	r3, [pc, #356]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 80016aa:	430a      	orrs	r2, r1
 80016ac:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2201      	movs	r2, #1
 80016b4:	4013      	ands	r3, r2
 80016b6:	d057      	beq.n	8001768 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d107      	bne.n	80016d0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016c0:	4b53      	ldr	r3, [pc, #332]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	2380      	movs	r3, #128	; 0x80
 80016c6:	029b      	lsls	r3, r3, #10
 80016c8:	4013      	ands	r3, r2
 80016ca:	d12b      	bne.n	8001724 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e097      	b.n	8001800 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d107      	bne.n	80016e8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016d8:	4b4d      	ldr	r3, [pc, #308]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	2380      	movs	r3, #128	; 0x80
 80016de:	049b      	lsls	r3, r3, #18
 80016e0:	4013      	ands	r3, r2
 80016e2:	d11f      	bne.n	8001724 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	e08b      	b.n	8001800 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d107      	bne.n	8001700 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016f0:	4b47      	ldr	r3, [pc, #284]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	2380      	movs	r3, #128	; 0x80
 80016f6:	00db      	lsls	r3, r3, #3
 80016f8:	4013      	ands	r3, r2
 80016fa:	d113      	bne.n	8001724 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80016fc:	2301      	movs	r3, #1
 80016fe:	e07f      	b.n	8001800 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	2b03      	cmp	r3, #3
 8001706:	d106      	bne.n	8001716 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001708:	4b41      	ldr	r3, [pc, #260]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 800170a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800170c:	2202      	movs	r2, #2
 800170e:	4013      	ands	r3, r2
 8001710:	d108      	bne.n	8001724 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e074      	b.n	8001800 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001716:	4b3e      	ldr	r3, [pc, #248]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 8001718:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800171a:	2202      	movs	r2, #2
 800171c:	4013      	ands	r3, r2
 800171e:	d101      	bne.n	8001724 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	e06d      	b.n	8001800 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001724:	4b3a      	ldr	r3, [pc, #232]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	2207      	movs	r2, #7
 800172a:	4393      	bics	r3, r2
 800172c:	0019      	movs	r1, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	685a      	ldr	r2, [r3, #4]
 8001732:	4b37      	ldr	r3, [pc, #220]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 8001734:	430a      	orrs	r2, r1
 8001736:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001738:	f7ff f9be 	bl	8000ab8 <HAL_GetTick>
 800173c:	0003      	movs	r3, r0
 800173e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001740:	e009      	b.n	8001756 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001742:	f7ff f9b9 	bl	8000ab8 <HAL_GetTick>
 8001746:	0002      	movs	r2, r0
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	4a2f      	ldr	r2, [pc, #188]	; (800180c <HAL_RCC_ClockConfig+0x1f4>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d901      	bls.n	8001756 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e054      	b.n	8001800 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001756:	4b2e      	ldr	r3, [pc, #184]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	2238      	movs	r2, #56	; 0x38
 800175c:	401a      	ands	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	00db      	lsls	r3, r3, #3
 8001764:	429a      	cmp	r2, r3
 8001766:	d1ec      	bne.n	8001742 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001768:	4b27      	ldr	r3, [pc, #156]	; (8001808 <HAL_RCC_ClockConfig+0x1f0>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2207      	movs	r2, #7
 800176e:	4013      	ands	r3, r2
 8001770:	683a      	ldr	r2, [r7, #0]
 8001772:	429a      	cmp	r2, r3
 8001774:	d21e      	bcs.n	80017b4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001776:	4b24      	ldr	r3, [pc, #144]	; (8001808 <HAL_RCC_ClockConfig+0x1f0>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2207      	movs	r2, #7
 800177c:	4393      	bics	r3, r2
 800177e:	0019      	movs	r1, r3
 8001780:	4b21      	ldr	r3, [pc, #132]	; (8001808 <HAL_RCC_ClockConfig+0x1f0>)
 8001782:	683a      	ldr	r2, [r7, #0]
 8001784:	430a      	orrs	r2, r1
 8001786:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001788:	f7ff f996 	bl	8000ab8 <HAL_GetTick>
 800178c:	0003      	movs	r3, r0
 800178e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001790:	e009      	b.n	80017a6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001792:	f7ff f991 	bl	8000ab8 <HAL_GetTick>
 8001796:	0002      	movs	r2, r0
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	4a1b      	ldr	r2, [pc, #108]	; (800180c <HAL_RCC_ClockConfig+0x1f4>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d901      	bls.n	80017a6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80017a2:	2303      	movs	r3, #3
 80017a4:	e02c      	b.n	8001800 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017a6:	4b18      	ldr	r3, [pc, #96]	; (8001808 <HAL_RCC_ClockConfig+0x1f0>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2207      	movs	r2, #7
 80017ac:	4013      	ands	r3, r2
 80017ae:	683a      	ldr	r2, [r7, #0]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d1ee      	bne.n	8001792 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2204      	movs	r2, #4
 80017ba:	4013      	ands	r3, r2
 80017bc:	d009      	beq.n	80017d2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80017be:	4b14      	ldr	r3, [pc, #80]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	4a15      	ldr	r2, [pc, #84]	; (8001818 <HAL_RCC_ClockConfig+0x200>)
 80017c4:	4013      	ands	r3, r2
 80017c6:	0019      	movs	r1, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	68da      	ldr	r2, [r3, #12]
 80017cc:	4b10      	ldr	r3, [pc, #64]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 80017ce:	430a      	orrs	r2, r1
 80017d0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80017d2:	f000 f829 	bl	8001828 <HAL_RCC_GetSysClockFreq>
 80017d6:	0001      	movs	r1, r0
 80017d8:	4b0d      	ldr	r3, [pc, #52]	; (8001810 <HAL_RCC_ClockConfig+0x1f8>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	0a1b      	lsrs	r3, r3, #8
 80017de:	220f      	movs	r2, #15
 80017e0:	401a      	ands	r2, r3
 80017e2:	4b0e      	ldr	r3, [pc, #56]	; (800181c <HAL_RCC_ClockConfig+0x204>)
 80017e4:	0092      	lsls	r2, r2, #2
 80017e6:	58d3      	ldr	r3, [r2, r3]
 80017e8:	221f      	movs	r2, #31
 80017ea:	4013      	ands	r3, r2
 80017ec:	000a      	movs	r2, r1
 80017ee:	40da      	lsrs	r2, r3
 80017f0:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <HAL_RCC_ClockConfig+0x208>)
 80017f2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80017f4:	4b0b      	ldr	r3, [pc, #44]	; (8001824 <HAL_RCC_ClockConfig+0x20c>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	0018      	movs	r0, r3
 80017fa:	f7ff f865 	bl	80008c8 <HAL_InitTick>
 80017fe:	0003      	movs	r3, r0
}
 8001800:	0018      	movs	r0, r3
 8001802:	46bd      	mov	sp, r7
 8001804:	b004      	add	sp, #16
 8001806:	bd80      	pop	{r7, pc}
 8001808:	40022000 	.word	0x40022000
 800180c:	00001388 	.word	0x00001388
 8001810:	40021000 	.word	0x40021000
 8001814:	fffff0ff 	.word	0xfffff0ff
 8001818:	ffff8fff 	.word	0xffff8fff
 800181c:	08005418 	.word	0x08005418
 8001820:	20000000 	.word	0x20000000
 8001824:	20000004 	.word	0x20000004

08001828 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800182e:	4b3c      	ldr	r3, [pc, #240]	; (8001920 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	2238      	movs	r2, #56	; 0x38
 8001834:	4013      	ands	r3, r2
 8001836:	d10f      	bne.n	8001858 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001838:	4b39      	ldr	r3, [pc, #228]	; (8001920 <HAL_RCC_GetSysClockFreq+0xf8>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	0adb      	lsrs	r3, r3, #11
 800183e:	2207      	movs	r2, #7
 8001840:	4013      	ands	r3, r2
 8001842:	2201      	movs	r2, #1
 8001844:	409a      	lsls	r2, r3
 8001846:	0013      	movs	r3, r2
 8001848:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800184a:	6839      	ldr	r1, [r7, #0]
 800184c:	4835      	ldr	r0, [pc, #212]	; (8001924 <HAL_RCC_GetSysClockFreq+0xfc>)
 800184e:	f7fe fc5b 	bl	8000108 <__udivsi3>
 8001852:	0003      	movs	r3, r0
 8001854:	613b      	str	r3, [r7, #16]
 8001856:	e05d      	b.n	8001914 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001858:	4b31      	ldr	r3, [pc, #196]	; (8001920 <HAL_RCC_GetSysClockFreq+0xf8>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	2238      	movs	r2, #56	; 0x38
 800185e:	4013      	ands	r3, r2
 8001860:	2b08      	cmp	r3, #8
 8001862:	d102      	bne.n	800186a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001864:	4b30      	ldr	r3, [pc, #192]	; (8001928 <HAL_RCC_GetSysClockFreq+0x100>)
 8001866:	613b      	str	r3, [r7, #16]
 8001868:	e054      	b.n	8001914 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800186a:	4b2d      	ldr	r3, [pc, #180]	; (8001920 <HAL_RCC_GetSysClockFreq+0xf8>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	2238      	movs	r2, #56	; 0x38
 8001870:	4013      	ands	r3, r2
 8001872:	2b10      	cmp	r3, #16
 8001874:	d138      	bne.n	80018e8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001876:	4b2a      	ldr	r3, [pc, #168]	; (8001920 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	2203      	movs	r2, #3
 800187c:	4013      	ands	r3, r2
 800187e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001880:	4b27      	ldr	r3, [pc, #156]	; (8001920 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	091b      	lsrs	r3, r3, #4
 8001886:	2207      	movs	r2, #7
 8001888:	4013      	ands	r3, r2
 800188a:	3301      	adds	r3, #1
 800188c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	2b03      	cmp	r3, #3
 8001892:	d10d      	bne.n	80018b0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001894:	68b9      	ldr	r1, [r7, #8]
 8001896:	4824      	ldr	r0, [pc, #144]	; (8001928 <HAL_RCC_GetSysClockFreq+0x100>)
 8001898:	f7fe fc36 	bl	8000108 <__udivsi3>
 800189c:	0003      	movs	r3, r0
 800189e:	0019      	movs	r1, r3
 80018a0:	4b1f      	ldr	r3, [pc, #124]	; (8001920 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	0a1b      	lsrs	r3, r3, #8
 80018a6:	227f      	movs	r2, #127	; 0x7f
 80018a8:	4013      	ands	r3, r2
 80018aa:	434b      	muls	r3, r1
 80018ac:	617b      	str	r3, [r7, #20]
        break;
 80018ae:	e00d      	b.n	80018cc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80018b0:	68b9      	ldr	r1, [r7, #8]
 80018b2:	481c      	ldr	r0, [pc, #112]	; (8001924 <HAL_RCC_GetSysClockFreq+0xfc>)
 80018b4:	f7fe fc28 	bl	8000108 <__udivsi3>
 80018b8:	0003      	movs	r3, r0
 80018ba:	0019      	movs	r1, r3
 80018bc:	4b18      	ldr	r3, [pc, #96]	; (8001920 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	0a1b      	lsrs	r3, r3, #8
 80018c2:	227f      	movs	r2, #127	; 0x7f
 80018c4:	4013      	ands	r3, r2
 80018c6:	434b      	muls	r3, r1
 80018c8:	617b      	str	r3, [r7, #20]
        break;
 80018ca:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80018cc:	4b14      	ldr	r3, [pc, #80]	; (8001920 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	0f5b      	lsrs	r3, r3, #29
 80018d2:	2207      	movs	r2, #7
 80018d4:	4013      	ands	r3, r2
 80018d6:	3301      	adds	r3, #1
 80018d8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80018da:	6879      	ldr	r1, [r7, #4]
 80018dc:	6978      	ldr	r0, [r7, #20]
 80018de:	f7fe fc13 	bl	8000108 <__udivsi3>
 80018e2:	0003      	movs	r3, r0
 80018e4:	613b      	str	r3, [r7, #16]
 80018e6:	e015      	b.n	8001914 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80018e8:	4b0d      	ldr	r3, [pc, #52]	; (8001920 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	2238      	movs	r2, #56	; 0x38
 80018ee:	4013      	ands	r3, r2
 80018f0:	2b20      	cmp	r3, #32
 80018f2:	d103      	bne.n	80018fc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80018f4:	2380      	movs	r3, #128	; 0x80
 80018f6:	021b      	lsls	r3, r3, #8
 80018f8:	613b      	str	r3, [r7, #16]
 80018fa:	e00b      	b.n	8001914 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80018fc:	4b08      	ldr	r3, [pc, #32]	; (8001920 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	2238      	movs	r2, #56	; 0x38
 8001902:	4013      	ands	r3, r2
 8001904:	2b18      	cmp	r3, #24
 8001906:	d103      	bne.n	8001910 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001908:	23fa      	movs	r3, #250	; 0xfa
 800190a:	01db      	lsls	r3, r3, #7
 800190c:	613b      	str	r3, [r7, #16]
 800190e:	e001      	b.n	8001914 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001910:	2300      	movs	r3, #0
 8001912:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001914:	693b      	ldr	r3, [r7, #16]
}
 8001916:	0018      	movs	r0, r3
 8001918:	46bd      	mov	sp, r7
 800191a:	b006      	add	sp, #24
 800191c:	bd80      	pop	{r7, pc}
 800191e:	46c0      	nop			; (mov r8, r8)
 8001920:	40021000 	.word	0x40021000
 8001924:	00f42400 	.word	0x00f42400
 8001928:	007a1200 	.word	0x007a1200

0800192c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001930:	4b02      	ldr	r3, [pc, #8]	; (800193c <HAL_RCC_GetHCLKFreq+0x10>)
 8001932:	681b      	ldr	r3, [r3, #0]
}
 8001934:	0018      	movs	r0, r3
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	46c0      	nop			; (mov r8, r8)
 800193c:	20000000 	.word	0x20000000

08001940 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001940:	b5b0      	push	{r4, r5, r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001944:	f7ff fff2 	bl	800192c <HAL_RCC_GetHCLKFreq>
 8001948:	0004      	movs	r4, r0
 800194a:	f7ff fb49 	bl	8000fe0 <LL_RCC_GetAPB1Prescaler>
 800194e:	0003      	movs	r3, r0
 8001950:	0b1a      	lsrs	r2, r3, #12
 8001952:	4b05      	ldr	r3, [pc, #20]	; (8001968 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001954:	0092      	lsls	r2, r2, #2
 8001956:	58d3      	ldr	r3, [r2, r3]
 8001958:	221f      	movs	r2, #31
 800195a:	4013      	ands	r3, r2
 800195c:	40dc      	lsrs	r4, r3
 800195e:	0023      	movs	r3, r4
}
 8001960:	0018      	movs	r0, r3
 8001962:	46bd      	mov	sp, r7
 8001964:	bdb0      	pop	{r4, r5, r7, pc}
 8001966:	46c0      	nop			; (mov r8, r8)
 8001968:	08005458 	.word	0x08005458

0800196c <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2207      	movs	r2, #7
 800197a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800197c:	4b0e      	ldr	r3, [pc, #56]	; (80019b8 <HAL_RCC_GetClockConfig+0x4c>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	2207      	movs	r2, #7
 8001982:	401a      	ands	r2, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001988:	4b0b      	ldr	r3, [pc, #44]	; (80019b8 <HAL_RCC_GetClockConfig+0x4c>)
 800198a:	689a      	ldr	r2, [r3, #8]
 800198c:	23f0      	movs	r3, #240	; 0xf0
 800198e:	011b      	lsls	r3, r3, #4
 8001990:	401a      	ands	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 8001996:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <HAL_RCC_GetClockConfig+0x4c>)
 8001998:	689a      	ldr	r2, [r3, #8]
 800199a:	23e0      	movs	r3, #224	; 0xe0
 800199c:	01db      	lsls	r3, r3, #7
 800199e:	401a      	ands	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80019a4:	4b05      	ldr	r3, [pc, #20]	; (80019bc <HAL_RCC_GetClockConfig+0x50>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2207      	movs	r2, #7
 80019aa:	401a      	ands	r2, r3
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	601a      	str	r2, [r3, #0]
}
 80019b0:	46c0      	nop			; (mov r8, r8)
 80019b2:	46bd      	mov	sp, r7
 80019b4:	b002      	add	sp, #8
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40021000 	.word	0x40021000
 80019bc:	40022000 	.word	0x40022000

080019c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80019c8:	2313      	movs	r3, #19
 80019ca:	18fb      	adds	r3, r7, r3
 80019cc:	2200      	movs	r2, #0
 80019ce:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80019d0:	2312      	movs	r3, #18
 80019d2:	18fb      	adds	r3, r7, r3
 80019d4:	2200      	movs	r2, #0
 80019d6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	2380      	movs	r3, #128	; 0x80
 80019de:	029b      	lsls	r3, r3, #10
 80019e0:	4013      	ands	r3, r2
 80019e2:	d100      	bne.n	80019e6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80019e4:	e0a3      	b.n	8001b2e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019e6:	2011      	movs	r0, #17
 80019e8:	183b      	adds	r3, r7, r0
 80019ea:	2200      	movs	r2, #0
 80019ec:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019ee:	4b86      	ldr	r3, [pc, #536]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019f2:	2380      	movs	r3, #128	; 0x80
 80019f4:	055b      	lsls	r3, r3, #21
 80019f6:	4013      	ands	r3, r2
 80019f8:	d110      	bne.n	8001a1c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019fa:	4b83      	ldr	r3, [pc, #524]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019fe:	4b82      	ldr	r3, [pc, #520]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a00:	2180      	movs	r1, #128	; 0x80
 8001a02:	0549      	lsls	r1, r1, #21
 8001a04:	430a      	orrs	r2, r1
 8001a06:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a08:	4b7f      	ldr	r3, [pc, #508]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a0c:	2380      	movs	r3, #128	; 0x80
 8001a0e:	055b      	lsls	r3, r3, #21
 8001a10:	4013      	ands	r3, r2
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a16:	183b      	adds	r3, r7, r0
 8001a18:	2201      	movs	r2, #1
 8001a1a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a1c:	4b7b      	ldr	r3, [pc, #492]	; (8001c0c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	4b7a      	ldr	r3, [pc, #488]	; (8001c0c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001a22:	2180      	movs	r1, #128	; 0x80
 8001a24:	0049      	lsls	r1, r1, #1
 8001a26:	430a      	orrs	r2, r1
 8001a28:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001a2a:	f7ff f845 	bl	8000ab8 <HAL_GetTick>
 8001a2e:	0003      	movs	r3, r0
 8001a30:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001a32:	e00b      	b.n	8001a4c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a34:	f7ff f840 	bl	8000ab8 <HAL_GetTick>
 8001a38:	0002      	movs	r2, r0
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d904      	bls.n	8001a4c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001a42:	2313      	movs	r3, #19
 8001a44:	18fb      	adds	r3, r7, r3
 8001a46:	2203      	movs	r2, #3
 8001a48:	701a      	strb	r2, [r3, #0]
        break;
 8001a4a:	e005      	b.n	8001a58 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001a4c:	4b6f      	ldr	r3, [pc, #444]	; (8001c0c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	2380      	movs	r3, #128	; 0x80
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	4013      	ands	r3, r2
 8001a56:	d0ed      	beq.n	8001a34 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001a58:	2313      	movs	r3, #19
 8001a5a:	18fb      	adds	r3, r7, r3
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d154      	bne.n	8001b0c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001a62:	4b69      	ldr	r3, [pc, #420]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a64:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a66:	23c0      	movs	r3, #192	; 0xc0
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d019      	beq.n	8001aa8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	697a      	ldr	r2, [r7, #20]
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d014      	beq.n	8001aa8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001a7e:	4b62      	ldr	r3, [pc, #392]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a82:	4a63      	ldr	r2, [pc, #396]	; (8001c10 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001a84:	4013      	ands	r3, r2
 8001a86:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001a88:	4b5f      	ldr	r3, [pc, #380]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a8a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a8c:	4b5e      	ldr	r3, [pc, #376]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a8e:	2180      	movs	r1, #128	; 0x80
 8001a90:	0249      	lsls	r1, r1, #9
 8001a92:	430a      	orrs	r2, r1
 8001a94:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001a96:	4b5c      	ldr	r3, [pc, #368]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a98:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a9a:	4b5b      	ldr	r3, [pc, #364]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a9c:	495d      	ldr	r1, [pc, #372]	; (8001c14 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8001a9e:	400a      	ands	r2, r1
 8001aa0:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001aa2:	4b59      	ldr	r3, [pc, #356]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	2201      	movs	r2, #1
 8001aac:	4013      	ands	r3, r2
 8001aae:	d016      	beq.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab0:	f7ff f802 	bl	8000ab8 <HAL_GetTick>
 8001ab4:	0003      	movs	r3, r0
 8001ab6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ab8:	e00c      	b.n	8001ad4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aba:	f7fe fffd 	bl	8000ab8 <HAL_GetTick>
 8001abe:	0002      	movs	r2, r0
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	4a54      	ldr	r2, [pc, #336]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d904      	bls.n	8001ad4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001aca:	2313      	movs	r3, #19
 8001acc:	18fb      	adds	r3, r7, r3
 8001ace:	2203      	movs	r2, #3
 8001ad0:	701a      	strb	r2, [r3, #0]
            break;
 8001ad2:	e004      	b.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ad4:	4b4c      	ldr	r3, [pc, #304]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ad8:	2202      	movs	r2, #2
 8001ada:	4013      	ands	r3, r2
 8001adc:	d0ed      	beq.n	8001aba <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001ade:	2313      	movs	r3, #19
 8001ae0:	18fb      	adds	r3, r7, r3
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d10a      	bne.n	8001afe <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ae8:	4b47      	ldr	r3, [pc, #284]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001aea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aec:	4a48      	ldr	r2, [pc, #288]	; (8001c10 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001aee:	4013      	ands	r3, r2
 8001af0:	0019      	movs	r1, r3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	699a      	ldr	r2, [r3, #24]
 8001af6:	4b44      	ldr	r3, [pc, #272]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001af8:	430a      	orrs	r2, r1
 8001afa:	65da      	str	r2, [r3, #92]	; 0x5c
 8001afc:	e00c      	b.n	8001b18 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001afe:	2312      	movs	r3, #18
 8001b00:	18fb      	adds	r3, r7, r3
 8001b02:	2213      	movs	r2, #19
 8001b04:	18ba      	adds	r2, r7, r2
 8001b06:	7812      	ldrb	r2, [r2, #0]
 8001b08:	701a      	strb	r2, [r3, #0]
 8001b0a:	e005      	b.n	8001b18 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001b0c:	2312      	movs	r3, #18
 8001b0e:	18fb      	adds	r3, r7, r3
 8001b10:	2213      	movs	r2, #19
 8001b12:	18ba      	adds	r2, r7, r2
 8001b14:	7812      	ldrb	r2, [r2, #0]
 8001b16:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b18:	2311      	movs	r3, #17
 8001b1a:	18fb      	adds	r3, r7, r3
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d105      	bne.n	8001b2e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b22:	4b39      	ldr	r3, [pc, #228]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b24:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b26:	4b38      	ldr	r3, [pc, #224]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b28:	493c      	ldr	r1, [pc, #240]	; (8001c1c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001b2a:	400a      	ands	r2, r1
 8001b2c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2201      	movs	r2, #1
 8001b34:	4013      	ands	r3, r2
 8001b36:	d009      	beq.n	8001b4c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001b38:	4b33      	ldr	r3, [pc, #204]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b3c:	2203      	movs	r2, #3
 8001b3e:	4393      	bics	r3, r2
 8001b40:	0019      	movs	r1, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685a      	ldr	r2, [r3, #4]
 8001b46:	4b30      	ldr	r3, [pc, #192]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2202      	movs	r2, #2
 8001b52:	4013      	ands	r3, r2
 8001b54:	d009      	beq.n	8001b6a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001b56:	4b2c      	ldr	r3, [pc, #176]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b5a:	220c      	movs	r2, #12
 8001b5c:	4393      	bics	r3, r2
 8001b5e:	0019      	movs	r1, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	4b28      	ldr	r3, [pc, #160]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b66:	430a      	orrs	r2, r1
 8001b68:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2220      	movs	r2, #32
 8001b70:	4013      	ands	r3, r2
 8001b72:	d009      	beq.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b74:	4b24      	ldr	r3, [pc, #144]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b78:	4a29      	ldr	r2, [pc, #164]	; (8001c20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	0019      	movs	r1, r3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	68da      	ldr	r2, [r3, #12]
 8001b82:	4b21      	ldr	r3, [pc, #132]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b84:	430a      	orrs	r2, r1
 8001b86:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	2380      	movs	r3, #128	; 0x80
 8001b8e:	01db      	lsls	r3, r3, #7
 8001b90:	4013      	ands	r3, r2
 8001b92:	d015      	beq.n	8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001b94:	4b1c      	ldr	r3, [pc, #112]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	0899      	lsrs	r1, r3, #2
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	695a      	ldr	r2, [r3, #20]
 8001ba0:	4b19      	ldr	r3, [pc, #100]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ba2:	430a      	orrs	r2, r1
 8001ba4:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	695a      	ldr	r2, [r3, #20]
 8001baa:	2380      	movs	r3, #128	; 0x80
 8001bac:	05db      	lsls	r3, r3, #23
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d106      	bne.n	8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001bb2:	4b15      	ldr	r3, [pc, #84]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bb4:	68da      	ldr	r2, [r3, #12]
 8001bb6:	4b14      	ldr	r3, [pc, #80]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bb8:	2180      	movs	r1, #128	; 0x80
 8001bba:	0249      	lsls	r1, r1, #9
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	2380      	movs	r3, #128	; 0x80
 8001bc6:	011b      	lsls	r3, r3, #4
 8001bc8:	4013      	ands	r3, r2
 8001bca:	d016      	beq.n	8001bfa <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001bcc:	4b0e      	ldr	r3, [pc, #56]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bd0:	4a14      	ldr	r2, [pc, #80]	; (8001c24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	0019      	movs	r1, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	691a      	ldr	r2, [r3, #16]
 8001bda:	4b0b      	ldr	r3, [pc, #44]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bdc:	430a      	orrs	r2, r1
 8001bde:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	691a      	ldr	r2, [r3, #16]
 8001be4:	2380      	movs	r3, #128	; 0x80
 8001be6:	01db      	lsls	r3, r3, #7
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d106      	bne.n	8001bfa <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001bec:	4b06      	ldr	r3, [pc, #24]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bee:	68da      	ldr	r2, [r3, #12]
 8001bf0:	4b05      	ldr	r3, [pc, #20]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bf2:	2180      	movs	r1, #128	; 0x80
 8001bf4:	0249      	lsls	r1, r1, #9
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001bfa:	2312      	movs	r3, #18
 8001bfc:	18fb      	adds	r3, r7, r3
 8001bfe:	781b      	ldrb	r3, [r3, #0]
}
 8001c00:	0018      	movs	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	b006      	add	sp, #24
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	40007000 	.word	0x40007000
 8001c10:	fffffcff 	.word	0xfffffcff
 8001c14:	fffeffff 	.word	0xfffeffff
 8001c18:	00001388 	.word	0x00001388
 8001c1c:	efffffff 	.word	0xefffffff
 8001c20:	ffffcfff 	.word	0xffffcfff
 8001c24:	ffff3fff 	.word	0xffff3fff

08001c28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e04a      	b.n	8001cd0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	223d      	movs	r2, #61	; 0x3d
 8001c3e:	5c9b      	ldrb	r3, [r3, r2]
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d107      	bne.n	8001c56 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	223c      	movs	r2, #60	; 0x3c
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	0018      	movs	r0, r3
 8001c52:	f000 f841 	bl	8001cd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	223d      	movs	r2, #61	; 0x3d
 8001c5a:	2102      	movs	r1, #2
 8001c5c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	3304      	adds	r3, #4
 8001c66:	0019      	movs	r1, r3
 8001c68:	0010      	movs	r0, r2
 8001c6a:	f000 f9e5 	bl	8002038 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2248      	movs	r2, #72	; 0x48
 8001c72:	2101      	movs	r1, #1
 8001c74:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	223e      	movs	r2, #62	; 0x3e
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	5499      	strb	r1, [r3, r2]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	223f      	movs	r2, #63	; 0x3f
 8001c82:	2101      	movs	r1, #1
 8001c84:	5499      	strb	r1, [r3, r2]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2240      	movs	r2, #64	; 0x40
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	5499      	strb	r1, [r3, r2]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2241      	movs	r2, #65	; 0x41
 8001c92:	2101      	movs	r1, #1
 8001c94:	5499      	strb	r1, [r3, r2]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2242      	movs	r2, #66	; 0x42
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	5499      	strb	r1, [r3, r2]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2243      	movs	r2, #67	; 0x43
 8001ca2:	2101      	movs	r1, #1
 8001ca4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2244      	movs	r2, #68	; 0x44
 8001caa:	2101      	movs	r1, #1
 8001cac:	5499      	strb	r1, [r3, r2]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2245      	movs	r2, #69	; 0x45
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	5499      	strb	r1, [r3, r2]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2246      	movs	r2, #70	; 0x46
 8001cba:	2101      	movs	r1, #1
 8001cbc:	5499      	strb	r1, [r3, r2]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2247      	movs	r2, #71	; 0x47
 8001cc2:	2101      	movs	r1, #1
 8001cc4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	223d      	movs	r2, #61	; 0x3d
 8001cca:	2101      	movs	r1, #1
 8001ccc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001cce:	2300      	movs	r3, #0
}
 8001cd0:	0018      	movs	r0, r3
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	b002      	add	sp, #8
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001ce0:	46c0      	nop			; (mov r8, r8)
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	b002      	add	sp, #8
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	223d      	movs	r2, #61	; 0x3d
 8001cf4:	5c9b      	ldrb	r3, [r3, r2]
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d001      	beq.n	8001d00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e03c      	b.n	8001d7a <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	223d      	movs	r2, #61	; 0x3d
 8001d04:	2102      	movs	r1, #2
 8001d06:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68da      	ldr	r2, [r3, #12]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2101      	movs	r1, #1
 8001d14:	430a      	orrs	r2, r1
 8001d16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a19      	ldr	r2, [pc, #100]	; (8001d84 <HAL_TIM_Base_Start_IT+0x9c>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d009      	beq.n	8001d36 <HAL_TIM_Base_Start_IT+0x4e>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a18      	ldr	r2, [pc, #96]	; (8001d88 <HAL_TIM_Base_Start_IT+0xa0>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d004      	beq.n	8001d36 <HAL_TIM_Base_Start_IT+0x4e>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a16      	ldr	r2, [pc, #88]	; (8001d8c <HAL_TIM_Base_Start_IT+0xa4>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d116      	bne.n	8001d64 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	4a14      	ldr	r2, [pc, #80]	; (8001d90 <HAL_TIM_Base_Start_IT+0xa8>)
 8001d3e:	4013      	ands	r3, r2
 8001d40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2b06      	cmp	r3, #6
 8001d46:	d016      	beq.n	8001d76 <HAL_TIM_Base_Start_IT+0x8e>
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	2380      	movs	r3, #128	; 0x80
 8001d4c:	025b      	lsls	r3, r3, #9
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d011      	beq.n	8001d76 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2101      	movs	r1, #1
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d62:	e008      	b.n	8001d76 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2101      	movs	r1, #1
 8001d70:	430a      	orrs	r2, r1
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	e000      	b.n	8001d78 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d76:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	0018      	movs	r0, r3
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	b004      	add	sp, #16
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	46c0      	nop			; (mov r8, r8)
 8001d84:	40012c00 	.word	0x40012c00
 8001d88:	40000400 	.word	0x40000400
 8001d8c:	40014000 	.word	0x40014000
 8001d90:	00010007 	.word	0x00010007

08001d94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	2202      	movs	r2, #2
 8001da4:	4013      	ands	r3, r2
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d124      	bne.n	8001df4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	2202      	movs	r2, #2
 8001db2:	4013      	ands	r3, r2
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d11d      	bne.n	8001df4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2203      	movs	r2, #3
 8001dbe:	4252      	negs	r2, r2
 8001dc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	699b      	ldr	r3, [r3, #24]
 8001dce:	2203      	movs	r2, #3
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	d004      	beq.n	8001dde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	0018      	movs	r0, r3
 8001dd8:	f000 f916 	bl	8002008 <HAL_TIM_IC_CaptureCallback>
 8001ddc:	e007      	b.n	8001dee <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	0018      	movs	r0, r3
 8001de2:	f000 f909 	bl	8001ff8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	0018      	movs	r0, r3
 8001dea:	f000 f915 	bl	8002018 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	691b      	ldr	r3, [r3, #16]
 8001dfa:	2204      	movs	r2, #4
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	2b04      	cmp	r3, #4
 8001e00:	d125      	bne.n	8001e4e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	2204      	movs	r2, #4
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	2b04      	cmp	r3, #4
 8001e0e:	d11e      	bne.n	8001e4e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2205      	movs	r2, #5
 8001e16:	4252      	negs	r2, r2
 8001e18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2202      	movs	r2, #2
 8001e1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	699a      	ldr	r2, [r3, #24]
 8001e26:	23c0      	movs	r3, #192	; 0xc0
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	d004      	beq.n	8001e38 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	0018      	movs	r0, r3
 8001e32:	f000 f8e9 	bl	8002008 <HAL_TIM_IC_CaptureCallback>
 8001e36:	e007      	b.n	8001e48 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	0018      	movs	r0, r3
 8001e3c:	f000 f8dc 	bl	8001ff8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	0018      	movs	r0, r3
 8001e44:	f000 f8e8 	bl	8002018 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	2208      	movs	r2, #8
 8001e56:	4013      	ands	r3, r2
 8001e58:	2b08      	cmp	r3, #8
 8001e5a:	d124      	bne.n	8001ea6 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	2208      	movs	r2, #8
 8001e64:	4013      	ands	r3, r2
 8001e66:	2b08      	cmp	r3, #8
 8001e68:	d11d      	bne.n	8001ea6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2209      	movs	r2, #9
 8001e70:	4252      	negs	r2, r2
 8001e72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2204      	movs	r2, #4
 8001e78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	69db      	ldr	r3, [r3, #28]
 8001e80:	2203      	movs	r2, #3
 8001e82:	4013      	ands	r3, r2
 8001e84:	d004      	beq.n	8001e90 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	0018      	movs	r0, r3
 8001e8a:	f000 f8bd 	bl	8002008 <HAL_TIM_IC_CaptureCallback>
 8001e8e:	e007      	b.n	8001ea0 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	0018      	movs	r0, r3
 8001e94:	f000 f8b0 	bl	8001ff8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	0018      	movs	r0, r3
 8001e9c:	f000 f8bc 	bl	8002018 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	691b      	ldr	r3, [r3, #16]
 8001eac:	2210      	movs	r2, #16
 8001eae:	4013      	ands	r3, r2
 8001eb0:	2b10      	cmp	r3, #16
 8001eb2:	d125      	bne.n	8001f00 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	2210      	movs	r2, #16
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	2b10      	cmp	r3, #16
 8001ec0:	d11e      	bne.n	8001f00 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2211      	movs	r2, #17
 8001ec8:	4252      	negs	r2, r2
 8001eca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2208      	movs	r2, #8
 8001ed0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	69da      	ldr	r2, [r3, #28]
 8001ed8:	23c0      	movs	r3, #192	; 0xc0
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	4013      	ands	r3, r2
 8001ede:	d004      	beq.n	8001eea <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	f000 f890 	bl	8002008 <HAL_TIM_IC_CaptureCallback>
 8001ee8:	e007      	b.n	8001efa <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	0018      	movs	r0, r3
 8001eee:	f000 f883 	bl	8001ff8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	0018      	movs	r0, r3
 8001ef6:	f000 f88f 	bl	8002018 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	691b      	ldr	r3, [r3, #16]
 8001f06:	2201      	movs	r2, #1
 8001f08:	4013      	ands	r3, r2
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d10f      	bne.n	8001f2e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	2201      	movs	r2, #1
 8001f16:	4013      	ands	r3, r2
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d108      	bne.n	8001f2e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2202      	movs	r2, #2
 8001f22:	4252      	negs	r2, r2
 8001f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	0018      	movs	r0, r3
 8001f2a:	f7fe fc31 	bl	8000790 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	691b      	ldr	r3, [r3, #16]
 8001f34:	2280      	movs	r2, #128	; 0x80
 8001f36:	4013      	ands	r3, r2
 8001f38:	2b80      	cmp	r3, #128	; 0x80
 8001f3a:	d10f      	bne.n	8001f5c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	2280      	movs	r2, #128	; 0x80
 8001f44:	4013      	ands	r3, r2
 8001f46:	2b80      	cmp	r3, #128	; 0x80
 8001f48:	d108      	bne.n	8001f5c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2281      	movs	r2, #129	; 0x81
 8001f50:	4252      	negs	r2, r2
 8001f52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	0018      	movs	r0, r3
 8001f58:	f000 f8ec 	bl	8002134 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	691a      	ldr	r2, [r3, #16]
 8001f62:	2380      	movs	r3, #128	; 0x80
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	401a      	ands	r2, r3
 8001f68:	2380      	movs	r3, #128	; 0x80
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d10e      	bne.n	8001f8e <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	2280      	movs	r2, #128	; 0x80
 8001f78:	4013      	ands	r3, r2
 8001f7a:	2b80      	cmp	r3, #128	; 0x80
 8001f7c:	d107      	bne.n	8001f8e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a1c      	ldr	r2, [pc, #112]	; (8001ff4 <HAL_TIM_IRQHandler+0x260>)
 8001f84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	0018      	movs	r0, r3
 8001f8a:	f000 f8db 	bl	8002144 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	691b      	ldr	r3, [r3, #16]
 8001f94:	2240      	movs	r2, #64	; 0x40
 8001f96:	4013      	ands	r3, r2
 8001f98:	2b40      	cmp	r3, #64	; 0x40
 8001f9a:	d10f      	bne.n	8001fbc <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	2240      	movs	r2, #64	; 0x40
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	2b40      	cmp	r3, #64	; 0x40
 8001fa8:	d108      	bne.n	8001fbc <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2241      	movs	r2, #65	; 0x41
 8001fb0:	4252      	negs	r2, r2
 8001fb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	0018      	movs	r0, r3
 8001fb8:	f000 f836 	bl	8002028 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	2220      	movs	r2, #32
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	2b20      	cmp	r3, #32
 8001fc8:	d10f      	bne.n	8001fea <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	2220      	movs	r2, #32
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	2b20      	cmp	r3, #32
 8001fd6:	d108      	bne.n	8001fea <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2221      	movs	r2, #33	; 0x21
 8001fde:	4252      	negs	r2, r2
 8001fe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	0018      	movs	r0, r3
 8001fe6:	f000 f89d 	bl	8002124 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fea:	46c0      	nop			; (mov r8, r8)
 8001fec:	46bd      	mov	sp, r7
 8001fee:	b002      	add	sp, #8
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	46c0      	nop			; (mov r8, r8)
 8001ff4:	fffffeff 	.word	0xfffffeff

08001ff8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002000:	46c0      	nop			; (mov r8, r8)
 8002002:	46bd      	mov	sp, r7
 8002004:	b002      	add	sp, #8
 8002006:	bd80      	pop	{r7, pc}

08002008 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002010:	46c0      	nop			; (mov r8, r8)
 8002012:	46bd      	mov	sp, r7
 8002014:	b002      	add	sp, #8
 8002016:	bd80      	pop	{r7, pc}

08002018 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002020:	46c0      	nop			; (mov r8, r8)
 8002022:	46bd      	mov	sp, r7
 8002024:	b002      	add	sp, #8
 8002026:	bd80      	pop	{r7, pc}

08002028 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002030:	46c0      	nop			; (mov r8, r8)
 8002032:	46bd      	mov	sp, r7
 8002034:	b002      	add	sp, #8
 8002036:	bd80      	pop	{r7, pc}

08002038 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	4a2f      	ldr	r2, [pc, #188]	; (8002108 <TIM_Base_SetConfig+0xd0>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d003      	beq.n	8002058 <TIM_Base_SetConfig+0x20>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4a2e      	ldr	r2, [pc, #184]	; (800210c <TIM_Base_SetConfig+0xd4>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d108      	bne.n	800206a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2270      	movs	r2, #112	; 0x70
 800205c:	4393      	bics	r3, r2
 800205e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	68fa      	ldr	r2, [r7, #12]
 8002066:	4313      	orrs	r3, r2
 8002068:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a26      	ldr	r2, [pc, #152]	; (8002108 <TIM_Base_SetConfig+0xd0>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d013      	beq.n	800209a <TIM_Base_SetConfig+0x62>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a25      	ldr	r2, [pc, #148]	; (800210c <TIM_Base_SetConfig+0xd4>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d00f      	beq.n	800209a <TIM_Base_SetConfig+0x62>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a24      	ldr	r2, [pc, #144]	; (8002110 <TIM_Base_SetConfig+0xd8>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d00b      	beq.n	800209a <TIM_Base_SetConfig+0x62>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a23      	ldr	r2, [pc, #140]	; (8002114 <TIM_Base_SetConfig+0xdc>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d007      	beq.n	800209a <TIM_Base_SetConfig+0x62>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a22      	ldr	r2, [pc, #136]	; (8002118 <TIM_Base_SetConfig+0xe0>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d003      	beq.n	800209a <TIM_Base_SetConfig+0x62>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a21      	ldr	r2, [pc, #132]	; (800211c <TIM_Base_SetConfig+0xe4>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d108      	bne.n	80020ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	4a20      	ldr	r2, [pc, #128]	; (8002120 <TIM_Base_SetConfig+0xe8>)
 800209e:	4013      	ands	r3, r2
 80020a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2280      	movs	r2, #128	; 0x80
 80020b0:	4393      	bics	r3, r2
 80020b2:	001a      	movs	r2, r3
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	695b      	ldr	r3, [r3, #20]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	689a      	ldr	r2, [r3, #8]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a0c      	ldr	r2, [pc, #48]	; (8002108 <TIM_Base_SetConfig+0xd0>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d00b      	beq.n	80020f2 <TIM_Base_SetConfig+0xba>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a0d      	ldr	r2, [pc, #52]	; (8002114 <TIM_Base_SetConfig+0xdc>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d007      	beq.n	80020f2 <TIM_Base_SetConfig+0xba>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a0c      	ldr	r2, [pc, #48]	; (8002118 <TIM_Base_SetConfig+0xe0>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d003      	beq.n	80020f2 <TIM_Base_SetConfig+0xba>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a0b      	ldr	r2, [pc, #44]	; (800211c <TIM_Base_SetConfig+0xe4>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d103      	bne.n	80020fa <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	691a      	ldr	r2, [r3, #16]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2201      	movs	r2, #1
 80020fe:	615a      	str	r2, [r3, #20]
}
 8002100:	46c0      	nop			; (mov r8, r8)
 8002102:	46bd      	mov	sp, r7
 8002104:	b004      	add	sp, #16
 8002106:	bd80      	pop	{r7, pc}
 8002108:	40012c00 	.word	0x40012c00
 800210c:	40000400 	.word	0x40000400
 8002110:	40002000 	.word	0x40002000
 8002114:	40014000 	.word	0x40014000
 8002118:	40014400 	.word	0x40014400
 800211c:	40014800 	.word	0x40014800
 8002120:	fffffcff 	.word	0xfffffcff

08002124 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800212c:	46c0      	nop			; (mov r8, r8)
 800212e:	46bd      	mov	sp, r7
 8002130:	b002      	add	sp, #8
 8002132:	bd80      	pop	{r7, pc}

08002134 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800213c:	46c0      	nop			; (mov r8, r8)
 800213e:	46bd      	mov	sp, r7
 8002140:	b002      	add	sp, #8
 8002142:	bd80      	pop	{r7, pc}

08002144 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800214c:	46c0      	nop			; (mov r8, r8)
 800214e:	46bd      	mov	sp, r7
 8002150:	b002      	add	sp, #8
 8002152:	bd80      	pop	{r7, pc}

08002154 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d101      	bne.n	8002166 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e046      	b.n	80021f4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2288      	movs	r2, #136	; 0x88
 800216a:	589b      	ldr	r3, [r3, r2]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d107      	bne.n	8002180 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2284      	movs	r2, #132	; 0x84
 8002174:	2100      	movs	r1, #0
 8002176:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	0018      	movs	r0, r3
 800217c:	f7fe fb44 	bl	8000808 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2288      	movs	r2, #136	; 0x88
 8002184:	2124      	movs	r1, #36	; 0x24
 8002186:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2101      	movs	r1, #1
 8002194:	438a      	bics	r2, r1
 8002196:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	0018      	movs	r0, r3
 800219c:	f000 f8cc 	bl	8002338 <UART_SetConfig>
 80021a0:	0003      	movs	r3, r0
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d101      	bne.n	80021aa <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e024      	b.n	80021f4 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	0018      	movs	r0, r3
 80021b6:	f000 fa63 	bl	8002680 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	685a      	ldr	r2, [r3, #4]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	490d      	ldr	r1, [pc, #52]	; (80021fc <HAL_UART_Init+0xa8>)
 80021c6:	400a      	ands	r2, r1
 80021c8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689a      	ldr	r2, [r3, #8]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	212a      	movs	r1, #42	; 0x2a
 80021d6:	438a      	bics	r2, r1
 80021d8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2101      	movs	r1, #1
 80021e6:	430a      	orrs	r2, r1
 80021e8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	0018      	movs	r0, r3
 80021ee:	f000 fafb 	bl	80027e8 <UART_CheckIdleState>
 80021f2:	0003      	movs	r3, r0
}
 80021f4:	0018      	movs	r0, r3
 80021f6:	46bd      	mov	sp, r7
 80021f8:	b002      	add	sp, #8
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	ffffb7ff 	.word	0xffffb7ff

08002200 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08a      	sub	sp, #40	; 0x28
 8002204:	af02      	add	r7, sp, #8
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	603b      	str	r3, [r7, #0]
 800220c:	1dbb      	adds	r3, r7, #6
 800220e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2288      	movs	r2, #136	; 0x88
 8002214:	589b      	ldr	r3, [r3, r2]
 8002216:	2b20      	cmp	r3, #32
 8002218:	d000      	beq.n	800221c <HAL_UART_Transmit+0x1c>
 800221a:	e088      	b.n	800232e <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d003      	beq.n	800222a <HAL_UART_Transmit+0x2a>
 8002222:	1dbb      	adds	r3, r7, #6
 8002224:	881b      	ldrh	r3, [r3, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d101      	bne.n	800222e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e080      	b.n	8002330 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	689a      	ldr	r2, [r3, #8]
 8002232:	2380      	movs	r3, #128	; 0x80
 8002234:	015b      	lsls	r3, r3, #5
 8002236:	429a      	cmp	r2, r3
 8002238:	d109      	bne.n	800224e <HAL_UART_Transmit+0x4e>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	691b      	ldr	r3, [r3, #16]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d105      	bne.n	800224e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	2201      	movs	r2, #1
 8002246:	4013      	ands	r3, r2
 8002248:	d001      	beq.n	800224e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e070      	b.n	8002330 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2290      	movs	r2, #144	; 0x90
 8002252:	2100      	movs	r1, #0
 8002254:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2288      	movs	r2, #136	; 0x88
 800225a:	2121      	movs	r1, #33	; 0x21
 800225c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800225e:	f7fe fc2b 	bl	8000ab8 <HAL_GetTick>
 8002262:	0003      	movs	r3, r0
 8002264:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	1dba      	adds	r2, r7, #6
 800226a:	2154      	movs	r1, #84	; 0x54
 800226c:	8812      	ldrh	r2, [r2, #0]
 800226e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	1dba      	adds	r2, r7, #6
 8002274:	2156      	movs	r1, #86	; 0x56
 8002276:	8812      	ldrh	r2, [r2, #0]
 8002278:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	689a      	ldr	r2, [r3, #8]
 800227e:	2380      	movs	r3, #128	; 0x80
 8002280:	015b      	lsls	r3, r3, #5
 8002282:	429a      	cmp	r2, r3
 8002284:	d108      	bne.n	8002298 <HAL_UART_Transmit+0x98>
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d104      	bne.n	8002298 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800228e:	2300      	movs	r3, #0
 8002290:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	61bb      	str	r3, [r7, #24]
 8002296:	e003      	b.n	80022a0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800229c:	2300      	movs	r3, #0
 800229e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022a0:	e02c      	b.n	80022fc <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022a2:	697a      	ldr	r2, [r7, #20]
 80022a4:	68f8      	ldr	r0, [r7, #12]
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	0013      	movs	r3, r2
 80022ac:	2200      	movs	r2, #0
 80022ae:	2180      	movs	r1, #128	; 0x80
 80022b0:	f000 fae8 	bl	8002884 <UART_WaitOnFlagUntilTimeout>
 80022b4:	1e03      	subs	r3, r0, #0
 80022b6:	d001      	beq.n	80022bc <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e039      	b.n	8002330 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10b      	bne.n	80022da <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	881b      	ldrh	r3, [r3, #0]
 80022c6:	001a      	movs	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	05d2      	lsls	r2, r2, #23
 80022ce:	0dd2      	lsrs	r2, r2, #23
 80022d0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	3302      	adds	r3, #2
 80022d6:	61bb      	str	r3, [r7, #24]
 80022d8:	e007      	b.n	80022ea <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	781a      	ldrb	r2, [r3, #0]
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	3301      	adds	r3, #1
 80022e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2256      	movs	r2, #86	; 0x56
 80022ee:	5a9b      	ldrh	r3, [r3, r2]
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	3b01      	subs	r3, #1
 80022f4:	b299      	uxth	r1, r3
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2256      	movs	r2, #86	; 0x56
 80022fa:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2256      	movs	r2, #86	; 0x56
 8002300:	5a9b      	ldrh	r3, [r3, r2]
 8002302:	b29b      	uxth	r3, r3
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1cc      	bne.n	80022a2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002308:	697a      	ldr	r2, [r7, #20]
 800230a:	68f8      	ldr	r0, [r7, #12]
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	0013      	movs	r3, r2
 8002312:	2200      	movs	r2, #0
 8002314:	2140      	movs	r1, #64	; 0x40
 8002316:	f000 fab5 	bl	8002884 <UART_WaitOnFlagUntilTimeout>
 800231a:	1e03      	subs	r3, r0, #0
 800231c:	d001      	beq.n	8002322 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e006      	b.n	8002330 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2288      	movs	r2, #136	; 0x88
 8002326:	2120      	movs	r1, #32
 8002328:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800232a:	2300      	movs	r3, #0
 800232c:	e000      	b.n	8002330 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 800232e:	2302      	movs	r3, #2
  }
}
 8002330:	0018      	movs	r0, r3
 8002332:	46bd      	mov	sp, r7
 8002334:	b008      	add	sp, #32
 8002336:	bd80      	pop	{r7, pc}

08002338 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b088      	sub	sp, #32
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002340:	231a      	movs	r3, #26
 8002342:	18fb      	adds	r3, r7, r3
 8002344:	2200      	movs	r2, #0
 8002346:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	691b      	ldr	r3, [r3, #16]
 8002350:	431a      	orrs	r2, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	695b      	ldr	r3, [r3, #20]
 8002356:	431a      	orrs	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	69db      	ldr	r3, [r3, #28]
 800235c:	4313      	orrs	r3, r2
 800235e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4abc      	ldr	r2, [pc, #752]	; (8002658 <UART_SetConfig+0x320>)
 8002368:	4013      	ands	r3, r2
 800236a:	0019      	movs	r1, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	69fa      	ldr	r2, [r7, #28]
 8002372:	430a      	orrs	r2, r1
 8002374:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	4ab7      	ldr	r2, [pc, #732]	; (800265c <UART_SetConfig+0x324>)
 800237e:	4013      	ands	r3, r2
 8002380:	0019      	movs	r1, r3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	68da      	ldr	r2, [r3, #12]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	430a      	orrs	r2, r1
 800238c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	699b      	ldr	r3, [r3, #24]
 8002392:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a1b      	ldr	r3, [r3, #32]
 8002398:	69fa      	ldr	r2, [r7, #28]
 800239a:	4313      	orrs	r3, r2
 800239c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	4aae      	ldr	r2, [pc, #696]	; (8002660 <UART_SetConfig+0x328>)
 80023a6:	4013      	ands	r3, r2
 80023a8:	0019      	movs	r1, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	69fa      	ldr	r2, [r7, #28]
 80023b0:	430a      	orrs	r2, r1
 80023b2:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ba:	220f      	movs	r2, #15
 80023bc:	4393      	bics	r3, r2
 80023be:	0019      	movs	r1, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	430a      	orrs	r2, r1
 80023ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4aa4      	ldr	r2, [pc, #656]	; (8002664 <UART_SetConfig+0x32c>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d127      	bne.n	8002426 <UART_SetConfig+0xee>
 80023d6:	4ba4      	ldr	r3, [pc, #656]	; (8002668 <UART_SetConfig+0x330>)
 80023d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023da:	2203      	movs	r2, #3
 80023dc:	4013      	ands	r3, r2
 80023de:	2b03      	cmp	r3, #3
 80023e0:	d017      	beq.n	8002412 <UART_SetConfig+0xda>
 80023e2:	d81b      	bhi.n	800241c <UART_SetConfig+0xe4>
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d00a      	beq.n	80023fe <UART_SetConfig+0xc6>
 80023e8:	d818      	bhi.n	800241c <UART_SetConfig+0xe4>
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d002      	beq.n	80023f4 <UART_SetConfig+0xbc>
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d00a      	beq.n	8002408 <UART_SetConfig+0xd0>
 80023f2:	e013      	b.n	800241c <UART_SetConfig+0xe4>
 80023f4:	231b      	movs	r3, #27
 80023f6:	18fb      	adds	r3, r7, r3
 80023f8:	2200      	movs	r2, #0
 80023fa:	701a      	strb	r2, [r3, #0]
 80023fc:	e058      	b.n	80024b0 <UART_SetConfig+0x178>
 80023fe:	231b      	movs	r3, #27
 8002400:	18fb      	adds	r3, r7, r3
 8002402:	2202      	movs	r2, #2
 8002404:	701a      	strb	r2, [r3, #0]
 8002406:	e053      	b.n	80024b0 <UART_SetConfig+0x178>
 8002408:	231b      	movs	r3, #27
 800240a:	18fb      	adds	r3, r7, r3
 800240c:	2204      	movs	r2, #4
 800240e:	701a      	strb	r2, [r3, #0]
 8002410:	e04e      	b.n	80024b0 <UART_SetConfig+0x178>
 8002412:	231b      	movs	r3, #27
 8002414:	18fb      	adds	r3, r7, r3
 8002416:	2208      	movs	r2, #8
 8002418:	701a      	strb	r2, [r3, #0]
 800241a:	e049      	b.n	80024b0 <UART_SetConfig+0x178>
 800241c:	231b      	movs	r3, #27
 800241e:	18fb      	adds	r3, r7, r3
 8002420:	2210      	movs	r2, #16
 8002422:	701a      	strb	r2, [r3, #0]
 8002424:	e044      	b.n	80024b0 <UART_SetConfig+0x178>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a90      	ldr	r2, [pc, #576]	; (800266c <UART_SetConfig+0x334>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d127      	bne.n	8002480 <UART_SetConfig+0x148>
 8002430:	4b8d      	ldr	r3, [pc, #564]	; (8002668 <UART_SetConfig+0x330>)
 8002432:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002434:	220c      	movs	r2, #12
 8002436:	4013      	ands	r3, r2
 8002438:	2b0c      	cmp	r3, #12
 800243a:	d017      	beq.n	800246c <UART_SetConfig+0x134>
 800243c:	d81b      	bhi.n	8002476 <UART_SetConfig+0x13e>
 800243e:	2b08      	cmp	r3, #8
 8002440:	d00a      	beq.n	8002458 <UART_SetConfig+0x120>
 8002442:	d818      	bhi.n	8002476 <UART_SetConfig+0x13e>
 8002444:	2b00      	cmp	r3, #0
 8002446:	d002      	beq.n	800244e <UART_SetConfig+0x116>
 8002448:	2b04      	cmp	r3, #4
 800244a:	d00a      	beq.n	8002462 <UART_SetConfig+0x12a>
 800244c:	e013      	b.n	8002476 <UART_SetConfig+0x13e>
 800244e:	231b      	movs	r3, #27
 8002450:	18fb      	adds	r3, r7, r3
 8002452:	2200      	movs	r2, #0
 8002454:	701a      	strb	r2, [r3, #0]
 8002456:	e02b      	b.n	80024b0 <UART_SetConfig+0x178>
 8002458:	231b      	movs	r3, #27
 800245a:	18fb      	adds	r3, r7, r3
 800245c:	2202      	movs	r2, #2
 800245e:	701a      	strb	r2, [r3, #0]
 8002460:	e026      	b.n	80024b0 <UART_SetConfig+0x178>
 8002462:	231b      	movs	r3, #27
 8002464:	18fb      	adds	r3, r7, r3
 8002466:	2204      	movs	r2, #4
 8002468:	701a      	strb	r2, [r3, #0]
 800246a:	e021      	b.n	80024b0 <UART_SetConfig+0x178>
 800246c:	231b      	movs	r3, #27
 800246e:	18fb      	adds	r3, r7, r3
 8002470:	2208      	movs	r2, #8
 8002472:	701a      	strb	r2, [r3, #0]
 8002474:	e01c      	b.n	80024b0 <UART_SetConfig+0x178>
 8002476:	231b      	movs	r3, #27
 8002478:	18fb      	adds	r3, r7, r3
 800247a:	2210      	movs	r2, #16
 800247c:	701a      	strb	r2, [r3, #0]
 800247e:	e017      	b.n	80024b0 <UART_SetConfig+0x178>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a7a      	ldr	r2, [pc, #488]	; (8002670 <UART_SetConfig+0x338>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d104      	bne.n	8002494 <UART_SetConfig+0x15c>
 800248a:	231b      	movs	r3, #27
 800248c:	18fb      	adds	r3, r7, r3
 800248e:	2200      	movs	r2, #0
 8002490:	701a      	strb	r2, [r3, #0]
 8002492:	e00d      	b.n	80024b0 <UART_SetConfig+0x178>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a76      	ldr	r2, [pc, #472]	; (8002674 <UART_SetConfig+0x33c>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d104      	bne.n	80024a8 <UART_SetConfig+0x170>
 800249e:	231b      	movs	r3, #27
 80024a0:	18fb      	adds	r3, r7, r3
 80024a2:	2200      	movs	r2, #0
 80024a4:	701a      	strb	r2, [r3, #0]
 80024a6:	e003      	b.n	80024b0 <UART_SetConfig+0x178>
 80024a8:	231b      	movs	r3, #27
 80024aa:	18fb      	adds	r3, r7, r3
 80024ac:	2210      	movs	r2, #16
 80024ae:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	69da      	ldr	r2, [r3, #28]
 80024b4:	2380      	movs	r3, #128	; 0x80
 80024b6:	021b      	lsls	r3, r3, #8
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d000      	beq.n	80024be <UART_SetConfig+0x186>
 80024bc:	e065      	b.n	800258a <UART_SetConfig+0x252>
  {
    switch (clocksource)
 80024be:	231b      	movs	r3, #27
 80024c0:	18fb      	adds	r3, r7, r3
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	2b08      	cmp	r3, #8
 80024c6:	d015      	beq.n	80024f4 <UART_SetConfig+0x1bc>
 80024c8:	dc18      	bgt.n	80024fc <UART_SetConfig+0x1c4>
 80024ca:	2b04      	cmp	r3, #4
 80024cc:	d00d      	beq.n	80024ea <UART_SetConfig+0x1b2>
 80024ce:	dc15      	bgt.n	80024fc <UART_SetConfig+0x1c4>
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d002      	beq.n	80024da <UART_SetConfig+0x1a2>
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d005      	beq.n	80024e4 <UART_SetConfig+0x1ac>
 80024d8:	e010      	b.n	80024fc <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024da:	f7ff fa31 	bl	8001940 <HAL_RCC_GetPCLK1Freq>
 80024de:	0003      	movs	r3, r0
 80024e0:	617b      	str	r3, [r7, #20]
        break;
 80024e2:	e012      	b.n	800250a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80024e4:	4b64      	ldr	r3, [pc, #400]	; (8002678 <UART_SetConfig+0x340>)
 80024e6:	617b      	str	r3, [r7, #20]
        break;
 80024e8:	e00f      	b.n	800250a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024ea:	f7ff f99d 	bl	8001828 <HAL_RCC_GetSysClockFreq>
 80024ee:	0003      	movs	r3, r0
 80024f0:	617b      	str	r3, [r7, #20]
        break;
 80024f2:	e00a      	b.n	800250a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80024f4:	2380      	movs	r3, #128	; 0x80
 80024f6:	021b      	lsls	r3, r3, #8
 80024f8:	617b      	str	r3, [r7, #20]
        break;
 80024fa:	e006      	b.n	800250a <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 80024fc:	2300      	movs	r3, #0
 80024fe:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002500:	231a      	movs	r3, #26
 8002502:	18fb      	adds	r3, r7, r3
 8002504:	2201      	movs	r2, #1
 8002506:	701a      	strb	r2, [r3, #0]
        break;
 8002508:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d100      	bne.n	8002512 <UART_SetConfig+0x1da>
 8002510:	e08d      	b.n	800262e <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002516:	4b59      	ldr	r3, [pc, #356]	; (800267c <UART_SetConfig+0x344>)
 8002518:	0052      	lsls	r2, r2, #1
 800251a:	5ad3      	ldrh	r3, [r2, r3]
 800251c:	0019      	movs	r1, r3
 800251e:	6978      	ldr	r0, [r7, #20]
 8002520:	f7fd fdf2 	bl	8000108 <__udivsi3>
 8002524:	0003      	movs	r3, r0
 8002526:	005a      	lsls	r2, r3, #1
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	085b      	lsrs	r3, r3, #1
 800252e:	18d2      	adds	r2, r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	0019      	movs	r1, r3
 8002536:	0010      	movs	r0, r2
 8002538:	f7fd fde6 	bl	8000108 <__udivsi3>
 800253c:	0003      	movs	r3, r0
 800253e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	2b0f      	cmp	r3, #15
 8002544:	d91c      	bls.n	8002580 <UART_SetConfig+0x248>
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	2380      	movs	r3, #128	; 0x80
 800254a:	025b      	lsls	r3, r3, #9
 800254c:	429a      	cmp	r2, r3
 800254e:	d217      	bcs.n	8002580 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	b29a      	uxth	r2, r3
 8002554:	200e      	movs	r0, #14
 8002556:	183b      	adds	r3, r7, r0
 8002558:	210f      	movs	r1, #15
 800255a:	438a      	bics	r2, r1
 800255c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	085b      	lsrs	r3, r3, #1
 8002562:	b29b      	uxth	r3, r3
 8002564:	2207      	movs	r2, #7
 8002566:	4013      	ands	r3, r2
 8002568:	b299      	uxth	r1, r3
 800256a:	183b      	adds	r3, r7, r0
 800256c:	183a      	adds	r2, r7, r0
 800256e:	8812      	ldrh	r2, [r2, #0]
 8002570:	430a      	orrs	r2, r1
 8002572:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	183a      	adds	r2, r7, r0
 800257a:	8812      	ldrh	r2, [r2, #0]
 800257c:	60da      	str	r2, [r3, #12]
 800257e:	e056      	b.n	800262e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8002580:	231a      	movs	r3, #26
 8002582:	18fb      	adds	r3, r7, r3
 8002584:	2201      	movs	r2, #1
 8002586:	701a      	strb	r2, [r3, #0]
 8002588:	e051      	b.n	800262e <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800258a:	231b      	movs	r3, #27
 800258c:	18fb      	adds	r3, r7, r3
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	2b08      	cmp	r3, #8
 8002592:	d015      	beq.n	80025c0 <UART_SetConfig+0x288>
 8002594:	dc18      	bgt.n	80025c8 <UART_SetConfig+0x290>
 8002596:	2b04      	cmp	r3, #4
 8002598:	d00d      	beq.n	80025b6 <UART_SetConfig+0x27e>
 800259a:	dc15      	bgt.n	80025c8 <UART_SetConfig+0x290>
 800259c:	2b00      	cmp	r3, #0
 800259e:	d002      	beq.n	80025a6 <UART_SetConfig+0x26e>
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d005      	beq.n	80025b0 <UART_SetConfig+0x278>
 80025a4:	e010      	b.n	80025c8 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80025a6:	f7ff f9cb 	bl	8001940 <HAL_RCC_GetPCLK1Freq>
 80025aa:	0003      	movs	r3, r0
 80025ac:	617b      	str	r3, [r7, #20]
        break;
 80025ae:	e012      	b.n	80025d6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80025b0:	4b31      	ldr	r3, [pc, #196]	; (8002678 <UART_SetConfig+0x340>)
 80025b2:	617b      	str	r3, [r7, #20]
        break;
 80025b4:	e00f      	b.n	80025d6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80025b6:	f7ff f937 	bl	8001828 <HAL_RCC_GetSysClockFreq>
 80025ba:	0003      	movs	r3, r0
 80025bc:	617b      	str	r3, [r7, #20]
        break;
 80025be:	e00a      	b.n	80025d6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80025c0:	2380      	movs	r3, #128	; 0x80
 80025c2:	021b      	lsls	r3, r3, #8
 80025c4:	617b      	str	r3, [r7, #20]
        break;
 80025c6:	e006      	b.n	80025d6 <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80025cc:	231a      	movs	r3, #26
 80025ce:	18fb      	adds	r3, r7, r3
 80025d0:	2201      	movs	r2, #1
 80025d2:	701a      	strb	r2, [r3, #0]
        break;
 80025d4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d028      	beq.n	800262e <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025e0:	4b26      	ldr	r3, [pc, #152]	; (800267c <UART_SetConfig+0x344>)
 80025e2:	0052      	lsls	r2, r2, #1
 80025e4:	5ad3      	ldrh	r3, [r2, r3]
 80025e6:	0019      	movs	r1, r3
 80025e8:	6978      	ldr	r0, [r7, #20]
 80025ea:	f7fd fd8d 	bl	8000108 <__udivsi3>
 80025ee:	0003      	movs	r3, r0
 80025f0:	001a      	movs	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	085b      	lsrs	r3, r3, #1
 80025f8:	18d2      	adds	r2, r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	0019      	movs	r1, r3
 8002600:	0010      	movs	r0, r2
 8002602:	f7fd fd81 	bl	8000108 <__udivsi3>
 8002606:	0003      	movs	r3, r0
 8002608:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	2b0f      	cmp	r3, #15
 800260e:	d90a      	bls.n	8002626 <UART_SetConfig+0x2ee>
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	2380      	movs	r3, #128	; 0x80
 8002614:	025b      	lsls	r3, r3, #9
 8002616:	429a      	cmp	r2, r3
 8002618:	d205      	bcs.n	8002626 <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	b29a      	uxth	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	60da      	str	r2, [r3, #12]
 8002624:	e003      	b.n	800262e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8002626:	231a      	movs	r3, #26
 8002628:	18fb      	adds	r3, r7, r3
 800262a:	2201      	movs	r2, #1
 800262c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	226a      	movs	r2, #106	; 0x6a
 8002632:	2101      	movs	r1, #1
 8002634:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2268      	movs	r2, #104	; 0x68
 800263a:	2101      	movs	r1, #1
 800263c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800264a:	231a      	movs	r3, #26
 800264c:	18fb      	adds	r3, r7, r3
 800264e:	781b      	ldrb	r3, [r3, #0]
}
 8002650:	0018      	movs	r0, r3
 8002652:	46bd      	mov	sp, r7
 8002654:	b008      	add	sp, #32
 8002656:	bd80      	pop	{r7, pc}
 8002658:	cfff69f3 	.word	0xcfff69f3
 800265c:	ffffcfff 	.word	0xffffcfff
 8002660:	11fff4ff 	.word	0x11fff4ff
 8002664:	40013800 	.word	0x40013800
 8002668:	40021000 	.word	0x40021000
 800266c:	40004400 	.word	0x40004400
 8002670:	40004800 	.word	0x40004800
 8002674:	40004c00 	.word	0x40004c00
 8002678:	00f42400 	.word	0x00f42400
 800267c:	08005478 	.word	0x08005478

08002680 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800268c:	2201      	movs	r2, #1
 800268e:	4013      	ands	r3, r2
 8002690:	d00b      	beq.n	80026aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	4a4a      	ldr	r2, [pc, #296]	; (80027c4 <UART_AdvFeatureConfig+0x144>)
 800269a:	4013      	ands	r3, r2
 800269c:	0019      	movs	r1, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	430a      	orrs	r2, r1
 80026a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ae:	2202      	movs	r2, #2
 80026b0:	4013      	ands	r3, r2
 80026b2:	d00b      	beq.n	80026cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	4a43      	ldr	r2, [pc, #268]	; (80027c8 <UART_AdvFeatureConfig+0x148>)
 80026bc:	4013      	ands	r3, r2
 80026be:	0019      	movs	r1, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	430a      	orrs	r2, r1
 80026ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d0:	2204      	movs	r2, #4
 80026d2:	4013      	ands	r3, r2
 80026d4:	d00b      	beq.n	80026ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	4a3b      	ldr	r2, [pc, #236]	; (80027cc <UART_AdvFeatureConfig+0x14c>)
 80026de:	4013      	ands	r3, r2
 80026e0:	0019      	movs	r1, r3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	430a      	orrs	r2, r1
 80026ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f2:	2208      	movs	r2, #8
 80026f4:	4013      	ands	r3, r2
 80026f6:	d00b      	beq.n	8002710 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	4a34      	ldr	r2, [pc, #208]	; (80027d0 <UART_AdvFeatureConfig+0x150>)
 8002700:	4013      	ands	r3, r2
 8002702:	0019      	movs	r1, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	430a      	orrs	r2, r1
 800270e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002714:	2210      	movs	r2, #16
 8002716:	4013      	ands	r3, r2
 8002718:	d00b      	beq.n	8002732 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	4a2c      	ldr	r2, [pc, #176]	; (80027d4 <UART_AdvFeatureConfig+0x154>)
 8002722:	4013      	ands	r3, r2
 8002724:	0019      	movs	r1, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	430a      	orrs	r2, r1
 8002730:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002736:	2220      	movs	r2, #32
 8002738:	4013      	ands	r3, r2
 800273a:	d00b      	beq.n	8002754 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	4a25      	ldr	r2, [pc, #148]	; (80027d8 <UART_AdvFeatureConfig+0x158>)
 8002744:	4013      	ands	r3, r2
 8002746:	0019      	movs	r1, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	430a      	orrs	r2, r1
 8002752:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002758:	2240      	movs	r2, #64	; 0x40
 800275a:	4013      	ands	r3, r2
 800275c:	d01d      	beq.n	800279a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	4a1d      	ldr	r2, [pc, #116]	; (80027dc <UART_AdvFeatureConfig+0x15c>)
 8002766:	4013      	ands	r3, r2
 8002768:	0019      	movs	r1, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	430a      	orrs	r2, r1
 8002774:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800277a:	2380      	movs	r3, #128	; 0x80
 800277c:	035b      	lsls	r3, r3, #13
 800277e:	429a      	cmp	r2, r3
 8002780:	d10b      	bne.n	800279a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	4a15      	ldr	r2, [pc, #84]	; (80027e0 <UART_AdvFeatureConfig+0x160>)
 800278a:	4013      	ands	r3, r2
 800278c:	0019      	movs	r1, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	430a      	orrs	r2, r1
 8002798:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800279e:	2280      	movs	r2, #128	; 0x80
 80027a0:	4013      	ands	r3, r2
 80027a2:	d00b      	beq.n	80027bc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	4a0e      	ldr	r2, [pc, #56]	; (80027e4 <UART_AdvFeatureConfig+0x164>)
 80027ac:	4013      	ands	r3, r2
 80027ae:	0019      	movs	r1, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	430a      	orrs	r2, r1
 80027ba:	605a      	str	r2, [r3, #4]
  }
}
 80027bc:	46c0      	nop			; (mov r8, r8)
 80027be:	46bd      	mov	sp, r7
 80027c0:	b002      	add	sp, #8
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	fffdffff 	.word	0xfffdffff
 80027c8:	fffeffff 	.word	0xfffeffff
 80027cc:	fffbffff 	.word	0xfffbffff
 80027d0:	ffff7fff 	.word	0xffff7fff
 80027d4:	ffffefff 	.word	0xffffefff
 80027d8:	ffffdfff 	.word	0xffffdfff
 80027dc:	ffefffff 	.word	0xffefffff
 80027e0:	ff9fffff 	.word	0xff9fffff
 80027e4:	fff7ffff 	.word	0xfff7ffff

080027e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af02      	add	r7, sp, #8
 80027ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2290      	movs	r2, #144	; 0x90
 80027f4:	2100      	movs	r1, #0
 80027f6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80027f8:	f7fe f95e 	bl	8000ab8 <HAL_GetTick>
 80027fc:	0003      	movs	r3, r0
 80027fe:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2208      	movs	r2, #8
 8002808:	4013      	ands	r3, r2
 800280a:	2b08      	cmp	r3, #8
 800280c:	d10c      	bne.n	8002828 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2280      	movs	r2, #128	; 0x80
 8002812:	0391      	lsls	r1, r2, #14
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	4a1a      	ldr	r2, [pc, #104]	; (8002880 <UART_CheckIdleState+0x98>)
 8002818:	9200      	str	r2, [sp, #0]
 800281a:	2200      	movs	r2, #0
 800281c:	f000 f832 	bl	8002884 <UART_WaitOnFlagUntilTimeout>
 8002820:	1e03      	subs	r3, r0, #0
 8002822:	d001      	beq.n	8002828 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e026      	b.n	8002876 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2204      	movs	r2, #4
 8002830:	4013      	ands	r3, r2
 8002832:	2b04      	cmp	r3, #4
 8002834:	d10c      	bne.n	8002850 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2280      	movs	r2, #128	; 0x80
 800283a:	03d1      	lsls	r1, r2, #15
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	4a10      	ldr	r2, [pc, #64]	; (8002880 <UART_CheckIdleState+0x98>)
 8002840:	9200      	str	r2, [sp, #0]
 8002842:	2200      	movs	r2, #0
 8002844:	f000 f81e 	bl	8002884 <UART_WaitOnFlagUntilTimeout>
 8002848:	1e03      	subs	r3, r0, #0
 800284a:	d001      	beq.n	8002850 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800284c:	2303      	movs	r3, #3
 800284e:	e012      	b.n	8002876 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2288      	movs	r2, #136	; 0x88
 8002854:	2120      	movs	r1, #32
 8002856:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	228c      	movs	r2, #140	; 0x8c
 800285c:	2120      	movs	r1, #32
 800285e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2284      	movs	r2, #132	; 0x84
 8002870:	2100      	movs	r1, #0
 8002872:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	0018      	movs	r0, r3
 8002878:	46bd      	mov	sp, r7
 800287a:	b004      	add	sp, #16
 800287c:	bd80      	pop	{r7, pc}
 800287e:	46c0      	nop			; (mov r8, r8)
 8002880:	01ffffff 	.word	0x01ffffff

08002884 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b094      	sub	sp, #80	; 0x50
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	603b      	str	r3, [r7, #0]
 8002890:	1dfb      	adds	r3, r7, #7
 8002892:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002894:	e0a7      	b.n	80029e6 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002896:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002898:	3301      	adds	r3, #1
 800289a:	d100      	bne.n	800289e <UART_WaitOnFlagUntilTimeout+0x1a>
 800289c:	e0a3      	b.n	80029e6 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800289e:	f7fe f90b 	bl	8000ab8 <HAL_GetTick>
 80028a2:	0002      	movs	r2, r0
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d302      	bcc.n	80028b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80028ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d13f      	bne.n	8002934 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028b4:	f3ef 8310 	mrs	r3, PRIMASK
 80028b8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80028ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80028bc:	647b      	str	r3, [r7, #68]	; 0x44
 80028be:	2301      	movs	r3, #1
 80028c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028c4:	f383 8810 	msr	PRIMASK, r3
}
 80028c8:	46c0      	nop			; (mov r8, r8)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	494e      	ldr	r1, [pc, #312]	; (8002a10 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80028d6:	400a      	ands	r2, r1
 80028d8:	601a      	str	r2, [r3, #0]
 80028da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028dc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028e0:	f383 8810 	msr	PRIMASK, r3
}
 80028e4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028e6:	f3ef 8310 	mrs	r3, PRIMASK
 80028ea:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80028ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028ee:	643b      	str	r3, [r7, #64]	; 0x40
 80028f0:	2301      	movs	r3, #1
 80028f2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028f6:	f383 8810 	msr	PRIMASK, r3
}
 80028fa:	46c0      	nop			; (mov r8, r8)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689a      	ldr	r2, [r3, #8]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2101      	movs	r1, #1
 8002908:	438a      	bics	r2, r1
 800290a:	609a      	str	r2, [r3, #8]
 800290c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800290e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002910:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002912:	f383 8810 	msr	PRIMASK, r3
}
 8002916:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2288      	movs	r2, #136	; 0x88
 800291c:	2120      	movs	r1, #32
 800291e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	228c      	movs	r2, #140	; 0x8c
 8002924:	2120      	movs	r1, #32
 8002926:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2284      	movs	r2, #132	; 0x84
 800292c:	2100      	movs	r1, #0
 800292e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e069      	b.n	8002a08 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2204      	movs	r2, #4
 800293c:	4013      	ands	r3, r2
 800293e:	d052      	beq.n	80029e6 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	69da      	ldr	r2, [r3, #28]
 8002946:	2380      	movs	r3, #128	; 0x80
 8002948:	011b      	lsls	r3, r3, #4
 800294a:	401a      	ands	r2, r3
 800294c:	2380      	movs	r3, #128	; 0x80
 800294e:	011b      	lsls	r3, r3, #4
 8002950:	429a      	cmp	r2, r3
 8002952:	d148      	bne.n	80029e6 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2280      	movs	r2, #128	; 0x80
 800295a:	0112      	lsls	r2, r2, #4
 800295c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800295e:	f3ef 8310 	mrs	r3, PRIMASK
 8002962:	613b      	str	r3, [r7, #16]
  return(result);
 8002964:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002966:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002968:	2301      	movs	r3, #1
 800296a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	f383 8810 	msr	PRIMASK, r3
}
 8002972:	46c0      	nop			; (mov r8, r8)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4924      	ldr	r1, [pc, #144]	; (8002a10 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002980:	400a      	ands	r2, r1
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002986:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002988:	69bb      	ldr	r3, [r7, #24]
 800298a:	f383 8810 	msr	PRIMASK, r3
}
 800298e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002990:	f3ef 8310 	mrs	r3, PRIMASK
 8002994:	61fb      	str	r3, [r7, #28]
  return(result);
 8002996:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002998:	64bb      	str	r3, [r7, #72]	; 0x48
 800299a:	2301      	movs	r3, #1
 800299c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800299e:	6a3b      	ldr	r3, [r7, #32]
 80029a0:	f383 8810 	msr	PRIMASK, r3
}
 80029a4:	46c0      	nop			; (mov r8, r8)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	689a      	ldr	r2, [r3, #8]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2101      	movs	r1, #1
 80029b2:	438a      	bics	r2, r1
 80029b4:	609a      	str	r2, [r3, #8]
 80029b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029b8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029bc:	f383 8810 	msr	PRIMASK, r3
}
 80029c0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2288      	movs	r2, #136	; 0x88
 80029c6:	2120      	movs	r1, #32
 80029c8:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	228c      	movs	r2, #140	; 0x8c
 80029ce:	2120      	movs	r1, #32
 80029d0:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2290      	movs	r2, #144	; 0x90
 80029d6:	2120      	movs	r1, #32
 80029d8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2284      	movs	r2, #132	; 0x84
 80029de:	2100      	movs	r1, #0
 80029e0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e010      	b.n	8002a08 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	69db      	ldr	r3, [r3, #28]
 80029ec:	68ba      	ldr	r2, [r7, #8]
 80029ee:	4013      	ands	r3, r2
 80029f0:	68ba      	ldr	r2, [r7, #8]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	425a      	negs	r2, r3
 80029f6:	4153      	adcs	r3, r2
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	001a      	movs	r2, r3
 80029fc:	1dfb      	adds	r3, r7, #7
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d100      	bne.n	8002a06 <UART_WaitOnFlagUntilTimeout+0x182>
 8002a04:	e747      	b.n	8002896 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	0018      	movs	r0, r3
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	b014      	add	sp, #80	; 0x50
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	fffffe5f 	.word	0xfffffe5f

08002a14 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2284      	movs	r2, #132	; 0x84
 8002a20:	5c9b      	ldrb	r3, [r3, r2]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d101      	bne.n	8002a2a <HAL_UARTEx_DisableFifoMode+0x16>
 8002a26:	2302      	movs	r3, #2
 8002a28:	e027      	b.n	8002a7a <HAL_UARTEx_DisableFifoMode+0x66>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2284      	movs	r2, #132	; 0x84
 8002a2e:	2101      	movs	r1, #1
 8002a30:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2288      	movs	r2, #136	; 0x88
 8002a36:	2124      	movs	r1, #36	; 0x24
 8002a38:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2101      	movs	r1, #1
 8002a4e:	438a      	bics	r2, r1
 8002a50:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	4a0b      	ldr	r2, [pc, #44]	; (8002a84 <HAL_UARTEx_DisableFifoMode+0x70>)
 8002a56:	4013      	ands	r3, r2
 8002a58:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68fa      	ldr	r2, [r7, #12]
 8002a66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2288      	movs	r2, #136	; 0x88
 8002a6c:	2120      	movs	r1, #32
 8002a6e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2284      	movs	r2, #132	; 0x84
 8002a74:	2100      	movs	r1, #0
 8002a76:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	0018      	movs	r0, r3
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	b004      	add	sp, #16
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	46c0      	nop			; (mov r8, r8)
 8002a84:	dfffffff 	.word	0xdfffffff

08002a88 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2284      	movs	r2, #132	; 0x84
 8002a96:	5c9b      	ldrb	r3, [r3, r2]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d101      	bne.n	8002aa0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	e02e      	b.n	8002afe <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2284      	movs	r2, #132	; 0x84
 8002aa4:	2101      	movs	r1, #1
 8002aa6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2288      	movs	r2, #136	; 0x88
 8002aac:	2124      	movs	r1, #36	; 0x24
 8002aae:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2101      	movs	r1, #1
 8002ac4:	438a      	bics	r2, r1
 8002ac6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	00db      	lsls	r3, r3, #3
 8002ad0:	08d9      	lsrs	r1, r3, #3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	683a      	ldr	r2, [r7, #0]
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	0018      	movs	r0, r3
 8002ae0:	f000 f854 	bl	8002b8c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2288      	movs	r2, #136	; 0x88
 8002af0:	2120      	movs	r1, #32
 8002af2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2284      	movs	r2, #132	; 0x84
 8002af8:	2100      	movs	r1, #0
 8002afa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	0018      	movs	r0, r3
 8002b00:	46bd      	mov	sp, r7
 8002b02:	b004      	add	sp, #16
 8002b04:	bd80      	pop	{r7, pc}
	...

08002b08 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2284      	movs	r2, #132	; 0x84
 8002b16:	5c9b      	ldrb	r3, [r3, r2]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d101      	bne.n	8002b20 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	e02f      	b.n	8002b80 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2284      	movs	r2, #132	; 0x84
 8002b24:	2101      	movs	r1, #1
 8002b26:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2288      	movs	r2, #136	; 0x88
 8002b2c:	2124      	movs	r1, #36	; 0x24
 8002b2e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	2101      	movs	r1, #1
 8002b44:	438a      	bics	r2, r1
 8002b46:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	4a0e      	ldr	r2, [pc, #56]	; (8002b88 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8002b50:	4013      	ands	r3, r2
 8002b52:	0019      	movs	r1, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	683a      	ldr	r2, [r7, #0]
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	0018      	movs	r0, r3
 8002b62:	f000 f813 	bl	8002b8c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2288      	movs	r2, #136	; 0x88
 8002b72:	2120      	movs	r1, #32
 8002b74:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2284      	movs	r2, #132	; 0x84
 8002b7a:	2100      	movs	r1, #0
 8002b7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b7e:	2300      	movs	r3, #0
}
 8002b80:	0018      	movs	r0, r3
 8002b82:	46bd      	mov	sp, r7
 8002b84:	b004      	add	sp, #16
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	f1ffffff 	.word	0xf1ffffff

08002b8c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b8e:	b085      	sub	sp, #20
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d108      	bne.n	8002bae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	226a      	movs	r2, #106	; 0x6a
 8002ba0:	2101      	movs	r1, #1
 8002ba2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2268      	movs	r2, #104	; 0x68
 8002ba8:	2101      	movs	r1, #1
 8002baa:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002bac:	e043      	b.n	8002c36 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002bae:	260f      	movs	r6, #15
 8002bb0:	19bb      	adds	r3, r7, r6
 8002bb2:	2208      	movs	r2, #8
 8002bb4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002bb6:	200e      	movs	r0, #14
 8002bb8:	183b      	adds	r3, r7, r0
 8002bba:	2208      	movs	r2, #8
 8002bbc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	0e5b      	lsrs	r3, r3, #25
 8002bc6:	b2da      	uxtb	r2, r3
 8002bc8:	240d      	movs	r4, #13
 8002bca:	193b      	adds	r3, r7, r4
 8002bcc:	2107      	movs	r1, #7
 8002bce:	400a      	ands	r2, r1
 8002bd0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	0f5b      	lsrs	r3, r3, #29
 8002bda:	b2da      	uxtb	r2, r3
 8002bdc:	250c      	movs	r5, #12
 8002bde:	197b      	adds	r3, r7, r5
 8002be0:	2107      	movs	r1, #7
 8002be2:	400a      	ands	r2, r1
 8002be4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002be6:	183b      	adds	r3, r7, r0
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	197a      	adds	r2, r7, r5
 8002bec:	7812      	ldrb	r2, [r2, #0]
 8002bee:	4914      	ldr	r1, [pc, #80]	; (8002c40 <UARTEx_SetNbDataToProcess+0xb4>)
 8002bf0:	5c8a      	ldrb	r2, [r1, r2]
 8002bf2:	435a      	muls	r2, r3
 8002bf4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8002bf6:	197b      	adds	r3, r7, r5
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	4a12      	ldr	r2, [pc, #72]	; (8002c44 <UARTEx_SetNbDataToProcess+0xb8>)
 8002bfc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002bfe:	0019      	movs	r1, r3
 8002c00:	f7fd fb0c 	bl	800021c <__divsi3>
 8002c04:	0003      	movs	r3, r0
 8002c06:	b299      	uxth	r1, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	226a      	movs	r2, #106	; 0x6a
 8002c0c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002c0e:	19bb      	adds	r3, r7, r6
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	193a      	adds	r2, r7, r4
 8002c14:	7812      	ldrb	r2, [r2, #0]
 8002c16:	490a      	ldr	r1, [pc, #40]	; (8002c40 <UARTEx_SetNbDataToProcess+0xb4>)
 8002c18:	5c8a      	ldrb	r2, [r1, r2]
 8002c1a:	435a      	muls	r2, r3
 8002c1c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8002c1e:	193b      	adds	r3, r7, r4
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	4a08      	ldr	r2, [pc, #32]	; (8002c44 <UARTEx_SetNbDataToProcess+0xb8>)
 8002c24:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002c26:	0019      	movs	r1, r3
 8002c28:	f7fd faf8 	bl	800021c <__divsi3>
 8002c2c:	0003      	movs	r3, r0
 8002c2e:	b299      	uxth	r1, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2268      	movs	r2, #104	; 0x68
 8002c34:	5299      	strh	r1, [r3, r2]
}
 8002c36:	46c0      	nop			; (mov r8, r8)
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	b005      	add	sp, #20
 8002c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c3e:	46c0      	nop			; (mov r8, r8)
 8002c40:	08005490 	.word	0x08005490
 8002c44:	08005498 	.word	0x08005498

08002c48 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	3308      	adds	r3, #8
 8002c54:	001a      	movs	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	4252      	negs	r2, r2
 8002c60:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	3308      	adds	r3, #8
 8002c66:	001a      	movs	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	3308      	adds	r3, #8
 8002c70:	001a      	movs	r2, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002c7c:	46c0      	nop			; (mov r8, r8)
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	b002      	add	sp, #8
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002c92:	46c0      	nop			; (mov r8, r8)
 8002c94:	46bd      	mov	sp, r7
 8002c96:	b002      	add	sp, #8
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b084      	sub	sp, #16
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
 8002ca2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	3301      	adds	r3, #1
 8002cae:	d103      	bne.n	8002cb8 <vListInsert+0x1e>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	691b      	ldr	r3, [r3, #16]
 8002cb4:	60fb      	str	r3, [r7, #12]
 8002cb6:	e00c      	b.n	8002cd2 <vListInsert+0x38>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	3308      	adds	r3, #8
 8002cbc:	60fb      	str	r3, [r7, #12]
 8002cbe:	e002      	b.n	8002cc6 <vListInsert+0x2c>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	60fb      	str	r3, [r7, #12]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68ba      	ldr	r2, [r7, #8]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d2f6      	bcs.n	8002cc0 <vListInsert+0x26>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	685a      	ldr	r2, [r3, #4]
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	683a      	ldr	r2, [r7, #0]
 8002ce0:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	68fa      	ldr	r2, [r7, #12]
 8002ce6:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	683a      	ldr	r2, [r7, #0]
 8002cec:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	1c5a      	adds	r2, r3, #1
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	601a      	str	r2, [r3, #0]
}
 8002cfe:	46c0      	nop			; (mov r8, r8)
 8002d00:	46bd      	mov	sp, r7
 8002d02:	b004      	add	sp, #16
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002d06:	b580      	push	{r7, lr}
 8002d08:	b084      	sub	sp, #16
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	6892      	ldr	r2, [r2, #8]
 8002d1c:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	6852      	ldr	r2, [r2, #4]
 8002d26:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d103      	bne.n	8002d3a <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	689a      	ldr	r2, [r3, #8]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	1e5a      	subs	r2, r3, #1
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
}
 8002d4e:	0018      	movs	r0, r3
 8002d50:	46bd      	mov	sp, r7
 8002d52:	b004      	add	sp, #16
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002d56:	b5b0      	push	{r4, r5, r7, lr}
 8002d58:	b084      	sub	sp, #16
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
 8002d5e:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002d60:	2301      	movs	r3, #1
 8002d62:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d101      	bne.n	8002d72 <xQueueGenericReset+0x1c>
 8002d6e:	b672      	cpsid	i
 8002d70:	e7fe      	b.n	8002d70 <xQueueGenericReset+0x1a>

    if( ( pxQueue != NULL ) &&
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d100      	bne.n	8002d7a <xQueueGenericReset+0x24>
 8002d78:	e06a      	b.n	8002e50 <xQueueGenericReset+0xfa>
        ( pxQueue->uxLength >= 1U ) &&
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d066      	beq.n	8002e50 <xQueueGenericReset+0xfa>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d8a:	2400      	movs	r4, #0
 8002d8c:	0c15      	lsrs	r5, r2, #16
 8002d8e:	0c19      	lsrs	r1, r3, #16
 8002d90:	b2a8      	uxth	r0, r5
 8002d92:	2800      	cmp	r0, #0
 8002d94:	d104      	bne.n	8002da0 <xQueueGenericReset+0x4a>
 8002d96:	b288      	uxth	r0, r1
 8002d98:	2800      	cmp	r0, #0
 8002d9a:	d013      	beq.n	8002dc4 <xQueueGenericReset+0x6e>
 8002d9c:	1c10      	adds	r0, r2, #0
 8002d9e:	e004      	b.n	8002daa <xQueueGenericReset+0x54>
 8002da0:	b289      	uxth	r1, r1
 8002da2:	2900      	cmp	r1, #0
 8002da4:	d10d      	bne.n	8002dc2 <xQueueGenericReset+0x6c>
 8002da6:	1c29      	adds	r1, r5, #0
 8002da8:	1c18      	adds	r0, r3, #0
 8002daa:	b292      	uxth	r2, r2
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	435a      	muls	r2, r3
 8002db0:	b283      	uxth	r3, r0
 8002db2:	b289      	uxth	r1, r1
 8002db4:	434b      	muls	r3, r1
 8002db6:	0c12      	lsrs	r2, r2, #16
 8002db8:	189b      	adds	r3, r3, r2
 8002dba:	141b      	asrs	r3, r3, #16
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d000      	beq.n	8002dc4 <xQueueGenericReset+0x6e>
 8002dc2:	2401      	movs	r4, #1
 8002dc4:	1e23      	subs	r3, r4, #0
        ( pxQueue->uxLength >= 1U ) &&
 8002dc6:	d143      	bne.n	8002e50 <xQueueGenericReset+0xfa>
    {
        taskENTER_CRITICAL();
 8002dc8:	f002 f882 	bl	8004ed0 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd8:	434b      	muls	r3, r1
 8002dda:	18d2      	adds	r2, r2, r3
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	2200      	movs	r2, #0
 8002de4:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002df6:	1e59      	subs	r1, r3, #1
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfc:	434b      	muls	r3, r1
 8002dfe:	18d2      	adds	r2, r2, r3
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	2244      	movs	r2, #68	; 0x44
 8002e08:	21ff      	movs	r1, #255	; 0xff
 8002e0a:	5499      	strb	r1, [r3, r2]
            pxQueue->cTxLock = queueUNLOCKED;
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	2245      	movs	r2, #69	; 0x45
 8002e10:	21ff      	movs	r1, #255	; 0xff
 8002e12:	5499      	strb	r1, [r3, r2]

            if( xNewQueue == pdFALSE )
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10d      	bne.n	8002e36 <xQueueGenericReset+0xe0>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d013      	beq.n	8002e4a <xQueueGenericReset+0xf4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	3310      	adds	r3, #16
 8002e26:	0018      	movs	r0, r3
 8002e28:	f001 f91c 	bl	8004064 <xTaskRemoveFromEventList>
 8002e2c:	1e03      	subs	r3, r0, #0
 8002e2e:	d00c      	beq.n	8002e4a <xQueueGenericReset+0xf4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002e30:	f002 f83e 	bl	8004eb0 <vPortYield>
 8002e34:	e009      	b.n	8002e4a <xQueueGenericReset+0xf4>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	3310      	adds	r3, #16
 8002e3a:	0018      	movs	r0, r3
 8002e3c:	f7ff ff04 	bl	8002c48 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	3324      	adds	r3, #36	; 0x24
 8002e44:	0018      	movs	r0, r3
 8002e46:	f7ff feff 	bl	8002c48 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8002e4a:	f002 f853 	bl	8004ef4 <vPortExitCritical>
 8002e4e:	e001      	b.n	8002e54 <xQueueGenericReset+0xfe>
    }
    else
    {
        xReturn = pdFAIL;
 8002e50:	2300      	movs	r3, #0
 8002e52:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d101      	bne.n	8002e5e <xQueueGenericReset+0x108>
 8002e5a:	b672      	cpsid	i
 8002e5c:	e7fe      	b.n	8002e5c <xQueueGenericReset+0x106>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
}
 8002e60:	0018      	movs	r0, r3
 8002e62:	46bd      	mov	sp, r7
 8002e64:	b004      	add	sp, #16
 8002e66:	bdb0      	pop	{r4, r5, r7, pc}

08002e68 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002e68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e6a:	b08b      	sub	sp, #44	; 0x2c
 8002e6c:	af02      	add	r7, sp, #8
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	1dfb      	adds	r3, r7, #7
 8002e74:	701a      	strb	r2, [r3, #0]
        Queue_t * pxNewQueue = NULL;
 8002e76:	2300      	movs	r3, #0
 8002e78:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d047      	beq.n	8002f10 <xQueueGenericCreate+0xa8>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002e80:	2000      	movs	r0, #0
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	0c19      	lsrs	r1, r3, #16
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	1c1e      	adds	r6, r3, #0
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	0c1b      	lsrs	r3, r3, #16
 8002e8e:	68fa      	ldr	r2, [r7, #12]
 8002e90:	1c15      	adds	r5, r2, #0
 8002e92:	b28a      	uxth	r2, r1
 8002e94:	2a00      	cmp	r2, #0
 8002e96:	d105      	bne.n	8002ea4 <xQueueGenericCreate+0x3c>
 8002e98:	b29a      	uxth	r2, r3
 8002e9a:	2a00      	cmp	r2, #0
 8002e9c:	d013      	beq.n	8002ec6 <xQueueGenericCreate+0x5e>
 8002e9e:	1c19      	adds	r1, r3, #0
 8002ea0:	1c34      	adds	r4, r6, #0
 8002ea2:	e003      	b.n	8002eac <xQueueGenericCreate+0x44>
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d10c      	bne.n	8002ec4 <xQueueGenericCreate+0x5c>
 8002eaa:	1c2c      	adds	r4, r5, #0
 8002eac:	b2b3      	uxth	r3, r6
 8002eae:	b2aa      	uxth	r2, r5
 8002eb0:	435a      	muls	r2, r3
 8002eb2:	b2a3      	uxth	r3, r4
 8002eb4:	b289      	uxth	r1, r1
 8002eb6:	434b      	muls	r3, r1
 8002eb8:	0c12      	lsrs	r2, r2, #16
 8002eba:	189b      	adds	r3, r3, r2
 8002ebc:	141b      	asrs	r3, r3, #16
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d000      	beq.n	8002ec6 <xQueueGenericCreate+0x5e>
 8002ec4:	2001      	movs	r0, #1
 8002ec6:	1e03      	subs	r3, r0, #0
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002ec8:	d122      	bne.n	8002f10 <xQueueGenericCreate+0xa8>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	68ba      	ldr	r2, [r7, #8]
 8002ece:	4353      	muls	r3, r2
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002ed0:	3351      	adds	r3, #81	; 0x51
 8002ed2:	d81d      	bhi.n	8002f10 <xQueueGenericCreate+0xa8>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	68ba      	ldr	r2, [r7, #8]
 8002ed8:	4353      	muls	r3, r2
 8002eda:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	3350      	adds	r3, #80	; 0x50
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	f002 f88d 	bl	8005000 <pvPortMalloc>
 8002ee6:	0003      	movs	r3, r0
 8002ee8:	61fb      	str	r3, [r7, #28]

            if( pxNewQueue != NULL )
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d014      	beq.n	8002f1a <xQueueGenericCreate+0xb2>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	3350      	adds	r3, #80	; 0x50
 8002ef8:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002efa:	1dfb      	adds	r3, r7, #7
 8002efc:	781c      	ldrb	r4, [r3, #0]
 8002efe:	697a      	ldr	r2, [r7, #20]
 8002f00:	68b9      	ldr	r1, [r7, #8]
 8002f02:	68f8      	ldr	r0, [r7, #12]
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	9300      	str	r3, [sp, #0]
 8002f08:	0023      	movs	r3, r4
 8002f0a:	f000 f80b 	bl	8002f24 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8002f0e:	e004      	b.n	8002f1a <xQueueGenericCreate+0xb2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d101      	bne.n	8002f1a <xQueueGenericCreate+0xb2>
 8002f16:	b672      	cpsid	i
 8002f18:	e7fe      	b.n	8002f18 <xQueueGenericCreate+0xb0>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002f1a:	69fb      	ldr	r3, [r7, #28]
    }
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	b009      	add	sp, #36	; 0x24
 8002f22:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002f24 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	60f8      	str	r0, [r7, #12]
 8002f2c:	60b9      	str	r1, [r7, #8]
 8002f2e:	607a      	str	r2, [r7, #4]
 8002f30:	001a      	movs	r2, r3
 8002f32:	1cfb      	adds	r3, r7, #3
 8002f34:	701a      	strb	r2, [r3, #0]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d103      	bne.n	8002f44 <prvInitialiseNewQueue+0x20>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	601a      	str	r2, [r3, #0]
 8002f42:	e002      	b.n	8002f4a <prvInitialiseNewQueue+0x26>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	68fa      	ldr	r2, [r7, #12]
 8002f4e:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	2101      	movs	r1, #1
 8002f5a:	0018      	movs	r0, r3
 8002f5c:	f7ff fefb 	bl	8002d56 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	1cfa      	adds	r2, r7, #3
 8002f64:	214c      	movs	r1, #76	; 0x4c
 8002f66:	7812      	ldrb	r2, [r2, #0]
 8002f68:	545a      	strb	r2, [r3, r1]
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002f6a:	46c0      	nop			; (mov r8, r8)
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	b004      	add	sp, #16
 8002f70:	bd80      	pop	{r7, pc}

08002f72 <xQueueCreateCountingSemaphore>:

#if ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount,
                                                 const UBaseType_t uxInitialCount )
    {
 8002f72:	b580      	push	{r7, lr}
 8002f74:	b084      	sub	sp, #16
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]
 8002f7a:	6039      	str	r1, [r7, #0]
        QueueHandle_t xHandle = NULL;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	60fb      	str	r3, [r7, #12]

        if( ( uxMaxCount != 0 ) &&
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d012      	beq.n	8002fac <xQueueCreateCountingSemaphore+0x3a>
 8002f86:	683a      	ldr	r2, [r7, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d80e      	bhi.n	8002fac <xQueueCreateCountingSemaphore+0x3a>
            ( uxInitialCount <= uxMaxCount ) )
        {
            xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2202      	movs	r2, #2
 8002f92:	2100      	movs	r1, #0
 8002f94:	0018      	movs	r0, r3
 8002f96:	f7ff ff67 	bl	8002e68 <xQueueGenericCreate>
 8002f9a:	0003      	movs	r3, r0
 8002f9c:	60fb      	str	r3, [r7, #12]

            if( xHandle != NULL )
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d008      	beq.n	8002fb6 <xQueueCreateCountingSemaphore+0x44>
            {
                ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	639a      	str	r2, [r3, #56]	; 0x38
            if( xHandle != NULL )
 8002faa:	e004      	b.n	8002fb6 <xQueueCreateCountingSemaphore+0x44>
                traceCREATE_COUNTING_SEMAPHORE_FAILED();
            }
        }
        else
        {
            configASSERT( xHandle );
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <xQueueCreateCountingSemaphore+0x44>
 8002fb2:	b672      	cpsid	i
 8002fb4:	e7fe      	b.n	8002fb4 <xQueueCreateCountingSemaphore+0x42>
            mtCOVERAGE_TEST_MARKER();
        }

        return xHandle;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
    }
 8002fb8:	0018      	movs	r0, r3
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	b004      	add	sp, #16
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b08a      	sub	sp, #40	; 0x28
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
 8002fcc:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 8002fd6:	6a3b      	ldr	r3, [r7, #32]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d101      	bne.n	8002fe0 <xQueueGenericSend+0x20>
 8002fdc:	b672      	cpsid	i
 8002fde:	e7fe      	b.n	8002fde <xQueueGenericSend+0x1e>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d103      	bne.n	8002fee <xQueueGenericSend+0x2e>
 8002fe6:	6a3b      	ldr	r3, [r7, #32]
 8002fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d101      	bne.n	8002ff2 <xQueueGenericSend+0x32>
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e000      	b.n	8002ff4 <xQueueGenericSend+0x34>
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d101      	bne.n	8002ffc <xQueueGenericSend+0x3c>
 8002ff8:	b672      	cpsid	i
 8002ffa:	e7fe      	b.n	8002ffa <xQueueGenericSend+0x3a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d103      	bne.n	800300a <xQueueGenericSend+0x4a>
 8003002:	6a3b      	ldr	r3, [r7, #32]
 8003004:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003006:	2b01      	cmp	r3, #1
 8003008:	d101      	bne.n	800300e <xQueueGenericSend+0x4e>
 800300a:	2301      	movs	r3, #1
 800300c:	e000      	b.n	8003010 <xQueueGenericSend+0x50>
 800300e:	2300      	movs	r3, #0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d101      	bne.n	8003018 <xQueueGenericSend+0x58>
 8003014:	b672      	cpsid	i
 8003016:	e7fe      	b.n	8003016 <xQueueGenericSend+0x56>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003018:	f001 fa0e 	bl	8004438 <xTaskGetSchedulerState>
 800301c:	1e03      	subs	r3, r0, #0
 800301e:	d102      	bne.n	8003026 <xQueueGenericSend+0x66>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d101      	bne.n	800302a <xQueueGenericSend+0x6a>
 8003026:	2301      	movs	r3, #1
 8003028:	e000      	b.n	800302c <xQueueGenericSend+0x6c>
 800302a:	2300      	movs	r3, #0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d101      	bne.n	8003034 <xQueueGenericSend+0x74>
 8003030:	b672      	cpsid	i
 8003032:	e7fe      	b.n	8003032 <xQueueGenericSend+0x72>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003034:	f001 ff4c 	bl	8004ed0 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003038:	6a3b      	ldr	r3, [r7, #32]
 800303a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800303c:	6a3b      	ldr	r3, [r7, #32]
 800303e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003040:	429a      	cmp	r2, r3
 8003042:	d302      	bcc.n	800304a <xQueueGenericSend+0x8a>
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	2b02      	cmp	r3, #2
 8003048:	d11e      	bne.n	8003088 <xQueueGenericSend+0xc8>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800304a:	683a      	ldr	r2, [r7, #0]
 800304c:	68b9      	ldr	r1, [r7, #8]
 800304e:	6a3b      	ldr	r3, [r7, #32]
 8003050:	0018      	movs	r0, r3
 8003052:	f000 fa19 	bl	8003488 <prvCopyDataToQueue>
 8003056:	0003      	movs	r3, r0
 8003058:	61fb      	str	r3, [r7, #28]

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800305a:	6a3b      	ldr	r3, [r7, #32]
 800305c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305e:	2b00      	cmp	r3, #0
 8003060:	d009      	beq.n	8003076 <xQueueGenericSend+0xb6>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003062:	6a3b      	ldr	r3, [r7, #32]
 8003064:	3324      	adds	r3, #36	; 0x24
 8003066:	0018      	movs	r0, r3
 8003068:	f000 fffc 	bl	8004064 <xTaskRemoveFromEventList>
 800306c:	1e03      	subs	r3, r0, #0
 800306e:	d007      	beq.n	8003080 <xQueueGenericSend+0xc0>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8003070:	f001 ff1e 	bl	8004eb0 <vPortYield>
 8003074:	e004      	b.n	8003080 <xQueueGenericSend+0xc0>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d001      	beq.n	8003080 <xQueueGenericSend+0xc0>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 800307c:	f001 ff18 	bl	8004eb0 <vPortYield>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8003080:	f001 ff38 	bl	8004ef4 <vPortExitCritical>
                return pdPASS;
 8003084:	2301      	movs	r3, #1
 8003086:	e05b      	b.n	8003140 <xQueueGenericSend+0x180>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d103      	bne.n	8003096 <xQueueGenericSend+0xd6>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800308e:	f001 ff31 	bl	8004ef4 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8003092:	2300      	movs	r3, #0
 8003094:	e054      	b.n	8003140 <xQueueGenericSend+0x180>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003098:	2b00      	cmp	r3, #0
 800309a:	d106      	bne.n	80030aa <xQueueGenericSend+0xea>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800309c:	2314      	movs	r3, #20
 800309e:	18fb      	adds	r3, r7, r3
 80030a0:	0018      	movs	r0, r3
 80030a2:	f001 f8a9 	bl	80041f8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80030a6:	2301      	movs	r3, #1
 80030a8:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80030aa:	f001 ff23 	bl	8004ef4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80030ae:	f000 fd1d 	bl	8003aec <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80030b2:	f001 ff0d 	bl	8004ed0 <vPortEnterCritical>
 80030b6:	6a3b      	ldr	r3, [r7, #32]
 80030b8:	2244      	movs	r2, #68	; 0x44
 80030ba:	5c9b      	ldrb	r3, [r3, r2]
 80030bc:	b25b      	sxtb	r3, r3
 80030be:	3301      	adds	r3, #1
 80030c0:	d103      	bne.n	80030ca <xQueueGenericSend+0x10a>
 80030c2:	6a3b      	ldr	r3, [r7, #32]
 80030c4:	2244      	movs	r2, #68	; 0x44
 80030c6:	2100      	movs	r1, #0
 80030c8:	5499      	strb	r1, [r3, r2]
 80030ca:	6a3b      	ldr	r3, [r7, #32]
 80030cc:	2245      	movs	r2, #69	; 0x45
 80030ce:	5c9b      	ldrb	r3, [r3, r2]
 80030d0:	b25b      	sxtb	r3, r3
 80030d2:	3301      	adds	r3, #1
 80030d4:	d103      	bne.n	80030de <xQueueGenericSend+0x11e>
 80030d6:	6a3b      	ldr	r3, [r7, #32]
 80030d8:	2245      	movs	r2, #69	; 0x45
 80030da:	2100      	movs	r1, #0
 80030dc:	5499      	strb	r1, [r3, r2]
 80030de:	f001 ff09 	bl	8004ef4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030e2:	1d3a      	adds	r2, r7, #4
 80030e4:	2314      	movs	r3, #20
 80030e6:	18fb      	adds	r3, r7, r3
 80030e8:	0011      	movs	r1, r2
 80030ea:	0018      	movs	r0, r3
 80030ec:	f001 f898 	bl	8004220 <xTaskCheckForTimeOut>
 80030f0:	1e03      	subs	r3, r0, #0
 80030f2:	d11e      	bne.n	8003132 <xQueueGenericSend+0x172>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80030f4:	6a3b      	ldr	r3, [r7, #32]
 80030f6:	0018      	movs	r0, r3
 80030f8:	f000 facb 	bl	8003692 <prvIsQueueFull>
 80030fc:	1e03      	subs	r3, r0, #0
 80030fe:	d011      	beq.n	8003124 <xQueueGenericSend+0x164>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003100:	6a3b      	ldr	r3, [r7, #32]
 8003102:	3310      	adds	r3, #16
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	0011      	movs	r1, r2
 8003108:	0018      	movs	r0, r3
 800310a:	f000 ff4f 	bl	8003fac <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800310e:	6a3b      	ldr	r3, [r7, #32]
 8003110:	0018      	movs	r0, r3
 8003112:	f000 fa4a 	bl	80035aa <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8003116:	f000 fcf5 	bl	8003b04 <xTaskResumeAll>
 800311a:	1e03      	subs	r3, r0, #0
 800311c:	d18a      	bne.n	8003034 <xQueueGenericSend+0x74>
                {
                    portYIELD_WITHIN_API();
 800311e:	f001 fec7 	bl	8004eb0 <vPortYield>
 8003122:	e787      	b.n	8003034 <xQueueGenericSend+0x74>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003124:	6a3b      	ldr	r3, [r7, #32]
 8003126:	0018      	movs	r0, r3
 8003128:	f000 fa3f 	bl	80035aa <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800312c:	f000 fcea 	bl	8003b04 <xTaskResumeAll>
 8003130:	e780      	b.n	8003034 <xQueueGenericSend+0x74>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8003132:	6a3b      	ldr	r3, [r7, #32]
 8003134:	0018      	movs	r0, r3
 8003136:	f000 fa38 	bl	80035aa <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800313a:	f000 fce3 	bl	8003b04 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 800313e:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8003140:	0018      	movs	r0, r3
 8003142:	46bd      	mov	sp, r7
 8003144:	b00a      	add	sp, #40	; 0x28
 8003146:	bd80      	pop	{r7, pc}

08003148 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b08a      	sub	sp, #40	; 0x28
 800314c:	af00      	add	r7, sp, #0
 800314e:	60f8      	str	r0, [r7, #12]
 8003150:	60b9      	str	r1, [r7, #8]
 8003152:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003154:	2300      	movs	r3, #0
 8003156:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800315c:	6a3b      	ldr	r3, [r7, #32]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <xQueueReceive+0x1e>
 8003162:	b672      	cpsid	i
 8003164:	e7fe      	b.n	8003164 <xQueueReceive+0x1c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d103      	bne.n	8003174 <xQueueReceive+0x2c>
 800316c:	6a3b      	ldr	r3, [r7, #32]
 800316e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003170:	2b00      	cmp	r3, #0
 8003172:	d101      	bne.n	8003178 <xQueueReceive+0x30>
 8003174:	2301      	movs	r3, #1
 8003176:	e000      	b.n	800317a <xQueueReceive+0x32>
 8003178:	2300      	movs	r3, #0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d101      	bne.n	8003182 <xQueueReceive+0x3a>
 800317e:	b672      	cpsid	i
 8003180:	e7fe      	b.n	8003180 <xQueueReceive+0x38>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003182:	f001 f959 	bl	8004438 <xTaskGetSchedulerState>
 8003186:	1e03      	subs	r3, r0, #0
 8003188:	d102      	bne.n	8003190 <xQueueReceive+0x48>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d101      	bne.n	8003194 <xQueueReceive+0x4c>
 8003190:	2301      	movs	r3, #1
 8003192:	e000      	b.n	8003196 <xQueueReceive+0x4e>
 8003194:	2300      	movs	r3, #0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d101      	bne.n	800319e <xQueueReceive+0x56>
 800319a:	b672      	cpsid	i
 800319c:	e7fe      	b.n	800319c <xQueueReceive+0x54>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800319e:	f001 fe97 	bl	8004ed0 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031a2:	6a3b      	ldr	r3, [r7, #32]
 80031a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031a6:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d01a      	beq.n	80031e4 <xQueueReceive+0x9c>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80031ae:	68ba      	ldr	r2, [r7, #8]
 80031b0:	6a3b      	ldr	r3, [r7, #32]
 80031b2:	0011      	movs	r1, r2
 80031b4:	0018      	movs	r0, r3
 80031b6:	f000 f9d2 	bl	800355e <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	1e5a      	subs	r2, r3, #1
 80031be:	6a3b      	ldr	r3, [r7, #32]
 80031c0:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80031c2:	6a3b      	ldr	r3, [r7, #32]
 80031c4:	691b      	ldr	r3, [r3, #16]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d008      	beq.n	80031dc <xQueueReceive+0x94>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80031ca:	6a3b      	ldr	r3, [r7, #32]
 80031cc:	3310      	adds	r3, #16
 80031ce:	0018      	movs	r0, r3
 80031d0:	f000 ff48 	bl	8004064 <xTaskRemoveFromEventList>
 80031d4:	1e03      	subs	r3, r0, #0
 80031d6:	d001      	beq.n	80031dc <xQueueReceive+0x94>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80031d8:	f001 fe6a 	bl	8004eb0 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80031dc:	f001 fe8a 	bl	8004ef4 <vPortExitCritical>
                return pdPASS;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e062      	b.n	80032aa <xQueueReceive+0x162>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d103      	bne.n	80031f2 <xQueueReceive+0xaa>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80031ea:	f001 fe83 	bl	8004ef4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80031ee:	2300      	movs	r3, #0
 80031f0:	e05b      	b.n	80032aa <xQueueReceive+0x162>
                }
                else if( xEntryTimeSet == pdFALSE )
 80031f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d106      	bne.n	8003206 <xQueueReceive+0xbe>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80031f8:	2314      	movs	r3, #20
 80031fa:	18fb      	adds	r3, r7, r3
 80031fc:	0018      	movs	r0, r3
 80031fe:	f000 fffb 	bl	80041f8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003202:	2301      	movs	r3, #1
 8003204:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003206:	f001 fe75 	bl	8004ef4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800320a:	f000 fc6f 	bl	8003aec <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800320e:	f001 fe5f 	bl	8004ed0 <vPortEnterCritical>
 8003212:	6a3b      	ldr	r3, [r7, #32]
 8003214:	2244      	movs	r2, #68	; 0x44
 8003216:	5c9b      	ldrb	r3, [r3, r2]
 8003218:	b25b      	sxtb	r3, r3
 800321a:	3301      	adds	r3, #1
 800321c:	d103      	bne.n	8003226 <xQueueReceive+0xde>
 800321e:	6a3b      	ldr	r3, [r7, #32]
 8003220:	2244      	movs	r2, #68	; 0x44
 8003222:	2100      	movs	r1, #0
 8003224:	5499      	strb	r1, [r3, r2]
 8003226:	6a3b      	ldr	r3, [r7, #32]
 8003228:	2245      	movs	r2, #69	; 0x45
 800322a:	5c9b      	ldrb	r3, [r3, r2]
 800322c:	b25b      	sxtb	r3, r3
 800322e:	3301      	adds	r3, #1
 8003230:	d103      	bne.n	800323a <xQueueReceive+0xf2>
 8003232:	6a3b      	ldr	r3, [r7, #32]
 8003234:	2245      	movs	r2, #69	; 0x45
 8003236:	2100      	movs	r1, #0
 8003238:	5499      	strb	r1, [r3, r2]
 800323a:	f001 fe5b 	bl	8004ef4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800323e:	1d3a      	adds	r2, r7, #4
 8003240:	2314      	movs	r3, #20
 8003242:	18fb      	adds	r3, r7, r3
 8003244:	0011      	movs	r1, r2
 8003246:	0018      	movs	r0, r3
 8003248:	f000 ffea 	bl	8004220 <xTaskCheckForTimeOut>
 800324c:	1e03      	subs	r3, r0, #0
 800324e:	d11e      	bne.n	800328e <xQueueReceive+0x146>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003250:	6a3b      	ldr	r3, [r7, #32]
 8003252:	0018      	movs	r0, r3
 8003254:	f000 fa07 	bl	8003666 <prvIsQueueEmpty>
 8003258:	1e03      	subs	r3, r0, #0
 800325a:	d011      	beq.n	8003280 <xQueueReceive+0x138>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800325c:	6a3b      	ldr	r3, [r7, #32]
 800325e:	3324      	adds	r3, #36	; 0x24
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	0011      	movs	r1, r2
 8003264:	0018      	movs	r0, r3
 8003266:	f000 fea1 	bl	8003fac <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800326a:	6a3b      	ldr	r3, [r7, #32]
 800326c:	0018      	movs	r0, r3
 800326e:	f000 f99c 	bl	80035aa <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003272:	f000 fc47 	bl	8003b04 <xTaskResumeAll>
 8003276:	1e03      	subs	r3, r0, #0
 8003278:	d191      	bne.n	800319e <xQueueReceive+0x56>
                {
                    portYIELD_WITHIN_API();
 800327a:	f001 fe19 	bl	8004eb0 <vPortYield>
 800327e:	e78e      	b.n	800319e <xQueueReceive+0x56>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003280:	6a3b      	ldr	r3, [r7, #32]
 8003282:	0018      	movs	r0, r3
 8003284:	f000 f991 	bl	80035aa <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003288:	f000 fc3c 	bl	8003b04 <xTaskResumeAll>
 800328c:	e787      	b.n	800319e <xQueueReceive+0x56>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800328e:	6a3b      	ldr	r3, [r7, #32]
 8003290:	0018      	movs	r0, r3
 8003292:	f000 f98a 	bl	80035aa <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003296:	f000 fc35 	bl	8003b04 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800329a:	6a3b      	ldr	r3, [r7, #32]
 800329c:	0018      	movs	r0, r3
 800329e:	f000 f9e2 	bl	8003666 <prvIsQueueEmpty>
 80032a2:	1e03      	subs	r3, r0, #0
 80032a4:	d100      	bne.n	80032a8 <xQueueReceive+0x160>
 80032a6:	e77a      	b.n	800319e <xQueueReceive+0x56>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80032a8:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80032aa:	0018      	movs	r0, r3
 80032ac:	46bd      	mov	sp, r7
 80032ae:	b00a      	add	sp, #40	; 0x28
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 80032b2:	b580      	push	{r7, lr}
 80032b4:	b08a      	sub	sp, #40	; 0x28
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
 80032ba:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 80032bc:	2300      	movs	r3, #0
 80032be:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	61fb      	str	r3, [r7, #28]

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 80032c4:	2300      	movs	r3, #0
 80032c6:	623b      	str	r3, [r7, #32]
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <xQueueSemaphoreTake+0x20>
 80032ce:	b672      	cpsid	i
 80032d0:	e7fe      	b.n	80032d0 <xQueueSemaphoreTake+0x1e>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <xQueueSemaphoreTake+0x2c>
 80032da:	b672      	cpsid	i
 80032dc:	e7fe      	b.n	80032dc <xQueueSemaphoreTake+0x2a>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80032de:	f001 f8ab 	bl	8004438 <xTaskGetSchedulerState>
 80032e2:	1e03      	subs	r3, r0, #0
 80032e4:	d102      	bne.n	80032ec <xQueueSemaphoreTake+0x3a>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d101      	bne.n	80032f0 <xQueueSemaphoreTake+0x3e>
 80032ec:	2301      	movs	r3, #1
 80032ee:	e000      	b.n	80032f2 <xQueueSemaphoreTake+0x40>
 80032f0:	2300      	movs	r3, #0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d101      	bne.n	80032fa <xQueueSemaphoreTake+0x48>
 80032f6:	b672      	cpsid	i
 80032f8:	e7fe      	b.n	80032f8 <xQueueSemaphoreTake+0x46>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80032fa:	f001 fde9 	bl	8004ed0 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003302:	61bb      	str	r3, [r7, #24]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d01d      	beq.n	8003346 <xQueueSemaphoreTake+0x94>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	1e5a      	subs	r2, r3, #1
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	639a      	str	r2, [r3, #56]	; 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d104      	bne.n	8003324 <xQueueSemaphoreTake+0x72>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800331a:	f001 fa51 	bl	80047c0 <pvTaskIncrementMutexHeldCount>
 800331e:	0002      	movs	r2, r0
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d008      	beq.n	800333e <xQueueSemaphoreTake+0x8c>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	3310      	adds	r3, #16
 8003330:	0018      	movs	r0, r3
 8003332:	f000 fe97 	bl	8004064 <xTaskRemoveFromEventList>
 8003336:	1e03      	subs	r3, r0, #0
 8003338:	d001      	beq.n	800333e <xQueueSemaphoreTake+0x8c>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800333a:	f001 fdb9 	bl	8004eb0 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800333e:	f001 fdd9 	bl	8004ef4 <vPortExitCritical>
                return pdPASS;
 8003342:	2301      	movs	r3, #1
 8003344:	e086      	b.n	8003454 <xQueueSemaphoreTake+0x1a2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d103      	bne.n	8003354 <xQueueSemaphoreTake+0xa2>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 800334c:	f001 fdd2 	bl	8004ef4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8003350:	2300      	movs	r3, #0
 8003352:	e07f      	b.n	8003454 <xQueueSemaphoreTake+0x1a2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003356:	2b00      	cmp	r3, #0
 8003358:	d106      	bne.n	8003368 <xQueueSemaphoreTake+0xb6>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800335a:	230c      	movs	r3, #12
 800335c:	18fb      	adds	r3, r7, r3
 800335e:	0018      	movs	r0, r3
 8003360:	f000 ff4a 	bl	80041f8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003364:	2301      	movs	r3, #1
 8003366:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003368:	f001 fdc4 	bl	8004ef4 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800336c:	f000 fbbe 	bl	8003aec <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003370:	f001 fdae 	bl	8004ed0 <vPortEnterCritical>
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	2244      	movs	r2, #68	; 0x44
 8003378:	5c9b      	ldrb	r3, [r3, r2]
 800337a:	b25b      	sxtb	r3, r3
 800337c:	3301      	adds	r3, #1
 800337e:	d103      	bne.n	8003388 <xQueueSemaphoreTake+0xd6>
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	2244      	movs	r2, #68	; 0x44
 8003384:	2100      	movs	r1, #0
 8003386:	5499      	strb	r1, [r3, r2]
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	2245      	movs	r2, #69	; 0x45
 800338c:	5c9b      	ldrb	r3, [r3, r2]
 800338e:	b25b      	sxtb	r3, r3
 8003390:	3301      	adds	r3, #1
 8003392:	d103      	bne.n	800339c <xQueueSemaphoreTake+0xea>
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	2245      	movs	r2, #69	; 0x45
 8003398:	2100      	movs	r1, #0
 800339a:	5499      	strb	r1, [r3, r2]
 800339c:	f001 fdaa 	bl	8004ef4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80033a0:	003a      	movs	r2, r7
 80033a2:	230c      	movs	r3, #12
 80033a4:	18fb      	adds	r3, r7, r3
 80033a6:	0011      	movs	r1, r2
 80033a8:	0018      	movs	r0, r3
 80033aa:	f000 ff39 	bl	8004220 <xTaskCheckForTimeOut>
 80033ae:	1e03      	subs	r3, r0, #0
 80033b0:	d12e      	bne.n	8003410 <xQueueSemaphoreTake+0x15e>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	0018      	movs	r0, r3
 80033b6:	f000 f956 	bl	8003666 <prvIsQueueEmpty>
 80033ba:	1e03      	subs	r3, r0, #0
 80033bc:	d021      	beq.n	8003402 <xQueueSemaphoreTake+0x150>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d10a      	bne.n	80033dc <xQueueSemaphoreTake+0x12a>
                    {
                        taskENTER_CRITICAL();
 80033c6:	f001 fd83 	bl	8004ed0 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	0018      	movs	r0, r3
 80033d0:	f001 f84e 	bl	8004470 <xTaskPriorityInherit>
 80033d4:	0003      	movs	r3, r0
 80033d6:	623b      	str	r3, [r7, #32]
                        }
                        taskEXIT_CRITICAL();
 80033d8:	f001 fd8c 	bl	8004ef4 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	3324      	adds	r3, #36	; 0x24
 80033e0:	683a      	ldr	r2, [r7, #0]
 80033e2:	0011      	movs	r1, r2
 80033e4:	0018      	movs	r0, r3
 80033e6:	f000 fde1 	bl	8003fac <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	0018      	movs	r0, r3
 80033ee:	f000 f8dc 	bl	80035aa <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80033f2:	f000 fb87 	bl	8003b04 <xTaskResumeAll>
 80033f6:	1e03      	subs	r3, r0, #0
 80033f8:	d000      	beq.n	80033fc <xQueueSemaphoreTake+0x14a>
 80033fa:	e77e      	b.n	80032fa <xQueueSemaphoreTake+0x48>
                {
                    portYIELD_WITHIN_API();
 80033fc:	f001 fd58 	bl	8004eb0 <vPortYield>
 8003400:	e77b      	b.n	80032fa <xQueueSemaphoreTake+0x48>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	0018      	movs	r0, r3
 8003406:	f000 f8d0 	bl	80035aa <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800340a:	f000 fb7b 	bl	8003b04 <xTaskResumeAll>
 800340e:	e774      	b.n	80032fa <xQueueSemaphoreTake+0x48>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	0018      	movs	r0, r3
 8003414:	f000 f8c9 	bl	80035aa <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003418:	f000 fb74 	bl	8003b04 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	0018      	movs	r0, r3
 8003420:	f000 f921 	bl	8003666 <prvIsQueueEmpty>
 8003424:	1e03      	subs	r3, r0, #0
 8003426:	d100      	bne.n	800342a <xQueueSemaphoreTake+0x178>
 8003428:	e767      	b.n	80032fa <xQueueSemaphoreTake+0x48>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 800342a:	6a3b      	ldr	r3, [r7, #32]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d010      	beq.n	8003452 <xQueueSemaphoreTake+0x1a0>
                    {
                        taskENTER_CRITICAL();
 8003430:	f001 fd4e 	bl	8004ed0 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	0018      	movs	r0, r3
 8003438:	f000 f810 	bl	800345c <prvGetDisinheritPriorityAfterTimeout>
 800343c:	0003      	movs	r3, r0
 800343e:	617b      	str	r3, [r7, #20]
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	0011      	movs	r1, r2
 8003448:	0018      	movs	r0, r3
 800344a:	f001 f923 	bl	8004694 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 800344e:	f001 fd51 	bl	8004ef4 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8003452:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8003454:	0018      	movs	r0, r3
 8003456:	46bd      	mov	sp, r7
 8003458:	b00a      	add	sp, #40	; 0x28
 800345a:	bd80      	pop	{r7, pc}

0800345c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003468:	2b00      	cmp	r3, #0
 800346a:	d006      	beq.n	800347a <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2205      	movs	r2, #5
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	60fb      	str	r3, [r7, #12]
 8003478:	e001      	b.n	800347e <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800347a:	2300      	movs	r3, #0
 800347c:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 800347e:	68fb      	ldr	r3, [r7, #12]
    }
 8003480:	0018      	movs	r0, r3
 8003482:	46bd      	mov	sp, r7
 8003484:	b004      	add	sp, #16
 8003486:	bd80      	pop	{r7, pc}

08003488 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8003494:	2300      	movs	r3, #0
 8003496:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800349c:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d10e      	bne.n	80034c4 <prvCopyDataToQueue+0x3c>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d14e      	bne.n	800354c <prvCopyDataToQueue+0xc4>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	0018      	movs	r0, r3
 80034b4:	f001 f86c 	bl	8004590 <xTaskPriorityDisinherit>
 80034b8:	0003      	movs	r3, r0
 80034ba:	617b      	str	r3, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	609a      	str	r2, [r3, #8]
 80034c2:	e043      	b.n	800354c <prvCopyDataToQueue+0xc4>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d119      	bne.n	80034fe <prvCopyDataToQueue+0x76>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6858      	ldr	r0, [r3, #4]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	0019      	movs	r1, r3
 80034d6:	f001 ff5d 	bl	8005394 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	685a      	ldr	r2, [r3, #4]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e2:	18d2      	adds	r2, r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	685a      	ldr	r2, [r3, #4]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d32b      	bcc.n	800354c <prvCopyDataToQueue+0xc4>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	605a      	str	r2, [r3, #4]
 80034fc:	e026      	b.n	800354c <prvCopyDataToQueue+0xc4>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	68d8      	ldr	r0, [r3, #12]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	0019      	movs	r1, r3
 800350a:	f001 ff43 	bl	8005394 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	68da      	ldr	r2, [r3, #12]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	425b      	negs	r3, r3
 8003518:	18d2      	adds	r2, r2, r3
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	68da      	ldr	r2, [r3, #12]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	429a      	cmp	r2, r3
 8003528:	d207      	bcs.n	800353a <prvCopyDataToQueue+0xb2>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003532:	425b      	negs	r3, r3
 8003534:	18d2      	adds	r2, r2, r3
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2b02      	cmp	r3, #2
 800353e:	d105      	bne.n	800354c <prvCopyDataToQueue+0xc4>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d002      	beq.n	800354c <prvCopyDataToQueue+0xc4>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	3b01      	subs	r3, #1
 800354a:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	1c5a      	adds	r2, r3, #1
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8003554:	697b      	ldr	r3, [r7, #20]
}
 8003556:	0018      	movs	r0, r3
 8003558:	46bd      	mov	sp, r7
 800355a:	b006      	add	sp, #24
 800355c:	bd80      	pop	{r7, pc}

0800355e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800355e:	b580      	push	{r7, lr}
 8003560:	b082      	sub	sp, #8
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
 8003566:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356c:	2b00      	cmp	r3, #0
 800356e:	d018      	beq.n	80035a2 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	68da      	ldr	r2, [r3, #12]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003578:	18d2      	adds	r2, r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	68da      	ldr	r2, [r3, #12]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	429a      	cmp	r2, r3
 8003588:	d303      	bcc.n	8003592 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	68d9      	ldr	r1, [r3, #12]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	0018      	movs	r0, r3
 800359e:	f001 fef9 	bl	8005394 <memcpy>
    }
}
 80035a2:	46c0      	nop			; (mov r8, r8)
 80035a4:	46bd      	mov	sp, r7
 80035a6:	b002      	add	sp, #8
 80035a8:	bd80      	pop	{r7, pc}

080035aa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80035aa:	b580      	push	{r7, lr}
 80035ac:	b084      	sub	sp, #16
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80035b2:	f001 fc8d 	bl	8004ed0 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80035b6:	230f      	movs	r3, #15
 80035b8:	18fb      	adds	r3, r7, r3
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	2145      	movs	r1, #69	; 0x45
 80035be:	5c52      	ldrb	r2, [r2, r1]
 80035c0:	701a      	strb	r2, [r3, #0]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80035c2:	e013      	b.n	80035ec <prvUnlockQueue+0x42>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d016      	beq.n	80035fa <prvUnlockQueue+0x50>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	3324      	adds	r3, #36	; 0x24
 80035d0:	0018      	movs	r0, r3
 80035d2:	f000 fd47 	bl	8004064 <xTaskRemoveFromEventList>
 80035d6:	1e03      	subs	r3, r0, #0
 80035d8:	d001      	beq.n	80035de <prvUnlockQueue+0x34>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80035da:	f000 fe75 	bl	80042c8 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80035de:	210f      	movs	r1, #15
 80035e0:	187b      	adds	r3, r7, r1
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	3b01      	subs	r3, #1
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	187b      	adds	r3, r7, r1
 80035ea:	701a      	strb	r2, [r3, #0]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80035ec:	230f      	movs	r3, #15
 80035ee:	18fb      	adds	r3, r7, r3
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	b25b      	sxtb	r3, r3
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	dce5      	bgt.n	80035c4 <prvUnlockQueue+0x1a>
 80035f8:	e000      	b.n	80035fc <prvUnlockQueue+0x52>
                    break;
 80035fa:	46c0      	nop			; (mov r8, r8)
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2245      	movs	r2, #69	; 0x45
 8003600:	21ff      	movs	r1, #255	; 0xff
 8003602:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 8003604:	f001 fc76 	bl	8004ef4 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8003608:	f001 fc62 	bl	8004ed0 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800360c:	230e      	movs	r3, #14
 800360e:	18fb      	adds	r3, r7, r3
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	2144      	movs	r1, #68	; 0x44
 8003614:	5c52      	ldrb	r2, [r2, r1]
 8003616:	701a      	strb	r2, [r3, #0]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003618:	e013      	b.n	8003642 <prvUnlockQueue+0x98>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	691b      	ldr	r3, [r3, #16]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d016      	beq.n	8003650 <prvUnlockQueue+0xa6>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	3310      	adds	r3, #16
 8003626:	0018      	movs	r0, r3
 8003628:	f000 fd1c 	bl	8004064 <xTaskRemoveFromEventList>
 800362c:	1e03      	subs	r3, r0, #0
 800362e:	d001      	beq.n	8003634 <prvUnlockQueue+0x8a>
                {
                    vTaskMissedYield();
 8003630:	f000 fe4a 	bl	80042c8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003634:	210e      	movs	r1, #14
 8003636:	187b      	adds	r3, r7, r1
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	3b01      	subs	r3, #1
 800363c:	b2da      	uxtb	r2, r3
 800363e:	187b      	adds	r3, r7, r1
 8003640:	701a      	strb	r2, [r3, #0]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003642:	230e      	movs	r3, #14
 8003644:	18fb      	adds	r3, r7, r3
 8003646:	781b      	ldrb	r3, [r3, #0]
 8003648:	b25b      	sxtb	r3, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	dce5      	bgt.n	800361a <prvUnlockQueue+0x70>
 800364e:	e000      	b.n	8003652 <prvUnlockQueue+0xa8>
            }
            else
            {
                break;
 8003650:	46c0      	nop			; (mov r8, r8)
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2244      	movs	r2, #68	; 0x44
 8003656:	21ff      	movs	r1, #255	; 0xff
 8003658:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 800365a:	f001 fc4b 	bl	8004ef4 <vPortExitCritical>
}
 800365e:	46c0      	nop			; (mov r8, r8)
 8003660:	46bd      	mov	sp, r7
 8003662:	b004      	add	sp, #16
 8003664:	bd80      	pop	{r7, pc}

08003666 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b084      	sub	sp, #16
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800366e:	f001 fc2f 	bl	8004ed0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003676:	2b00      	cmp	r3, #0
 8003678:	d102      	bne.n	8003680 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800367a:	2301      	movs	r3, #1
 800367c:	60fb      	str	r3, [r7, #12]
 800367e:	e001      	b.n	8003684 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8003680:	2300      	movs	r3, #0
 8003682:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003684:	f001 fc36 	bl	8004ef4 <vPortExitCritical>

    return xReturn;
 8003688:	68fb      	ldr	r3, [r7, #12]
}
 800368a:	0018      	movs	r0, r3
 800368c:	46bd      	mov	sp, r7
 800368e:	b004      	add	sp, #16
 8003690:	bd80      	pop	{r7, pc}

08003692 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b084      	sub	sp, #16
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800369a:	f001 fc19 	bl	8004ed0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d102      	bne.n	80036b0 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80036aa:	2301      	movs	r3, #1
 80036ac:	60fb      	str	r3, [r7, #12]
 80036ae:	e001      	b.n	80036b4 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80036b0:	2300      	movs	r3, #0
 80036b2:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80036b4:	f001 fc1e 	bl	8004ef4 <vPortExitCritical>

    return xReturn;
 80036b8:	68fb      	ldr	r3, [r7, #12]
}
 80036ba:	0018      	movs	r0, r3
 80036bc:	46bd      	mov	sp, r7
 80036be:	b004      	add	sp, #16
 80036c0:	bd80      	pop	{r7, pc}
	...

080036c4 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80036ce:	2300      	movs	r3, #0
 80036d0:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d101      	bne.n	80036dc <vQueueAddToRegistry+0x18>
 80036d8:	b672      	cpsid	i
 80036da:	e7fe      	b.n	80036da <vQueueAddToRegistry+0x16>

        if( pcQueueName != NULL )
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d025      	beq.n	800372e <vQueueAddToRegistry+0x6a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80036e2:	2300      	movs	r3, #0
 80036e4:	60fb      	str	r3, [r7, #12]
 80036e6:	e01f      	b.n	8003728 <vQueueAddToRegistry+0x64>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80036e8:	4a17      	ldr	r2, [pc, #92]	; (8003748 <vQueueAddToRegistry+0x84>)
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	00db      	lsls	r3, r3, #3
 80036ee:	18d3      	adds	r3, r2, r3
 80036f0:	3304      	adds	r3, #4
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d105      	bne.n	8003706 <vQueueAddToRegistry+0x42>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	00da      	lsls	r2, r3, #3
 80036fe:	4b12      	ldr	r3, [pc, #72]	; (8003748 <vQueueAddToRegistry+0x84>)
 8003700:	18d3      	adds	r3, r2, r3
 8003702:	60bb      	str	r3, [r7, #8]
                    break;
 8003704:	e013      	b.n	800372e <vQueueAddToRegistry+0x6a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d10a      	bne.n	8003722 <vQueueAddToRegistry+0x5e>
 800370c:	4b0e      	ldr	r3, [pc, #56]	; (8003748 <vQueueAddToRegistry+0x84>)
 800370e:	68fa      	ldr	r2, [r7, #12]
 8003710:	00d2      	lsls	r2, r2, #3
 8003712:	58d3      	ldr	r3, [r2, r3]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d104      	bne.n	8003722 <vQueueAddToRegistry+0x5e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	00da      	lsls	r2, r3, #3
 800371c:	4b0a      	ldr	r3, [pc, #40]	; (8003748 <vQueueAddToRegistry+0x84>)
 800371e:	18d3      	adds	r3, r2, r3
 8003720:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	3301      	adds	r3, #1
 8003726:	60fb      	str	r3, [r7, #12]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2b07      	cmp	r3, #7
 800372c:	d9dc      	bls.n	80036e8 <vQueueAddToRegistry+0x24>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d005      	beq.n	8003740 <vQueueAddToRegistry+0x7c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	683a      	ldr	r2, [r7, #0]
 8003738:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8003740:	46c0      	nop			; (mov r8, r8)
 8003742:	46bd      	mov	sp, r7
 8003744:	b004      	add	sp, #16
 8003746:	bd80      	pop	{r7, pc}
 8003748:	20000124 	.word	0x20000124

0800374c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800375c:	f001 fbb8 	bl	8004ed0 <vPortEnterCritical>
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	2244      	movs	r2, #68	; 0x44
 8003764:	5c9b      	ldrb	r3, [r3, r2]
 8003766:	b25b      	sxtb	r3, r3
 8003768:	3301      	adds	r3, #1
 800376a:	d103      	bne.n	8003774 <vQueueWaitForMessageRestricted+0x28>
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	2244      	movs	r2, #68	; 0x44
 8003770:	2100      	movs	r1, #0
 8003772:	5499      	strb	r1, [r3, r2]
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	2245      	movs	r2, #69	; 0x45
 8003778:	5c9b      	ldrb	r3, [r3, r2]
 800377a:	b25b      	sxtb	r3, r3
 800377c:	3301      	adds	r3, #1
 800377e:	d103      	bne.n	8003788 <vQueueWaitForMessageRestricted+0x3c>
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	2245      	movs	r2, #69	; 0x45
 8003784:	2100      	movs	r1, #0
 8003786:	5499      	strb	r1, [r3, r2]
 8003788:	f001 fbb4 	bl	8004ef4 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003790:	2b00      	cmp	r3, #0
 8003792:	d106      	bne.n	80037a2 <vQueueWaitForMessageRestricted+0x56>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	3324      	adds	r3, #36	; 0x24
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	68b9      	ldr	r1, [r7, #8]
 800379c:	0018      	movs	r0, r3
 800379e:	f000 fc23 	bl	8003fe8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	0018      	movs	r0, r3
 80037a6:	f7ff ff00 	bl	80035aa <prvUnlockQueue>
    }
 80037aa:	46c0      	nop			; (mov r8, r8)
 80037ac:	46bd      	mov	sp, r7
 80037ae:	b006      	add	sp, #24
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80037b2:	b590      	push	{r4, r7, lr}
 80037b4:	b08d      	sub	sp, #52	; 0x34
 80037b6:	af04      	add	r7, sp, #16
 80037b8:	60f8      	str	r0, [r7, #12]
 80037ba:	60b9      	str	r1, [r7, #8]
 80037bc:	603b      	str	r3, [r7, #0]
 80037be:	1dbb      	adds	r3, r7, #6
 80037c0:	801a      	strh	r2, [r3, #0]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80037c2:	1dbb      	adds	r3, r7, #6
 80037c4:	881b      	ldrh	r3, [r3, #0]
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	0018      	movs	r0, r3
 80037ca:	f001 fc19 	bl	8005000 <pvPortMalloc>
 80037ce:	0003      	movs	r3, r0
 80037d0:	617b      	str	r3, [r7, #20]

            if( pxStack != NULL )
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d016      	beq.n	8003806 <xTaskCreate+0x54>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80037d8:	2054      	movs	r0, #84	; 0x54
 80037da:	f001 fc11 	bl	8005000 <pvPortMalloc>
 80037de:	0003      	movs	r3, r0
 80037e0:	61fb      	str	r3, [r7, #28]

                if( pxNewTCB != NULL )
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d009      	beq.n	80037fc <xTaskCreate+0x4a>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	2254      	movs	r2, #84	; 0x54
 80037ec:	2100      	movs	r1, #0
 80037ee:	0018      	movs	r0, r3
 80037f0:	f001 fdd9 	bl	80053a6 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	697a      	ldr	r2, [r7, #20]
 80037f8:	631a      	str	r2, [r3, #48]	; 0x30
 80037fa:	e006      	b.n	800380a <xTaskCreate+0x58>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	0018      	movs	r0, r3
 8003800:	f001 fca6 	bl	8005150 <vPortFree>
 8003804:	e001      	b.n	800380a <xTaskCreate+0x58>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8003806:	2300      	movs	r3, #0
 8003808:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d016      	beq.n	800383e <xTaskCreate+0x8c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003810:	1dbb      	adds	r3, r7, #6
 8003812:	881a      	ldrh	r2, [r3, #0]
 8003814:	683c      	ldr	r4, [r7, #0]
 8003816:	68b9      	ldr	r1, [r7, #8]
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	2300      	movs	r3, #0
 800381c:	9303      	str	r3, [sp, #12]
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	9302      	str	r3, [sp, #8]
 8003822:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003824:	9301      	str	r3, [sp, #4]
 8003826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003828:	9300      	str	r3, [sp, #0]
 800382a:	0023      	movs	r3, r4
 800382c:	f000 f810 	bl	8003850 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	0018      	movs	r0, r3
 8003834:	f000 f88c 	bl	8003950 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003838:	2301      	movs	r3, #1
 800383a:	61bb      	str	r3, [r7, #24]
 800383c:	e002      	b.n	8003844 <xTaskCreate+0x92>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800383e:	2301      	movs	r3, #1
 8003840:	425b      	negs	r3, r3
 8003842:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003844:	69bb      	ldr	r3, [r7, #24]
    }
 8003846:	0018      	movs	r0, r3
 8003848:	46bd      	mov	sp, r7
 800384a:	b009      	add	sp, #36	; 0x24
 800384c:	bd90      	pop	{r4, r7, pc}
	...

08003850 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b086      	sub	sp, #24
 8003854:	af00      	add	r7, sp, #0
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	60b9      	str	r1, [r7, #8]
 800385a:	607a      	str	r2, [r7, #4]
 800385c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800385e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003860:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	001a      	movs	r2, r3
 8003868:	21a5      	movs	r1, #165	; 0xa5
 800386a:	f001 fd9c 	bl	80053a6 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800386e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003870:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4935      	ldr	r1, [pc, #212]	; (800394c <prvInitialiseNewTask+0xfc>)
 8003876:	468c      	mov	ip, r1
 8003878:	4463      	add	r3, ip
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	18d3      	adds	r3, r2, r3
 800387e:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	2207      	movs	r2, #7
 8003884:	4393      	bics	r3, r2
 8003886:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	2207      	movs	r2, #7
 800388c:	4013      	ands	r3, r2
 800388e:	d001      	beq.n	8003894 <prvInitialiseNewTask+0x44>
 8003890:	b672      	cpsid	i
 8003892:	e7fe      	b.n	8003892 <prvInitialiseNewTask+0x42>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d01f      	beq.n	80038da <prvInitialiseNewTask+0x8a>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800389a:	2300      	movs	r3, #0
 800389c:	617b      	str	r3, [r7, #20]
 800389e:	e013      	b.n	80038c8 <prvInitialiseNewTask+0x78>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80038a0:	68ba      	ldr	r2, [r7, #8]
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	18d3      	adds	r3, r2, r3
 80038a6:	7818      	ldrb	r0, [r3, #0]
 80038a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038aa:	2134      	movs	r1, #52	; 0x34
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	18d3      	adds	r3, r2, r3
 80038b0:	185b      	adds	r3, r3, r1
 80038b2:	1c02      	adds	r2, r0, #0
 80038b4:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	18d3      	adds	r3, r2, r3
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d006      	beq.n	80038d0 <prvInitialiseNewTask+0x80>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	3301      	adds	r3, #1
 80038c6:	617b      	str	r3, [r7, #20]
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	2b04      	cmp	r3, #4
 80038cc:	d9e8      	bls.n	80038a0 <prvInitialiseNewTask+0x50>
 80038ce:	e000      	b.n	80038d2 <prvInitialiseNewTask+0x82>
            {
                break;
 80038d0:	46c0      	nop			; (mov r8, r8)
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80038d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038d4:	2238      	movs	r2, #56	; 0x38
 80038d6:	2100      	movs	r1, #0
 80038d8:	5499      	strb	r1, [r3, r2]
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80038da:	6a3b      	ldr	r3, [r7, #32]
 80038dc:	2b04      	cmp	r3, #4
 80038de:	d901      	bls.n	80038e4 <prvInitialiseNewTask+0x94>
 80038e0:	b672      	cpsid	i
 80038e2:	e7fe      	b.n	80038e2 <prvInitialiseNewTask+0x92>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80038e4:	6a3b      	ldr	r3, [r7, #32]
 80038e6:	2b04      	cmp	r3, #4
 80038e8:	d901      	bls.n	80038ee <prvInitialiseNewTask+0x9e>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80038ea:	2304      	movs	r3, #4
 80038ec:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80038ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f0:	6a3a      	ldr	r2, [r7, #32]
 80038f2:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80038f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f6:	6a3a      	ldr	r2, [r7, #32]
 80038f8:	645a      	str	r2, [r3, #68]	; 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80038fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038fc:	3304      	adds	r3, #4
 80038fe:	0018      	movs	r0, r3
 8003900:	f7ff f9c0 	bl	8002c84 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003906:	3318      	adds	r3, #24
 8003908:	0018      	movs	r0, r3
 800390a:	f7ff f9bb 	bl	8002c84 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800390e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003910:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003912:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003914:	6a3b      	ldr	r3, [r7, #32]
 8003916:	2205      	movs	r2, #5
 8003918:	1ad2      	subs	r2, r2, r3
 800391a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800391c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800391e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003920:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003922:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003924:	683a      	ldr	r2, [r7, #0]
 8003926:	68f9      	ldr	r1, [r7, #12]
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	0018      	movs	r0, r3
 800392c:	f001 fa36 	bl	8004d9c <pxPortInitialiseStack>
 8003930:	0002      	movs	r2, r0
 8003932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003934:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003938:	2b00      	cmp	r3, #0
 800393a:	d002      	beq.n	8003942 <prvInitialiseNewTask+0xf2>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800393c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800393e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003940:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003942:	46c0      	nop			; (mov r8, r8)
 8003944:	46bd      	mov	sp, r7
 8003946:	b006      	add	sp, #24
 8003948:	bd80      	pop	{r7, pc}
 800394a:	46c0      	nop			; (mov r8, r8)
 800394c:	3fffffff 	.word	0x3fffffff

08003950 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003958:	f001 faba 	bl	8004ed0 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800395c:	4b3d      	ldr	r3, [pc, #244]	; (8003a54 <prvAddNewTaskToReadyList+0x104>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	1c5a      	adds	r2, r3, #1
 8003962:	4b3c      	ldr	r3, [pc, #240]	; (8003a54 <prvAddNewTaskToReadyList+0x104>)
 8003964:	601a      	str	r2, [r3, #0]

        if( pxCurrentTCB == NULL )
 8003966:	4b3c      	ldr	r3, [pc, #240]	; (8003a58 <prvAddNewTaskToReadyList+0x108>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d109      	bne.n	8003982 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800396e:	4b3a      	ldr	r3, [pc, #232]	; (8003a58 <prvAddNewTaskToReadyList+0x108>)
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	601a      	str	r2, [r3, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003974:	4b37      	ldr	r3, [pc, #220]	; (8003a54 <prvAddNewTaskToReadyList+0x104>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2b01      	cmp	r3, #1
 800397a:	d110      	bne.n	800399e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800397c:	f000 fcbe 	bl	80042fc <prvInitialiseTaskLists>
 8003980:	e00d      	b.n	800399e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8003982:	4b36      	ldr	r3, [pc, #216]	; (8003a5c <prvAddNewTaskToReadyList+0x10c>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d109      	bne.n	800399e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800398a:	4b33      	ldr	r3, [pc, #204]	; (8003a58 <prvAddNewTaskToReadyList+0x108>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003994:	429a      	cmp	r2, r3
 8003996:	d802      	bhi.n	800399e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8003998:	4b2f      	ldr	r3, [pc, #188]	; (8003a58 <prvAddNewTaskToReadyList+0x108>)
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	601a      	str	r2, [r3, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800399e:	4b30      	ldr	r3, [pc, #192]	; (8003a60 <prvAddNewTaskToReadyList+0x110>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	1c5a      	adds	r2, r3, #1
 80039a4:	4b2e      	ldr	r3, [pc, #184]	; (8003a60 <prvAddNewTaskToReadyList+0x110>)
 80039a6:	601a      	str	r2, [r3, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80039a8:	4b2d      	ldr	r3, [pc, #180]	; (8003a60 <prvAddNewTaskToReadyList+0x110>)
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039b4:	4b2b      	ldr	r3, [pc, #172]	; (8003a64 <prvAddNewTaskToReadyList+0x114>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d903      	bls.n	80039c4 <prvAddNewTaskToReadyList+0x74>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039c0:	4b28      	ldr	r3, [pc, #160]	; (8003a64 <prvAddNewTaskToReadyList+0x114>)
 80039c2:	601a      	str	r2, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039c8:	4927      	ldr	r1, [pc, #156]	; (8003a68 <prvAddNewTaskToReadyList+0x118>)
 80039ca:	0013      	movs	r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	189b      	adds	r3, r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	18cb      	adds	r3, r1, r3
 80039d4:	3304      	adds	r3, #4
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	60fb      	str	r3, [r7, #12]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	68fa      	ldr	r2, [r7, #12]
 80039de:	609a      	str	r2, [r3, #8]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	689a      	ldr	r2, [r3, #8]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	60da      	str	r2, [r3, #12]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	3204      	adds	r2, #4
 80039f0:	605a      	str	r2, [r3, #4]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	1d1a      	adds	r2, r3, #4
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	609a      	str	r2, [r3, #8]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039fe:	0013      	movs	r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	189b      	adds	r3, r3, r2
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	4a18      	ldr	r2, [pc, #96]	; (8003a68 <prvAddNewTaskToReadyList+0x118>)
 8003a08:	189a      	adds	r2, r3, r2
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	615a      	str	r2, [r3, #20]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a12:	4915      	ldr	r1, [pc, #84]	; (8003a68 <prvAddNewTaskToReadyList+0x118>)
 8003a14:	0013      	movs	r3, r2
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	189b      	adds	r3, r3, r2
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	585b      	ldr	r3, [r3, r1]
 8003a1e:	1c58      	adds	r0, r3, #1
 8003a20:	4911      	ldr	r1, [pc, #68]	; (8003a68 <prvAddNewTaskToReadyList+0x118>)
 8003a22:	0013      	movs	r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	189b      	adds	r3, r3, r2
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	5058      	str	r0, [r3, r1]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8003a2c:	f001 fa62 	bl	8004ef4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003a30:	4b0a      	ldr	r3, [pc, #40]	; (8003a5c <prvAddNewTaskToReadyList+0x10c>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d008      	beq.n	8003a4a <prvAddNewTaskToReadyList+0xfa>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003a38:	4b07      	ldr	r3, [pc, #28]	; (8003a58 <prvAddNewTaskToReadyList+0x108>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d201      	bcs.n	8003a4a <prvAddNewTaskToReadyList+0xfa>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003a46:	f001 fa33 	bl	8004eb0 <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003a4a:	46c0      	nop			; (mov r8, r8)
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	b004      	add	sp, #16
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	46c0      	nop			; (mov r8, r8)
 8003a54:	2000023c 	.word	0x2000023c
 8003a58:	20000164 	.word	0x20000164
 8003a5c:	20000248 	.word	0x20000248
 8003a60:	20000258 	.word	0x20000258
 8003a64:	20000244 	.word	0x20000244
 8003a68:	20000168 	.word	0x20000168

08003a6c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8003a72:	4917      	ldr	r1, [pc, #92]	; (8003ad0 <vTaskStartScheduler+0x64>)
 8003a74:	4817      	ldr	r0, [pc, #92]	; (8003ad4 <vTaskStartScheduler+0x68>)
 8003a76:	4b18      	ldr	r3, [pc, #96]	; (8003ad8 <vTaskStartScheduler+0x6c>)
 8003a78:	9301      	str	r3, [sp, #4]
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	9300      	str	r3, [sp, #0]
 8003a7e:	2300      	movs	r3, #0
 8003a80:	223c      	movs	r2, #60	; 0x3c
 8003a82:	f7ff fe96 	bl	80037b2 <xTaskCreate>
 8003a86:	0003      	movs	r3, r0
 8003a88:	607b      	str	r3, [r7, #4]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d103      	bne.n	8003a98 <vTaskStartScheduler+0x2c>
        {
            xReturn = xTimerCreateTimerTask();
 8003a90:	f000 ff16 	bl	80048c0 <xTimerCreateTimerTask>
 8003a94:	0003      	movs	r3, r0
 8003a96:	607b      	str	r3, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d10d      	bne.n	8003aba <vTaskStartScheduler+0x4e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 8003a9e:	b672      	cpsid	i
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8003aa0:	4b0e      	ldr	r3, [pc, #56]	; (8003adc <vTaskStartScheduler+0x70>)
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	4252      	negs	r2, r2
 8003aa6:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003aa8:	4b0d      	ldr	r3, [pc, #52]	; (8003ae0 <vTaskStartScheduler+0x74>)
 8003aaa:	2201      	movs	r2, #1
 8003aac:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003aae:	4b0d      	ldr	r3, [pc, #52]	; (8003ae4 <vTaskStartScheduler+0x78>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8003ab4:	f001 f9d8 	bl	8004e68 <xPortStartScheduler>
 8003ab8:	e004      	b.n	8003ac4 <vTaskStartScheduler+0x58>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	3301      	adds	r3, #1
 8003abe:	d101      	bne.n	8003ac4 <vTaskStartScheduler+0x58>
 8003ac0:	b672      	cpsid	i
 8003ac2:	e7fe      	b.n	8003ac2 <vTaskStartScheduler+0x56>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003ac4:	4b08      	ldr	r3, [pc, #32]	; (8003ae8 <vTaskStartScheduler+0x7c>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
}
 8003ac8:	46c0      	nop			; (mov r8, r8)
 8003aca:	46bd      	mov	sp, r7
 8003acc:	b002      	add	sp, #8
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	08005400 	.word	0x08005400
 8003ad4:	080042dd 	.word	0x080042dd
 8003ad8:	20000260 	.word	0x20000260
 8003adc:	2000025c 	.word	0x2000025c
 8003ae0:	20000248 	.word	0x20000248
 8003ae4:	20000240 	.word	0x20000240
 8003ae8:	2000000c 	.word	0x2000000c

08003aec <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003af0:	4b03      	ldr	r3, [pc, #12]	; (8003b00 <vTaskSuspendAll+0x14>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	1c5a      	adds	r2, r3, #1
 8003af6:	4b02      	ldr	r3, [pc, #8]	; (8003b00 <vTaskSuspendAll+0x14>)
 8003af8:	601a      	str	r2, [r3, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003afa:	46c0      	nop			; (mov r8, r8)
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	20000264 	.word	0x20000264

08003b04 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003b12:	4b68      	ldr	r3, [pc, #416]	; (8003cb4 <xTaskResumeAll+0x1b0>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <xTaskResumeAll+0x1a>
 8003b1a:	b672      	cpsid	i
 8003b1c:	e7fe      	b.n	8003b1c <xTaskResumeAll+0x18>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003b1e:	f001 f9d7 	bl	8004ed0 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003b22:	4b64      	ldr	r3, [pc, #400]	; (8003cb4 <xTaskResumeAll+0x1b0>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	1e5a      	subs	r2, r3, #1
 8003b28:	4b62      	ldr	r3, [pc, #392]	; (8003cb4 <xTaskResumeAll+0x1b0>)
 8003b2a:	601a      	str	r2, [r3, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b2c:	4b61      	ldr	r3, [pc, #388]	; (8003cb4 <xTaskResumeAll+0x1b0>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d000      	beq.n	8003b36 <xTaskResumeAll+0x32>
 8003b34:	e0b7      	b.n	8003ca6 <xTaskResumeAll+0x1a2>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003b36:	4b60      	ldr	r3, [pc, #384]	; (8003cb8 <xTaskResumeAll+0x1b4>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d100      	bne.n	8003b40 <xTaskResumeAll+0x3c>
 8003b3e:	e0b2      	b.n	8003ca6 <xTaskResumeAll+0x1a2>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b40:	e089      	b.n	8003c56 <xTaskResumeAll+0x152>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b42:	4b5e      	ldr	r3, [pc, #376]	; (8003cbc <xTaskResumeAll+0x1b8>)
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b4e:	60bb      	str	r3, [r7, #8]
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	69db      	ldr	r3, [r3, #28]
 8003b54:	697a      	ldr	r2, [r7, #20]
 8003b56:	6a12      	ldr	r2, [r2, #32]
 8003b58:	609a      	str	r2, [r3, #8]
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	6a1b      	ldr	r3, [r3, #32]
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	69d2      	ldr	r2, [r2, #28]
 8003b62:	605a      	str	r2, [r3, #4]
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	685a      	ldr	r2, [r3, #4]
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	3318      	adds	r3, #24
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d103      	bne.n	8003b78 <xTaskResumeAll+0x74>
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	6a1a      	ldr	r2, [r3, #32]
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	605a      	str	r2, [r3, #4]
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	629a      	str	r2, [r3, #40]	; 0x28
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	1e5a      	subs	r2, r3, #1
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	695b      	ldr	r3, [r3, #20]
 8003b8c:	607b      	str	r3, [r7, #4]
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	68d2      	ldr	r2, [r2, #12]
 8003b96:	609a      	str	r2, [r3, #8]
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	6892      	ldr	r2, [r2, #8]
 8003ba0:	605a      	str	r2, [r3, #4]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685a      	ldr	r2, [r3, #4]
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	3304      	adds	r3, #4
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d103      	bne.n	8003bb6 <xTaskResumeAll+0xb2>
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	68da      	ldr	r2, [r3, #12]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	605a      	str	r2, [r3, #4]
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	615a      	str	r2, [r3, #20]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	1e5a      	subs	r2, r3, #1
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bca:	4b3d      	ldr	r3, [pc, #244]	; (8003cc0 <xTaskResumeAll+0x1bc>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d903      	bls.n	8003bda <xTaskResumeAll+0xd6>
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bd6:	4b3a      	ldr	r3, [pc, #232]	; (8003cc0 <xTaskResumeAll+0x1bc>)
 8003bd8:	601a      	str	r2, [r3, #0]
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bde:	4939      	ldr	r1, [pc, #228]	; (8003cc4 <xTaskResumeAll+0x1c0>)
 8003be0:	0013      	movs	r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	189b      	adds	r3, r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	18cb      	adds	r3, r1, r3
 8003bea:	3304      	adds	r3, #4
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	603b      	str	r3, [r7, #0]
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	683a      	ldr	r2, [r7, #0]
 8003bf4:	609a      	str	r2, [r3, #8]
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	689a      	ldr	r2, [r3, #8]
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	60da      	str	r2, [r3, #12]
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	3204      	adds	r2, #4
 8003c06:	605a      	str	r2, [r3, #4]
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	1d1a      	adds	r2, r3, #4
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	609a      	str	r2, [r3, #8]
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c14:	0013      	movs	r3, r2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	189b      	adds	r3, r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	4a29      	ldr	r2, [pc, #164]	; (8003cc4 <xTaskResumeAll+0x1c0>)
 8003c1e:	189a      	adds	r2, r3, r2
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	615a      	str	r2, [r3, #20]
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c28:	4926      	ldr	r1, [pc, #152]	; (8003cc4 <xTaskResumeAll+0x1c0>)
 8003c2a:	0013      	movs	r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	189b      	adds	r3, r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	585b      	ldr	r3, [r3, r1]
 8003c34:	1c58      	adds	r0, r3, #1
 8003c36:	4923      	ldr	r1, [pc, #140]	; (8003cc4 <xTaskResumeAll+0x1c0>)
 8003c38:	0013      	movs	r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	189b      	adds	r3, r3, r2
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	5058      	str	r0, [r3, r1]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c46:	4b20      	ldr	r3, [pc, #128]	; (8003cc8 <xTaskResumeAll+0x1c4>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d302      	bcc.n	8003c56 <xTaskResumeAll+0x152>
                    {
                        xYieldPending = pdTRUE;
 8003c50:	4b1e      	ldr	r3, [pc, #120]	; (8003ccc <xTaskResumeAll+0x1c8>)
 8003c52:	2201      	movs	r2, #1
 8003c54:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003c56:	4b19      	ldr	r3, [pc, #100]	; (8003cbc <xTaskResumeAll+0x1b8>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d000      	beq.n	8003c60 <xTaskResumeAll+0x15c>
 8003c5e:	e770      	b.n	8003b42 <xTaskResumeAll+0x3e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <xTaskResumeAll+0x166>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003c66:	f000 fbcd 	bl	8004404 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003c6a:	4b19      	ldr	r3, [pc, #100]	; (8003cd0 <xTaskResumeAll+0x1cc>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00f      	beq.n	8003c96 <xTaskResumeAll+0x192>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003c76:	f000 f83b 	bl	8003cf0 <xTaskIncrementTick>
 8003c7a:	1e03      	subs	r3, r0, #0
 8003c7c:	d002      	beq.n	8003c84 <xTaskResumeAll+0x180>
                            {
                                xYieldPending = pdTRUE;
 8003c7e:	4b13      	ldr	r3, [pc, #76]	; (8003ccc <xTaskResumeAll+0x1c8>)
 8003c80:	2201      	movs	r2, #1
 8003c82:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	3b01      	subs	r3, #1
 8003c88:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1f2      	bne.n	8003c76 <xTaskResumeAll+0x172>

                        xPendedTicks = 0;
 8003c90:	4b0f      	ldr	r3, [pc, #60]	; (8003cd0 <xTaskResumeAll+0x1cc>)
 8003c92:	2200      	movs	r2, #0
 8003c94:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003c96:	4b0d      	ldr	r3, [pc, #52]	; (8003ccc <xTaskResumeAll+0x1c8>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d003      	beq.n	8003ca6 <xTaskResumeAll+0x1a2>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003ca2:	f001 f905 	bl	8004eb0 <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003ca6:	f001 f925 	bl	8004ef4 <vPortExitCritical>

    return xAlreadyYielded;
 8003caa:	693b      	ldr	r3, [r7, #16]
}
 8003cac:	0018      	movs	r0, r3
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	b006      	add	sp, #24
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	20000264 	.word	0x20000264
 8003cb8:	2000023c 	.word	0x2000023c
 8003cbc:	200001fc 	.word	0x200001fc
 8003cc0:	20000244 	.word	0x20000244
 8003cc4:	20000168 	.word	0x20000168
 8003cc8:	20000164 	.word	0x20000164
 8003ccc:	20000250 	.word	0x20000250
 8003cd0:	2000024c 	.word	0x2000024c

08003cd4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003cda:	4b04      	ldr	r3, [pc, #16]	; (8003cec <xTaskGetTickCount+0x18>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003ce0:	687b      	ldr	r3, [r7, #4]
}
 8003ce2:	0018      	movs	r0, r3
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	b002      	add	sp, #8
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	46c0      	nop			; (mov r8, r8)
 8003cec:	20000240 	.word	0x20000240

08003cf0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b088      	sub	sp, #32
 8003cf4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003cfa:	4b78      	ldr	r3, [pc, #480]	; (8003edc <xTaskIncrementTick+0x1ec>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d000      	beq.n	8003d04 <xTaskIncrementTick+0x14>
 8003d02:	e0e0      	b.n	8003ec6 <xTaskIncrementTick+0x1d6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003d04:	4b76      	ldr	r3, [pc, #472]	; (8003ee0 <xTaskIncrementTick+0x1f0>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	3301      	adds	r3, #1
 8003d0a:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003d0c:	4b74      	ldr	r3, [pc, #464]	; (8003ee0 <xTaskIncrementTick+0x1f0>)
 8003d0e:	69ba      	ldr	r2, [r7, #24]
 8003d10:	601a      	str	r2, [r3, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003d12:	69bb      	ldr	r3, [r7, #24]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d117      	bne.n	8003d48 <xTaskIncrementTick+0x58>
        {
            taskSWITCH_DELAYED_LISTS();
 8003d18:	4b72      	ldr	r3, [pc, #456]	; (8003ee4 <xTaskIncrementTick+0x1f4>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d001      	beq.n	8003d26 <xTaskIncrementTick+0x36>
 8003d22:	b672      	cpsid	i
 8003d24:	e7fe      	b.n	8003d24 <xTaskIncrementTick+0x34>
 8003d26:	4b6f      	ldr	r3, [pc, #444]	; (8003ee4 <xTaskIncrementTick+0x1f4>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	617b      	str	r3, [r7, #20]
 8003d2c:	4b6e      	ldr	r3, [pc, #440]	; (8003ee8 <xTaskIncrementTick+0x1f8>)
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	4b6c      	ldr	r3, [pc, #432]	; (8003ee4 <xTaskIncrementTick+0x1f4>)
 8003d32:	601a      	str	r2, [r3, #0]
 8003d34:	4b6c      	ldr	r3, [pc, #432]	; (8003ee8 <xTaskIncrementTick+0x1f8>)
 8003d36:	697a      	ldr	r2, [r7, #20]
 8003d38:	601a      	str	r2, [r3, #0]
 8003d3a:	4b6c      	ldr	r3, [pc, #432]	; (8003eec <xTaskIncrementTick+0x1fc>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	1c5a      	adds	r2, r3, #1
 8003d40:	4b6a      	ldr	r3, [pc, #424]	; (8003eec <xTaskIncrementTick+0x1fc>)
 8003d42:	601a      	str	r2, [r3, #0]
 8003d44:	f000 fb5e 	bl	8004404 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003d48:	4b69      	ldr	r3, [pc, #420]	; (8003ef0 <xTaskIncrementTick+0x200>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d200      	bcs.n	8003d54 <xTaskIncrementTick+0x64>
 8003d52:	e0a4      	b.n	8003e9e <xTaskIncrementTick+0x1ae>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d54:	4b63      	ldr	r3, [pc, #396]	; (8003ee4 <xTaskIncrementTick+0x1f4>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d104      	bne.n	8003d68 <xTaskIncrementTick+0x78>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d5e:	4b64      	ldr	r3, [pc, #400]	; (8003ef0 <xTaskIncrementTick+0x200>)
 8003d60:	2201      	movs	r2, #1
 8003d62:	4252      	negs	r2, r2
 8003d64:	601a      	str	r2, [r3, #0]
                    break;
 8003d66:	e09a      	b.n	8003e9e <xTaskIncrementTick+0x1ae>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d68:	4b5e      	ldr	r3, [pc, #376]	; (8003ee4 <xTaskIncrementTick+0x1f4>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8003d78:	69ba      	ldr	r2, [r7, #24]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d203      	bcs.n	8003d88 <xTaskIncrementTick+0x98>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003d80:	4b5b      	ldr	r3, [pc, #364]	; (8003ef0 <xTaskIncrementTick+0x200>)
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	601a      	str	r2, [r3, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8003d86:	e08a      	b.n	8003e9e <xTaskIncrementTick+0x1ae>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	695b      	ldr	r3, [r3, #20]
 8003d8c:	60bb      	str	r3, [r7, #8]
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	693a      	ldr	r2, [r7, #16]
 8003d94:	68d2      	ldr	r2, [r2, #12]
 8003d96:	609a      	str	r2, [r3, #8]
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	693a      	ldr	r2, [r7, #16]
 8003d9e:	6892      	ldr	r2, [r2, #8]
 8003da0:	605a      	str	r2, [r3, #4]
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	685a      	ldr	r2, [r3, #4]
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	3304      	adds	r3, #4
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d103      	bne.n	8003db6 <xTaskIncrementTick+0xc6>
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	68da      	ldr	r2, [r3, #12]
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	605a      	str	r2, [r3, #4]
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	2200      	movs	r2, #0
 8003dba:	615a      	str	r2, [r3, #20]
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	1e5a      	subs	r2, r3, #1
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d01e      	beq.n	8003e0c <xTaskIncrementTick+0x11c>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dd2:	607b      	str	r3, [r7, #4]
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	69db      	ldr	r3, [r3, #28]
 8003dd8:	693a      	ldr	r2, [r7, #16]
 8003dda:	6a12      	ldr	r2, [r2, #32]
 8003ddc:	609a      	str	r2, [r3, #8]
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	69d2      	ldr	r2, [r2, #28]
 8003de6:	605a      	str	r2, [r3, #4]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	685a      	ldr	r2, [r3, #4]
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	3318      	adds	r3, #24
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d103      	bne.n	8003dfc <xTaskIncrementTick+0x10c>
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	6a1a      	ldr	r2, [r3, #32]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	605a      	str	r2, [r3, #4]
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	629a      	str	r2, [r3, #40]	; 0x28
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	1e5a      	subs	r2, r3, #1
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e10:	4b38      	ldr	r3, [pc, #224]	; (8003ef4 <xTaskIncrementTick+0x204>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d903      	bls.n	8003e20 <xTaskIncrementTick+0x130>
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e1c:	4b35      	ldr	r3, [pc, #212]	; (8003ef4 <xTaskIncrementTick+0x204>)
 8003e1e:	601a      	str	r2, [r3, #0]
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e24:	4934      	ldr	r1, [pc, #208]	; (8003ef8 <xTaskIncrementTick+0x208>)
 8003e26:	0013      	movs	r3, r2
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	189b      	adds	r3, r3, r2
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	18cb      	adds	r3, r1, r3
 8003e30:	3304      	adds	r3, #4
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	603b      	str	r3, [r7, #0]
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	609a      	str	r2, [r3, #8]
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	689a      	ldr	r2, [r3, #8]
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	60da      	str	r2, [r3, #12]
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	3204      	adds	r2, #4
 8003e4c:	605a      	str	r2, [r3, #4]
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	1d1a      	adds	r2, r3, #4
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	609a      	str	r2, [r3, #8]
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e5a:	0013      	movs	r3, r2
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	189b      	adds	r3, r3, r2
 8003e60:	009b      	lsls	r3, r3, #2
 8003e62:	4a25      	ldr	r2, [pc, #148]	; (8003ef8 <xTaskIncrementTick+0x208>)
 8003e64:	189a      	adds	r2, r3, r2
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	615a      	str	r2, [r3, #20]
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e6e:	4922      	ldr	r1, [pc, #136]	; (8003ef8 <xTaskIncrementTick+0x208>)
 8003e70:	0013      	movs	r3, r2
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	189b      	adds	r3, r3, r2
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	585b      	ldr	r3, [r3, r1]
 8003e7a:	1c58      	adds	r0, r3, #1
 8003e7c:	491e      	ldr	r1, [pc, #120]	; (8003ef8 <xTaskIncrementTick+0x208>)
 8003e7e:	0013      	movs	r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	189b      	adds	r3, r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	5058      	str	r0, [r3, r1]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e8c:	4b1b      	ldr	r3, [pc, #108]	; (8003efc <xTaskIncrementTick+0x20c>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d800      	bhi.n	8003e98 <xTaskIncrementTick+0x1a8>
 8003e96:	e75d      	b.n	8003d54 <xTaskIncrementTick+0x64>
                        {
                            xSwitchRequired = pdTRUE;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e9c:	e75a      	b.n	8003d54 <xTaskIncrementTick+0x64>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003e9e:	4b17      	ldr	r3, [pc, #92]	; (8003efc <xTaskIncrementTick+0x20c>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ea4:	4914      	ldr	r1, [pc, #80]	; (8003ef8 <xTaskIncrementTick+0x208>)
 8003ea6:	0013      	movs	r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	189b      	adds	r3, r3, r2
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	585b      	ldr	r3, [r3, r1]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d901      	bls.n	8003eb8 <xTaskIncrementTick+0x1c8>
            {
                xSwitchRequired = pdTRUE;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8003eb8:	4b11      	ldr	r3, [pc, #68]	; (8003f00 <xTaskIncrementTick+0x210>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d007      	beq.n	8003ed0 <xTaskIncrementTick+0x1e0>
            {
                xSwitchRequired = pdTRUE;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	61fb      	str	r3, [r7, #28]
 8003ec4:	e004      	b.n	8003ed0 <xTaskIncrementTick+0x1e0>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003ec6:	4b0f      	ldr	r3, [pc, #60]	; (8003f04 <xTaskIncrementTick+0x214>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	1c5a      	adds	r2, r3, #1
 8003ecc:	4b0d      	ldr	r3, [pc, #52]	; (8003f04 <xTaskIncrementTick+0x214>)
 8003ece:	601a      	str	r2, [r3, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8003ed0:	69fb      	ldr	r3, [r7, #28]
}
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	b008      	add	sp, #32
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	46c0      	nop			; (mov r8, r8)
 8003edc:	20000264 	.word	0x20000264
 8003ee0:	20000240 	.word	0x20000240
 8003ee4:	200001f4 	.word	0x200001f4
 8003ee8:	200001f8 	.word	0x200001f8
 8003eec:	20000254 	.word	0x20000254
 8003ef0:	2000025c 	.word	0x2000025c
 8003ef4:	20000244 	.word	0x20000244
 8003ef8:	20000168 	.word	0x20000168
 8003efc:	20000164 	.word	0x20000164
 8003f00:	20000250 	.word	0x20000250
 8003f04:	2000024c 	.word	0x2000024c

08003f08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b082      	sub	sp, #8
 8003f0c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003f0e:	4b22      	ldr	r3, [pc, #136]	; (8003f98 <vTaskSwitchContext+0x90>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d003      	beq.n	8003f1e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003f16:	4b21      	ldr	r3, [pc, #132]	; (8003f9c <vTaskSwitchContext+0x94>)
 8003f18:	2201      	movs	r2, #1
 8003f1a:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8003f1c:	e037      	b.n	8003f8e <vTaskSwitchContext+0x86>
        xYieldPending = pdFALSE;
 8003f1e:	4b1f      	ldr	r3, [pc, #124]	; (8003f9c <vTaskSwitchContext+0x94>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f24:	4b1e      	ldr	r3, [pc, #120]	; (8003fa0 <vTaskSwitchContext+0x98>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	607b      	str	r3, [r7, #4]
 8003f2a:	e007      	b.n	8003f3c <vTaskSwitchContext+0x34>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <vTaskSwitchContext+0x2e>
 8003f32:	b672      	cpsid	i
 8003f34:	e7fe      	b.n	8003f34 <vTaskSwitchContext+0x2c>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	607b      	str	r3, [r7, #4]
 8003f3c:	4919      	ldr	r1, [pc, #100]	; (8003fa4 <vTaskSwitchContext+0x9c>)
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	0013      	movs	r3, r2
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	189b      	adds	r3, r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	585b      	ldr	r3, [r3, r1]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d0ee      	beq.n	8003f2c <vTaskSwitchContext+0x24>
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	0013      	movs	r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	189b      	adds	r3, r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	4a12      	ldr	r2, [pc, #72]	; (8003fa4 <vTaskSwitchContext+0x9c>)
 8003f5a:	189b      	adds	r3, r3, r2
 8003f5c:	603b      	str	r3, [r7, #0]
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	685a      	ldr	r2, [r3, #4]
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	605a      	str	r2, [r3, #4]
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685a      	ldr	r2, [r3, #4]
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	3308      	adds	r3, #8
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d104      	bne.n	8003f7e <vTaskSwitchContext+0x76>
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	685a      	ldr	r2, [r3, #4]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	605a      	str	r2, [r3, #4]
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	68da      	ldr	r2, [r3, #12]
 8003f84:	4b08      	ldr	r3, [pc, #32]	; (8003fa8 <vTaskSwitchContext+0xa0>)
 8003f86:	601a      	str	r2, [r3, #0]
 8003f88:	4b05      	ldr	r3, [pc, #20]	; (8003fa0 <vTaskSwitchContext+0x98>)
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	601a      	str	r2, [r3, #0]
}
 8003f8e:	46c0      	nop			; (mov r8, r8)
 8003f90:	46bd      	mov	sp, r7
 8003f92:	b002      	add	sp, #8
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	46c0      	nop			; (mov r8, r8)
 8003f98:	20000264 	.word	0x20000264
 8003f9c:	20000250 	.word	0x20000250
 8003fa0:	20000244 	.word	0x20000244
 8003fa4:	20000168 	.word	0x20000168
 8003fa8:	20000164 	.word	0x20000164

08003fac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d101      	bne.n	8003fc0 <vTaskPlaceOnEventList+0x14>
 8003fbc:	b672      	cpsid	i
 8003fbe:	e7fe      	b.n	8003fbe <vTaskPlaceOnEventList+0x12>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003fc0:	4b08      	ldr	r3, [pc, #32]	; (8003fe4 <vTaskPlaceOnEventList+0x38>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	3318      	adds	r3, #24
 8003fc6:	001a      	movs	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	0011      	movs	r1, r2
 8003fcc:	0018      	movs	r0, r3
 8003fce:	f7fe fe64 	bl	8002c9a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	2101      	movs	r1, #1
 8003fd6:	0018      	movs	r0, r3
 8003fd8:	f000 fc04 	bl	80047e4 <prvAddCurrentTaskToDelayedList>
}
 8003fdc:	46c0      	nop			; (mov r8, r8)
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	b002      	add	sp, #8
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	20000164 	.word	0x20000164

08003fe8 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b086      	sub	sp, #24
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <vTaskPlaceOnEventListRestricted+0x16>
 8003ffa:	b672      	cpsid	i
 8003ffc:	e7fe      	b.n	8003ffc <vTaskPlaceOnEventListRestricted+0x14>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	617b      	str	r3, [r7, #20]
 8004004:	4b16      	ldr	r3, [pc, #88]	; (8004060 <vTaskPlaceOnEventListRestricted+0x78>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	61da      	str	r2, [r3, #28]
 800400c:	4b14      	ldr	r3, [pc, #80]	; (8004060 <vTaskPlaceOnEventListRestricted+0x78>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	697a      	ldr	r2, [r7, #20]
 8004012:	6892      	ldr	r2, [r2, #8]
 8004014:	621a      	str	r2, [r3, #32]
 8004016:	4b12      	ldr	r3, [pc, #72]	; (8004060 <vTaskPlaceOnEventListRestricted+0x78>)
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	3218      	adds	r2, #24
 8004020:	605a      	str	r2, [r3, #4]
 8004022:	4b0f      	ldr	r3, [pc, #60]	; (8004060 <vTaskPlaceOnEventListRestricted+0x78>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	3318      	adds	r3, #24
 8004028:	001a      	movs	r2, r3
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	609a      	str	r2, [r3, #8]
 800402e:	4b0c      	ldr	r3, [pc, #48]	; (8004060 <vTaskPlaceOnEventListRestricted+0x78>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	68fa      	ldr	r2, [r7, #12]
 8004034:	629a      	str	r2, [r3, #40]	; 0x28
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	1c5a      	adds	r2, r3, #1
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <vTaskPlaceOnEventListRestricted+0x64>
        {
            xTicksToWait = portMAX_DELAY;
 8004046:	2301      	movs	r3, #1
 8004048:	425b      	negs	r3, r3
 800404a:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	0011      	movs	r1, r2
 8004052:	0018      	movs	r0, r3
 8004054:	f000 fbc6 	bl	80047e4 <prvAddCurrentTaskToDelayedList>
    }
 8004058:	46c0      	nop			; (mov r8, r8)
 800405a:	46bd      	mov	sp, r7
 800405c:	b006      	add	sp, #24
 800405e:	bd80      	pop	{r7, pc}
 8004060:	20000164 	.word	0x20000164

08004064 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b088      	sub	sp, #32
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d101      	bne.n	800407e <xTaskRemoveFromEventList+0x1a>
 800407a:	b672      	cpsid	i
 800407c:	e7fe      	b.n	800407c <xTaskRemoveFromEventList+0x18>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800407e:	69bb      	ldr	r3, [r7, #24]
 8004080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004082:	617b      	str	r3, [r7, #20]
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	69db      	ldr	r3, [r3, #28]
 8004088:	69ba      	ldr	r2, [r7, #24]
 800408a:	6a12      	ldr	r2, [r2, #32]
 800408c:	609a      	str	r2, [r3, #8]
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	69ba      	ldr	r2, [r7, #24]
 8004094:	69d2      	ldr	r2, [r2, #28]
 8004096:	605a      	str	r2, [r3, #4]
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	685a      	ldr	r2, [r3, #4]
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	3318      	adds	r3, #24
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d103      	bne.n	80040ac <xTaskRemoveFromEventList+0x48>
 80040a4:	69bb      	ldr	r3, [r7, #24]
 80040a6:	6a1a      	ldr	r2, [r3, #32]
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	605a      	str	r2, [r3, #4]
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	2200      	movs	r2, #0
 80040b0:	629a      	str	r2, [r3, #40]	; 0x28
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	1e5a      	subs	r2, r3, #1
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040bc:	4b48      	ldr	r3, [pc, #288]	; (80041e0 <xTaskRemoveFromEventList+0x17c>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d15d      	bne.n	8004180 <xTaskRemoveFromEventList+0x11c>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	60fb      	str	r3, [r7, #12]
 80040ca:	69bb      	ldr	r3, [r7, #24]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	69ba      	ldr	r2, [r7, #24]
 80040d0:	68d2      	ldr	r2, [r2, #12]
 80040d2:	609a      	str	r2, [r3, #8]
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	69ba      	ldr	r2, [r7, #24]
 80040da:	6892      	ldr	r2, [r2, #8]
 80040dc:	605a      	str	r2, [r3, #4]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	685a      	ldr	r2, [r3, #4]
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	3304      	adds	r3, #4
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d103      	bne.n	80040f2 <xTaskRemoveFromEventList+0x8e>
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	68da      	ldr	r2, [r3, #12]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	605a      	str	r2, [r3, #4]
 80040f2:	69bb      	ldr	r3, [r7, #24]
 80040f4:	2200      	movs	r2, #0
 80040f6:	615a      	str	r2, [r3, #20]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	1e5a      	subs	r2, r3, #1
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004106:	4b37      	ldr	r3, [pc, #220]	; (80041e4 <xTaskRemoveFromEventList+0x180>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	429a      	cmp	r2, r3
 800410c:	d903      	bls.n	8004116 <xTaskRemoveFromEventList+0xb2>
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004112:	4b34      	ldr	r3, [pc, #208]	; (80041e4 <xTaskRemoveFromEventList+0x180>)
 8004114:	601a      	str	r2, [r3, #0]
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800411a:	4933      	ldr	r1, [pc, #204]	; (80041e8 <xTaskRemoveFromEventList+0x184>)
 800411c:	0013      	movs	r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	189b      	adds	r3, r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	18cb      	adds	r3, r1, r3
 8004126:	3304      	adds	r3, #4
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	60bb      	str	r3, [r7, #8]
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	68ba      	ldr	r2, [r7, #8]
 8004130:	609a      	str	r2, [r3, #8]
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	689a      	ldr	r2, [r3, #8]
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	60da      	str	r2, [r3, #12]
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	69ba      	ldr	r2, [r7, #24]
 8004140:	3204      	adds	r2, #4
 8004142:	605a      	str	r2, [r3, #4]
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	1d1a      	adds	r2, r3, #4
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	609a      	str	r2, [r3, #8]
 800414c:	69bb      	ldr	r3, [r7, #24]
 800414e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004150:	0013      	movs	r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	189b      	adds	r3, r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	4a23      	ldr	r2, [pc, #140]	; (80041e8 <xTaskRemoveFromEventList+0x184>)
 800415a:	189a      	adds	r2, r3, r2
 800415c:	69bb      	ldr	r3, [r7, #24]
 800415e:	615a      	str	r2, [r3, #20]
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004164:	4920      	ldr	r1, [pc, #128]	; (80041e8 <xTaskRemoveFromEventList+0x184>)
 8004166:	0013      	movs	r3, r2
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	189b      	adds	r3, r3, r2
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	585b      	ldr	r3, [r3, r1]
 8004170:	1c58      	adds	r0, r3, #1
 8004172:	491d      	ldr	r1, [pc, #116]	; (80041e8 <xTaskRemoveFromEventList+0x184>)
 8004174:	0013      	movs	r3, r2
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	189b      	adds	r3, r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	5058      	str	r0, [r3, r1]
 800417e:	e01b      	b.n	80041b8 <xTaskRemoveFromEventList+0x154>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004180:	4b1a      	ldr	r3, [pc, #104]	; (80041ec <xTaskRemoveFromEventList+0x188>)
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	613b      	str	r3, [r7, #16]
 8004186:	69bb      	ldr	r3, [r7, #24]
 8004188:	693a      	ldr	r2, [r7, #16]
 800418a:	61da      	str	r2, [r3, #28]
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	689a      	ldr	r2, [r3, #8]
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	621a      	str	r2, [r3, #32]
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	69ba      	ldr	r2, [r7, #24]
 800419a:	3218      	adds	r2, #24
 800419c:	605a      	str	r2, [r3, #4]
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	3318      	adds	r3, #24
 80041a2:	001a      	movs	r2, r3
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	609a      	str	r2, [r3, #8]
 80041a8:	69bb      	ldr	r3, [r7, #24]
 80041aa:	4a10      	ldr	r2, [pc, #64]	; (80041ec <xTaskRemoveFromEventList+0x188>)
 80041ac:	629a      	str	r2, [r3, #40]	; 0x28
 80041ae:	4b0f      	ldr	r3, [pc, #60]	; (80041ec <xTaskRemoveFromEventList+0x188>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	1c5a      	adds	r2, r3, #1
 80041b4:	4b0d      	ldr	r3, [pc, #52]	; (80041ec <xTaskRemoveFromEventList+0x188>)
 80041b6:	601a      	str	r2, [r3, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041bc:	4b0c      	ldr	r3, [pc, #48]	; (80041f0 <xTaskRemoveFromEventList+0x18c>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d905      	bls.n	80041d2 <xTaskRemoveFromEventList+0x16e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80041c6:	2301      	movs	r3, #1
 80041c8:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80041ca:	4b0a      	ldr	r3, [pc, #40]	; (80041f4 <xTaskRemoveFromEventList+0x190>)
 80041cc:	2201      	movs	r2, #1
 80041ce:	601a      	str	r2, [r3, #0]
 80041d0:	e001      	b.n	80041d6 <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        xReturn = pdFALSE;
 80041d2:	2300      	movs	r3, #0
 80041d4:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 80041d6:	69fb      	ldr	r3, [r7, #28]
}
 80041d8:	0018      	movs	r0, r3
 80041da:	46bd      	mov	sp, r7
 80041dc:	b008      	add	sp, #32
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	20000264 	.word	0x20000264
 80041e4:	20000244 	.word	0x20000244
 80041e8:	20000168 	.word	0x20000168
 80041ec:	200001fc 	.word	0x200001fc
 80041f0:	20000164 	.word	0x20000164
 80041f4:	20000250 	.word	0x20000250

080041f8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b082      	sub	sp, #8
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004200:	4b05      	ldr	r3, [pc, #20]	; (8004218 <vTaskInternalSetTimeOutState+0x20>)
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004208:	4b04      	ldr	r3, [pc, #16]	; (800421c <vTaskInternalSetTimeOutState+0x24>)
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	605a      	str	r2, [r3, #4]
}
 8004210:	46c0      	nop			; (mov r8, r8)
 8004212:	46bd      	mov	sp, r7
 8004214:	b002      	add	sp, #8
 8004216:	bd80      	pop	{r7, pc}
 8004218:	20000254 	.word	0x20000254
 800421c:	20000240 	.word	0x20000240

08004220 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b086      	sub	sp, #24
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d101      	bne.n	8004234 <xTaskCheckForTimeOut+0x14>
 8004230:	b672      	cpsid	i
 8004232:	e7fe      	b.n	8004232 <xTaskCheckForTimeOut+0x12>
    configASSERT( pxTicksToWait );
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d101      	bne.n	800423e <xTaskCheckForTimeOut+0x1e>
 800423a:	b672      	cpsid	i
 800423c:	e7fe      	b.n	800423c <xTaskCheckForTimeOut+0x1c>

    taskENTER_CRITICAL();
 800423e:	f000 fe47 	bl	8004ed0 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004242:	4b1f      	ldr	r3, [pc, #124]	; (80042c0 <xTaskCheckForTimeOut+0xa0>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	3301      	adds	r3, #1
 8004258:	d102      	bne.n	8004260 <xTaskCheckForTimeOut+0x40>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800425a:	2300      	movs	r3, #0
 800425c:	617b      	str	r3, [r7, #20]
 800425e:	e027      	b.n	80042b0 <xTaskCheckForTimeOut+0x90>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	4b17      	ldr	r3, [pc, #92]	; (80042c4 <xTaskCheckForTimeOut+0xa4>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	429a      	cmp	r2, r3
 800426a:	d00a      	beq.n	8004282 <xTaskCheckForTimeOut+0x62>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	693a      	ldr	r2, [r7, #16]
 8004272:	429a      	cmp	r2, r3
 8004274:	d305      	bcc.n	8004282 <xTaskCheckForTimeOut+0x62>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004276:	2301      	movs	r3, #1
 8004278:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	2200      	movs	r2, #0
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	e016      	b.n	80042b0 <xTaskCheckForTimeOut+0x90>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68fa      	ldr	r2, [r7, #12]
 8004288:	429a      	cmp	r2, r3
 800428a:	d20c      	bcs.n	80042a6 <xTaskCheckForTimeOut+0x86>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	1ad2      	subs	r2, r2, r3
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	0018      	movs	r0, r3
 800429c:	f7ff ffac 	bl	80041f8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80042a0:	2300      	movs	r3, #0
 80042a2:	617b      	str	r3, [r7, #20]
 80042a4:	e004      	b.n	80042b0 <xTaskCheckForTimeOut+0x90>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	2200      	movs	r2, #0
 80042aa:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80042ac:	2301      	movs	r3, #1
 80042ae:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 80042b0:	f000 fe20 	bl	8004ef4 <vPortExitCritical>

    return xReturn;
 80042b4:	697b      	ldr	r3, [r7, #20]
}
 80042b6:	0018      	movs	r0, r3
 80042b8:	46bd      	mov	sp, r7
 80042ba:	b006      	add	sp, #24
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	46c0      	nop			; (mov r8, r8)
 80042c0:	20000240 	.word	0x20000240
 80042c4:	20000254 	.word	0x20000254

080042c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80042cc:	4b02      	ldr	r3, [pc, #8]	; (80042d8 <vTaskMissedYield+0x10>)
 80042ce:	2201      	movs	r2, #1
 80042d0:	601a      	str	r2, [r3, #0]
}
 80042d2:	46c0      	nop			; (mov r8, r8)
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	20000250 	.word	0x20000250

080042dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80042e4:	f000 f84e 	bl	8004384 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80042e8:	4b03      	ldr	r3, [pc, #12]	; (80042f8 <prvIdleTask+0x1c>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d9f9      	bls.n	80042e4 <prvIdleTask+0x8>
            {
                taskYIELD();
 80042f0:	f000 fdde 	bl	8004eb0 <vPortYield>
        prvCheckTasksWaitingTermination();
 80042f4:	e7f6      	b.n	80042e4 <prvIdleTask+0x8>
 80042f6:	46c0      	nop			; (mov r8, r8)
 80042f8:	20000168 	.word	0x20000168

080042fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004302:	2300      	movs	r3, #0
 8004304:	607b      	str	r3, [r7, #4]
 8004306:	e00c      	b.n	8004322 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	0013      	movs	r3, r2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	189b      	adds	r3, r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4a14      	ldr	r2, [pc, #80]	; (8004364 <prvInitialiseTaskLists+0x68>)
 8004314:	189b      	adds	r3, r3, r2
 8004316:	0018      	movs	r0, r3
 8004318:	f7fe fc96 	bl	8002c48 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	3301      	adds	r3, #1
 8004320:	607b      	str	r3, [r7, #4]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2b04      	cmp	r3, #4
 8004326:	d9ef      	bls.n	8004308 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004328:	4b0f      	ldr	r3, [pc, #60]	; (8004368 <prvInitialiseTaskLists+0x6c>)
 800432a:	0018      	movs	r0, r3
 800432c:	f7fe fc8c 	bl	8002c48 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004330:	4b0e      	ldr	r3, [pc, #56]	; (800436c <prvInitialiseTaskLists+0x70>)
 8004332:	0018      	movs	r0, r3
 8004334:	f7fe fc88 	bl	8002c48 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004338:	4b0d      	ldr	r3, [pc, #52]	; (8004370 <prvInitialiseTaskLists+0x74>)
 800433a:	0018      	movs	r0, r3
 800433c:	f7fe fc84 	bl	8002c48 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8004340:	4b0c      	ldr	r3, [pc, #48]	; (8004374 <prvInitialiseTaskLists+0x78>)
 8004342:	0018      	movs	r0, r3
 8004344:	f7fe fc80 	bl	8002c48 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8004348:	4b0b      	ldr	r3, [pc, #44]	; (8004378 <prvInitialiseTaskLists+0x7c>)
 800434a:	0018      	movs	r0, r3
 800434c:	f7fe fc7c 	bl	8002c48 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8004350:	4b0a      	ldr	r3, [pc, #40]	; (800437c <prvInitialiseTaskLists+0x80>)
 8004352:	4a05      	ldr	r2, [pc, #20]	; (8004368 <prvInitialiseTaskLists+0x6c>)
 8004354:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004356:	4b0a      	ldr	r3, [pc, #40]	; (8004380 <prvInitialiseTaskLists+0x84>)
 8004358:	4a04      	ldr	r2, [pc, #16]	; (800436c <prvInitialiseTaskLists+0x70>)
 800435a:	601a      	str	r2, [r3, #0]
}
 800435c:	46c0      	nop			; (mov r8, r8)
 800435e:	46bd      	mov	sp, r7
 8004360:	b002      	add	sp, #8
 8004362:	bd80      	pop	{r7, pc}
 8004364:	20000168 	.word	0x20000168
 8004368:	200001cc 	.word	0x200001cc
 800436c:	200001e0 	.word	0x200001e0
 8004370:	200001fc 	.word	0x200001fc
 8004374:	20000210 	.word	0x20000210
 8004378:	20000228 	.word	0x20000228
 800437c:	200001f4 	.word	0x200001f4
 8004380:	200001f8 	.word	0x200001f8

08004384 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800438a:	e01a      	b.n	80043c2 <prvCheckTasksWaitingTermination+0x3e>
        {
            taskENTER_CRITICAL();
 800438c:	f000 fda0 	bl	8004ed0 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004390:	4b10      	ldr	r3, [pc, #64]	; (80043d4 <prvCheckTasksWaitingTermination+0x50>)
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	3304      	adds	r3, #4
 800439c:	0018      	movs	r0, r3
 800439e:	f7fe fcb2 	bl	8002d06 <uxListRemove>
                --uxCurrentNumberOfTasks;
 80043a2:	4b0d      	ldr	r3, [pc, #52]	; (80043d8 <prvCheckTasksWaitingTermination+0x54>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	1e5a      	subs	r2, r3, #1
 80043a8:	4b0b      	ldr	r3, [pc, #44]	; (80043d8 <prvCheckTasksWaitingTermination+0x54>)
 80043aa:	601a      	str	r2, [r3, #0]
                --uxDeletedTasksWaitingCleanUp;
 80043ac:	4b0b      	ldr	r3, [pc, #44]	; (80043dc <prvCheckTasksWaitingTermination+0x58>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	1e5a      	subs	r2, r3, #1
 80043b2:	4b0a      	ldr	r3, [pc, #40]	; (80043dc <prvCheckTasksWaitingTermination+0x58>)
 80043b4:	601a      	str	r2, [r3, #0]
            }
            taskEXIT_CRITICAL();
 80043b6:	f000 fd9d 	bl	8004ef4 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	0018      	movs	r0, r3
 80043be:	f000 f80f 	bl	80043e0 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80043c2:	4b06      	ldr	r3, [pc, #24]	; (80043dc <prvCheckTasksWaitingTermination+0x58>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d1e0      	bne.n	800438c <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80043ca:	46c0      	nop			; (mov r8, r8)
 80043cc:	46c0      	nop			; (mov r8, r8)
 80043ce:	46bd      	mov	sp, r7
 80043d0:	b002      	add	sp, #8
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	20000210 	.word	0x20000210
 80043d8:	2000023c 	.word	0x2000023c
 80043dc:	20000224 	.word	0x20000224

080043e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ec:	0018      	movs	r0, r3
 80043ee:	f000 feaf 	bl	8005150 <vPortFree>
            vPortFree( pxTCB );
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	0018      	movs	r0, r3
 80043f6:	f000 feab 	bl	8005150 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80043fa:	46c0      	nop			; (mov r8, r8)
 80043fc:	46bd      	mov	sp, r7
 80043fe:	b002      	add	sp, #8
 8004400:	bd80      	pop	{r7, pc}
	...

08004404 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004404:	b580      	push	{r7, lr}
 8004406:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004408:	4b09      	ldr	r3, [pc, #36]	; (8004430 <prvResetNextTaskUnblockTime+0x2c>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d104      	bne.n	800441c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004412:	4b08      	ldr	r3, [pc, #32]	; (8004434 <prvResetNextTaskUnblockTime+0x30>)
 8004414:	2201      	movs	r2, #1
 8004416:	4252      	negs	r2, r2
 8004418:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800441a:	e005      	b.n	8004428 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800441c:	4b04      	ldr	r3, [pc, #16]	; (8004430 <prvResetNextTaskUnblockTime+0x2c>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	4b03      	ldr	r3, [pc, #12]	; (8004434 <prvResetNextTaskUnblockTime+0x30>)
 8004426:	601a      	str	r2, [r3, #0]
}
 8004428:	46c0      	nop			; (mov r8, r8)
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	46c0      	nop			; (mov r8, r8)
 8004430:	200001f4 	.word	0x200001f4
 8004434:	2000025c 	.word	0x2000025c

08004438 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8004438:	b580      	push	{r7, lr}
 800443a:	b082      	sub	sp, #8
 800443c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800443e:	4b0a      	ldr	r3, [pc, #40]	; (8004468 <xTaskGetSchedulerState+0x30>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d102      	bne.n	800444c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8004446:	2301      	movs	r3, #1
 8004448:	607b      	str	r3, [r7, #4]
 800444a:	e008      	b.n	800445e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800444c:	4b07      	ldr	r3, [pc, #28]	; (800446c <xTaskGetSchedulerState+0x34>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d102      	bne.n	800445a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8004454:	2302      	movs	r3, #2
 8004456:	607b      	str	r3, [r7, #4]
 8004458:	e001      	b.n	800445e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800445a:	2300      	movs	r3, #0
 800445c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800445e:	687b      	ldr	r3, [r7, #4]
    }
 8004460:	0018      	movs	r0, r3
 8004462:	46bd      	mov	sp, r7
 8004464:	b002      	add	sp, #8
 8004466:	bd80      	pop	{r7, pc}
 8004468:	20000248 	.word	0x20000248
 800446c:	20000264 	.word	0x20000264

08004470 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8004470:	b580      	push	{r7, lr}
 8004472:	b086      	sub	sp, #24
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800447c:	2300      	movs	r3, #0
 800447e:	617b      	str	r3, [r7, #20]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d100      	bne.n	8004488 <xTaskPriorityInherit+0x18>
 8004486:	e077      	b.n	8004578 <xTaskPriorityInherit+0x108>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800448c:	4b3d      	ldr	r3, [pc, #244]	; (8004584 <xTaskPriorityInherit+0x114>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004492:	429a      	cmp	r2, r3
 8004494:	d267      	bcs.n	8004566 <xTaskPriorityInherit+0xf6>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	2b00      	cmp	r3, #0
 800449c:	db06      	blt.n	80044ac <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800449e:	4b39      	ldr	r3, [pc, #228]	; (8004584 <xTaskPriorityInherit+0x114>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044a4:	2205      	movs	r2, #5
 80044a6:	1ad2      	subs	r2, r2, r3
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	6959      	ldr	r1, [r3, #20]
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044b4:	0013      	movs	r3, r2
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	189b      	adds	r3, r3, r2
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	4a32      	ldr	r2, [pc, #200]	; (8004588 <xTaskPriorityInherit+0x118>)
 80044be:	189b      	adds	r3, r3, r2
 80044c0:	4299      	cmp	r1, r3
 80044c2:	d148      	bne.n	8004556 <xTaskPriorityInherit+0xe6>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	3304      	adds	r3, #4
 80044c8:	0018      	movs	r0, r3
 80044ca:	f7fe fc1c 	bl	8002d06 <uxListRemove>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80044ce:	4b2d      	ldr	r3, [pc, #180]	; (8004584 <xTaskPriorityInherit+0x114>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	62da      	str	r2, [r3, #44]	; 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044dc:	4b2b      	ldr	r3, [pc, #172]	; (800458c <xTaskPriorityInherit+0x11c>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d903      	bls.n	80044ec <xTaskPriorityInherit+0x7c>
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044e8:	4b28      	ldr	r3, [pc, #160]	; (800458c <xTaskPriorityInherit+0x11c>)
 80044ea:	601a      	str	r2, [r3, #0]
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044f0:	4925      	ldr	r1, [pc, #148]	; (8004588 <xTaskPriorityInherit+0x118>)
 80044f2:	0013      	movs	r3, r2
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	189b      	adds	r3, r3, r2
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	18cb      	adds	r3, r1, r3
 80044fc:	3304      	adds	r3, #4
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	60fb      	str	r3, [r7, #12]
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	68fa      	ldr	r2, [r7, #12]
 8004506:	609a      	str	r2, [r3, #8]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	689a      	ldr	r2, [r3, #8]
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	60da      	str	r2, [r3, #12]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	3204      	adds	r2, #4
 8004518:	605a      	str	r2, [r3, #4]
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	1d1a      	adds	r2, r3, #4
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	609a      	str	r2, [r3, #8]
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004526:	0013      	movs	r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	189b      	adds	r3, r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	4a16      	ldr	r2, [pc, #88]	; (8004588 <xTaskPriorityInherit+0x118>)
 8004530:	189a      	adds	r2, r3, r2
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	615a      	str	r2, [r3, #20]
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800453a:	4913      	ldr	r1, [pc, #76]	; (8004588 <xTaskPriorityInherit+0x118>)
 800453c:	0013      	movs	r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	189b      	adds	r3, r3, r2
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	585b      	ldr	r3, [r3, r1]
 8004546:	1c58      	adds	r0, r3, #1
 8004548:	490f      	ldr	r1, [pc, #60]	; (8004588 <xTaskPriorityInherit+0x118>)
 800454a:	0013      	movs	r3, r2
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	189b      	adds	r3, r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	5058      	str	r0, [r3, r1]
 8004554:	e004      	b.n	8004560 <xTaskPriorityInherit+0xf0>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004556:	4b0b      	ldr	r3, [pc, #44]	; (8004584 <xTaskPriorityInherit+0x114>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	62da      	str	r2, [r3, #44]	; 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8004560:	2301      	movs	r3, #1
 8004562:	617b      	str	r3, [r7, #20]
 8004564:	e008      	b.n	8004578 <xTaskPriorityInherit+0x108>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800456a:	4b06      	ldr	r3, [pc, #24]	; (8004584 <xTaskPriorityInherit+0x114>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004570:	429a      	cmp	r2, r3
 8004572:	d201      	bcs.n	8004578 <xTaskPriorityInherit+0x108>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8004574:	2301      	movs	r3, #1
 8004576:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8004578:	697b      	ldr	r3, [r7, #20]
    }
 800457a:	0018      	movs	r0, r3
 800457c:	46bd      	mov	sp, r7
 800457e:	b006      	add	sp, #24
 8004580:	bd80      	pop	{r7, pc}
 8004582:	46c0      	nop			; (mov r8, r8)
 8004584:	20000164 	.word	0x20000164
 8004588:	20000168 	.word	0x20000168
 800458c:	20000244 	.word	0x20000244

08004590 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800459c:	2300      	movs	r3, #0
 800459e:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d06a      	beq.n	800467c <xTaskPriorityDisinherit+0xec>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80045a6:	4b38      	ldr	r3, [pc, #224]	; (8004688 <xTaskPriorityDisinherit+0xf8>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	693a      	ldr	r2, [r7, #16]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d001      	beq.n	80045b4 <xTaskPriorityDisinherit+0x24>
 80045b0:	b672      	cpsid	i
 80045b2:	e7fe      	b.n	80045b2 <xTaskPriorityDisinherit+0x22>
            configASSERT( pxTCB->uxMutexesHeld );
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d101      	bne.n	80045c0 <xTaskPriorityDisinherit+0x30>
 80045bc:	b672      	cpsid	i
 80045be:	e7fe      	b.n	80045be <xTaskPriorityDisinherit+0x2e>
            ( pxTCB->uxMutexesHeld )--;
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045c4:	1e5a      	subs	r2, r3, #1
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	649a      	str	r2, [r3, #72]	; 0x48

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d052      	beq.n	800467c <xTaskPriorityDisinherit+0xec>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d14e      	bne.n	800467c <xTaskPriorityDisinherit+0xec>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	3304      	adds	r3, #4
 80045e2:	0018      	movs	r0, r3
 80045e4:	f7fe fb8f 	bl	8002d06 <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f4:	2205      	movs	r2, #5
 80045f6:	1ad2      	subs	r2, r2, r3
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004600:	4b22      	ldr	r3, [pc, #136]	; (800468c <xTaskPriorityDisinherit+0xfc>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	429a      	cmp	r2, r3
 8004606:	d903      	bls.n	8004610 <xTaskPriorityDisinherit+0x80>
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800460c:	4b1f      	ldr	r3, [pc, #124]	; (800468c <xTaskPriorityDisinherit+0xfc>)
 800460e:	601a      	str	r2, [r3, #0]
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004614:	491e      	ldr	r1, [pc, #120]	; (8004690 <xTaskPriorityDisinherit+0x100>)
 8004616:	0013      	movs	r3, r2
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	189b      	adds	r3, r3, r2
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	18cb      	adds	r3, r1, r3
 8004620:	3304      	adds	r3, #4
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	60fb      	str	r3, [r7, #12]
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	68fa      	ldr	r2, [r7, #12]
 800462a:	609a      	str	r2, [r3, #8]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	689a      	ldr	r2, [r3, #8]
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	60da      	str	r2, [r3, #12]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	3204      	adds	r2, #4
 800463c:	605a      	str	r2, [r3, #4]
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	1d1a      	adds	r2, r3, #4
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	609a      	str	r2, [r3, #8]
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800464a:	0013      	movs	r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	189b      	adds	r3, r3, r2
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	4a0f      	ldr	r2, [pc, #60]	; (8004690 <xTaskPriorityDisinherit+0x100>)
 8004654:	189a      	adds	r2, r3, r2
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	615a      	str	r2, [r3, #20]
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800465e:	490c      	ldr	r1, [pc, #48]	; (8004690 <xTaskPriorityDisinherit+0x100>)
 8004660:	0013      	movs	r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	189b      	adds	r3, r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	585b      	ldr	r3, [r3, r1]
 800466a:	1c58      	adds	r0, r3, #1
 800466c:	4908      	ldr	r1, [pc, #32]	; (8004690 <xTaskPriorityDisinherit+0x100>)
 800466e:	0013      	movs	r3, r2
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	189b      	adds	r3, r3, r2
 8004674:	009b      	lsls	r3, r3, #2
 8004676:	5058      	str	r0, [r3, r1]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8004678:	2301      	movs	r3, #1
 800467a:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800467c:	697b      	ldr	r3, [r7, #20]
    }
 800467e:	0018      	movs	r0, r3
 8004680:	46bd      	mov	sp, r7
 8004682:	b006      	add	sp, #24
 8004684:	bd80      	pop	{r7, pc}
 8004686:	46c0      	nop			; (mov r8, r8)
 8004688:	20000164 	.word	0x20000164
 800468c:	20000244 	.word	0x20000244
 8004690:	20000168 	.word	0x20000168

08004694 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8004694:	b580      	push	{r7, lr}
 8004696:	b088      	sub	sp, #32
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80046a2:	2301      	movs	r3, #1
 80046a4:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d100      	bne.n	80046ae <vTaskPriorityDisinheritAfterTimeout+0x1a>
 80046ac:	e07e      	b.n	80047ac <vTaskPriorityDisinheritAfterTimeout+0x118>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <vTaskPriorityDisinheritAfterTimeout+0x26>
 80046b6:	b672      	cpsid	i
 80046b8:	e7fe      	b.n	80046b8 <vTaskPriorityDisinheritAfterTimeout+0x24>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80046ba:	69bb      	ldr	r3, [r7, #24]
 80046bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d902      	bls.n	80046ca <vTaskPriorityDisinheritAfterTimeout+0x36>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	61fb      	str	r3, [r7, #28]
 80046c8:	e002      	b.n	80046d0 <vTaskPriorityDisinheritAfterTimeout+0x3c>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ce:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d4:	69fa      	ldr	r2, [r7, #28]
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d068      	beq.n	80047ac <vTaskPriorityDisinheritAfterTimeout+0x118>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d163      	bne.n	80047ac <vTaskPriorityDisinheritAfterTimeout+0x118>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 80046e4:	4b33      	ldr	r3, [pc, #204]	; (80047b4 <vTaskPriorityDisinheritAfterTimeout+0x120>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	69ba      	ldr	r2, [r7, #24]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d101      	bne.n	80046f2 <vTaskPriorityDisinheritAfterTimeout+0x5e>
 80046ee:	b672      	cpsid	i
 80046f0:	e7fe      	b.n	80046f0 <vTaskPriorityDisinheritAfterTimeout+0x5c>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f6:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	69fa      	ldr	r2, [r7, #28]
 80046fc:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	2b00      	cmp	r3, #0
 8004704:	db04      	blt.n	8004710 <vTaskPriorityDisinheritAfterTimeout+0x7c>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	2205      	movs	r2, #5
 800470a:	1ad2      	subs	r2, r2, r3
 800470c:	69bb      	ldr	r3, [r7, #24]
 800470e:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	6959      	ldr	r1, [r3, #20]
 8004714:	693a      	ldr	r2, [r7, #16]
 8004716:	0013      	movs	r3, r2
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	189b      	adds	r3, r3, r2
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	4a26      	ldr	r2, [pc, #152]	; (80047b8 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 8004720:	189b      	adds	r3, r3, r2
 8004722:	4299      	cmp	r1, r3
 8004724:	d142      	bne.n	80047ac <vTaskPriorityDisinheritAfterTimeout+0x118>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	3304      	adds	r3, #4
 800472a:	0018      	movs	r0, r3
 800472c:	f7fe faeb 	bl	8002d06 <uxListRemove>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004734:	4b21      	ldr	r3, [pc, #132]	; (80047bc <vTaskPriorityDisinheritAfterTimeout+0x128>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	429a      	cmp	r2, r3
 800473a:	d903      	bls.n	8004744 <vTaskPriorityDisinheritAfterTimeout+0xb0>
 800473c:	69bb      	ldr	r3, [r7, #24]
 800473e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004740:	4b1e      	ldr	r3, [pc, #120]	; (80047bc <vTaskPriorityDisinheritAfterTimeout+0x128>)
 8004742:	601a      	str	r2, [r3, #0]
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004748:	491b      	ldr	r1, [pc, #108]	; (80047b8 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 800474a:	0013      	movs	r3, r2
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	189b      	adds	r3, r3, r2
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	18cb      	adds	r3, r1, r3
 8004754:	3304      	adds	r3, #4
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	60fb      	str	r3, [r7, #12]
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	68fa      	ldr	r2, [r7, #12]
 800475e:	609a      	str	r2, [r3, #8]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	689a      	ldr	r2, [r3, #8]
 8004764:	69bb      	ldr	r3, [r7, #24]
 8004766:	60da      	str	r2, [r3, #12]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	69ba      	ldr	r2, [r7, #24]
 800476e:	3204      	adds	r2, #4
 8004770:	605a      	str	r2, [r3, #4]
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	1d1a      	adds	r2, r3, #4
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	609a      	str	r2, [r3, #8]
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800477e:	0013      	movs	r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	189b      	adds	r3, r3, r2
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	4a0c      	ldr	r2, [pc, #48]	; (80047b8 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 8004788:	189a      	adds	r2, r3, r2
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	615a      	str	r2, [r3, #20]
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004792:	4909      	ldr	r1, [pc, #36]	; (80047b8 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 8004794:	0013      	movs	r3, r2
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	189b      	adds	r3, r3, r2
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	585b      	ldr	r3, [r3, r1]
 800479e:	1c58      	adds	r0, r3, #1
 80047a0:	4905      	ldr	r1, [pc, #20]	; (80047b8 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 80047a2:	0013      	movs	r3, r2
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	189b      	adds	r3, r3, r2
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	5058      	str	r0, [r3, r1]
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80047ac:	46c0      	nop			; (mov r8, r8)
 80047ae:	46bd      	mov	sp, r7
 80047b0:	b008      	add	sp, #32
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	20000164 	.word	0x20000164
 80047b8:	20000168 	.word	0x20000168
 80047bc:	20000244 	.word	0x20000244

080047c0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 80047c0:	b580      	push	{r7, lr}
 80047c2:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 80047c4:	4b06      	ldr	r3, [pc, #24]	; (80047e0 <pvTaskIncrementMutexHeldCount+0x20>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d004      	beq.n	80047d6 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 80047cc:	4b04      	ldr	r3, [pc, #16]	; (80047e0 <pvTaskIncrementMutexHeldCount+0x20>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80047d2:	3201      	adds	r2, #1
 80047d4:	649a      	str	r2, [r3, #72]	; 0x48
        }

        return pxCurrentTCB;
 80047d6:	4b02      	ldr	r3, [pc, #8]	; (80047e0 <pvTaskIncrementMutexHeldCount+0x20>)
 80047d8:	681b      	ldr	r3, [r3, #0]
    }
 80047da:	0018      	movs	r0, r3
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	20000164 	.word	0x20000164

080047e4 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b086      	sub	sp, #24
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80047ee:	4b2e      	ldr	r3, [pc, #184]	; (80048a8 <prvAddCurrentTaskToDelayedList+0xc4>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80047f4:	4b2d      	ldr	r3, [pc, #180]	; (80048ac <prvAddCurrentTaskToDelayedList+0xc8>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	3304      	adds	r3, #4
 80047fa:	0018      	movs	r0, r3
 80047fc:	f7fe fa83 	bl	8002d06 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	3301      	adds	r3, #1
 8004804:	d124      	bne.n	8004850 <prvAddCurrentTaskToDelayedList+0x6c>
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d021      	beq.n	8004850 <prvAddCurrentTaskToDelayedList+0x6c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800480c:	4b28      	ldr	r3, [pc, #160]	; (80048b0 <prvAddCurrentTaskToDelayedList+0xcc>)
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	613b      	str	r3, [r7, #16]
 8004812:	4b26      	ldr	r3, [pc, #152]	; (80048ac <prvAddCurrentTaskToDelayedList+0xc8>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	693a      	ldr	r2, [r7, #16]
 8004818:	609a      	str	r2, [r3, #8]
 800481a:	4b24      	ldr	r3, [pc, #144]	; (80048ac <prvAddCurrentTaskToDelayedList+0xc8>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	693a      	ldr	r2, [r7, #16]
 8004820:	6892      	ldr	r2, [r2, #8]
 8004822:	60da      	str	r2, [r3, #12]
 8004824:	4b21      	ldr	r3, [pc, #132]	; (80048ac <prvAddCurrentTaskToDelayedList+0xc8>)
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	3204      	adds	r2, #4
 800482e:	605a      	str	r2, [r3, #4]
 8004830:	4b1e      	ldr	r3, [pc, #120]	; (80048ac <prvAddCurrentTaskToDelayedList+0xc8>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	1d1a      	adds	r2, r3, #4
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	609a      	str	r2, [r3, #8]
 800483a:	4b1c      	ldr	r3, [pc, #112]	; (80048ac <prvAddCurrentTaskToDelayedList+0xc8>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a1c      	ldr	r2, [pc, #112]	; (80048b0 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004840:	615a      	str	r2, [r3, #20]
 8004842:	4b1b      	ldr	r3, [pc, #108]	; (80048b0 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	1c5a      	adds	r2, r3, #1
 8004848:	4b19      	ldr	r3, [pc, #100]	; (80048b0 <prvAddCurrentTaskToDelayedList+0xcc>)
 800484a:	601a      	str	r2, [r3, #0]
 800484c:	46c0      	nop			; (mov r8, r8)

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800484e:	e026      	b.n	800489e <prvAddCurrentTaskToDelayedList+0xba>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8004850:	697a      	ldr	r2, [r7, #20]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	18d3      	adds	r3, r2, r3
 8004856:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004858:	4b14      	ldr	r3, [pc, #80]	; (80048ac <prvAddCurrentTaskToDelayedList+0xc8>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68fa      	ldr	r2, [r7, #12]
 800485e:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8004860:	68fa      	ldr	r2, [r7, #12]
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	429a      	cmp	r2, r3
 8004866:	d209      	bcs.n	800487c <prvAddCurrentTaskToDelayedList+0x98>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004868:	4b12      	ldr	r3, [pc, #72]	; (80048b4 <prvAddCurrentTaskToDelayedList+0xd0>)
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	4b0f      	ldr	r3, [pc, #60]	; (80048ac <prvAddCurrentTaskToDelayedList+0xc8>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	3304      	adds	r3, #4
 8004872:	0019      	movs	r1, r3
 8004874:	0010      	movs	r0, r2
 8004876:	f7fe fa10 	bl	8002c9a <vListInsert>
}
 800487a:	e010      	b.n	800489e <prvAddCurrentTaskToDelayedList+0xba>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800487c:	4b0e      	ldr	r3, [pc, #56]	; (80048b8 <prvAddCurrentTaskToDelayedList+0xd4>)
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	4b0a      	ldr	r3, [pc, #40]	; (80048ac <prvAddCurrentTaskToDelayedList+0xc8>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	3304      	adds	r3, #4
 8004886:	0019      	movs	r1, r3
 8004888:	0010      	movs	r0, r2
 800488a:	f7fe fa06 	bl	8002c9a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800488e:	4b0b      	ldr	r3, [pc, #44]	; (80048bc <prvAddCurrentTaskToDelayedList+0xd8>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	429a      	cmp	r2, r3
 8004896:	d202      	bcs.n	800489e <prvAddCurrentTaskToDelayedList+0xba>
                    xNextTaskUnblockTime = xTimeToWake;
 8004898:	4b08      	ldr	r3, [pc, #32]	; (80048bc <prvAddCurrentTaskToDelayedList+0xd8>)
 800489a:	68fa      	ldr	r2, [r7, #12]
 800489c:	601a      	str	r2, [r3, #0]
}
 800489e:	46c0      	nop			; (mov r8, r8)
 80048a0:	46bd      	mov	sp, r7
 80048a2:	b006      	add	sp, #24
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	46c0      	nop			; (mov r8, r8)
 80048a8:	20000240 	.word	0x20000240
 80048ac:	20000164 	.word	0x20000164
 80048b0:	20000228 	.word	0x20000228
 80048b4:	200001f8 	.word	0x200001f8
 80048b8:	200001f4 	.word	0x200001f4
 80048bc:	2000025c 	.word	0x2000025c

080048c0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80048c6:	2300      	movs	r3, #0
 80048c8:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80048ca:	f000 fa2d 	bl	8004d28 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80048ce:	4b0d      	ldr	r3, [pc, #52]	; (8004904 <xTimerCreateTimerTask+0x44>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00b      	beq.n	80048ee <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 80048d6:	490c      	ldr	r1, [pc, #48]	; (8004908 <xTimerCreateTimerTask+0x48>)
 80048d8:	480c      	ldr	r0, [pc, #48]	; (800490c <xTimerCreateTimerTask+0x4c>)
 80048da:	4b0d      	ldr	r3, [pc, #52]	; (8004910 <xTimerCreateTimerTask+0x50>)
 80048dc:	9301      	str	r3, [sp, #4]
 80048de:	2302      	movs	r3, #2
 80048e0:	9300      	str	r3, [sp, #0]
 80048e2:	2300      	movs	r3, #0
 80048e4:	2250      	movs	r2, #80	; 0x50
 80048e6:	f7fe ff64 	bl	80037b2 <xTaskCreate>
 80048ea:	0003      	movs	r3, r0
 80048ec:	607b      	str	r3, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d101      	bne.n	80048f8 <xTimerCreateTimerTask+0x38>
 80048f4:	b672      	cpsid	i
 80048f6:	e7fe      	b.n	80048f6 <xTimerCreateTimerTask+0x36>
        return xReturn;
 80048f8:	687b      	ldr	r3, [r7, #4]
    }
 80048fa:	0018      	movs	r0, r3
 80048fc:	46bd      	mov	sp, r7
 80048fe:	b002      	add	sp, #8
 8004900:	bd80      	pop	{r7, pc}
 8004902:	46c0      	nop			; (mov r8, r8)
 8004904:	20000298 	.word	0x20000298
 8004908:	08005408 	.word	0x08005408
 800490c:	080049bd 	.word	0x080049bd
 8004910:	2000029c 	.word	0x2000029c

08004914 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004920:	e009      	b.n	8004936 <prvReloadTimer+0x22>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	68ba      	ldr	r2, [r7, #8]
 8004928:	18d3      	adds	r3, r2, r3
 800492a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	0010      	movs	r0, r2
 8004934:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	699a      	ldr	r2, [r3, #24]
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	18d1      	adds	r1, r2, r3
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	68f8      	ldr	r0, [r7, #12]
 8004944:	f000 f8d8 	bl	8004af8 <prvInsertTimerInActiveList>
 8004948:	1e03      	subs	r3, r0, #0
 800494a:	d1ea      	bne.n	8004922 <prvReloadTimer+0xe>
        }
    }
 800494c:	46c0      	nop			; (mov r8, r8)
 800494e:	46c0      	nop			; (mov r8, r8)
 8004950:	46bd      	mov	sp, r7
 8004952:	b004      	add	sp, #16
 8004954:	bd80      	pop	{r7, pc}
	...

08004958 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004962:	4b15      	ldr	r3, [pc, #84]	; (80049b8 <prvProcessExpiredTimer+0x60>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	3304      	adds	r3, #4
 8004970:	0018      	movs	r0, r3
 8004972:	f7fe f9c8 	bl	8002d06 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2228      	movs	r2, #40	; 0x28
 800497a:	5c9b      	ldrb	r3, [r3, r2]
 800497c:	001a      	movs	r2, r3
 800497e:	2304      	movs	r3, #4
 8004980:	4013      	ands	r3, r2
 8004982:	d006      	beq.n	8004992 <prvProcessExpiredTimer+0x3a>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	6879      	ldr	r1, [r7, #4]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	0018      	movs	r0, r3
 800498c:	f7ff ffc2 	bl	8004914 <prvReloadTimer>
 8004990:	e008      	b.n	80049a4 <prvProcessExpiredTimer+0x4c>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2228      	movs	r2, #40	; 0x28
 8004996:	5c9b      	ldrb	r3, [r3, r2]
 8004998:	2201      	movs	r2, #1
 800499a:	4393      	bics	r3, r2
 800499c:	b2d9      	uxtb	r1, r3
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2228      	movs	r2, #40	; 0x28
 80049a2:	5499      	strb	r1, [r3, r2]
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6a1b      	ldr	r3, [r3, #32]
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	0010      	movs	r0, r2
 80049ac:	4798      	blx	r3
    }
 80049ae:	46c0      	nop			; (mov r8, r8)
 80049b0:	46bd      	mov	sp, r7
 80049b2:	b004      	add	sp, #16
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	46c0      	nop			; (mov r8, r8)
 80049b8:	20000290 	.word	0x20000290

080049bc <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80049c4:	2308      	movs	r3, #8
 80049c6:	18fb      	adds	r3, r7, r3
 80049c8:	0018      	movs	r0, r3
 80049ca:	f000 f853 	bl	8004a74 <prvGetNextExpireTime>
 80049ce:	0003      	movs	r3, r0
 80049d0:	60fb      	str	r3, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80049d2:	68ba      	ldr	r2, [r7, #8]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	0011      	movs	r1, r2
 80049d8:	0018      	movs	r0, r3
 80049da:	f000 f803 	bl	80049e4 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80049de:	f000 f8cd 	bl	8004b7c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80049e2:	e7ef      	b.n	80049c4 <prvTimerTask+0x8>

080049e4 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80049ee:	f7ff f87d 	bl	8003aec <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80049f2:	2308      	movs	r3, #8
 80049f4:	18fb      	adds	r3, r7, r3
 80049f6:	0018      	movs	r0, r3
 80049f8:	f000 f85e 	bl	8004ab8 <prvSampleTimeNow>
 80049fc:	0003      	movs	r3, r0
 80049fe:	60fb      	str	r3, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d12b      	bne.n	8004a5e <prvProcessTimerOrBlockTask+0x7a>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d10c      	bne.n	8004a26 <prvProcessTimerOrBlockTask+0x42>
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d808      	bhi.n	8004a26 <prvProcessTimerOrBlockTask+0x42>
                {
                    ( void ) xTaskResumeAll();
 8004a14:	f7ff f876 	bl	8003b04 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	0011      	movs	r1, r2
 8004a1e:	0018      	movs	r0, r3
 8004a20:	f7ff ff9a 	bl	8004958 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8004a24:	e01d      	b.n	8004a62 <prvProcessTimerOrBlockTask+0x7e>
                    if( xListWasEmpty != pdFALSE )
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d008      	beq.n	8004a3e <prvProcessTimerOrBlockTask+0x5a>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004a2c:	4b0f      	ldr	r3, [pc, #60]	; (8004a6c <prvProcessTimerOrBlockTask+0x88>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d101      	bne.n	8004a3a <prvProcessTimerOrBlockTask+0x56>
 8004a36:	2301      	movs	r3, #1
 8004a38:	e000      	b.n	8004a3c <prvProcessTimerOrBlockTask+0x58>
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004a3e:	4b0c      	ldr	r3, [pc, #48]	; (8004a70 <prvProcessTimerOrBlockTask+0x8c>)
 8004a40:	6818      	ldr	r0, [r3, #0]
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	683a      	ldr	r2, [r7, #0]
 8004a4a:	0019      	movs	r1, r3
 8004a4c:	f7fe fe7e 	bl	800374c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8004a50:	f7ff f858 	bl	8003b04 <xTaskResumeAll>
 8004a54:	1e03      	subs	r3, r0, #0
 8004a56:	d104      	bne.n	8004a62 <prvProcessTimerOrBlockTask+0x7e>
                        portYIELD_WITHIN_API();
 8004a58:	f000 fa2a 	bl	8004eb0 <vPortYield>
    }
 8004a5c:	e001      	b.n	8004a62 <prvProcessTimerOrBlockTask+0x7e>
                ( void ) xTaskResumeAll();
 8004a5e:	f7ff f851 	bl	8003b04 <xTaskResumeAll>
    }
 8004a62:	46c0      	nop			; (mov r8, r8)
 8004a64:	46bd      	mov	sp, r7
 8004a66:	b004      	add	sp, #16
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	46c0      	nop			; (mov r8, r8)
 8004a6c:	20000294 	.word	0x20000294
 8004a70:	20000298 	.word	0x20000298

08004a74 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004a7c:	4b0d      	ldr	r3, [pc, #52]	; (8004ab4 <prvGetNextExpireTime+0x40>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d101      	bne.n	8004a8a <prvGetNextExpireTime+0x16>
 8004a86:	2201      	movs	r2, #1
 8004a88:	e000      	b.n	8004a8c <prvGetNextExpireTime+0x18>
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d105      	bne.n	8004aa4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004a98:	4b06      	ldr	r3, [pc, #24]	; (8004ab4 <prvGetNextExpireTime+0x40>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	60fb      	str	r3, [r7, #12]
 8004aa2:	e001      	b.n	8004aa8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
    }
 8004aaa:	0018      	movs	r0, r3
 8004aac:	46bd      	mov	sp, r7
 8004aae:	b004      	add	sp, #16
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	46c0      	nop			; (mov r8, r8)
 8004ab4:	20000290 	.word	0x20000290

08004ab8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b084      	sub	sp, #16
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8004ac0:	f7ff f908 	bl	8003cd4 <xTaskGetTickCount>
 8004ac4:	0003      	movs	r3, r0
 8004ac6:	60fb      	str	r3, [r7, #12]

        if( xTimeNow < xLastTime )
 8004ac8:	4b0a      	ldr	r3, [pc, #40]	; (8004af4 <prvSampleTimeNow+0x3c>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	68fa      	ldr	r2, [r7, #12]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d205      	bcs.n	8004ade <prvSampleTimeNow+0x26>
        {
            prvSwitchTimerLists();
 8004ad2:	f000 f901 	bl	8004cd8 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	601a      	str	r2, [r3, #0]
 8004adc:	e002      	b.n	8004ae4 <prvSampleTimeNow+0x2c>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8004ae4:	4b03      	ldr	r3, [pc, #12]	; (8004af4 <prvSampleTimeNow+0x3c>)
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	601a      	str	r2, [r3, #0]

        return xTimeNow;
 8004aea:	68fb      	ldr	r3, [r7, #12]
    }
 8004aec:	0018      	movs	r0, r3
 8004aee:	46bd      	mov	sp, r7
 8004af0:	b004      	add	sp, #16
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	200002a0 	.word	0x200002a0

08004af8 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	607a      	str	r2, [r7, #4]
 8004b04:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8004b06:	2300      	movs	r3, #0
 8004b08:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	68ba      	ldr	r2, [r7, #8]
 8004b0e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8004b16:	68ba      	ldr	r2, [r7, #8]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d812      	bhi.n	8004b44 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	1ad2      	subs	r2, r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	699b      	ldr	r3, [r3, #24]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d302      	bcc.n	8004b32 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	617b      	str	r3, [r7, #20]
 8004b30:	e01b      	b.n	8004b6a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004b32:	4b10      	ldr	r3, [pc, #64]	; (8004b74 <prvInsertTimerInActiveList+0x7c>)
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	3304      	adds	r3, #4
 8004b3a:	0019      	movs	r1, r3
 8004b3c:	0010      	movs	r0, r2
 8004b3e:	f7fe f8ac 	bl	8002c9a <vListInsert>
 8004b42:	e012      	b.n	8004b6a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d206      	bcs.n	8004b5a <prvInsertTimerInActiveList+0x62>
 8004b4c:	68ba      	ldr	r2, [r7, #8]
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d302      	bcc.n	8004b5a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8004b54:	2301      	movs	r3, #1
 8004b56:	617b      	str	r3, [r7, #20]
 8004b58:	e007      	b.n	8004b6a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004b5a:	4b07      	ldr	r3, [pc, #28]	; (8004b78 <prvInsertTimerInActiveList+0x80>)
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	3304      	adds	r3, #4
 8004b62:	0019      	movs	r1, r3
 8004b64:	0010      	movs	r0, r2
 8004b66:	f7fe f898 	bl	8002c9a <vListInsert>
            }
        }

        return xProcessTimerNow;
 8004b6a:	697b      	ldr	r3, [r7, #20]
    }
 8004b6c:	0018      	movs	r0, r3
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	b006      	add	sp, #24
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	20000294 	.word	0x20000294
 8004b78:	20000290 	.word	0x20000290

08004b7c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b086      	sub	sp, #24
 8004b80:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004b82:	e095      	b.n	8004cb0 <prvProcessReceivedCommands+0x134>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004b84:	1d3b      	adds	r3, r7, #4
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	da00      	bge.n	8004b8e <prvProcessReceivedCommands+0x12>
 8004b8c:	e08f      	b.n	8004cae <prvProcessReceivedCommands+0x132>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004b8e:	1d3b      	adds	r3, r7, #4
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	617b      	str	r3, [r7, #20]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d004      	beq.n	8004ba6 <prvProcessReceivedCommands+0x2a>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	3304      	adds	r3, #4
 8004ba0:	0018      	movs	r0, r3
 8004ba2:	f7fe f8b0 	bl	8002d06 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004ba6:	003b      	movs	r3, r7
 8004ba8:	0018      	movs	r0, r3
 8004baa:	f7ff ff85 	bl	8004ab8 <prvSampleTimeNow>
 8004bae:	0003      	movs	r3, r0
 8004bb0:	613b      	str	r3, [r7, #16]

                switch( xMessage.xMessageID )
 8004bb2:	1d3b      	adds	r3, r7, #4
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2b09      	cmp	r3, #9
 8004bb8:	d900      	bls.n	8004bbc <prvProcessReceivedCommands+0x40>
 8004bba:	e079      	b.n	8004cb0 <prvProcessReceivedCommands+0x134>
 8004bbc:	009a      	lsls	r2, r3, #2
 8004bbe:	4b44      	ldr	r3, [pc, #272]	; (8004cd0 <prvProcessReceivedCommands+0x154>)
 8004bc0:	18d3      	adds	r3, r2, r3
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	469f      	mov	pc, r3
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	2228      	movs	r2, #40	; 0x28
 8004bca:	5c9b      	ldrb	r3, [r3, r2]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	b2d9      	uxtb	r1, r3
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	2228      	movs	r2, #40	; 0x28
 8004bd6:	5499      	strb	r1, [r3, r2]

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004bd8:	1d3b      	adds	r3, r7, #4
 8004bda:	685a      	ldr	r2, [r3, #4]
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	699b      	ldr	r3, [r3, #24]
 8004be0:	18d1      	adds	r1, r2, r3
 8004be2:	1d3b      	adds	r3, r7, #4
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	693a      	ldr	r2, [r7, #16]
 8004be8:	6978      	ldr	r0, [r7, #20]
 8004bea:	f7ff ff85 	bl	8004af8 <prvInsertTimerInActiveList>
 8004bee:	1e03      	subs	r3, r0, #0
 8004bf0:	d05e      	beq.n	8004cb0 <prvProcessReceivedCommands+0x134>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	2228      	movs	r2, #40	; 0x28
 8004bf6:	5c9b      	ldrb	r3, [r3, r2]
 8004bf8:	001a      	movs	r2, r3
 8004bfa:	2304      	movs	r3, #4
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	d00a      	beq.n	8004c16 <prvProcessReceivedCommands+0x9a>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8004c00:	1d3b      	adds	r3, r7, #4
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	699b      	ldr	r3, [r3, #24]
 8004c08:	18d1      	adds	r1, r2, r3
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	0018      	movs	r0, r3
 8004c10:	f7ff fe80 	bl	8004914 <prvReloadTimer>
 8004c14:	e008      	b.n	8004c28 <prvProcessReceivedCommands+0xac>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	2228      	movs	r2, #40	; 0x28
 8004c1a:	5c9b      	ldrb	r3, [r3, r2]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	4393      	bics	r3, r2
 8004c20:	b2d9      	uxtb	r1, r3
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	2228      	movs	r2, #40	; 0x28
 8004c26:	5499      	strb	r1, [r3, r2]
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	6a1b      	ldr	r3, [r3, #32]
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	0010      	movs	r0, r2
 8004c30:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8004c32:	e03d      	b.n	8004cb0 <prvProcessReceivedCommands+0x134>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	2228      	movs	r2, #40	; 0x28
 8004c38:	5c9b      	ldrb	r3, [r3, r2]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	4393      	bics	r3, r2
 8004c3e:	b2d9      	uxtb	r1, r3
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	2228      	movs	r2, #40	; 0x28
 8004c44:	5499      	strb	r1, [r3, r2]
                        break;
 8004c46:	e033      	b.n	8004cb0 <prvProcessReceivedCommands+0x134>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	2228      	movs	r2, #40	; 0x28
 8004c4c:	5c9b      	ldrb	r3, [r3, r2]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	4313      	orrs	r3, r2
 8004c52:	b2d9      	uxtb	r1, r3
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	2228      	movs	r2, #40	; 0x28
 8004c58:	5499      	strb	r1, [r3, r2]
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004c5a:	1d3b      	adds	r3, r7, #4
 8004c5c:	685a      	ldr	r2, [r3, #4]
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d101      	bne.n	8004c6e <prvProcessReceivedCommands+0xf2>
 8004c6a:	b672      	cpsid	i
 8004c6c:	e7fe      	b.n	8004c6c <prvProcessReceivedCommands+0xf0>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	699a      	ldr	r2, [r3, #24]
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	18d1      	adds	r1, r2, r3
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	693a      	ldr	r2, [r7, #16]
 8004c7a:	6978      	ldr	r0, [r7, #20]
 8004c7c:	f7ff ff3c 	bl	8004af8 <prvInsertTimerInActiveList>
                        break;
 8004c80:	e016      	b.n	8004cb0 <prvProcessReceivedCommands+0x134>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	2228      	movs	r2, #40	; 0x28
 8004c86:	5c9b      	ldrb	r3, [r3, r2]
 8004c88:	001a      	movs	r2, r3
 8004c8a:	2302      	movs	r3, #2
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	d104      	bne.n	8004c9a <prvProcessReceivedCommands+0x11e>
                            {
                                vPortFree( pxTimer );
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	0018      	movs	r0, r3
 8004c94:	f000 fa5c 	bl	8005150 <vPortFree>
 8004c98:	e00a      	b.n	8004cb0 <prvProcessReceivedCommands+0x134>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	2228      	movs	r2, #40	; 0x28
 8004c9e:	5c9b      	ldrb	r3, [r3, r2]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	4393      	bics	r3, r2
 8004ca4:	b2d9      	uxtb	r1, r3
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	2228      	movs	r2, #40	; 0x28
 8004caa:	5499      	strb	r1, [r3, r2]
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8004cac:	e000      	b.n	8004cb0 <prvProcessReceivedCommands+0x134>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8004cae:	46c0      	nop			; (mov r8, r8)
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004cb0:	4b08      	ldr	r3, [pc, #32]	; (8004cd4 <prvProcessReceivedCommands+0x158>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	1d39      	adds	r1, r7, #4
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	0018      	movs	r0, r3
 8004cba:	f7fe fa45 	bl	8003148 <xQueueReceive>
 8004cbe:	1e03      	subs	r3, r0, #0
 8004cc0:	d000      	beq.n	8004cc4 <prvProcessReceivedCommands+0x148>
 8004cc2:	e75f      	b.n	8004b84 <prvProcessReceivedCommands+0x8>
        }
    }
 8004cc4:	46c0      	nop			; (mov r8, r8)
 8004cc6:	46c0      	nop			; (mov r8, r8)
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	b006      	add	sp, #24
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	46c0      	nop			; (mov r8, r8)
 8004cd0:	080054a0 	.word	0x080054a0
 8004cd4:	20000298 	.word	0x20000298

08004cd8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004cde:	e00b      	b.n	8004cf8 <prvSwitchTimerLists+0x20>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004ce0:	4b0f      	ldr	r3, [pc, #60]	; (8004d20 <prvSwitchTimerLists+0x48>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8004cea:	2301      	movs	r3, #1
 8004cec:	425a      	negs	r2, r3
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	0011      	movs	r1, r2
 8004cf2:	0018      	movs	r0, r3
 8004cf4:	f7ff fe30 	bl	8004958 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004cf8:	4b09      	ldr	r3, [pc, #36]	; (8004d20 <prvSwitchTimerLists+0x48>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d1ee      	bne.n	8004ce0 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8004d02:	4b07      	ldr	r3, [pc, #28]	; (8004d20 <prvSwitchTimerLists+0x48>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8004d08:	4b06      	ldr	r3, [pc, #24]	; (8004d24 <prvSwitchTimerLists+0x4c>)
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	4b04      	ldr	r3, [pc, #16]	; (8004d20 <prvSwitchTimerLists+0x48>)
 8004d0e:	601a      	str	r2, [r3, #0]
        pxOverflowTimerList = pxTemp;
 8004d10:	4b04      	ldr	r3, [pc, #16]	; (8004d24 <prvSwitchTimerLists+0x4c>)
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	601a      	str	r2, [r3, #0]
    }
 8004d16:	46c0      	nop			; (mov r8, r8)
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	b002      	add	sp, #8
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	46c0      	nop			; (mov r8, r8)
 8004d20:	20000290 	.word	0x20000290
 8004d24:	20000294 	.word	0x20000294

08004d28 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004d2c:	f000 f8d0 	bl	8004ed0 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004d30:	4b14      	ldr	r3, [pc, #80]	; (8004d84 <prvCheckForValidListAndQueue+0x5c>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d120      	bne.n	8004d7a <prvCheckForValidListAndQueue+0x52>
            {
                vListInitialise( &xActiveTimerList1 );
 8004d38:	4b13      	ldr	r3, [pc, #76]	; (8004d88 <prvCheckForValidListAndQueue+0x60>)
 8004d3a:	0018      	movs	r0, r3
 8004d3c:	f7fd ff84 	bl	8002c48 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004d40:	4b12      	ldr	r3, [pc, #72]	; (8004d8c <prvCheckForValidListAndQueue+0x64>)
 8004d42:	0018      	movs	r0, r3
 8004d44:	f7fd ff80 	bl	8002c48 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004d48:	4b11      	ldr	r3, [pc, #68]	; (8004d90 <prvCheckForValidListAndQueue+0x68>)
 8004d4a:	4a0f      	ldr	r2, [pc, #60]	; (8004d88 <prvCheckForValidListAndQueue+0x60>)
 8004d4c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004d4e:	4b11      	ldr	r3, [pc, #68]	; (8004d94 <prvCheckForValidListAndQueue+0x6c>)
 8004d50:	4a0e      	ldr	r2, [pc, #56]	; (8004d8c <prvCheckForValidListAndQueue+0x64>)
 8004d52:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004d54:	2200      	movs	r2, #0
 8004d56:	210c      	movs	r1, #12
 8004d58:	2005      	movs	r0, #5
 8004d5a:	f7fe f885 	bl	8002e68 <xQueueGenericCreate>
 8004d5e:	0002      	movs	r2, r0
 8004d60:	4b08      	ldr	r3, [pc, #32]	; (8004d84 <prvCheckForValidListAndQueue+0x5c>)
 8004d62:	601a      	str	r2, [r3, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8004d64:	4b07      	ldr	r3, [pc, #28]	; (8004d84 <prvCheckForValidListAndQueue+0x5c>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d006      	beq.n	8004d7a <prvCheckForValidListAndQueue+0x52>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004d6c:	4b05      	ldr	r3, [pc, #20]	; (8004d84 <prvCheckForValidListAndQueue+0x5c>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a09      	ldr	r2, [pc, #36]	; (8004d98 <prvCheckForValidListAndQueue+0x70>)
 8004d72:	0011      	movs	r1, r2
 8004d74:	0018      	movs	r0, r3
 8004d76:	f7fe fca5 	bl	80036c4 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004d7a:	f000 f8bb 	bl	8004ef4 <vPortExitCritical>
    }
 8004d7e:	46c0      	nop			; (mov r8, r8)
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	20000298 	.word	0x20000298
 8004d88:	20000268 	.word	0x20000268
 8004d8c:	2000027c 	.word	0x2000027c
 8004d90:	20000290 	.word	0x20000290
 8004d94:	20000294 	.word	0x20000294
 8004d98:	08005410 	.word	0x08005410

08004d9c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	3b04      	subs	r3, #4
 8004dac:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR */
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2280      	movs	r2, #128	; 0x80
 8004db2:	0452      	lsls	r2, r2, #17
 8004db4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	3b04      	subs	r3, #4
 8004dba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC */
 8004dbc:	68ba      	ldr	r2, [r7, #8]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	3b04      	subs	r3, #4
 8004dc6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR */
 8004dc8:	4a08      	ldr	r2, [pc, #32]	; (8004dec <pxPortInitialiseStack+0x50>)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                       /* R12, R3, R2 and R1. */
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	3b14      	subs	r3, #20
 8004dd2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0 */
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                       /* R11..R4. */
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	3b20      	subs	r3, #32
 8004dde:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004de0:	68fb      	ldr	r3, [r7, #12]
}
 8004de2:	0018      	movs	r0, r3
 8004de4:	46bd      	mov	sp, r7
 8004de6:	b004      	add	sp, #16
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	46c0      	nop			; (mov r8, r8)
 8004dec:	08004df1 	.word	0x08004df1

08004df0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b082      	sub	sp, #8
 8004df4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8004df6:	2300      	movs	r3, #0
 8004df8:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004dfa:	4b08      	ldr	r3, [pc, #32]	; (8004e1c <prvTaskExitError+0x2c>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	3301      	adds	r3, #1
 8004e00:	d001      	beq.n	8004e06 <prvTaskExitError+0x16>
 8004e02:	b672      	cpsid	i
 8004e04:	e7fe      	b.n	8004e04 <prvTaskExitError+0x14>
    portDISABLE_INTERRUPTS();
 8004e06:	b672      	cpsid	i

    while( ulDummy == 0 )
 8004e08:	46c0      	nop			; (mov r8, r8)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d0fc      	beq.n	8004e0a <prvTaskExitError+0x1a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004e10:	46c0      	nop			; (mov r8, r8)
 8004e12:	46c0      	nop			; (mov r8, r8)
 8004e14:	46bd      	mov	sp, r7
 8004e16:	b002      	add	sp, #8
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	46c0      	nop			; (mov r8, r8)
 8004e1c:	20000010 	.word	0x20000010

08004e20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	af00      	add	r7, sp, #0
    /* This function is no longer used, but retained for backward
     * compatibility. */
}
 8004e24:	46c0      	nop			; (mov r8, r8)
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	0000      	movs	r0, r0
 8004e2c:	0000      	movs	r0, r0
	...

08004e30 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
    /* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
     * table offset register that can be used to locate the initial stack value.
     * Not all M0 parts have the application vector table at address 0. */
    __asm volatile (
 8004e30:	4a0b      	ldr	r2, [pc, #44]	; (8004e60 <pxCurrentTCBConst2>)
 8004e32:	6813      	ldr	r3, [r2, #0]
 8004e34:	6818      	ldr	r0, [r3, #0]
 8004e36:	3020      	adds	r0, #32
 8004e38:	f380 8809 	msr	PSP, r0
 8004e3c:	2002      	movs	r0, #2
 8004e3e:	f380 8814 	msr	CONTROL, r0
 8004e42:	f3bf 8f6f 	isb	sy
 8004e46:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8004e48:	46ae      	mov	lr, r5
 8004e4a:	bc08      	pop	{r3}
 8004e4c:	bc04      	pop	{r2}
 8004e4e:	b662      	cpsie	i
 8004e50:	4718      	bx	r3
 8004e52:	46c0      	nop			; (mov r8, r8)
 8004e54:	46c0      	nop			; (mov r8, r8)
 8004e56:	46c0      	nop			; (mov r8, r8)
 8004e58:	46c0      	nop			; (mov r8, r8)
 8004e5a:	46c0      	nop			; (mov r8, r8)
 8004e5c:	46c0      	nop			; (mov r8, r8)
 8004e5e:	46c0      	nop			; (mov r8, r8)

08004e60 <pxCurrentTCBConst2>:
 8004e60:	20000164 	.word	0x20000164
        "	bx   r3						\n"/* Finally, jump to the user defined task code. */
        "								\n"
        "	.align 4					\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB	  "
        );
}
 8004e64:	46c0      	nop			; (mov r8, r8)
 8004e66:	46c0      	nop			; (mov r8, r8)

08004e68 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	af00      	add	r7, sp, #0
    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8004e6c:	4b0e      	ldr	r3, [pc, #56]	; (8004ea8 <xPortStartScheduler+0x40>)
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	4b0d      	ldr	r3, [pc, #52]	; (8004ea8 <xPortStartScheduler+0x40>)
 8004e72:	21ff      	movs	r1, #255	; 0xff
 8004e74:	0409      	lsls	r1, r1, #16
 8004e76:	430a      	orrs	r2, r1
 8004e78:	601a      	str	r2, [r3, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004e7a:	4b0b      	ldr	r3, [pc, #44]	; (8004ea8 <xPortStartScheduler+0x40>)
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	4b0a      	ldr	r3, [pc, #40]	; (8004ea8 <xPortStartScheduler+0x40>)
 8004e80:	21ff      	movs	r1, #255	; 0xff
 8004e82:	0609      	lsls	r1, r1, #24
 8004e84:	430a      	orrs	r2, r1
 8004e86:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004e88:	f000 f898 	bl	8004fbc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004e8c:	4b07      	ldr	r3, [pc, #28]	; (8004eac <xPortStartScheduler+0x44>)
 8004e8e:	2200      	movs	r2, #0
 8004e90:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    vPortStartFirstTask();
 8004e92:	f7ff ffcd 	bl	8004e30 <vPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004e96:	f7ff f837 	bl	8003f08 <vTaskSwitchContext>
    prvTaskExitError();
 8004e9a:	f7ff ffa9 	bl	8004df0 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004e9e:	2300      	movs	r3, #0
}
 8004ea0:	0018      	movs	r0, r3
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	46c0      	nop			; (mov r8, r8)
 8004ea8:	e000ed20 	.word	0xe000ed20
 8004eac:	20000010 	.word	0x20000010

08004eb0 <vPortYield>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004eb4:	4b05      	ldr	r3, [pc, #20]	; (8004ecc <vPortYield+0x1c>)
 8004eb6:	2280      	movs	r2, #128	; 0x80
 8004eb8:	0552      	lsls	r2, r2, #21
 8004eba:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is completely
     * within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8004ebc:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8004ec0:	f3bf 8f6f 	isb	sy
}
 8004ec4:	46c0      	nop			; (mov r8, r8)
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	46c0      	nop			; (mov r8, r8)
 8004ecc:	e000ed04 	.word	0xe000ed04

08004ed0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8004ed4:	b672      	cpsid	i
    uxCriticalNesting++;
 8004ed6:	4b06      	ldr	r3, [pc, #24]	; (8004ef0 <vPortEnterCritical+0x20>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	1c5a      	adds	r2, r3, #1
 8004edc:	4b04      	ldr	r3, [pc, #16]	; (8004ef0 <vPortEnterCritical+0x20>)
 8004ede:	601a      	str	r2, [r3, #0]
    __asm volatile ( "dsb" ::: "memory" );
 8004ee0:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8004ee4:	f3bf 8f6f 	isb	sy
}
 8004ee8:	46c0      	nop			; (mov r8, r8)
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	46c0      	nop			; (mov r8, r8)
 8004ef0:	20000010 	.word	0x20000010

08004ef4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8004ef8:	4b09      	ldr	r3, [pc, #36]	; (8004f20 <vPortExitCritical+0x2c>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d101      	bne.n	8004f04 <vPortExitCritical+0x10>
 8004f00:	b672      	cpsid	i
 8004f02:	e7fe      	b.n	8004f02 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8004f04:	4b06      	ldr	r3, [pc, #24]	; (8004f20 <vPortExitCritical+0x2c>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	1e5a      	subs	r2, r3, #1
 8004f0a:	4b05      	ldr	r3, [pc, #20]	; (8004f20 <vPortExitCritical+0x2c>)
 8004f0c:	601a      	str	r2, [r3, #0]

    if( uxCriticalNesting == 0 )
 8004f0e:	4b04      	ldr	r3, [pc, #16]	; (8004f20 <vPortExitCritical+0x2c>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d100      	bne.n	8004f18 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8004f16:	b662      	cpsie	i
    }
}
 8004f18:	46c0      	nop			; (mov r8, r8)
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	46c0      	nop			; (mov r8, r8)
 8004f20:	20000010 	.word	0x20000010

08004f24 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
    __asm volatile (
 8004f24:	f3ef 8010 	mrs	r0, PRIMASK
 8004f28:	b672      	cpsid	i
 8004f2a:	4770      	bx	lr
        " mrs r0, PRIMASK	\n"
        " cpsid i			\n"
        " bx lr				  "
        ::: "memory"
        );
}
 8004f2c:	46c0      	nop			; (mov r8, r8)
 8004f2e:	0018      	movs	r0, r3

08004f30 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
    __asm volatile (
 8004f30:	f380 8810 	msr	PRIMASK, r0
 8004f34:	4770      	bx	lr
        " msr PRIMASK, r0	\n"
        " bx lr				  "
        ::: "memory"
        );
}
 8004f36:	46c0      	nop			; (mov r8, r8)
	...

08004f40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004f40:	f3ef 8009 	mrs	r0, PSP
 8004f44:	4b0e      	ldr	r3, [pc, #56]	; (8004f80 <pxCurrentTCBConst>)
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	3820      	subs	r0, #32
 8004f4a:	6010      	str	r0, [r2, #0]
 8004f4c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8004f4e:	4644      	mov	r4, r8
 8004f50:	464d      	mov	r5, r9
 8004f52:	4656      	mov	r6, sl
 8004f54:	465f      	mov	r7, fp
 8004f56:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8004f58:	b508      	push	{r3, lr}
 8004f5a:	b672      	cpsid	i
 8004f5c:	f7fe ffd4 	bl	8003f08 <vTaskSwitchContext>
 8004f60:	b662      	cpsie	i
 8004f62:	bc0c      	pop	{r2, r3}
 8004f64:	6811      	ldr	r1, [r2, #0]
 8004f66:	6808      	ldr	r0, [r1, #0]
 8004f68:	3010      	adds	r0, #16
 8004f6a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8004f6c:	46a0      	mov	r8, r4
 8004f6e:	46a9      	mov	r9, r5
 8004f70:	46b2      	mov	sl, r6
 8004f72:	46bb      	mov	fp, r7
 8004f74:	f380 8809 	msr	PSP, r0
 8004f78:	3820      	subs	r0, #32
 8004f7a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8004f7c:	4718      	bx	r3
 8004f7e:	46c0      	nop			; (mov r8, r8)

08004f80 <pxCurrentTCBConst>:
 8004f80:	20000164 	.word	0x20000164
        "	bx r3								\n"
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	  "
    );
}
 8004f84:	46c0      	nop			; (mov r8, r8)
 8004f86:	46c0      	nop			; (mov r8, r8)

08004f88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f8e:	f7ff ffc9 	bl	8004f24 <ulSetInterruptMaskFromISR>
 8004f92:	0003      	movs	r3, r0
 8004f94:	607b      	str	r3, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004f96:	f7fe feab 	bl	8003cf0 <xTaskIncrementTick>
 8004f9a:	1e03      	subs	r3, r0, #0
 8004f9c:	d003      	beq.n	8004fa6 <SysTick_Handler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004f9e:	4b06      	ldr	r3, [pc, #24]	; (8004fb8 <SysTick_Handler+0x30>)
 8004fa0:	2280      	movs	r2, #128	; 0x80
 8004fa2:	0552      	lsls	r2, r2, #21
 8004fa4:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	0018      	movs	r0, r3
 8004faa:	f7ff ffc1 	bl	8004f30 <vClearInterruptMaskFromISR>
}
 8004fae:	46c0      	nop			; (mov r8, r8)
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	b002      	add	sp, #8
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	46c0      	nop			; (mov r8, r8)
 8004fb8:	e000ed04 	.word	0xe000ed04

08004fbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004fc0:	4b0b      	ldr	r3, [pc, #44]	; (8004ff0 <vPortSetupTimerInterrupt+0x34>)
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004fc6:	4b0b      	ldr	r3, [pc, #44]	; (8004ff4 <vPortSetupTimerInterrupt+0x38>)
 8004fc8:	2200      	movs	r2, #0
 8004fca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004fcc:	4b0a      	ldr	r3, [pc, #40]	; (8004ff8 <vPortSetupTimerInterrupt+0x3c>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	22fa      	movs	r2, #250	; 0xfa
 8004fd2:	0091      	lsls	r1, r2, #2
 8004fd4:	0018      	movs	r0, r3
 8004fd6:	f7fb f897 	bl	8000108 <__udivsi3>
 8004fda:	0003      	movs	r3, r0
 8004fdc:	001a      	movs	r2, r3
 8004fde:	4b07      	ldr	r3, [pc, #28]	; (8004ffc <vPortSetupTimerInterrupt+0x40>)
 8004fe0:	3a01      	subs	r2, #1
 8004fe2:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004fe4:	4b02      	ldr	r3, [pc, #8]	; (8004ff0 <vPortSetupTimerInterrupt+0x34>)
 8004fe6:	2207      	movs	r2, #7
 8004fe8:	601a      	str	r2, [r3, #0]
}
 8004fea:	46c0      	nop			; (mov r8, r8)
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	e000e010 	.word	0xe000e010
 8004ff4:	e000e018 	.word	0xe000e018
 8004ff8:	20000000 	.word	0x20000000
 8004ffc:	e000e014 	.word	0xe000e014

08005000 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b088      	sub	sp, #32
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8005008:	2300      	movs	r3, #0
 800500a:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 800500c:	f7fe fd6e 	bl	8003aec <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8005010:	4b4a      	ldr	r3, [pc, #296]	; (800513c <pvPortMalloc+0x13c>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d101      	bne.n	800501c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8005018:	f000 f8e6 	bl	80051e8 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d012      	beq.n	8005048 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8005022:	2208      	movs	r2, #8
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2107      	movs	r1, #7
 8005028:	400b      	ands	r3, r1
 800502a:	1ad3      	subs	r3, r2, r3
 800502c:	3308      	adds	r3, #8
 800502e:	613b      	str	r3, [r7, #16]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	43db      	mvns	r3, r3
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	429a      	cmp	r2, r3
 8005038:	d804      	bhi.n	8005044 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	18d3      	adds	r3, r2, r3
 8005040:	607b      	str	r3, [r7, #4]
 8005042:	e001      	b.n	8005048 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8005044:	2300      	movs	r3, #0
 8005046:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2b00      	cmp	r3, #0
 800504c:	db68      	blt.n	8005120 <pvPortMalloc+0x120>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d065      	beq.n	8005120 <pvPortMalloc+0x120>
 8005054:	4b3a      	ldr	r3, [pc, #232]	; (8005140 <pvPortMalloc+0x140>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	429a      	cmp	r2, r3
 800505c:	d860      	bhi.n	8005120 <pvPortMalloc+0x120>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800505e:	4b39      	ldr	r3, [pc, #228]	; (8005144 <pvPortMalloc+0x144>)
 8005060:	61bb      	str	r3, [r7, #24]
                pxBlock = xStart.pxNextFreeBlock;
 8005062:	4b38      	ldr	r3, [pc, #224]	; (8005144 <pvPortMalloc+0x144>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	61fb      	str	r3, [r7, #28]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005068:	e004      	b.n	8005074 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	61bb      	str	r3, [r7, #24]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	429a      	cmp	r2, r3
 800507c:	d903      	bls.n	8005086 <pvPortMalloc+0x86>
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d1f1      	bne.n	800506a <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8005086:	4b2d      	ldr	r3, [pc, #180]	; (800513c <pvPortMalloc+0x13c>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	69fa      	ldr	r2, [r7, #28]
 800508c:	429a      	cmp	r2, r3
 800508e:	d047      	beq.n	8005120 <pvPortMalloc+0x120>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2208      	movs	r2, #8
 8005096:	189b      	adds	r3, r3, r2
 8005098:	617b      	str	r3, [r7, #20]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	685a      	ldr	r2, [r3, #4]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	1ad2      	subs	r2, r2, r3
 80050aa:	2308      	movs	r3, #8
 80050ac:	005b      	lsls	r3, r3, #1
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d916      	bls.n	80050e0 <pvPortMalloc+0xe0>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80050b2:	69fa      	ldr	r2, [r7, #28]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	18d3      	adds	r3, r2, r3
 80050b8:	60fb      	str	r3, [r7, #12]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2207      	movs	r2, #7
 80050be:	4013      	ands	r3, r2
 80050c0:	d001      	beq.n	80050c6 <pvPortMalloc+0xc6>
 80050c2:	b672      	cpsid	i
 80050c4:	e7fe      	b.n	80050c4 <pvPortMalloc+0xc4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	685a      	ldr	r2, [r3, #4]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	1ad2      	subs	r2, r2, r3
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	0018      	movs	r0, r3
 80050dc:	f000 f8de 	bl	800529c <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80050e0:	4b17      	ldr	r3, [pc, #92]	; (8005140 <pvPortMalloc+0x140>)
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	1ad2      	subs	r2, r2, r3
 80050ea:	4b15      	ldr	r3, [pc, #84]	; (8005140 <pvPortMalloc+0x140>)
 80050ec:	601a      	str	r2, [r3, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80050ee:	4b14      	ldr	r3, [pc, #80]	; (8005140 <pvPortMalloc+0x140>)
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	4b15      	ldr	r3, [pc, #84]	; (8005148 <pvPortMalloc+0x148>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d203      	bcs.n	8005102 <pvPortMalloc+0x102>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80050fa:	4b11      	ldr	r3, [pc, #68]	; (8005140 <pvPortMalloc+0x140>)
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	4b12      	ldr	r3, [pc, #72]	; (8005148 <pvPortMalloc+0x148>)
 8005100:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	2280      	movs	r2, #128	; 0x80
 8005108:	0612      	lsls	r2, r2, #24
 800510a:	431a      	orrs	r2, r3
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	2200      	movs	r2, #0
 8005114:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8005116:	4b0d      	ldr	r3, [pc, #52]	; (800514c <pvPortMalloc+0x14c>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	1c5a      	adds	r2, r3, #1
 800511c:	4b0b      	ldr	r3, [pc, #44]	; (800514c <pvPortMalloc+0x14c>)
 800511e:	601a      	str	r2, [r3, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8005120:	f7fe fcf0 	bl	8003b04 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	2207      	movs	r2, #7
 8005128:	4013      	ands	r3, r2
 800512a:	d001      	beq.n	8005130 <pvPortMalloc+0x130>
 800512c:	b672      	cpsid	i
 800512e:	e7fe      	b.n	800512e <pvPortMalloc+0x12e>
    return pvReturn;
 8005130:	697b      	ldr	r3, [r7, #20]
}
 8005132:	0018      	movs	r0, r3
 8005134:	46bd      	mov	sp, r7
 8005136:	b008      	add	sp, #32
 8005138:	bd80      	pop	{r7, pc}
 800513a:	46c0      	nop			; (mov r8, r8)
 800513c:	20001c10 	.word	0x20001c10
 8005140:	20001c14 	.word	0x20001c14
 8005144:	20001c08 	.word	0x20001c08
 8005148:	20001c18 	.word	0x20001c18
 800514c:	20001c1c 	.word	0x20001c1c

08005150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d039      	beq.n	80051d6 <vPortFree+0x86>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8005162:	2308      	movs	r3, #8
 8005164:	425b      	negs	r3, r3
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	18d3      	adds	r3, r2, r3
 800516a:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	60bb      	str	r3, [r7, #8]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	2b00      	cmp	r3, #0
 8005176:	db01      	blt.n	800517c <vPortFree+0x2c>
 8005178:	b672      	cpsid	i
 800517a:	e7fe      	b.n	800517a <vPortFree+0x2a>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d001      	beq.n	8005188 <vPortFree+0x38>
 8005184:	b672      	cpsid	i
 8005186:	e7fe      	b.n	8005186 <vPortFree+0x36>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	0fdb      	lsrs	r3, r3, #31
 800518e:	1c1a      	adds	r2, r3, #0
 8005190:	2301      	movs	r3, #1
 8005192:	4013      	ands	r3, r2
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b00      	cmp	r3, #0
 8005198:	d01d      	beq.n	80051d6 <vPortFree+0x86>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d119      	bne.n	80051d6 <vPortFree+0x86>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	005b      	lsls	r3, r3, #1
 80051a8:	085a      	lsrs	r2, r3, #1
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 80051ae:	f7fe fc9d 	bl	8003aec <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	685a      	ldr	r2, [r3, #4]
 80051b6:	4b0a      	ldr	r3, [pc, #40]	; (80051e0 <vPortFree+0x90>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	18d2      	adds	r2, r2, r3
 80051bc:	4b08      	ldr	r3, [pc, #32]	; (80051e0 <vPortFree+0x90>)
 80051be:	601a      	str	r2, [r3, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	0018      	movs	r0, r3
 80051c4:	f000 f86a 	bl	800529c <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80051c8:	4b06      	ldr	r3, [pc, #24]	; (80051e4 <vPortFree+0x94>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	1c5a      	adds	r2, r3, #1
 80051ce:	4b05      	ldr	r3, [pc, #20]	; (80051e4 <vPortFree+0x94>)
 80051d0:	601a      	str	r2, [r3, #0]
                }
                ( void ) xTaskResumeAll();
 80051d2:	f7fe fc97 	bl	8003b04 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80051d6:	46c0      	nop			; (mov r8, r8)
 80051d8:	46bd      	mov	sp, r7
 80051da:	b004      	add	sp, #16
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	46c0      	nop			; (mov r8, r8)
 80051e0:	20001c14 	.word	0x20001c14
 80051e4:	20001c20 	.word	0x20001c20

080051e8 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80051ee:	4b25      	ldr	r3, [pc, #148]	; (8005284 <prvHeapInit+0x9c>)
 80051f0:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80051f2:	4b25      	ldr	r3, [pc, #148]	; (8005288 <prvHeapInit+0xa0>)
 80051f4:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2207      	movs	r2, #7
 80051fa:	4013      	ands	r3, r2
 80051fc:	d00c      	beq.n	8005218 <prvHeapInit+0x30>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	3307      	adds	r3, #7
 8005202:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2207      	movs	r2, #7
 8005208:	4393      	bics	r3, r2
 800520a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 800520c:	68ba      	ldr	r2, [r7, #8]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	1ad2      	subs	r2, r2, r3
 8005212:	4b1d      	ldr	r3, [pc, #116]	; (8005288 <prvHeapInit+0xa0>)
 8005214:	18d3      	adds	r3, r2, r3
 8005216:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800521c:	4b1b      	ldr	r3, [pc, #108]	; (800528c <prvHeapInit+0xa4>)
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	601a      	str	r2, [r3, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8005222:	4b1a      	ldr	r3, [pc, #104]	; (800528c <prvHeapInit+0xa4>)
 8005224:	2200      	movs	r2, #0
 8005226:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	68ba      	ldr	r2, [r7, #8]
 800522c:	18d3      	adds	r3, r2, r3
 800522e:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8005230:	2208      	movs	r2, #8
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	1a9b      	subs	r3, r3, r2
 8005236:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2207      	movs	r2, #7
 800523c:	4393      	bics	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	4b13      	ldr	r3, [pc, #76]	; (8005290 <prvHeapInit+0xa8>)
 8005244:	601a      	str	r2, [r3, #0]
    pxEnd->xBlockSize = 0;
 8005246:	4b12      	ldr	r3, [pc, #72]	; (8005290 <prvHeapInit+0xa8>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	2200      	movs	r2, #0
 800524c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800524e:	4b10      	ldr	r3, [pc, #64]	; (8005290 <prvHeapInit+0xa8>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2200      	movs	r2, #0
 8005254:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	1ad2      	subs	r2, r2, r3
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005264:	4b0a      	ldr	r3, [pc, #40]	; (8005290 <prvHeapInit+0xa8>)
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	685a      	ldr	r2, [r3, #4]
 8005270:	4b08      	ldr	r3, [pc, #32]	; (8005294 <prvHeapInit+0xac>)
 8005272:	601a      	str	r2, [r3, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	685a      	ldr	r2, [r3, #4]
 8005278:	4b07      	ldr	r3, [pc, #28]	; (8005298 <prvHeapInit+0xb0>)
 800527a:	601a      	str	r2, [r3, #0]
}
 800527c:	46c0      	nop			; (mov r8, r8)
 800527e:	46bd      	mov	sp, r7
 8005280:	b004      	add	sp, #16
 8005282:	bd80      	pop	{r7, pc}
 8005284:	00001964 	.word	0x00001964
 8005288:	200002a4 	.word	0x200002a4
 800528c:	20001c08 	.word	0x20001c08
 8005290:	20001c10 	.word	0x20001c10
 8005294:	20001c18 	.word	0x20001c18
 8005298:	20001c14 	.word	0x20001c14

0800529c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80052a4:	4b27      	ldr	r3, [pc, #156]	; (8005344 <prvInsertBlockIntoFreeList+0xa8>)
 80052a6:	60fb      	str	r3, [r7, #12]
 80052a8:	e002      	b.n	80052b0 <prvInsertBlockIntoFreeList+0x14>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	60fb      	str	r3, [r7, #12]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d8f7      	bhi.n	80052aa <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	68ba      	ldr	r2, [r7, #8]
 80052c4:	18d3      	adds	r3, r2, r3
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d108      	bne.n	80052de <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	685a      	ldr	r2, [r3, #4]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	18d2      	adds	r2, r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	68ba      	ldr	r2, [r7, #8]
 80052e8:	18d2      	adds	r2, r2, r3
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d118      	bne.n	8005324 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	4b14      	ldr	r3, [pc, #80]	; (8005348 <prvInsertBlockIntoFreeList+0xac>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d00d      	beq.n	800531a <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	685a      	ldr	r2, [r3, #4]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	18d2      	adds	r2, r2, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	601a      	str	r2, [r3, #0]
 8005318:	e008      	b.n	800532c <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800531a:	4b0b      	ldr	r3, [pc, #44]	; (8005348 <prvInsertBlockIntoFreeList+0xac>)
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	601a      	str	r2, [r3, #0]
 8005322:	e003      	b.n	800532c <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	429a      	cmp	r2, r3
 8005332:	d002      	beq.n	800533a <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800533a:	46c0      	nop			; (mov r8, r8)
 800533c:	46bd      	mov	sp, r7
 800533e:	b004      	add	sp, #16
 8005340:	bd80      	pop	{r7, pc}
 8005342:	46c0      	nop			; (mov r8, r8)
 8005344:	20001c08 	.word	0x20001c08
 8005348:	20001c10 	.word	0x20001c10

0800534c <__libc_init_array>:
 800534c:	b570      	push	{r4, r5, r6, lr}
 800534e:	2600      	movs	r6, #0
 8005350:	4d0c      	ldr	r5, [pc, #48]	; (8005384 <__libc_init_array+0x38>)
 8005352:	4c0d      	ldr	r4, [pc, #52]	; (8005388 <__libc_init_array+0x3c>)
 8005354:	1b64      	subs	r4, r4, r5
 8005356:	10a4      	asrs	r4, r4, #2
 8005358:	42a6      	cmp	r6, r4
 800535a:	d109      	bne.n	8005370 <__libc_init_array+0x24>
 800535c:	2600      	movs	r6, #0
 800535e:	f000 f82b 	bl	80053b8 <_init>
 8005362:	4d0a      	ldr	r5, [pc, #40]	; (800538c <__libc_init_array+0x40>)
 8005364:	4c0a      	ldr	r4, [pc, #40]	; (8005390 <__libc_init_array+0x44>)
 8005366:	1b64      	subs	r4, r4, r5
 8005368:	10a4      	asrs	r4, r4, #2
 800536a:	42a6      	cmp	r6, r4
 800536c:	d105      	bne.n	800537a <__libc_init_array+0x2e>
 800536e:	bd70      	pop	{r4, r5, r6, pc}
 8005370:	00b3      	lsls	r3, r6, #2
 8005372:	58eb      	ldr	r3, [r5, r3]
 8005374:	4798      	blx	r3
 8005376:	3601      	adds	r6, #1
 8005378:	e7ee      	b.n	8005358 <__libc_init_array+0xc>
 800537a:	00b3      	lsls	r3, r6, #2
 800537c:	58eb      	ldr	r3, [r5, r3]
 800537e:	4798      	blx	r3
 8005380:	3601      	adds	r6, #1
 8005382:	e7f2      	b.n	800536a <__libc_init_array+0x1e>
 8005384:	080054c8 	.word	0x080054c8
 8005388:	080054c8 	.word	0x080054c8
 800538c:	080054c8 	.word	0x080054c8
 8005390:	080054cc 	.word	0x080054cc

08005394 <memcpy>:
 8005394:	2300      	movs	r3, #0
 8005396:	b510      	push	{r4, lr}
 8005398:	429a      	cmp	r2, r3
 800539a:	d100      	bne.n	800539e <memcpy+0xa>
 800539c:	bd10      	pop	{r4, pc}
 800539e:	5ccc      	ldrb	r4, [r1, r3]
 80053a0:	54c4      	strb	r4, [r0, r3]
 80053a2:	3301      	adds	r3, #1
 80053a4:	e7f8      	b.n	8005398 <memcpy+0x4>

080053a6 <memset>:
 80053a6:	0003      	movs	r3, r0
 80053a8:	1882      	adds	r2, r0, r2
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d100      	bne.n	80053b0 <memset+0xa>
 80053ae:	4770      	bx	lr
 80053b0:	7019      	strb	r1, [r3, #0]
 80053b2:	3301      	adds	r3, #1
 80053b4:	e7f9      	b.n	80053aa <memset+0x4>
	...

080053b8 <_init>:
 80053b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ba:	46c0      	nop			; (mov r8, r8)
 80053bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053be:	bc08      	pop	{r3}
 80053c0:	469e      	mov	lr, r3
 80053c2:	4770      	bx	lr

080053c4 <_fini>:
 80053c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053c6:	46c0      	nop			; (mov r8, r8)
 80053c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053ca:	bc08      	pop	{r3}
 80053cc:	469e      	mov	lr, r3
 80053ce:	4770      	bx	lr
