<h2 id="BenjaminMadon-Weekending">Week ending <time datetime="2023-08-25" class="date-past">25 Aug 2023</time></h2><ul><li>CONC-12515 implementation</li><li>Coda cache tagpipe study</li><li>CCP tachl coverage</li></ul><h2 id="BenjaminMadon-Weekending.1">Week ending <time datetime="2023-08-18" class="date-past">18 Aug 2023</time></h2><ul><li>Regression debuging</li><li>Coda cache datapipe study</li><li>MTE study</li></ul><h2 id="BenjaminMadon-Weekending.2">Week ending <time datetime="2023-08-04" class="date-past">04 Aug 2023</time></h2><ul><li>ASIL study</li><li>CONC-12355</li><li>CONC-12398</li></ul><h2 id="BenjaminMadon-Weekending.3">Week ending <time datetime="2023-07-21" class="date-past">21 Jul 2023</time></h2><ul style="list-style-type: square;"><li>Merged RB branch</li><li>DFMEA</li><li>Code coverage </li><li>CONC-12319</li><li>CONC-12310</li></ul><p><br/></p><h2 id="BenjaminMadon-Weekending.4">Week ending <time datetime="2023-07-14" class="date-past">14 Jul 2023</time></h2><p><br/></p><ul><li>Various config updates for rb branch merging</li><li>Fixed issue reported in CONC-12283</li><li>Audit of DMI code coverage</li></ul><h2 id="BenjaminMadon-Weekending.5">Week ending <time datetime="2023-07-07" class="date-past">07 Jul 2023</time></h2><p><br/></p><ul style="list-style-type: square;"><li>Worked on getting rb branch ready to merge</li><li>CCP and IOAIU fulsa review</li></ul><h2 id="BenjaminMadon-Weekending.6">Week ending <time datetime="2023-06-30" class="date-past">30 Jun 2023</time></h2><p><br/></p><ul style="list-style-type: square;"><li>3.4.5 spyglass + waiver</li><li>CONC-12148 fixed bugs in exclusive monitors</li><li>CONC-11200 helped debug test failure on FSYS on teh RB branch</li><li>Implement tiemout in RTT</li><li>Worked on errors for atomics</li><li>CONC-12096 : root caused failure and possible reason for the failure</li></ul><h2 id="BenjaminMadon-Weekending.7">Week ending <time datetime="2023-06-23" class="date-past">23 Jun 2023</time></h2><ul style="list-style-type: square;"><li>vacation (3days)</li><li>Fixe rb bugs </li><li>updated parameter name for exclusive (added in tachl cpr, and renamed in rtl)</li></ul><h2 id="BenjaminMadon-Weekending.8">Week ending <time datetime="2023-06-16" class="date-past">16 Jun 2023</time></h2><ul style="list-style-type: square;"><li>Updated Jenkins to get separate result page for lint on 3.4 and 3.6</li><li>Intergrated new rb_rsp change in dmi</li><li>updated side branch to build and compile with the new connectivity build</li><li>Ran lint on release</li><li>Debuged release failures</li></ul><h2 id="BenjaminMadon-Weekending.9">Week ending <time datetime="2023-06-02" class="date-past">02 Jun 2023</time></h2><ul><li>Maintenance work on 3.6 branches</li><li>CONC-12022</li><li>Tried to reproduce utlraRisc bug</li></ul><h2 id="BenjaminMadon-Weekending.10">Week ending <time datetime="2023-05-26" class="date-past">26 May 2023</time></h2><ul><li>Work on CONC-11933</li><li>Merged exclusive monitor branch on develop branch</li><li>Modified the Jenkins lint job to work on Ncore3.6/develop</li><li>Slow sram review</li><li>Discussed ME performance issue </li><li>Arch document review</li></ul><h2 id="BenjaminMadon-Weekending.11">Week ending <time datetime="2023-05-19" class="date-past">19 May 2023</time></h2><ul style="list-style-type: square;"><li>Coda cache bug</li><li>Solved a ccp issue in 3.6 related to a read and a bypass to evict hapening in the same cycle</li><li>Help DV with rb and ccp bringup</li><li>Maintenance on feature and main 3.6 branches</li></ul><p><br/></p><h2 id="BenjaminMadon-Weekending.12">Week ending <time datetime="2023-05-05" class="date-past">05 May 2023</time></h2><ul><li>Ncore-236/CONC-11878</li><li>Removed RBU-req logic from DMI.</li><li>Finished updateing the coherent write buffer. Tested with simple write. Now need DV support to test any further</li><li>Continued updating diagram for the write buffer and creating a micro architecture for the feature</li><li>started working on the exclusive monitor block</li></ul><h2 id="BenjaminMadon-Weekending.13">Week ending <time datetime="2023-04-28" class="date-past">28 Apr 2023</time></h2><ul><li>Finalized exclusive monitor document</li><li>Reviewed Rb update with verification.</li><li>Continued clean up and upgrade of the dmi coherent write buffer for rb upgrade. Moved the rbr_resp logic inside the write buffer, created the generation id field, added look up logic on incoming request, replaced the old round robin arbiter for eligibal request to either an age buffer of qos buffer using library elemtn already used in the CHI OTT.</li><li>Continued updating diagram for the write buffer and creating a micro architecture for teh feature</li><li>Spyglass run for FR</li></ul><h2 id="BenjaminMadon-Weekending.14">Week ending <time datetime="2023-04-21" class="date-past">21 Apr 2023</time></h2><ul><li>Helped debug and fix CONC-11773 and CONC-11777 (turns out to be both DV issues)</li><li>Wrote first and second draft for the exclusive monitor microarchitecture in DMI</li><li>Started writing Micro architecture for the update required in DMI for the RBR protocole update and started cleaning up teh data buffer and the protocol control block.</li><li>Spyglass run for FR</li></ul><h2 id="BenjaminMadon-Weekending.15">Week ending <time datetime="2023-04-14" class="date-past">14 Apr 2023</time></h2><ul><li>Test 3.6 CCP</li><li>debut <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11796" rel="nofollow">[CONC-11796] DMI Dtw_rsp sent without receiving AXI_write_resp_recd for system Viz - Jira (atlassian.net)</a>,</li><li>Created branches for network optimization and exclusives</li><li>various spec reading</li></ul><h2 id="BenjaminMadon-Weekending.16">Week ending <time datetime="2023-04-07" class="date-past">07 Apr 2023</time></h2><ul><li>Analyzed and fixed failure in the forwarding logic in 3.6 ccp</li><li>3.4 rc6 release lint</li><li>various spec reading.</li></ul><p><br/></p><h2 id="BenjaminMadon-Weekending.17">Week ending <time datetime="2023-03-31" class="date-past">31 Mar 2023</time></h2><ul><li>analysed two 3.6 failures.One is mixed dv/rtl (<a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11743" rel="nofollow">[CONC-11743] Debug read maintenance operation handling for Ncore3.6 - Jira (atlassian.net)</a>) the other one seems to be rtl and related to the nru update on the tagarray.</li></ul><h2 id="BenjaminMadon-Weekending.18">Week ending <time datetime="2023-03-24" class="date-past">24 Mar 2023</time></h2><ul><li>analysed <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11718" rel="nofollow">[CONC-11718] DMI assert_onehot_dealloc.ovl_error_t - Jira (atlassian.net)</a></li><li>Maintenance of 3.6. Chekin test now passing.</li><li>RC5 spyglass runs</li><li>covid...</li></ul><h2 id="BenjaminMadon-Weekending.19">Week ending <time datetime="2023-03-17" class="date-past">17 Mar 2023</time></h2><p>vacation</p><h2 id="BenjaminMadon-Weekending.20">Week ending <time datetime="2023-03-10" class="date-past">10 Mar 2023</time></h2><ul><li>Tried to debug memory model issue on 3.6 (at this point seems to be a simulator issue)</li><li><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11603" rel="nofollow">[CONC-11603] The DTR req above hasn't received data from the R channel. This transaction shouldn't see a DTR request - Jira (atlassian.net)</a> issue in both dv and rtl. Nack_uce on replayed transaction.</li><li>Added a verilator eeror check on the jenkins lint routine. It will now error iut on verilator error.</li><li>merged 3.4 into 3.6</li><li>Timing work on DMI</li></ul><h2 id="BenjaminMadon-Weekending.21">Week ending <time datetime="2023-03-03" class="date-past">03 Mar 2023</time></h2><ul><li>3.6 debuging on datapipe</li><li>merged 3.4 into 3.6</li><li>Timing work on DMI</li></ul><h2 id="BenjaminMadon-Weekending.22">Week ending <time datetime="2023-02-24" class="date-past">24 Feb 2023</time></h2><ul style="list-style-type: square;"><li>3.6 debuging on tag and data</li><li>CCP scoreboard investigation</li></ul><h2 id="BenjaminMadon-Weekending.23">Week ending <time datetime="2023-02-17" class="date-past">17 Feb 2023</time></h2><ul><li>Merged 3.6-tagpipe into the develop branch</li><li>Ran some regression on 3.6 after merge. Found Tagpipe issue, debugged it and found two way to fix it (an easy one and a hard one). Currently workingon the hard fix.</li><li>Reviewed functional coverage in DMI with Naveen </li></ul><h2 id="BenjaminMadon-Weekending.24">Week ending <time datetime="2023-02-10" class="date-past">10 Feb 2023</time></h2><ul style="list-style-type: square;"><li>Read the system event architecture in depth and reviewed with Boon. Also started looking at existing code.</li><li>Some 3.6 datapipe debuging</li><li>ioaiu code doverage</li><li>Timing work in dmi</li></ul><h2 id="BenjaminMadon-Weekending.25">Week ending <time datetime="2023-02-03" class="date-past">03 Feb 2023</time></h2><ul><li>Debug of 3.6 datapipe ccp update</li><li>Reran formal on ioaiu runs</li><li>Ioaiu code coverage</li></ul><h2 id="BenjaminMadon-Weekending.26">Week ending <time datetime="2023-01-27" class="date-past">27 Jan 2023</time></h2><ul><li>Tagpipe testing for 3.6 with DV update</li><li>Various fix related to coverage flow</li></ul><h2 id="BenjaminMadon-Weekending.27">Week ending <time datetime="2023-01-20" class="date-past">20 Jan 2023</time></h2><ul><li>Read AMBA5 specs</li><li>Helped debug some dv issues</li></ul><h2 id="BenjaminMadon-Weekending.28">Week ending <time datetime="2023-01-13" class="date-past">13 Jan 2023</time></h2><ul><li>Debugged Problem building rtl on teh 3.6/develop branch</li><li>Wrote and Reviewed uarch update with Jason</li><li>Started cleaning ioaiu json waiver files</li><li>Reran cdc on most recent rtl</li><li>Fixed 2 pending bug on the 3.6 tagpipe branch</li></ul><h2 id="BenjaminMadon-Weekending.29">Week ending <time datetime="2023-01-06" class="date-past">06 Jan 2023</time></h2><ul><li>Discussed Chi DataId spec with Boon. Involved DV to know what options the VIP has.</li><li>Launched a full regression with TIming fix from Jason and I together. Seem to be passing</li><li>2 days PTO</li></ul><h2 id="BenjaminMadon-Weekending.30">Week ending <time datetime="2022-12-30" class="date-past">30 Dec 2022</time></h2><ul style="list-style-type: square;"><li>IOAIU code coverage and code coverage reporting automation</li><li>PTO</li></ul><h2 id="BenjaminMadon-Weekending.31">Week ending <time datetime="2022-12-23" class="date-past">23 Dec 2022</time></h2><ul><li>Mostly worked on studying data rotation and chi spec for DataId</li><li>Ran cdc on standalone async fifo</li></ul><h2 id="BenjaminMadon-Weekending.32">Week ending <time datetime="2022-12-16" class="date-past">16 Dec 2022</time></h2><ul><li>CDC tool setup. Obtained test license + fixed sdc file for cdc use. Studied way to do it in Aria</li><li>Tagpipe work</li><li>Update micro architecture of 3.4</li></ul><h2 id="BenjaminMadon-Weekending.33">Week ending <time datetime="2022-12-09" class="date-past">09 Dec 2022</time></h2><ul><li>Week in Austin</li><li>Attended various ioaiu+dmi meetings</li><li>Debugged new signature in DMI =&gt; DV issues</li></ul><h2 id="BenjaminMadon-Weekending.34">Week ending <time datetime="2022-12-02" class="date-past">02 Dec 2022</time></h2><ul style="list-style-type: square;"><li>Ported the label in ccp for tachl coverage</li><li>3.6tagpipe work</li><li>Found an unexpected behavior so studied it is not an issue in3.4 (and it is not)</li></ul><h2 id="BenjaminMadon-Weekending.35">Week ending <time datetime="2022-11-25" class="date-past">25 Nov 2022</time></h2><ul style="list-style-type: square;"><li>Thanksgiving week</li><li>code coverage analysis in cache pipe. Tried to hit a casae related to atomics</li><li>Thankgiving (4 days off)</li></ul><h2 id="BenjaminMadon-Weekending.36">Week ending <time datetime="2022-11-11" class="date-past">11 Nov 2022</time></h2><p><br/></p><ul><li>Created crontab jobs to automatically generate tachl coverage data every night with links in confluence</li><li>RTT/WTT events debuging</li><li>Timing work</li><li>lint</li></ul><h2 id="BenjaminMadon-Weekending.37">Week ending <time datetime="2022-11-04" class="date-past">04 Nov 2022</time></h2><p><br/></p><ul><li>ME timing fix</li><li>Debug related to an assertion failure in an an error test </li><li>lint</li></ul><h2 id="BenjaminMadon-Weekending.38">Week ending <time datetime="2022-10-28" class="date-past">28 Oct 2022</time></h2><p><br/></p><ul><li>finished QOS starvation related work on 3.4. Updated configuration which were reserving the entire buffer, deactivated the test which were reserving more than available on purpose.</li><li>Reviewed code and document update with Jason. </li><li>Mobileye timing path from WTT thrshold which is worse in no cache configuration than ereference from hw_10_lite and nxp configuration</li><li>lint</li></ul><h2 id="BenjaminMadon-Weekending.39">Week ending <time datetime="2022-10-21" class="date-past">21 Oct 2022</time></h2><p><br/></p><ul><li>Started working on spyglass cdc</li><li>3.6 tagpipe work. More rtl debug</li><li>QOS starvation related work on 3.4</li><li>lint</li></ul><h2 id="BenjaminMadon-Weekending.40">Week ending <time datetime="2022-10-14" class="date-past">14 Oct 2022</time></h2><p><br/></p><ul><li>Debug of fsys CONC-10638 =&gt;IOAIU issue</li><li>3.6 tagpipe work. Some rtl debug. More and more test passing. Remaining test/work :ensure that scratchpad and atomic work</li><li>lint</li></ul><h2 id="BenjaminMadon-Weekending.41">Week ending <time datetime="2022-10-07" class="date-past">07 Oct 2022</time></h2><p><br/></p><ul><li>Debug of <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-9296" rel="nofollow">[CONC-9296] [dmi0:processArChnl] axi_read_addr_pkt mismatch: see ERROR above queue print - Jira (atlassian.net)</a></li><li><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-10567" rel="nofollow">[CONC-10567] DMI hw_config_55 compile error when MrdSkidBufferSize is set to max value of 320. - Jira (atlassian.net)</a> pushed a fix and tried to document the issue. More work on the late response part.</li><li>Multi cycle tagram dmi logic debugging good percentage of random tests are now passing.</li><li>lint</li></ul><h2 id="BenjaminMadon-Weekending.42">Week ending <time datetime="2022-09-30" class="date-past">30 Sep 2022</time></h2><p><br/></p><ul><li>More debuf of :   <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-10410" rel="nofollow" title="https://arterisip.atlassian.net/browse/conc-10410">[CONC-10410] DMI SIM :[uvm_test_top.dmi0_m_perf_cnt_sb] Error in Count Value with tolerance 5 percent : Reg value 70(0x46) /= reference final - Jira (atlassian.net)</a> will be the jira number</li><li><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-10567" rel="nofollow">[CONC-10567] DMI hw_config_55 compile error when MrdSkidBufferSize is set to max value of 320. - Jira (atlassian.net)</a> pushed a fix and tried to document the issue.</li><li>Found a lint issue in teh c_write buffer. Pusghed the fix.</li><li>Multi cycle tagram dmi logic coding</li><li>lint</li></ul><p><br/></p><h2 id="BenjaminMadon-Weekending.43">Week ending <time datetime="2022-09-23" class="date-past">23 Sep 2022</time></h2><p><br/></p><ul><li>Helped debug <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-10515" rel="nofollow" title="https://arterisip.atlassian.net/browse/conc-10515">[CONC-10515] [dmi3:processMrdReq] Cache addr on mrd req above matches existing mrd queue entry - Jira (atlassian.net)</a> and <p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-10410" rel="nofollow" title="https://arterisip.atlassian.net/browse/conc-10410">[CONC-10410] DMI SIM :[uvm_test_top.dmi0_m_perf_cnt_sb] Error in Count Value with tolerance 5 percent : Reg value 70(0x46) /= reference final - Jira (atlassian.net)</a> will be the jira number</p></li><li>Multi cycle tagram dmi logic coding</li><li>lint</li></ul><h2 id="BenjaminMadon-Weekending.44">Week ending <time datetime="2022-09-16" class="date-past">16 Sep 2022</time></h2><p><br/></p><ul><li>DMI lint fixes</li><li>Multi cycle tagram implication for dmi replay logic</li><li>RB buffer tachl.cpr update CONC-10437</li><li>lint</li></ul><h2 id="BenjaminMadon-Weekending.45">Week ending <time datetime="2022-09-09" class="date-past">09 Sep 2022</time></h2><p><br/></p><ul><li>Labour day</li><li>CONC-10295 (Axid for exclusive transactions)</li><li>tested the git container flow</li><li>Looked into implementation of performance tests in the background. Talked with modeling and dv about existing infrastructure.</li><li>lint</li></ul><h2 id="BenjaminMadon-Weekending.46">Week ending <time datetime="2022-09-01" class="date-past">01 Sep 2022</time></h2><p><br/></p><ul><li>1 day off</li><li>Worked on a timing fix for rtt/wtt threshold</li><li>lint</li></ul><h2 id="BenjaminMadon-Weekending.47">Week ending <time datetime="2022-08-26" class="date-past">26 Aug 2022</time></h2><ul><li>Updated hw_cfg_10_lite with new skid buffer parameter </li><li>CONC-10246 DCE reporting the wronf skid buffer size in the csr</li><li>CONC-10256 Sifive 3.2.1 bug</li><li>Lint</li></ul><h2 id="BenjaminMadon-ekending">ek ending <time datetime="2022-08-19" class="date-past">19 Aug 2022</time></h2><ul><li>Software credit management support</li><li>studied synthesis path</li><li>reviewed the latency counterc ode</li><li>Lint</li></ul><h2 id="BenjaminMadon-Weekending.48">Week ending <time datetime="2022-08-12" class="date-past">12 Aug 2022</time></h2><ul><li>Software credit management support</li><li>Lint</li></ul><h2 id="BenjaminMadon-Weekending.49">Week ending <time datetime="2022-08-05" class="date-past">05 Aug 2022</time></h2><ul><li>Updated lint script with large memory handles</li><li>Finished debug of CNC-10129. Confirmed tb fix. Also helped finding the tb fix.</li><li>Debug to allow software to push the skidbuffer parameter</li><li>More work on read write separation in the skid buffer</li><li>Lint</li></ul><h2 id="BenjaminMadon-Weekending.50">Week ending <time datetime="2022-07-29" class="date-past">29 Jul 2022</time></h2><ul><li>Discussion with performance team on QOS</li><li>Diagram and description of read write separation in the skid buffer</li><li>Worked on finding a test case for read bypass in ccp</li><li>Lint</li></ul><h2 id="BenjaminMadon-Weekending.51">Week ending <time datetime="2022-07-22" class="date-past">22 Jul 2022</time></h2><ul><li>implementation proposal to  separate reads and write on cmd skid buffer</li><li>spyglass now running on Jenkins. Kept an eye on the failrues</li></ul><h2 id="BenjaminMadon-Weekending.52">Week ending <time datetime="2022-07-15" class="date-past">15 Jul 2022</time></h2><ul><li>Ran spyglass for RC1</li><li>dffre investigation with Balaji and Dan : <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-9974" rel="nofollow">[CONC-9974] dffre is different when using runsim/maestro - Jira (atlassian.net)</a></li><li>Studied the best way to separate reads and write on cmd skid buffer</li><li>Played with the formal tool trying it on on fifo in the library</li><li>spyglass now running on Jenkins. Kept an eye on the failrues</li></ul><p><br/></p><h2 id="BenjaminMadon-Weekending.53">Week ending <time datetime="2022-07-08" class="date-past">08 Jul 2022</time></h2><ul><li>Worked on possible update for starvation logic in dmi skid buffers</li><li>Made an update to csr for the skid buffer updae </li><li>Helped Rong wih spyglass flow and verilog generation</li><li>spyglass now running on Jenkins. Kept an eye on the failrues</li></ul><h2 id="BenjaminMadon-Weekending.54">Week ending <time datetime="2022-07-01" class="date-past">01 Jul 2022</time></h2><ul><li>CONC-9928</li><li><p class="auto-cursor-target">worked on CONC-9622</p></li><li>Updated Spyglass on Jenkins to fail when an error is detected</li><li>created a crontag and updated spyglass script to be able to run spyglass on every tachl coverage configuration automatically on a weekly basis. Also run tachl coverage.</li><li>spyglass now running on Jenkins. Kept an eye on the failrues</li></ul><h2 id="BenjaminMadon-Weekending.55">Week ending <time datetime="2022-06-24" class="date-past">24 Jun 2022</time></h2><ul><li>Discussed with Arth my qos experimetns</li><li>Updated Jenkins flow to generate the waiver report</li><li>Updated refresh rtl to allow Boon to run a local Maestro</li><li>spyglass now running on Jenkins. Kept an eye on the failrues</li></ul><h2 id="BenjaminMadon-Weekending.56">Week ending <time datetime="2022-06-17" class="date-past">17 Jun 2022</time></h2><ul><li>Did some experiment regarding QOS performance to test the feature</li><li>published a script for teh team to be able to run lint</li><li>discussed dmi/ccp with Jason and Xiaojue</li><li>Various lint work</li><li>spyglass now running on Jenkins. Kept an eye on the failrues</li></ul><h2 id="BenjaminMadon-Weekending.57">Week ending <time datetime="2022-06-10" class="date-past">10 Jun 2022</time></h2><ul><li>removed aux field from dtw and dtr</li><li>discussed dv for qos and data buffer with Naveen/Hardy</li><li>discussed dmi/ccp with Jason and Xiaojue</li><li>flow debuging and study</li><li>spyglass now running on Jenkins. Kept an eye on the failrues</li></ul><h2 id="BenjaminMadon-Weekending.58">Week ending <time datetime="2022-06-03" class="date-past">03 Jun 2022</time></h2><ul><li>Worked on improving timing for tag enabl.</li><li>spyglass now running on Jenkins. Kept an eye on the failrues</li></ul><h2 id="BenjaminMadon-Weekending.59">Week ending <time datetime="2022-05-27" class="date-past">27 May 2022</time></h2><ul><li>Fixed some bug in the qos threshold feature. Added some assertions too.</li><li>CONC-9700 fixed</li><li>Did some work on the nc write buffer to try to implement SRAM. Not successfull so far because of how teh dependancy are handled. Not sure it is even a good idea, it never becomes very big and is limited by the number of cmd request to the DMI which is shared with reads.</li><li>read the micro arch document of DCE and chi aiu</li><li>Started to review DMI uarch documents with Jason to scope what modification we want to make.</li><li>spyglass now running on Jenkins. Kept an eye on the failrues</li></ul><h2 id="BenjaminMadon-Weekending.60">Week ending <time datetime="2022-05-20" class="date-past">20 May 2022</time></h2><ul><li>presented DMI to Xiajue and Rong</li><li>Discuss error testing with Ajit CONC-9652 and 9656. NEed a test bench update (he is working on it with help from Naveen)</li><li>Did some work to try to remove read/write blocking in cmd skid buffer (CONC-9622)</li><li>spyglass now running on Jenkins. Two jobs created. A job runs everyday on a specified set of configuration and builds. A run can be trigered with options.</li></ul><h2 id="BenjaminMadon-Weekending.61">Week ending <time datetime="2022-05-13" class="date-past">13 May 2022</time></h2><ul><li>Removed doubling of the coherent wrie buffer</li><li>Improved skid buffer modification</li><li>Added assertion for the QoS improvement (ongoing) and minor fixes</li><li>Studied OVL assertions metodology</li><li><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-9646" rel="nofollow" style="text-decoration: underline;text-align: left;">CONC-9646</a>, CONC-9645, CONC-9630</li><li>spyglass work</li></ul><h2 id="BenjaminMadon-Weekending.62">Week ending <time datetime="2022-05-06" class="date-past">06 May 2022</time></h2><ul><li>Testplan review for QoS and write buffer</li><li>removing the doubling of the coherent write buffer</li><li>spyglass work</li></ul><h2 id="BenjaminMadon-Weekending.63">Week ending <time datetime="2022-04-29" class="date-past">29 Apr 2022</time></h2><ul><li>QOS implementation review</li><li>Skid buffer modification for credit support</li><li>Bug work on 3.2 (CONC-9532)</li><li>spyglass work</li></ul><h2 id="BenjaminMadon-Weekending.64">Week ending <time datetime="2022-04-22" class="date-past">22 Apr 2022</time></h2><ul><li>Code clean up and testing of QOS threshold and new write data buffer.</li><li>Started to write documentation to update current micro-architecture document with more details</li><li>spyglass work</li></ul><h2 id="BenjaminMadon-Weekending.65">Week ending <time datetime="2022-04-15" class="date-past">15 Apr 2022</time></h2><ul><li>Finish initial bring up of the  coherent write buffer with doubling the size and address based buffer data buffer instead of fifo.</li></ul><h2 id="BenjaminMadon-Weekending.66">Week ending <time datetime="2022-04-08" class="date-past">08 Apr 2022</time></h2><ul><li>updated 3.4 qos threshold spec to account for the write buffer modification</li><li>modified the nc_write buffer to use it on both coherent and non coherent requests</li><li>Will work on swapping flop to SRAMS when test passes</li><li>Daily SPyglass run and update to confluence. </li></ul><h2 id="BenjaminMadon-Weekending.67">Week ending <time datetime="2022-04-01" class="date-past">01 Apr 2022</time></h2><ul><li>Write buffer modificationplnanning for 3.4 and test of the skid buffer</li><li>Daily SPyglass run and update to confluence. </li></ul><h2 id="BenjaminMadon-Weekending.68">Week ending <time datetime="2022-03-25" class="date-past">25 Mar 2022</time></h2><ul><li>pushed fix on CONC-9307</li><li>debug of CONC-9371 and CONC-9382</li><li>Review of necessary update for qos improvement. Confirmed necessity to modify write buffers with architects. Need to update the skidbuffer to allow the priority threshold to change when the skid buffer is not empty. Current spec with coutners do not allow that and will error if a request changes priority level before being poped.</li><li>Daily SPyglass run and update to confluence. </li></ul><h2 id="BenjaminMadon-Weekending.69">Week ending <time datetime="2022-03-18" class="date-past">18 Mar 2022</time></h2><ul><li>Worked with Krishna on directed test case for CONC-9307</li><li>QOS improvement implementation. Initial testing using existing tb. The current TB should not error out with the new implementation.</li><li>More discussion needed for the feature. Problems are arrising because of the write buffers which store request after arbitration.</li><li>Daily SPyglass run and update to confluence. </li></ul><h2 id="BenjaminMadon-Weekending.70">Week ending <time datetime="2022-03-11" class="date-past">11 Mar 2022</time></h2><ul><li>Bug fixes in DMI CONC-9261</li><li>New open bugs on DMI. CONC-9279 is confirmed tb. CONC-9296 <s>under investigation</s>  also TB.</li><li>Lint reporting work</li><li>Restarted working a bit on the QOS improvement for 3.4</li><li>Performance reviews</li><li>Daily SPyglass run and update to confluence. </li></ul><h2 id="BenjaminMadon-Weekending.71">Week ending <time datetime="2022-03-04" class="date-past">04 Mar 2022</time></h2><ul><li>Bug fixes in DMI</li><li>Studied CONC-9216, CONC-9240 and have fixes ready for those. (CONC9240 was started by Jason and we finished it together)</li><li>Studied CONC-9206. TB issue it seems like.</li><li>Daily SPyglass run and update to confluence. Ran a full lint on all tachl coverage configurtation in DMI and IOAIU.</li></ul><h2 id="BenjaminMadon-Weekending.72">Week ending <time datetime="2022-02-25" class="date-past">25 Feb 2022</time></h2><ul><li>Code coverage</li><li>CONC-9137 finished analysing and wrote a fix. More signature found with random_sp4. First one is a TB issue.</li><li>Daily SPyglass run and update to confluence</li></ul><h2 id="BenjaminMadon-Weekending.73">Week ending <time datetime="2022-02-18" class="date-past">18 Feb 2022</time></h2><p>.</p><ul><li>Code coverage</li><li>CONC-9137 analysis.seems to be a hang due to ressource limitation and rtt access. Found doing code coverage, writing a test for atomics+scratchpad+dtwmrgmrds</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.74">Week ending <time datetime="2022-02-11" class="date-past">11 Feb 2022</time></h2><p>.</p><ul><li>Code coverage</li><li>Reviewed the new skid buffer architecture specs.</li><li>Daily SPyglass run and update to confuenc</li></ul><h2 id="BenjaminMadon-Weekending.75">Week ending <time datetime="2022-01-28" class="date-past">28 Jan 2022</time></h2><p><br/></p><ul><li>In depth study of dtw_resp generation related to : <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-8973" rel="nofollow">[CONC-8973] rmsg_id of dtwrsp doesn't match any of the pending dtw_reqs - Jira (arteris.com)</a>. Propsoed fixes and testing them.</li><li>lint waiver in IOAIU</li><li>Daily SPyglass run and update to confuenc</li></ul><h2 id="BenjaminMadon-Weekending.76">Week ending <time datetime="2022-01-21" class="date-past">21 Jan 2022</time></h2><p><br/></p><ul><li>CODE COVERAGE -  bug found. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-8973" rel="nofollow">[CONC-8973] rmsg_id of dtwrsp doesn't match any of the pending dtw_reqs - Jira (arteris.com)</a>. Working on debuging it</li><li>lint waiver in IOAIU</li><li>Daily SPyglass run and update to confuenc</li></ul><h2 id="BenjaminMadon-Weekending.77">Week ending <time datetime="2022-01-14" class="date-past">14 Jan 2022</time></h2><p><br/></p><ul><li>CODE COVERAGE -  started moving to config8.</li><li>Worked a bit on qos improvement for 3.4.</li><li>lint waiver in IOAIU</li><li>Daily SPyglass run and update to confuenc</li></ul><h2 id="BenjaminMadon-Weekending.78">Week ending <time datetime="2022-01-07" class="date-past">07 Jan 2022</time></h2><p><br/></p><ul><li>CODE COVERAGE</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.79">Week ending <time datetime="2021-12-31" class="date-past">31 Dec 2021</time></h2><p><br/></p><ul><li>Worked on 3.4 RTT/WTT changes implementation. Added a skid buffer on the rbr path. Updated the fifo to be able to separate high priority request and low priority reques counts. (Obviously those stay in my local workspace for now)</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.80">Week ending <time datetime="2021-12-24" class="date-past">24 Dec 2021</time></h2><p><br/></p><ul><li>sarted code coverage</li><li>CONC-8812</li><li>Debug performance waveform with Junie</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.81">Week ending <time datetime="2021-12-17" class="date-past">17 Dec 2021</time></h2><p><br/></p><ul><li>CONC-7581</li><li>tachl coverage of CCP</li><li>education on typefiles</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.82">Week ending <time datetime="2021-12-10" class="date-past">10 Dec 2021</time></h2><p><br/></p><ul><li>CONC-8659 fixed reverted earlier fix and added missing valid to the active signals</li><li>debugged scratchpad with AE</li><li>DMI and CCp tachl coverage</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.83">Week ending <time datetime="2021-12-03" class="date-past">03 Dec 2021</time></h2><ul><li>CONC-8552. Definitely seems like rtl issue. 8551 seems to be a related bug. Worked out a fix. Presented to Jason and Ronak the origin of the bug and the proposed fix. The test are passing but will run way more iteration to make sure it did not break something else.</li><li>CONC-8659. More likely than not a TB issue but just started workig on it. <s>We are having problem synchronmizing the signals with test bench due to the way request allocate/deallocate from TB.</s> Actually seems like a delayed  active from a timing fix.</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.84">Week ending <time datetime="2021-11-26" class="date-past">26 Nov 2021</time></h2><ul><li>Thanksgiving week</li><li>CONC-8552. Was told TB issue. Not 100% sure there is no rtl bug.</li><li>fixed CONC-7362</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.85">Week ending <time datetime="2021-11-19" class="date-past">19 Nov 2021</time></h2><ul><li>Worked on some JIra with Ronak (seem to be TB related)</li><li>Studied initialization of the cache in DMI</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.86">Week ending <time datetime="2021-11-12" class="date-past">12 Nov 2021</time></h2><ul><li>pushed the added fifo after cmd and mrd skid buffer</li><li>Experimentedchanging SECDED to SECDED128 and ran syntehsis</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.87">Week ending <time datetime="2021-11-05" class="date-past">05 Nov 2021</time></h2><ul><li>Experimented with adding a pipeline stage after the cmd and mrd skid buffer. Syntehsis results very encouraging (down to ~45ps WNS, and total violations cecreased by almost a factor of 2). Improved the paths accross the board.</li><li>Need to compare against baseline with Boon, Eric, John and Jason fixes</li><li>Will need to work with DV to push if necessary (already contacted Krishna)</li><li>Daily SPyglass run and update to confuenc</li></ul><h2 id="BenjaminMadon-Weekending.88">Week ending <time datetime="2021-10-29" class="date-past">29 Oct 2021</time></h2><ul><li>Experimented with adding a pipeline stage after read_data muxarb for timing and did synthesis on Jenkins. Not very conclusive</li><li>made confluence pages for zwld syntehsis and dc topo syntehsis</li><li>DMI timing work, found issue with hw-cfg-10 synthesis</li><li>Daily SPyglass run and update to confuenc</li></ul><h2 id="BenjaminMadon-Weekending.89">Week ending <time datetime="2021-10-22" class="date-past">22 Oct 2021</time></h2><ul><li>CONC-7362 debug</li><li>DMI timing work, found issue with hw-cfg-10 synthesis</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.90">Week ending <time datetime="2021-10-15" class="date-past">15 Oct 2021</time></h2><ul><li>ZWLD experiments to study the effect of trace/capture fix from Jason, and the potential addition of a pipeline stage on cmd and mrd timing path</li><li>DMI timing work</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.91">Week ending <time datetime="2021-10-08" class="date-past">08 Oct 2021</time></h2><ul><li>finished and uploaded 3.4 QoS uArch document on confluence</li><li>DMI timing work</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.92">Week ending <time datetime="2021-10-01" class="date-past">01 Oct 2021</time></h2><ul><li>3.4 QoS uArch work</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.93">Week ending <time datetime="2021-09-24" class="date-past">24 Sep 2021</time></h2><ul><li>Error handling review</li><li>3.4 QoS uArch work</li><li>DMI timing paths</li><li>Overall study of DMI skid buffers</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.94">Week ending <time datetime="2021-09-17" class="date-past">17 Sep 2021</time></h2><ul><li>Added John address error correction module to Ncore3 lib</li><li>Presented address protection changes to Jason. Changes pushed.</li><li>Worked on internal memory with Boon to solve x genreation problem when bit flip in the address causes to read unintialized memory or out of bound memory.</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.95">Week ending <time datetime="2021-09-10" class="date-past">10 Sep 2021</time></h2><ul><li>DMI address protection implemented. No failure on checkin test when testing with address error injection deactivated. Failing when activating manually address error injection in internal_mem → expected.</li><li>Added conditional statement to toggle on and of the address protection.</li><li>Study of DMI overall.</li><li>Spyglass lint error on dmi <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-8050" rel="nofollow" style="text-decoration: none;">CONC-8050</a> → version problem in spyglass for jenkins. REal issue on Srams address protection on stable of ncore3 branch.</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.96">Week ending <time datetime="2021-09-03" class="date-past">03 Sep 2021</time></h2><ul><li>Tachl study especially focused on how to use interfaces</li><li>DMI address protection implementation. had discussions with Boon and Jason about it.</li><li>Study of DMI overall.</li><li>Daily SPyglass run and update to confuence</li></ul><h2 id="BenjaminMadon-Weekending.97">Week ending <time datetime="2021-08-27" class="date-past">27 Aug 2021</time></h2><ul><li>Daily SPyglass run and update to confuence </li><li>DMI timing path study</li></ul><h2 id="BenjaminMadon-Weekending.98">Week ending <time datetime="2021-08-20" class="date-past">20 Aug 2021</time></h2><ul><li>Discussion about which Spyglass to run. Decided to run 2017 and 2020 for the near futur before moving entirely to 2020</li><li>Discussion about the waiver inside the code. Large amount of RHS/LHS mismatch waive inside IOAIU</li><li>DMI timing work</li><li>Spyglass work. creation of a confluence page.</li></ul><h2 id="BenjaminMadon-Weekending.99">Week ending <time datetime="2021-08-13" class="date-past">13 Aug 2021</time></h2><ul><li>More work on the Tag error correction.</li><li>Work on data error correction.</li><li>Finalized Lol script for Shiva</li></ul><h2 id="BenjaminMadon-Weekending.100">Week ending <time datetime="2021-08-06" class="date-past">06 Aug 2021</time></h2><ul><li>Vacation 2-4</li><li>Reviewed ncore3 parameter documents for ccp</li><li>fixed some bug on Tag error reporting</li><li>created a script to extract data from lol synthesis reports</li></ul><h2 id="BenjaminMadon-Weekending.101">Week ending <time datetime="2021-07-30" class="date-past">30 Jul 2021</time></h2><ul><li>Vacation</li></ul><h2 id="BenjaminMadon-Weekending.102">Week ending <time datetime="2021-07-23" class="date-past">23 Jul 2021</time></h2><ul><li>Krishna reported a bug in how the bank is reported for eviction. Fixed it and pushed the correction</li><li>1000 R/W transactions now pass. Next, will test update state on the tag and partial writes.</li><li>Started looking at different latency configuration.</li></ul><h2 id="BenjaminMadon-Weekending.103">Week ending <time datetime="2021-07-16" class="date-past">16 Jul 2021</time></h2><ul><li>Synthesized the CCP as instantiated in IOAIU. It required fixing some width in the IOAIU as well as to update some syntax in the CCP that the synthesis tool would not recognize, in particualr adding 1, substracting 1 and left-shift of a 1 when not giving a width to the &quot;1&quot;). Unfortunately the paths are impossible to follow and have auto-assign names. Shiva explained to me that it is because the paths are ungrouped.</li><li>Found a way to synthesize the CCP stand alone. Still working on making it better. I will probably need to have it checked by Shiva. Decreases teh syntehsis time from ~12hrs to 2hrs.</li><li>Talked about the NRU policy with Krishna.</li><li>Vacation on Thursday and Friday.</li></ul><h2 id="BenjaminMadon-Weekending.104">Week ending <time datetime="2021-07-09" class="date-past">09 Jul 2021</time></h2><ul><li>DV found a bug with eviction. Corrected the bug in the tagpipe. The index appended to the tag was taken from the TA phase instead of the TH phase.</li><li>Had a meeting about error corrections on the datapipe. =&gt; need to run synthesis before changing the plan.</li><li>Tried to run synthesis with a wire model on the CCP. Working with Shiva and Benny to have it work.</li></ul><h2 id="BenjaminMadon-Weekending.105">Week ending <time datetime="2021-07-02" class="date-past">02 Jul 2021</time></h2><ul><li>Finished reading of book on memory consistency and cache coherence</li><li>Started advanced computer architecture class</li><li>looked at the CCMP document</li><li>scheduled a meeting for next week with Kjeld and John to discuss the CCP</li></ul><h2 id="BenjaminMadon-Weekending.106">Week ending <time datetime="2021-06-25" class="date-past">25 Jun 2021</time></h2><ul><li>Finished a python script/do file to be able to generate errors in my rams randomly</li><li>Discussion/presentation of the ncore 4.0 CCP to Akarsh and John. Long discussion about the error correction scheme. In particular, John suggested that the corrected Data and the error signal would be available at the same time which would mean that always providing the corrected data would not increase latency </li><li>Started a synthesis experiment to investigate it.</li></ul><h2 id="BenjaminMadon-Weekending.107">Week ending   <time datetime="2021-06-18" class="date-past">18 Jun 2021</time></h2><ul><li>Finished first implementation of data correction on the datapipe. First successfull simple test. It does not take into account errors in different banks, back to back errors and other more complicated scenarios.</li><li>Updated my local test bench to facilitate tests.</li><li>Fixed a bug in the credit logic in the datascheduler which was causing the credit counter to decrement  after readching zero and overflow.</li><li>working on a python script to generate errors randomly in my rams for my test bench</li></ul><h2 id="BenjaminMadon-Weekending.108">Week ending  <time datetime="2021-06-11" class="date-past">11 Jun 2021</time></h2><p><br/></p><ul><li>Meeting between Michael, Khaleel, Kjeld and I on error detection/correction. My summary of the meeting :<ul><li>Confirmed the approach for the tags</li><li>We decided to add a fifo in the datapipe that collects the request from ctrl1,ctrl2 and fill port. The order is arbitrated using round robin. The replay will be done similarly to what is done with the tag as this serialization removes some of the issue.</li><li>The main disadvantage of this approach is that it is not possible anymore to have request from the three port in the same cycle dispatched to different banks.</li><li>The scratchpad is kept independent to the others because no address collision can occur.</li></ul></li><li>Started the implementation of this design.</li><li>Updated CCP uarch document with datapipe error correction mechanism.</li></ul><h2 id="BenjaminMadon-Weekending.109">Week ending  <time datetime="2021-06-04" class="date-past">04 Jun 2021</time></h2><ul><li> Meeting between Michael, Khaleel, Kjeld and I on error detection/correction. My summary of the meeting :<br/><ul><li>We talked about passing on the corrected data when a correctable error occurs and avoid issuing a read to get the corrected data. It seemed to me the the main argument in favor of it is to have it consistent across all system. From what I understood, it only matters if the correction fails (still have a correctable error after it is written back in the memory).</li><li>Currently, the check is done on all the ways at the same time, but the correction is allowed only if one way has an error (it should be possible to generate ECC on a per way basis but do the correction for all the ways at the same time by instantiating as many correction block as there are ways, we can also probably decide on an arbitrary number. This seems feasible to me with reasonable modification to the current design). We discussed whether we should have ECC on all the ways, on a per way basis or for a fixed number of ways. Discussed what that would mean in terms of the additional latency for high frequency operation (pipelining of the error detection/correction).</li><li>We looked at the possibility of having the check inside the banks and correction outside the banks. It seemed not so convenient because of the hit and replacement logic.</li><li>We mentioned the reverse idea of having it further down in the hierarchy and include the error correction logic inside the memory wrapper itself. It seemed like it is not decided one way or the other.</li><li>More discussion is needed for the datapipe</li></ul></li><li>On the tagpipe adding correction for all the ways when a correctable error is detected on at least one. </li></ul><h2 id="BenjaminMadon-Weekending.110">Week ending <time datetime="2021-05-28" class="date-past">28 May 2021</time></h2><ul><li>Continued working on the datapipe error correction.</li></ul><h2 id="BenjaminMadon-Weekending.111">Week ending <time datetime="2021-05-21" class="date-past">21 May 2021</time></h2><ul><li>Continued working on the datapipe error correction.</li></ul><h2 id="BenjaminMadon-Weekending.112">Week ending <time datetime="2021-05-14" class="date-past">14 May 2021</time></h2><ul><li>Studied the datapipe for correction implementation. In particular looked at what happens in the bank for partial writes (implemented as read modify write) and the correct command. Adding a multiplexer to emit a correct command within the bank when a correctable error is detected does manage to update the ram with the correct value. Need now to reemit the read.</li><li>Discussed possibility to avoid flushing the pipeline when a correctable error is detected and to reissue only the affected command. Does not seem possible. We'll stick with a replay buffer. Will start implementing next week.</li><li>Added a register for the skid sel of the databank input skidbuffer to remove the combo loop. Need to update the logic of the state machine controlling the bank to account for this cycle delay.</li><li>Had the coverage meeting with Krishna. He has been working on the DMI recently but plans to work on CCP next week. At this point the scoreboard is not fully functional and he hopes to work on it next week.</li></ul><h2 id="BenjaminMadon-Weekending.113">Week ending <time datetime="2021-05-07" class="date-past">07 May 2021</time></h2><ul><li>Finished removing the combo loop on the datapipe output. Removed the bypass altogether for interfaces smaller than a full cacheline.</li><li>Connected the memory wrapper to the datapath.</li><li>Ran spyglass to confirm removal of the combo loop on the reoder buffer of the datapipe. Also did some code clean up.</li><li>Worked on another combo loop which involves the select of the input skidbuffer of the databank and the state machine controling the operations going in the databank. Discussed it with Kjeld, he is looking into it.</li><li>Spent some time to upgrade my work environment to be able to compile+lint+test with local tachl. </li><li>Found a bug in em_mem_check in hw-lib. Proposed a fix and connected with Boon before pushing the fix.</li></ul><h2 id="BenjaminMadon-Weekending.114">Week ending <time datetime="2021-04-30" class="date-past">30 Apr 2021</time></h2><ul><li>Updated the uarch document with a description of the mechanism for replay</li><li>connected the ccp_address_gen.tachl to the rest of the hierarchy</li><li>Finished the implementation of the replay on tags</li><li>Tested the replay tag mechanism: wrote a test bench to generate a series of miss/hit allocate/no allocate for which the result is known and monitored that the result was as expected automatically.<br/>The error to the ram were introduced at regular intervals using the simulator capability (direct writing to the software memory representation)</li><li>Spent time with Krishna to know a bit more about the test bench he works to know a bit more about the methodology.</li><li>Worked on removing the combo loop on the data reorder buffer bypass. First implementation removes the loop. Needs more work and needs to be cross checked with Nabil. </li></ul><h2 id="BenjaminMadon-Weekending.115">Week ending <time datetime="2021-04-23" class="date-past">23 Apr 2021</time></h2><ul><li>Updated the uarch document with ram size calculations (some improvement will be added).</li><li>Worked on tag replays: <ul><li>Correction cycle and replay fifos are implemented.</li><li>One scenario is functional. Tested a fill, 3 x look up, first one has an error, correct the error, replay the 3 look up with expected response to be hit/miss/hit. All look up were issued to the same set.</li><li>More test to come for allocate operations.</li><li>Discussed the implementation with Kjeld as well as possible issues concerning the replacement updates when requests need to be replayed.</li></ul></li><li>Started to think on how to wire the address generator for the bit select scheme.</li></ul><h2 id="BenjaminMadon-Weekending.116">Week ending <time datetime="2021-04-16" class="date-past">16 Apr 2021</time></h2><ul><li>Discussed coverage with Krishna and Kjeld.</li><li>Finished adding the error detection/correction block to the tagpath and tested and added a paragraph in the uarch.</li><li>Fixed the error signal in the data path, they did not used to be passed properly higher in the hierarchy. </li><li>Discussed replay buffer functionality (both on tag and datapath) with Kjeld. Working on a specs for the tagpath. We will then be reviewing it with Kjeld and start implementation. Datapath will come second.</li><li>Discussed memory wrapper instantiation with Kjeld. Some small fix will be needed there.</li><li>Ran spyglass on the ccp. Reported width mismatch and combo loop (under investigation)</li><li>Reviewed the coverage document uploaded by Krishna.</li></ul><h2 id="BenjaminMadon-Weekending.117">Week ending <time datetime="2021-04-09" class="date-past">09 Apr 2021</time> </h2><ul><li>Discussed interface size for the MTE with Kjeld, Nabil and Krishna (full MTE vs MTE cut across several beats for interfaces smaller than a cache line)</li><li>Fixed a bug on the tag path in CCP. The bank is now output on a cache miss.</li><li>Fixed a pipelining bug in the tag path.</li><li>Updated the initialization sequence on the tag to remove the read operation</li><li>Updated table 9 of the specs with the correct opcode</li><li>Fixed the beat output on the read response channel for outside bus interface smaller than a full cache line.</li><li>Updated the logic in the datascheduler.</li><li>Started to work on error correction encoding/decoding on the tag path</li></ul><h2 id="BenjaminMadon-Weekending.118">Week ending <time datetime="2021-04-02" class="date-past">02 Apr 2021</time> </h2><ul style="list-style-type: square;"><li>Worked on the synthesis with Shiva. Updated the python script to report the area. Discussed version problem using qrsim.js vs maestro command</li><li>Looked at waveforms from Krishna first test who was trying to do a look up operation. Depending on the seed the valid signal was or was not asserted. Found the issue : Banks (which controls<br/>the status of the bank (enabled or disabled) was not connected to the test bench.</li><li>Worked on a bug found by Kryshna. On miss allocate, if no eviction the ccp would not return the way. Fix almost complete.</li><li>Updated the ccp microarchitecture document with error encoding/detection information for the datapath.</li></ul><p><br/></p>