<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HW3_Sim.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GPR_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1495017639" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1495017639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495017804" xil_pn:in_ck="-223768313753670074" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1495017804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Src_4sim/BYOC_Clock_driver_4sim.vhd"/>
      <outfile xil_pn:name="../Src_4sim/BYOC_Host_Intf_4sim.vhd"/>
      <outfile xil_pn:name="../Src_4sim/Fetch_Unit.vhd"/>
      <outfile xil_pn:name="../Src_4sim/GPR.vhd"/>
      <outfile xil_pn:name="../Src_4sim/HW2_top_4sim.vhd"/>
      <outfile xil_pn:name="../Src_4sim/SIM_GPR_TB.vhd"/>
      <outfile xil_pn:name="../Src_4sim/SIM_HW2_TB.vhd"/>
      <outfile xil_pn:name="../Src_4sim/SIM_HW2_filenames.vhd"/>
      <outfile xil_pn:name="../Src_4sim/SIM_HW3_ALU_filenames.vhd"/>
      <outfile xil_pn:name="../Src_4sim/SIM_HW3_GPR_filenames.vhd"/>
      <outfile xil_pn:name="../Src_4sim/SIM_MIPS_ALU_TB.vhd"/>
      <outfile xil_pn:name="../Src_4sim/single_port_memory.vhd"/>
    </transform>
  </transforms>

</generated_project>
