# system info emif on 2023.06.21.20:56:58
system_info:
name,value
DEVICE,AGIB027R29A1E2VR0
DEVICE_FAMILY,Agilex
GENERATION_ID,0
#
#
# Files generated for emif on 2023.06.21.20:56:58
files:
filepath,kind,attributes,module,is_top
sim/emif.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,emif,true
altera_emif_fm_261/sim/emif_altera_emif_fm_261_l3i6zza.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,emif_altera_emif_fm_261_l3i6zza,false
altera_emif_arch_fm_191/sim/emif_altera_emif_arch_fm_191_uenu7qa_top.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_bufs.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_ufis.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_ufi_wrapper.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_se_i.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_se_o.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_df_i.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_df_o.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_cp_i.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_bdir_df.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_bdir_se.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_unused.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_cal_counter.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_pll.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_pll_fast_sim.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_pll_extra_clks.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_oct.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_core_clks_rsts.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hps_clks_rsts.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_local_reset.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_io_tiles_wrap.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_io_tiles.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_io_lane_remap.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_avl_if.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_sideband_if.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_mmr_if.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_amm_data_if.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_phylite_if.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_ast_data_if.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_afi_if.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_seq_if.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_regs.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/altera_std_synchronizer_nocut.v,VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/emif_altera_emif_arch_fm_191_uenu7qa_seq_params_synth.hex,HEX,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/emif_altera_emif_arch_fm_191_uenu7qa_seq_params_synth.txt,OTHER,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/emif_altera_emif_arch_fm_191_uenu7qa_seq_params_sim.txt,OTHER,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/emif_altera_emif_arch_fm_191_uenu7qa_readme.txt,OTHER,,emif_altera_emif_arch_fm_191_uenu7qa,false
altera_emif_arch_fm_191/sim/emif_altera_emif_arch_fm_191_uenu7qa.sv,SYSTEM_VERILOG,,emif_altera_emif_arch_fm_191_uenu7qa,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
emif.emif,emif_altera_emif_fm_261_l3i6zza
emif.emif.arch,emif_altera_emif_arch_fm_191_uenu7qa
