{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1470519797672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1470519797673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 06 23:43:17 2016 " "Processing started: Sat Aug 06 23:43:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1470519797673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1470519797673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VLSI_Projekat -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off VLSI_Projekat -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1470519797673 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1470519798337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-rtl " "Found design unit 1: CPU-rtl" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519799213 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519799213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470519799213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_BLOCK-rtl " "Found design unit 1: IF_BLOCK-rtl" {  } { { "IF_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/IF_BLOCK.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519799218 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_BLOCK " "Found entity 1: IF_BLOCK" {  } { { "IF_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/IF_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519799218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470519799218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTR_CACHE-RTL " "Found design unit 1: INSTR_CACHE-RTL" {  } { { "INSTR_CACHE.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/INSTR_CACHE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519799223 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTR_CACHE " "Found entity 1: INSTR_CACHE" {  } { { "INSTR_CACHE.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/INSTR_CACHE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519799223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470519799223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_BLOCK-rtl " "Found design unit 1: ID_BLOCK-rtl" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519799229 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_BLOCK " "Found entity 1: ID_BLOCK" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519799229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470519799229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_BLOCK-rtl " "Found design unit 1: EX_BLOCK-rtl" {  } { { "EX_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/EX_BLOCK.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519799235 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_BLOCK " "Found entity 1: EX_BLOCK" {  } { { "EX_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/EX_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519799235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470519799235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FILE-rtl " "Found design unit 1: REG_FILE-rtl" {  } { { "REG_FILE.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/REG_FILE.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519799240 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/REG_FILE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519799240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470519799240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1470519799316 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_ex_mem CPU.vhd(67) " "Verilog HDL or VHDL warning at CPU.vhd(67): object \"ALU_ex_mem\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1470519799319 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_ex_mem CPU.vhd(68) " "Verilog HDL or VHDL warning at CPU.vhd(68): object \"B_ex_mem\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1470519799320 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg_ex_mem CPU.vhd(69) " "Verilog HDL or VHDL warning at CPU.vhd(69): object \"Reg_ex_mem\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1470519799320 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_ex_mem CPU.vhd(71) " "Verilog HDL or VHDL warning at CPU.vhd(71): object \"load_ex_mem\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1470519799320 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_ex_mem CPU.vhd(72) " "Verilog HDL or VHDL warning at CPU.vhd(72): object \"store_ex_mem\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1470519799320 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_BLOCK IF_BLOCK:IF_BLOCK " "Elaborating entity \"IF_BLOCK\" for hierarchy \"IF_BLOCK:IF_BLOCK\"" {  } { { "CPU.vhd" "IF_BLOCK" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470519799370 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ir IF_BLOCK.vhd(22) " "Verilog HDL or VHDL warning at IF_BLOCK.vhd(22): object \"ir\" assigned a value but never read" {  } { { "IF_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/IF_BLOCK.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1470519799374 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_BLOCK ID_BLOCK:ID_BLOCK " "Elaborating entity \"ID_BLOCK\" for hierarchy \"ID_BLOCK:ID_BLOCK\"" {  } { { "CPU.vhd" "ID_BLOCK" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470519799379 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_LEFT_BOUND_OF_SLICE" "31 15 downto 0 ID_BLOCK.vhd(105) " "VHDL error at ID_BLOCK.vhd(105): left bound (31) of slice must belong to range (15 downto 0) of corresponding object" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 105 0 0 } }  } 0 10393 "VHDL error at %3!s!: left bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Quartus II" 0 -1 1470519799406 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ID_BLOCK:ID_BLOCK " "Can't elaborate user hierarchy \"ID_BLOCK:ID_BLOCK\"" {  } { { "CPU.vhd" "ID_BLOCK" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 86 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519799407 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1470519799759 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 06 23:43:19 2016 " "Processing ended: Sat Aug 06 23:43:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1470519799759 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1470519799759 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1470519799759 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1470519799759 ""}
