open_project project_1
open_solution "solution1"

export_design -flow impl -format ip_catalog -rtl verilog
