/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/m_gen_lattice  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation"  -flow prepass  -gcc_prepass  -osrd  "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_prem.srd"   -part LFE5U_85F  -package BG381C  -grade -6    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synlog/report/CIC_First_Implementation_premap.xml" -merge_inferred_clocks 0  -top_level_module  cic  -implementation  First_Implementation  -oedif  "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation.edi"  -conchk_prepass  "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation_cck.rpt"   -freq 200.000   "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_mult.srs"  -devicelib  /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v  -devicelib  /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v  -ologparam  "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/syntmp/CIC_First_Implementation.plg"  -osyn  "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_prem.srd"  -prjdir  "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/"  -prjname  proj_1  -log  "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synlog/CIC_First_Implementation_premap.srr"  -sn  2023.03  -jobname  "premap" 
relcom:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/m_gen_lattice -prodtype synplify_pro -encrypt -pro -rundir "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation" -flow prepass -gcc_prepass -osrd "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_prem.srd" -part LFE5U_85F -package BG381C -grade -6 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synlog/report/CIC_First_Implementation_premap.xml" -merge_inferred_clocks 0 -top_level_module cic -implementation First_Implementation -oedif "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation.edi" -conchk_prepass "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation_cck.rpt" -freq 200.000 "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_mult.srs" -devicelib ../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v -devicelib ../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v -ologparam "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/syntmp/CIC_First_Implementation.plg" -osyn "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_prem.srd" -prjdir "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/" -prjname proj_1 -log "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synlog/CIC_First_Implementation_premap.srr" -sn 2023.03 -jobname "premap"
rc:0 success:1 runtime:1
file:../synwork/CIC_First_Implementation_prem.srd|io:o|time:1716716712|size:1861|exec:0|csum:
file:../CIC_First_Implementation.edi|io:o|time:0|size:-1|exec:0|csum:
file:../CIC_First_Implementation_cck.rpt|io:o|time:1716716713|size:2304|exec:0|csum:
file:../synwork/CIC_First_Implementation_mult.srs|io:i|time:1716716712|size:1425|exec:0|csum:72F574198819341BAB3B0E92FBBC4319
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v|io:i|time:1691686808|size:87869|exec:0|csum:47AE03E6BBE19DB3AAEE31C380B909AC
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v|io:i|time:1691686809|size:39414|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/syntmp/CIC_First_Implementation.plg"|io:o|time:0|size:-1|exec:0|csum:
file:../synwork/CIC_First_Implementation_prem.srd|io:o|time:1716716712|size:1861|exec:0|csum:
file:../synlog/CIC_First_Implementation_premap.srr|io:o|time:1716716713|size:5592|exec:0|csum:
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/m_gen_lattice|io:i|time:1693507372|size:49557440|exec:1|csum:C005F104E5A9947FAD7D7BB4DEA0E444
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/m_gen_lattice|io:i|time:1691687020|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
