0.7
2020.2
May 22 2024
19:03:11
D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim/glbl.v,1737387730,verilog,,,,glbl,,uvm,,,,,,
D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sim_1/new/spi_controller_tb_ver2.sv,1737914852,systemVerilog,,,,spi_controller_tb_ver2,,uvm,,,,,,
D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sim_1/new/tb_spi_master_slave_ver2.sv,1737916948,systemVerilog,,,,tb_spi_master_slave_ver2,,uvm,,,,,,
D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sources_1/new/spi_controller_ver2.sv,1737908295,systemVerilog,,D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sources_1/new/spi_master_slave_ver2.sv,,spi_controller_ver2,,uvm,,,,,,
D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sources_1/new/spi_master_slave_ver2.sv,1737915759,systemVerilog,,D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sim_1/new/spi_controller_tb_ver2.sv,,spi_master_slave_ver2,,uvm,,,,,,
D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv,1738499950,systemVerilog,,D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv,,spi_master_slave,,uvm,,,,,,
D:/Github/tt10-SPI-8bit/src/tb_project.sv,1738087392,systemVerilog,,,,tb_project,,uvm,,,,,,
D:/Github/tt10-SPI-8bit/src/tb_spi_master_slave.sv,1738085699,systemVerilog,,,,tb_spi_master_slave,,uvm,,,,,,
D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv,1738500074,systemVerilog,,,,tb_tt_um_spi,,uvm,,,,,,
D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv,1738430466,systemVerilog,,D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv,,tt_um_spi,,uvm,,,,,,
