#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000290134a9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002901370a840_0 .net "PC", 31 0, L_0000029013791c10;  1 drivers
v000002901370b240_0 .net "cycles_consumed", 31 0, v000002901370a8e0_0;  1 drivers
v000002901370b600_0 .var "input_clk", 0 0;
v0000029013709080_0 .var "rst", 0 0;
S_000002901342d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000290134a9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002901364e010 .functor NOR 1, v000002901370b600_0, v00000290136fd330_0, C4<0>, C4<0>;
L_000002901364ce20 .functor AND 1, v00000290136e10b0_0, v00000290136e0890_0, C4<1>, C4<1>;
L_000002901364ce90 .functor AND 1, L_000002901364ce20, L_0000029013709e40, C4<1>, C4<1>;
L_000002901364e2b0 .functor AND 1, v00000290136cf750_0, v00000290136ce170_0, C4<1>, C4<1>;
L_000002901364cf00 .functor AND 1, L_000002901364e2b0, L_000002901370a700, C4<1>, C4<1>;
L_000002901364e080 .functor AND 1, v00000290136fd010_0, v00000290136fbf30_0, C4<1>, C4<1>;
L_000002901364d8a0 .functor AND 1, L_000002901364e080, L_0000029013709120, C4<1>, C4<1>;
L_000002901364d980 .functor AND 1, v00000290136e10b0_0, v00000290136e0890_0, C4<1>, C4<1>;
L_000002901364dc90 .functor AND 1, L_000002901364d980, L_0000029013709b20, C4<1>, C4<1>;
L_000002901364d7c0 .functor AND 1, v00000290136cf750_0, v00000290136ce170_0, C4<1>, C4<1>;
L_000002901364d440 .functor AND 1, L_000002901364d7c0, L_0000029013709c60, C4<1>, C4<1>;
L_000002901364cf70 .functor AND 1, v00000290136fd010_0, v00000290136fbf30_0, C4<1>, C4<1>;
L_000002901364e1d0 .functor AND 1, L_000002901364cf70, L_0000029013709ee0, C4<1>, C4<1>;
L_00000290137161a0 .functor NOT 1, L_000002901364e010, C4<0>, C4<0>, C4<0>;
L_00000290137159c0 .functor NOT 1, L_000002901364e010, C4<0>, C4<0>, C4<0>;
L_000002901372bc10 .functor NOT 1, L_000002901364e010, C4<0>, C4<0>, C4<0>;
L_000002901372d180 .functor NOT 1, L_000002901364e010, C4<0>, C4<0>, C4<0>;
L_000002901372d0a0 .functor NOT 1, L_000002901364e010, C4<0>, C4<0>, C4<0>;
L_0000029013791c10 .functor BUFZ 32, v00000290136fa6d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000290136fe7d0_0 .net "EX1_ALU_OPER1", 31 0, L_0000029013716fa0;  1 drivers
v00000290136fe730_0 .net "EX1_ALU_OPER2", 31 0, L_000002901372c5b0;  1 drivers
v00000290136fe2d0_0 .net "EX1_PC", 31 0, v00000290136df3f0_0;  1 drivers
v00000290136fe410_0 .net "EX1_PFC", 31 0, v00000290136df5d0_0;  1 drivers
v00000290136fe5f0_0 .net "EX1_PFC_to_IF", 31 0, L_000002901370f5c0;  1 drivers
v00000290136fe690_0 .net "EX1_forward_to_B", 31 0, v00000290136df490_0;  1 drivers
v00000290136fe910_0 .net "EX1_is_beq", 0 0, v00000290136de6d0_0;  1 drivers
v00000290136fe9b0_0 .net "EX1_is_bne", 0 0, v00000290136df670_0;  1 drivers
v00000290136f8dd0_0 .net "EX1_is_jal", 0 0, v00000290136df850_0;  1 drivers
v00000290136f83d0_0 .net "EX1_is_jr", 0 0, v00000290136dfd50_0;  1 drivers
v00000290136f6cb0_0 .net "EX1_is_oper2_immed", 0 0, v00000290136dd9b0_0;  1 drivers
v00000290136f7610_0 .net "EX1_memread", 0 0, v00000290136de590_0;  1 drivers
v00000290136f8830_0 .net "EX1_memwrite", 0 0, v00000290136de630_0;  1 drivers
v00000290136f8e70_0 .net "EX1_opcode", 11 0, v00000290136ddb90_0;  1 drivers
v00000290136f7b10_0 .net "EX1_predicted", 0 0, v00000290136ddd70_0;  1 drivers
v00000290136f8010_0 .net "EX1_rd_ind", 4 0, v00000290136df8f0_0;  1 drivers
v00000290136f8290_0 .net "EX1_rd_indzero", 0 0, v00000290136df990_0;  1 drivers
v00000290136f8a10_0 .net "EX1_regwrite", 0 0, v00000290136de770_0;  1 drivers
v00000290136f72f0_0 .net "EX1_rs1", 31 0, v00000290136dfa30_0;  1 drivers
v00000290136f8c90_0 .net "EX1_rs1_ind", 4 0, v00000290136dfb70_0;  1 drivers
v00000290136f8970_0 .net "EX1_rs2", 31 0, v00000290136deef0_0;  1 drivers
v00000290136f8f10_0 .net "EX1_rs2_ind", 4 0, v00000290136dfc10_0;  1 drivers
v00000290136f8d30_0 .net "EX1_rs2_out", 31 0, L_000002901372c620;  1 drivers
v00000290136f88d0_0 .net "EX2_ALU_OPER1", 31 0, v00000290136e0f70_0;  1 drivers
v00000290136f7930_0 .net "EX2_ALU_OPER2", 31 0, v00000290136e1510_0;  1 drivers
v00000290136f7c50_0 .net "EX2_ALU_OUT", 31 0, L_000002901370f840;  1 drivers
v00000290136f79d0_0 .net "EX2_PC", 31 0, v00000290136e02f0_0;  1 drivers
v00000290136f8ab0_0 .net "EX2_PFC_to_IF", 31 0, v00000290136e0cf0_0;  1 drivers
v00000290136f71b0_0 .net "EX2_forward_to_B", 31 0, v00000290136e0250_0;  1 drivers
v00000290136f7ed0_0 .net "EX2_is_beq", 0 0, v00000290136e06b0_0;  1 drivers
v00000290136f8150_0 .net "EX2_is_bne", 0 0, v00000290136e0e30_0;  1 drivers
v00000290136f6f30_0 .net "EX2_is_jal", 0 0, v00000290136e0390_0;  1 drivers
v00000290136f7250_0 .net "EX2_is_jr", 0 0, v00000290136e1290_0;  1 drivers
v00000290136f8b50_0 .net "EX2_is_oper2_immed", 0 0, v00000290136e0570_0;  1 drivers
v00000290136f8fb0_0 .net "EX2_memread", 0 0, v00000290136e1650_0;  1 drivers
v00000290136f6d50_0 .net "EX2_memwrite", 0 0, v00000290136e1010_0;  1 drivers
v00000290136f6df0_0 .net "EX2_opcode", 11 0, v00000290136e1330_0;  1 drivers
v00000290136f6c10_0 .net "EX2_predicted", 0 0, v00000290136e1790_0;  1 drivers
v00000290136f8bf0_0 .net "EX2_rd_ind", 4 0, v00000290136e0430_0;  1 drivers
v00000290136f7390_0 .net "EX2_rd_indzero", 0 0, v00000290136e0890_0;  1 drivers
v00000290136f9050_0 .net "EX2_regwrite", 0 0, v00000290136e10b0_0;  1 drivers
v00000290136f85b0_0 .net "EX2_rs1", 31 0, v00000290136e0750_0;  1 drivers
v00000290136f7f70_0 .net "EX2_rs1_ind", 4 0, v00000290136e0110_0;  1 drivers
v00000290136f6e90_0 .net "EX2_rs2_ind", 4 0, v00000290136e07f0_0;  1 drivers
v00000290136f90f0_0 .net "EX2_rs2_out", 31 0, v00000290136e0d90_0;  1 drivers
v00000290136f9190_0 .net "ID_INST", 31 0, v00000290136e9fe0_0;  1 drivers
v00000290136f7bb0_0 .net "ID_PC", 31 0, v00000290136ea260_0;  1 drivers
v00000290136f80b0_0 .net "ID_PFC_to_EX", 31 0, L_000002901370dae0;  1 drivers
v00000290136f8330_0 .net "ID_PFC_to_IF", 31 0, L_000002901370d040;  1 drivers
v00000290136f9230_0 .net "ID_forward_to_B", 31 0, L_000002901370d680;  1 drivers
v00000290136f7430_0 .net "ID_is_beq", 0 0, L_000002901370cdc0;  1 drivers
v00000290136f6ad0_0 .net "ID_is_bne", 0 0, L_000002901370ce60;  1 drivers
v00000290136f8470_0 .net "ID_is_j", 0 0, L_000002901370fa20;  1 drivers
v00000290136f6b70_0 .net "ID_is_jal", 0 0, L_000002901370e6c0;  1 drivers
v00000290136f6fd0_0 .net "ID_is_jr", 0 0, L_000002901370cf00;  1 drivers
v00000290136f7070_0 .net "ID_is_oper2_immed", 0 0, L_0000029013716600;  1 drivers
v00000290136f7890_0 .net "ID_memread", 0 0, L_000002901370fac0;  1 drivers
v00000290136f7110_0 .net "ID_memwrite", 0 0, L_000002901370ffc0;  1 drivers
v00000290136f77f0_0 .net "ID_opcode", 11 0, v00000290136fb030_0;  1 drivers
v00000290136f74d0_0 .net "ID_predicted", 0 0, v00000290136e2ba0_0;  1 drivers
v00000290136f8510_0 .net "ID_rd_ind", 4 0, v00000290136fa810_0;  1 drivers
v00000290136f7cf0_0 .net "ID_regwrite", 0 0, L_000002901370e9e0;  1 drivers
v00000290136f7570_0 .net "ID_rs1", 31 0, v00000290136e9b80_0;  1 drivers
v00000290136f81f0_0 .net "ID_rs1_ind", 4 0, v00000290136fb490_0;  1 drivers
v00000290136f76b0_0 .net "ID_rs2", 31 0, v00000290136e8b40_0;  1 drivers
v00000290136f7750_0 .net "ID_rs2_ind", 4 0, v00000290136fb2b0_0;  1 drivers
v00000290136f7a70_0 .net "IF_INST", 31 0, L_0000029013715250;  1 drivers
v00000290136f8650_0 .net "IF_pc", 31 0, v00000290136fa6d0_0;  1 drivers
v00000290136f86f0_0 .net "MEM_ALU_OUT", 31 0, v00000290136cec10_0;  1 drivers
v00000290136f7d90_0 .net "MEM_Data_mem_out", 31 0, v00000290136fca70_0;  1 drivers
v00000290136f7e30_0 .net "MEM_memread", 0 0, v00000290136ce030_0;  1 drivers
v00000290136f8790_0 .net "MEM_memwrite", 0 0, v00000290136cf610_0;  1 drivers
v000002901370a0c0_0 .net "MEM_opcode", 11 0, v00000290136cf6b0_0;  1 drivers
v000002901370ad40_0 .net "MEM_rd_ind", 4 0, v00000290136cf430_0;  1 drivers
v0000029013709760_0 .net "MEM_rd_indzero", 0 0, v00000290136ce170_0;  1 drivers
v0000029013709940_0 .net "MEM_regwrite", 0 0, v00000290136cf750_0;  1 drivers
v000002901370a160_0 .net "MEM_rs2", 31 0, v00000290136cedf0_0;  1 drivers
v000002901370b7e0_0 .net "PC", 31 0, L_0000029013791c10;  alias, 1 drivers
v0000029013709f80_0 .net "STALL_ID1_FLUSH", 0 0, v00000290136e3320_0;  1 drivers
v000002901370a7a0_0 .net "STALL_ID2_FLUSH", 0 0, v00000290136e33c0_0;  1 drivers
v000002901370a520_0 .net "STALL_IF_FLUSH", 0 0, v00000290136e5440_0;  1 drivers
v0000029013709440_0 .net "WB_ALU_OUT", 31 0, v00000290136fcbb0_0;  1 drivers
v000002901370a980_0 .net "WB_Data_mem_out", 31 0, v00000290136fde70_0;  1 drivers
v000002901370aa20_0 .net "WB_memread", 0 0, v00000290136fd970_0;  1 drivers
v000002901370ade0_0 .net "WB_rd_ind", 4 0, v00000290136fc890_0;  1 drivers
v000002901370b420_0 .net "WB_rd_indzero", 0 0, v00000290136fbf30_0;  1 drivers
v000002901370aac0_0 .net "WB_regwrite", 0 0, v00000290136fd010_0;  1 drivers
v0000029013709d00_0 .net "Wrong_prediction", 0 0, L_000002901372d1f0;  1 drivers
v000002901370b2e0_0 .net *"_ivl_1", 0 0, L_000002901364ce20;  1 drivers
v00000290137096c0_0 .net *"_ivl_13", 0 0, L_000002901364e080;  1 drivers
v00000290137093a0_0 .net *"_ivl_14", 0 0, L_0000029013709120;  1 drivers
v00000290137091c0_0 .net *"_ivl_19", 0 0, L_000002901364d980;  1 drivers
v000002901370a340_0 .net *"_ivl_2", 0 0, L_0000029013709e40;  1 drivers
v000002901370aca0_0 .net *"_ivl_20", 0 0, L_0000029013709b20;  1 drivers
v000002901370af20_0 .net *"_ivl_25", 0 0, L_000002901364d7c0;  1 drivers
v000002901370b380_0 .net *"_ivl_26", 0 0, L_0000029013709c60;  1 drivers
v000002901370ae80_0 .net *"_ivl_31", 0 0, L_000002901364cf70;  1 drivers
v0000029013709300_0 .net *"_ivl_32", 0 0, L_0000029013709ee0;  1 drivers
v0000029013709bc0_0 .net *"_ivl_40", 31 0, L_000002901370eb20;  1 drivers
L_0000029013730c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002901370ab60_0 .net *"_ivl_43", 26 0, L_0000029013730c58;  1 drivers
L_0000029013730ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002901370a200_0 .net/2u *"_ivl_44", 31 0, L_0000029013730ca0;  1 drivers
v000002901370a020_0 .net *"_ivl_52", 31 0, L_0000029013782c90;  1 drivers
L_0000029013730d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029013709800_0 .net *"_ivl_55", 26 0, L_0000029013730d30;  1 drivers
L_0000029013730d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029013709da0_0 .net/2u *"_ivl_56", 31 0, L_0000029013730d78;  1 drivers
v000002901370b740_0 .net *"_ivl_7", 0 0, L_000002901364e2b0;  1 drivers
v0000029013709260_0 .net *"_ivl_8", 0 0, L_000002901370a700;  1 drivers
v000002901370a2a0_0 .net "alu_selA", 1 0, L_0000029013709580;  1 drivers
v000002901370ac00_0 .net "alu_selB", 1 0, L_000002901370db80;  1 drivers
v000002901370afc0_0 .net "clk", 0 0, L_000002901364e010;  1 drivers
v000002901370a8e0_0 .var "cycles_consumed", 31 0;
v000002901370b6a0_0 .net "exhaz", 0 0, L_000002901364cf00;  1 drivers
v000002901370a480_0 .net "exhaz2", 0 0, L_000002901364d440;  1 drivers
v000002901370a3e0_0 .net "hlt", 0 0, v00000290136fd330_0;  1 drivers
v00000290137099e0_0 .net "idhaz", 0 0, L_000002901364ce90;  1 drivers
v00000290137098a0_0 .net "idhaz2", 0 0, L_000002901364dc90;  1 drivers
v000002901370a5c0_0 .net "if_id_write", 0 0, v00000290136e6b60_0;  1 drivers
v000002901370b060_0 .net "input_clk", 0 0, v000002901370b600_0;  1 drivers
v000002901370a660_0 .net "is_branch_and_taken", 0 0, L_0000029013715410;  1 drivers
v000002901370b1a0_0 .net "memhaz", 0 0, L_000002901364d8a0;  1 drivers
v000002901370b4c0_0 .net "memhaz2", 0 0, L_000002901364e1d0;  1 drivers
v0000029013709a80_0 .net "pc_src", 2 0, L_000002901370c0a0;  1 drivers
v0000029013709620_0 .net "pc_write", 0 0, v00000290136e6520_0;  1 drivers
v000002901370b560_0 .net "rst", 0 0, v0000029013709080_0;  1 drivers
v000002901370b100_0 .net "store_rs2_forward", 1 0, L_000002901370d900;  1 drivers
v00000290137094e0_0 .net "wdata_to_reg_file", 31 0, L_0000029013791cf0;  1 drivers
E_000002901366b5f0/0 .event negedge, v00000290136e4720_0;
E_000002901366b5f0/1 .event posedge, v00000290136cdc70_0;
E_000002901366b5f0 .event/or E_000002901366b5f0/0, E_000002901366b5f0/1;
L_0000029013709e40 .cmp/eq 5, v00000290136e0430_0, v00000290136dfb70_0;
L_000002901370a700 .cmp/eq 5, v00000290136cf430_0, v00000290136dfb70_0;
L_0000029013709120 .cmp/eq 5, v00000290136fc890_0, v00000290136dfb70_0;
L_0000029013709b20 .cmp/eq 5, v00000290136e0430_0, v00000290136dfc10_0;
L_0000029013709c60 .cmp/eq 5, v00000290136cf430_0, v00000290136dfc10_0;
L_0000029013709ee0 .cmp/eq 5, v00000290136fc890_0, v00000290136dfc10_0;
L_000002901370eb20 .concat [ 5 27 0 0], v00000290136fa810_0, L_0000029013730c58;
L_000002901370f200 .cmp/ne 32, L_000002901370eb20, L_0000029013730ca0;
L_0000029013782c90 .concat [ 5 27 0 0], v00000290136e0430_0, L_0000029013730d30;
L_0000029013784270 .cmp/ne 32, L_0000029013782c90, L_0000029013730d78;
S_000002901342d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002901342d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002901364db40 .functor NOT 1, L_000002901364cf00, C4<0>, C4<0>, C4<0>;
L_000002901364e320 .functor AND 1, L_000002901364d8a0, L_000002901364db40, C4<1>, C4<1>;
L_000002901364d910 .functor OR 1, L_000002901364ce90, L_000002901364e320, C4<0>, C4<0>;
L_000002901364dbb0 .functor OR 1, L_000002901364ce90, L_000002901364cf00, C4<0>, C4<0>;
v0000029013667f00_0 .net *"_ivl_12", 0 0, L_000002901364dbb0;  1 drivers
v00000290136685e0_0 .net *"_ivl_2", 0 0, L_000002901364db40;  1 drivers
v0000029013666d80_0 .net *"_ivl_5", 0 0, L_000002901364e320;  1 drivers
v0000029013667960_0 .net *"_ivl_7", 0 0, L_000002901364d910;  1 drivers
v00000290136669c0_0 .net "alu_selA", 1 0, L_0000029013709580;  alias, 1 drivers
v0000029013667e60_0 .net "exhaz", 0 0, L_000002901364cf00;  alias, 1 drivers
v00000290136678c0_0 .net "idhaz", 0 0, L_000002901364ce90;  alias, 1 drivers
v0000029013667be0_0 .net "memhaz", 0 0, L_000002901364d8a0;  alias, 1 drivers
L_0000029013709580 .concat8 [ 1 1 0 0], L_000002901364d910, L_000002901364dbb0;
S_00000290134269c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002901342d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002901364cfe0 .functor NOT 1, L_000002901364d440, C4<0>, C4<0>, C4<0>;
L_000002901364d4b0 .functor AND 1, L_000002901364e1d0, L_000002901364cfe0, C4<1>, C4<1>;
L_000002901364e160 .functor OR 1, L_000002901364dc90, L_000002901364d4b0, C4<0>, C4<0>;
L_000002901364d0c0 .functor NOT 1, v00000290136dd9b0_0, C4<0>, C4<0>, C4<0>;
L_000002901364d520 .functor AND 1, L_000002901364e160, L_000002901364d0c0, C4<1>, C4<1>;
L_000002901364d130 .functor OR 1, L_000002901364dc90, L_000002901364d440, C4<0>, C4<0>;
L_000002901364d1a0 .functor NOT 1, v00000290136dd9b0_0, C4<0>, C4<0>, C4<0>;
L_000002901364e5c0 .functor AND 1, L_000002901364d130, L_000002901364d1a0, C4<1>, C4<1>;
v0000029013666a60_0 .net "EX1_is_oper2_immed", 0 0, v00000290136dd9b0_0;  alias, 1 drivers
v0000029013668400_0 .net *"_ivl_11", 0 0, L_000002901364d520;  1 drivers
v0000029013667c80_0 .net *"_ivl_16", 0 0, L_000002901364d130;  1 drivers
v0000029013668680_0 .net *"_ivl_17", 0 0, L_000002901364d1a0;  1 drivers
v0000029013666e20_0 .net *"_ivl_2", 0 0, L_000002901364cfe0;  1 drivers
v0000029013666b00_0 .net *"_ivl_20", 0 0, L_000002901364e5c0;  1 drivers
v0000029013666ba0_0 .net *"_ivl_5", 0 0, L_000002901364d4b0;  1 drivers
v0000029013666ec0_0 .net *"_ivl_7", 0 0, L_000002901364e160;  1 drivers
v0000029013666f60_0 .net *"_ivl_8", 0 0, L_000002901364d0c0;  1 drivers
v0000029013667d20_0 .net "alu_selB", 1 0, L_000002901370db80;  alias, 1 drivers
v0000029013667140_0 .net "exhaz", 0 0, L_000002901364d440;  alias, 1 drivers
v00000290136671e0_0 .net "idhaz", 0 0, L_000002901364dc90;  alias, 1 drivers
v0000029013667280_0 .net "memhaz", 0 0, L_000002901364e1d0;  alias, 1 drivers
L_000002901370db80 .concat8 [ 1 1 0 0], L_000002901364d520, L_000002901364e5c0;
S_0000029013426b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002901342d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002901364e550 .functor NOT 1, L_000002901364d440, C4<0>, C4<0>, C4<0>;
L_000002901364e6a0 .functor AND 1, L_000002901364e1d0, L_000002901364e550, C4<1>, C4<1>;
L_000002901364e470 .functor OR 1, L_000002901364dc90, L_000002901364e6a0, C4<0>, C4<0>;
L_000002901364e4e0 .functor OR 1, L_000002901364dc90, L_000002901364d440, C4<0>, C4<0>;
v0000029013667320_0 .net *"_ivl_12", 0 0, L_000002901364e4e0;  1 drivers
v00000290136673c0_0 .net *"_ivl_2", 0 0, L_000002901364e550;  1 drivers
v0000029013667460_0 .net *"_ivl_5", 0 0, L_000002901364e6a0;  1 drivers
v0000029013667dc0_0 .net *"_ivl_7", 0 0, L_000002901364e470;  1 drivers
v0000029013667500_0 .net "exhaz", 0 0, L_000002901364d440;  alias, 1 drivers
v00000290136675a0_0 .net "idhaz", 0 0, L_000002901364dc90;  alias, 1 drivers
v00000290135f3570_0 .net "memhaz", 0 0, L_000002901364e1d0;  alias, 1 drivers
v00000290135f1ef0_0 .net "store_rs2_forward", 1 0, L_000002901370d900;  alias, 1 drivers
L_000002901370d900 .concat8 [ 1 1 0 0], L_000002901364e470, L_000002901364e4e0;
S_0000029013499aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000002901342d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000290135f3bb0_0 .net "EX_ALU_OUT", 31 0, L_000002901370f840;  alias, 1 drivers
v00000290135f2f30_0 .net "EX_memread", 0 0, v00000290136e1650_0;  alias, 1 drivers
v00000290135cd790_0 .net "EX_memwrite", 0 0, v00000290136e1010_0;  alias, 1 drivers
v00000290135cd830_0 .net "EX_opcode", 11 0, v00000290136e1330_0;  alias, 1 drivers
v00000290136cdbd0_0 .net "EX_rd_ind", 4 0, v00000290136e0430_0;  alias, 1 drivers
v00000290136cecb0_0 .net "EX_rd_indzero", 0 0, L_0000029013784270;  1 drivers
v00000290136cf2f0_0 .net "EX_regwrite", 0 0, v00000290136e10b0_0;  alias, 1 drivers
v00000290136cf250_0 .net "EX_rs2_out", 31 0, v00000290136e0d90_0;  alias, 1 drivers
v00000290136cec10_0 .var "MEM_ALU_OUT", 31 0;
v00000290136ce030_0 .var "MEM_memread", 0 0;
v00000290136cf610_0 .var "MEM_memwrite", 0 0;
v00000290136cf6b0_0 .var "MEM_opcode", 11 0;
v00000290136cf430_0 .var "MEM_rd_ind", 4 0;
v00000290136ce170_0 .var "MEM_rd_indzero", 0 0;
v00000290136cf750_0 .var "MEM_regwrite", 0 0;
v00000290136cedf0_0 .var "MEM_rs2", 31 0;
v00000290136cfbb0_0 .net "clk", 0 0, L_000002901372d180;  1 drivers
v00000290136cdc70_0 .net "rst", 0 0, v0000029013709080_0;  alias, 1 drivers
E_000002901366adf0 .event posedge, v00000290136cdc70_0, v00000290136cfbb0_0;
S_0000029013499c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002901342d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000029013481490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000290134814c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029013481500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029013481538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029013481570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000290134815a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000290134815e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029013481618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029013481650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029013481688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000290134816c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000290134816f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029013481730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029013481768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000290134817a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000290134817d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029013481810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029013481848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029013481880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000290134818b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000290134818f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029013481928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029013481960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029013481998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000290134819d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002901372c000 .functor XOR 1, L_000002901372beb0, v00000290136e1790_0, C4<0>, C4<0>;
L_000002901372cfc0 .functor NOT 1, L_000002901372c000, C4<0>, C4<0>, C4<0>;
L_000002901372d030 .functor OR 1, v0000029013709080_0, L_000002901372cfc0, C4<0>, C4<0>;
L_000002901372d1f0 .functor NOT 1, L_000002901372d030, C4<0>, C4<0>, C4<0>;
v00000290136d22c0_0 .net "ALU_OP", 3 0, v00000290136d3440_0;  1 drivers
v00000290136d29a0_0 .net "BranchDecision", 0 0, L_000002901372beb0;  1 drivers
v00000290136d3c60_0 .net "CF", 0 0, v00000290136d2f40_0;  1 drivers
v00000290136d3ee0_0 .net "EX_opcode", 11 0, v00000290136e1330_0;  alias, 1 drivers
v00000290136d34e0_0 .net "Wrong_prediction", 0 0, L_000002901372d1f0;  alias, 1 drivers
v00000290136d3f80_0 .net "ZF", 0 0, L_000002901372b9e0;  1 drivers
L_0000029013730ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000290136d1be0_0 .net/2u *"_ivl_0", 31 0, L_0000029013730ce8;  1 drivers
v00000290136d2fe0_0 .net *"_ivl_11", 0 0, L_000002901372d030;  1 drivers
v00000290136d40c0_0 .net *"_ivl_2", 31 0, L_000002901370f700;  1 drivers
v00000290136d2180_0 .net *"_ivl_6", 0 0, L_000002901372c000;  1 drivers
v00000290136d3300_0 .net *"_ivl_8", 0 0, L_000002901372cfc0;  1 drivers
v00000290136d2400_0 .net "alu_out", 31 0, L_000002901370f840;  alias, 1 drivers
v00000290136d24a0_0 .net "alu_outw", 31 0, v00000290136d42a0_0;  1 drivers
v00000290136d39e0_0 .net "is_beq", 0 0, v00000290136e06b0_0;  alias, 1 drivers
v00000290136d38a0_0 .net "is_bne", 0 0, v00000290136e0e30_0;  alias, 1 drivers
v00000290136d25e0_0 .net "is_jal", 0 0, v00000290136e0390_0;  alias, 1 drivers
v00000290136d36c0_0 .net "oper1", 31 0, v00000290136e0f70_0;  alias, 1 drivers
v00000290136d2a40_0 .net "oper2", 31 0, v00000290136e1510_0;  alias, 1 drivers
v00000290136d3bc0_0 .net "pc", 31 0, v00000290136e02f0_0;  alias, 1 drivers
v00000290136d1d20_0 .net "predicted", 0 0, v00000290136e1790_0;  alias, 1 drivers
v00000290136d3080_0 .net "rst", 0 0, v0000029013709080_0;  alias, 1 drivers
L_000002901370f700 .arith/sum 32, v00000290136e02f0_0, L_0000029013730ce8;
L_000002901370f840 .functor MUXZ 32, v00000290136d42a0_0, L_000002901370f700, v00000290136e0390_0, C4<>;
S_00000290134e0140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000029013499c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002901372c2a0 .functor AND 1, v00000290136e06b0_0, L_000002901372bd60, C4<1>, C4<1>;
L_000002901372b900 .functor NOT 1, L_000002901372bd60, C4<0>, C4<0>, C4<0>;
L_000002901372be40 .functor AND 1, v00000290136e0e30_0, L_000002901372b900, C4<1>, C4<1>;
L_000002901372beb0 .functor OR 1, L_000002901372c2a0, L_000002901372be40, C4<0>, C4<0>;
v00000290136d2c20_0 .net "BranchDecision", 0 0, L_000002901372beb0;  alias, 1 drivers
v00000290136d1fa0_0 .net *"_ivl_2", 0 0, L_000002901372b900;  1 drivers
v00000290136d2220_0 .net "is_beq", 0 0, v00000290136e06b0_0;  alias, 1 drivers
v00000290136d3940_0 .net "is_beq_taken", 0 0, L_000002901372c2a0;  1 drivers
v00000290136d3800_0 .net "is_bne", 0 0, v00000290136e0e30_0;  alias, 1 drivers
v00000290136d3b20_0 .net "is_bne_taken", 0 0, L_000002901372be40;  1 drivers
v00000290136d2040_0 .net "is_eq", 0 0, L_000002901372bd60;  1 drivers
v00000290136d2900_0 .net "oper1", 31 0, v00000290136e0f70_0;  alias, 1 drivers
v00000290136d3580_0 .net "oper2", 31 0, v00000290136e1510_0;  alias, 1 drivers
S_00000290134e02d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000290134e0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002901372c9a0 .functor XOR 1, L_0000029013710880, L_0000029013710ce0, C4<0>, C4<0>;
L_000002901372c3f0 .functor XOR 1, L_0000029013710d80, L_00000290137109c0, C4<0>, C4<0>;
L_000002901372b820 .functor XOR 1, L_0000029013710e20, L_0000029013710a60, C4<0>, C4<0>;
L_000002901372cd90 .functor XOR 1, L_0000029013710ec0, L_0000029013710f60, C4<0>, C4<0>;
L_000002901372c460 .functor XOR 1, L_0000029013710b00, L_0000029013710920, C4<0>, C4<0>;
L_000002901372cee0 .functor XOR 1, L_0000029013710ba0, L_0000029013710c40, C4<0>, C4<0>;
L_000002901372c690 .functor XOR 1, L_0000029013780c10, L_0000029013781bb0, C4<0>, C4<0>;
L_000002901372caf0 .functor XOR 1, L_0000029013781110, L_0000029013780210, C4<0>, C4<0>;
L_000002901372bba0 .functor XOR 1, L_0000029013780e90, L_00000290137814d0, C4<0>, C4<0>;
L_000002901372c770 .functor XOR 1, L_00000290137820b0, L_0000029013782330, C4<0>, C4<0>;
L_000002901372b580 .functor XOR 1, L_0000029013781d90, L_0000029013781930, C4<0>, C4<0>;
L_000002901372ccb0 .functor XOR 1, L_0000029013780670, L_00000290137805d0, C4<0>, C4<0>;
L_000002901372c310 .functor XOR 1, L_0000029013781cf0, L_0000029013780ad0, C4<0>, C4<0>;
L_000002901372b350 .functor XOR 1, L_0000029013780710, L_0000029013780850, C4<0>, C4<0>;
L_000002901372bf20 .functor XOR 1, L_00000290137812f0, L_00000290137821f0, C4<0>, C4<0>;
L_000002901372bdd0 .functor XOR 1, L_0000029013781e30, L_00000290137823d0, C4<0>, C4<0>;
L_000002901372ca10 .functor XOR 1, L_00000290137802b0, L_00000290137800d0, C4<0>, C4<0>;
L_000002901372c1c0 .functor XOR 1, L_0000029013782290, L_0000029013781c50, C4<0>, C4<0>;
L_000002901372b510 .functor XOR 1, L_00000290137808f0, L_0000029013782010, C4<0>, C4<0>;
L_000002901372ca80 .functor XOR 1, L_00000290137816b0, L_0000029013780b70, C4<0>, C4<0>;
L_000002901372cd20 .functor XOR 1, L_0000029013780170, L_0000029013782470, C4<0>, C4<0>;
L_000002901372bcf0 .functor XOR 1, L_0000029013780350, L_00000290137803f0, C4<0>, C4<0>;
L_000002901372c230 .functor XOR 1, L_000002901377ff90, L_0000029013781750, C4<0>, C4<0>;
L_000002901372b5f0 .functor XOR 1, L_0000029013780490, L_0000029013780fd0, C4<0>, C4<0>;
L_000002901372bf90 .functor XOR 1, L_0000029013781a70, L_0000029013782510, C4<0>, C4<0>;
L_000002901372ce00 .functor XOR 1, L_0000029013780530, L_0000029013781070, C4<0>, C4<0>;
L_000002901372b660 .functor XOR 1, L_00000290137819d0, L_0000029013781390, C4<0>, C4<0>;
L_000002901372b890 .functor XOR 1, L_0000029013781b10, L_0000029013781430, C4<0>, C4<0>;
L_000002901372b3c0 .functor XOR 1, L_0000029013781f70, L_00000290137807b0, C4<0>, C4<0>;
L_000002901372b430 .functor XOR 1, L_0000029013781570, L_00000290137825b0, C4<0>, C4<0>;
L_000002901372b6d0 .functor XOR 1, L_00000290137817f0, L_0000029013780990, C4<0>, C4<0>;
L_000002901372bac0 .functor XOR 1, L_0000029013782650, L_00000290137826f0, C4<0>, C4<0>;
L_000002901372bd60/0/0 .functor OR 1, L_0000029013782150, L_0000029013780030, L_00000290137811b0, L_0000029013781610;
L_000002901372bd60/0/4 .functor OR 1, L_0000029013781890, L_0000029013780a30, L_0000029013780cb0, L_0000029013780d50;
L_000002901372bd60/0/8 .functor OR 1, L_0000029013780df0, L_0000029013780f30, L_0000029013781250, L_0000029013782830;
L_000002901372bd60/0/12 .functor OR 1, L_00000290137830f0, L_0000029013783ff0, L_0000029013784130, L_0000029013784a90;
L_000002901372bd60/0/16 .functor OR 1, L_0000029013783b90, L_00000290137844f0, L_0000029013782e70, L_0000029013782dd0;
L_000002901372bd60/0/20 .functor OR 1, L_0000029013783e10, L_0000029013783eb0, L_00000290137841d0, L_0000029013784590;
L_000002901372bd60/0/24 .functor OR 1, L_00000290137832d0, L_0000029013784e50, L_00000290137828d0, L_0000029013783f50;
L_000002901372bd60/0/28 .functor OR 1, L_00000290137843b0, L_0000029013784090, L_0000029013783690, L_0000029013783cd0;
L_000002901372bd60/1/0 .functor OR 1, L_000002901372bd60/0/0, L_000002901372bd60/0/4, L_000002901372bd60/0/8, L_000002901372bd60/0/12;
L_000002901372bd60/1/4 .functor OR 1, L_000002901372bd60/0/16, L_000002901372bd60/0/20, L_000002901372bd60/0/24, L_000002901372bd60/0/28;
L_000002901372bd60 .functor NOR 1, L_000002901372bd60/1/0, L_000002901372bd60/1/4, C4<0>, C4<0>;
v00000290136ce0d0_0 .net *"_ivl_0", 0 0, L_000002901372c9a0;  1 drivers
v00000290136cfa70_0 .net *"_ivl_101", 0 0, L_00000290137800d0;  1 drivers
v00000290136ced50_0 .net *"_ivl_102", 0 0, L_000002901372c1c0;  1 drivers
v00000290136ce210_0 .net *"_ivl_105", 0 0, L_0000029013782290;  1 drivers
v00000290136cfc50_0 .net *"_ivl_107", 0 0, L_0000029013781c50;  1 drivers
v00000290136cf7f0_0 .net *"_ivl_108", 0 0, L_000002901372b510;  1 drivers
v00000290136d0010_0 .net *"_ivl_11", 0 0, L_00000290137109c0;  1 drivers
v00000290136cddb0_0 .net *"_ivl_111", 0 0, L_00000290137808f0;  1 drivers
v00000290136cf390_0 .net *"_ivl_113", 0 0, L_0000029013782010;  1 drivers
v00000290136cf890_0 .net *"_ivl_114", 0 0, L_000002901372ca80;  1 drivers
v00000290136cff70_0 .net *"_ivl_117", 0 0, L_00000290137816b0;  1 drivers
v00000290136cfd90_0 .net *"_ivl_119", 0 0, L_0000029013780b70;  1 drivers
v00000290136cf930_0 .net *"_ivl_12", 0 0, L_000002901372b820;  1 drivers
v00000290136cdd10_0 .net *"_ivl_120", 0 0, L_000002901372cd20;  1 drivers
v00000290136d0290_0 .net *"_ivl_123", 0 0, L_0000029013780170;  1 drivers
v00000290136cf9d0_0 .net *"_ivl_125", 0 0, L_0000029013782470;  1 drivers
v00000290136cf4d0_0 .net *"_ivl_126", 0 0, L_000002901372bcf0;  1 drivers
v00000290136cfb10_0 .net *"_ivl_129", 0 0, L_0000029013780350;  1 drivers
v00000290136cef30_0 .net *"_ivl_131", 0 0, L_00000290137803f0;  1 drivers
v00000290136cfcf0_0 .net *"_ivl_132", 0 0, L_000002901372c230;  1 drivers
v00000290136cde50_0 .net *"_ivl_135", 0 0, L_000002901377ff90;  1 drivers
v00000290136d00b0_0 .net *"_ivl_137", 0 0, L_0000029013781750;  1 drivers
v00000290136cf070_0 .net *"_ivl_138", 0 0, L_000002901372b5f0;  1 drivers
v00000290136cfe30_0 .net *"_ivl_141", 0 0, L_0000029013780490;  1 drivers
v00000290136cdef0_0 .net *"_ivl_143", 0 0, L_0000029013780fd0;  1 drivers
v00000290136cdf90_0 .net *"_ivl_144", 0 0, L_000002901372bf90;  1 drivers
v00000290136ce670_0 .net *"_ivl_147", 0 0, L_0000029013781a70;  1 drivers
v00000290136cefd0_0 .net *"_ivl_149", 0 0, L_0000029013782510;  1 drivers
v00000290136cf570_0 .net *"_ivl_15", 0 0, L_0000029013710e20;  1 drivers
v00000290136cead0_0 .net *"_ivl_150", 0 0, L_000002901372ce00;  1 drivers
v00000290136cfed0_0 .net *"_ivl_153", 0 0, L_0000029013780530;  1 drivers
v00000290136d0150_0 .net *"_ivl_155", 0 0, L_0000029013781070;  1 drivers
v00000290136ce2b0_0 .net *"_ivl_156", 0 0, L_000002901372b660;  1 drivers
v00000290136ce350_0 .net *"_ivl_159", 0 0, L_00000290137819d0;  1 drivers
v00000290136ce3f0_0 .net *"_ivl_161", 0 0, L_0000029013781390;  1 drivers
v00000290136d01f0_0 .net *"_ivl_162", 0 0, L_000002901372b890;  1 drivers
v00000290136cdb30_0 .net *"_ivl_165", 0 0, L_0000029013781b10;  1 drivers
v00000290136ce530_0 .net *"_ivl_167", 0 0, L_0000029013781430;  1 drivers
v00000290136ce490_0 .net *"_ivl_168", 0 0, L_000002901372b3c0;  1 drivers
v00000290136ce5d0_0 .net *"_ivl_17", 0 0, L_0000029013710a60;  1 drivers
v00000290136ce710_0 .net *"_ivl_171", 0 0, L_0000029013781f70;  1 drivers
v00000290136ce7b0_0 .net *"_ivl_173", 0 0, L_00000290137807b0;  1 drivers
v00000290136ce850_0 .net *"_ivl_174", 0 0, L_000002901372b430;  1 drivers
v00000290136cf110_0 .net *"_ivl_177", 0 0, L_0000029013781570;  1 drivers
v00000290136ce8f0_0 .net *"_ivl_179", 0 0, L_00000290137825b0;  1 drivers
v00000290136ce990_0 .net *"_ivl_18", 0 0, L_000002901372cd90;  1 drivers
v00000290136cea30_0 .net *"_ivl_180", 0 0, L_000002901372b6d0;  1 drivers
v00000290136ceb70_0 .net *"_ivl_183", 0 0, L_00000290137817f0;  1 drivers
v00000290136cf1b0_0 .net *"_ivl_185", 0 0, L_0000029013780990;  1 drivers
v00000290136d0470_0 .net *"_ivl_186", 0 0, L_000002901372bac0;  1 drivers
v00000290136d0a10_0 .net *"_ivl_190", 0 0, L_0000029013782650;  1 drivers
v00000290136d1730_0 .net *"_ivl_192", 0 0, L_00000290137826f0;  1 drivers
v00000290136d0510_0 .net *"_ivl_194", 0 0, L_0000029013782150;  1 drivers
v00000290136d06f0_0 .net *"_ivl_196", 0 0, L_0000029013780030;  1 drivers
v00000290136d08d0_0 .net *"_ivl_198", 0 0, L_00000290137811b0;  1 drivers
v00000290136d05b0_0 .net *"_ivl_200", 0 0, L_0000029013781610;  1 drivers
v00000290136d0790_0 .net *"_ivl_202", 0 0, L_0000029013781890;  1 drivers
v00000290136d1550_0 .net *"_ivl_204", 0 0, L_0000029013780a30;  1 drivers
v00000290136d0650_0 .net *"_ivl_206", 0 0, L_0000029013780cb0;  1 drivers
v00000290136d1050_0 .net *"_ivl_208", 0 0, L_0000029013780d50;  1 drivers
v00000290136d0830_0 .net *"_ivl_21", 0 0, L_0000029013710ec0;  1 drivers
v00000290136d0c90_0 .net *"_ivl_210", 0 0, L_0000029013780df0;  1 drivers
v00000290136d12d0_0 .net *"_ivl_212", 0 0, L_0000029013780f30;  1 drivers
v00000290136d1870_0 .net *"_ivl_214", 0 0, L_0000029013781250;  1 drivers
v00000290136d0970_0 .net *"_ivl_216", 0 0, L_0000029013782830;  1 drivers
v00000290136d10f0_0 .net *"_ivl_218", 0 0, L_00000290137830f0;  1 drivers
v00000290136d0ab0_0 .net *"_ivl_220", 0 0, L_0000029013783ff0;  1 drivers
v00000290136d17d0_0 .net *"_ivl_222", 0 0, L_0000029013784130;  1 drivers
v00000290136d0b50_0 .net *"_ivl_224", 0 0, L_0000029013784a90;  1 drivers
v00000290136d0bf0_0 .net *"_ivl_226", 0 0, L_0000029013783b90;  1 drivers
v00000290136d1230_0 .net *"_ivl_228", 0 0, L_00000290137844f0;  1 drivers
v00000290136d0dd0_0 .net *"_ivl_23", 0 0, L_0000029013710f60;  1 drivers
v00000290136d0d30_0 .net *"_ivl_230", 0 0, L_0000029013782e70;  1 drivers
v00000290136d0fb0_0 .net *"_ivl_232", 0 0, L_0000029013782dd0;  1 drivers
v00000290136d1190_0 .net *"_ivl_234", 0 0, L_0000029013783e10;  1 drivers
v00000290136d0e70_0 .net *"_ivl_236", 0 0, L_0000029013783eb0;  1 drivers
v00000290136d1370_0 .net *"_ivl_238", 0 0, L_00000290137841d0;  1 drivers
v00000290136d0f10_0 .net *"_ivl_24", 0 0, L_000002901372c460;  1 drivers
v00000290136d0330_0 .net *"_ivl_240", 0 0, L_0000029013784590;  1 drivers
v00000290136d1410_0 .net *"_ivl_242", 0 0, L_00000290137832d0;  1 drivers
v00000290136d14b0_0 .net *"_ivl_244", 0 0, L_0000029013784e50;  1 drivers
v00000290136d15f0_0 .net *"_ivl_246", 0 0, L_00000290137828d0;  1 drivers
v00000290136d1690_0 .net *"_ivl_248", 0 0, L_0000029013783f50;  1 drivers
v00000290136d1910_0 .net *"_ivl_250", 0 0, L_00000290137843b0;  1 drivers
v00000290136d19b0_0 .net *"_ivl_252", 0 0, L_0000029013784090;  1 drivers
v00000290136d03d0_0 .net *"_ivl_254", 0 0, L_0000029013783690;  1 drivers
v00000290135f2cb0_0 .net *"_ivl_256", 0 0, L_0000029013783cd0;  1 drivers
v00000290136d43e0_0 .net *"_ivl_27", 0 0, L_0000029013710b00;  1 drivers
v00000290136d4de0_0 .net *"_ivl_29", 0 0, L_0000029013710920;  1 drivers
v00000290136d4e80_0 .net *"_ivl_3", 0 0, L_0000029013710880;  1 drivers
v00000290136d54c0_0 .net *"_ivl_30", 0 0, L_000002901372cee0;  1 drivers
v00000290136d47a0_0 .net *"_ivl_33", 0 0, L_0000029013710ba0;  1 drivers
v00000290136d4660_0 .net *"_ivl_35", 0 0, L_0000029013710c40;  1 drivers
v00000290136d5100_0 .net *"_ivl_36", 0 0, L_000002901372c690;  1 drivers
v00000290136d48e0_0 .net *"_ivl_39", 0 0, L_0000029013780c10;  1 drivers
v00000290136d5880_0 .net *"_ivl_41", 0 0, L_0000029013781bb0;  1 drivers
v00000290136d5060_0 .net *"_ivl_42", 0 0, L_000002901372caf0;  1 drivers
v00000290136d4ca0_0 .net *"_ivl_45", 0 0, L_0000029013781110;  1 drivers
v00000290136d45c0_0 .net *"_ivl_47", 0 0, L_0000029013780210;  1 drivers
v00000290136d57e0_0 .net *"_ivl_48", 0 0, L_000002901372bba0;  1 drivers
v00000290136d4b60_0 .net *"_ivl_5", 0 0, L_0000029013710ce0;  1 drivers
v00000290136d4c00_0 .net *"_ivl_51", 0 0, L_0000029013780e90;  1 drivers
v00000290136d5420_0 .net *"_ivl_53", 0 0, L_00000290137814d0;  1 drivers
v00000290136d5920_0 .net *"_ivl_54", 0 0, L_000002901372c770;  1 drivers
v00000290136d56a0_0 .net *"_ivl_57", 0 0, L_00000290137820b0;  1 drivers
v00000290136d5380_0 .net *"_ivl_59", 0 0, L_0000029013782330;  1 drivers
v00000290136d4480_0 .net *"_ivl_6", 0 0, L_000002901372c3f0;  1 drivers
v00000290136d59c0_0 .net *"_ivl_60", 0 0, L_000002901372b580;  1 drivers
v00000290136d4700_0 .net *"_ivl_63", 0 0, L_0000029013781d90;  1 drivers
v00000290136d4d40_0 .net *"_ivl_65", 0 0, L_0000029013781930;  1 drivers
v00000290136d4f20_0 .net *"_ivl_66", 0 0, L_000002901372ccb0;  1 drivers
v00000290136d4840_0 .net *"_ivl_69", 0 0, L_0000029013780670;  1 drivers
v00000290136d4fc0_0 .net *"_ivl_71", 0 0, L_00000290137805d0;  1 drivers
v00000290136d5560_0 .net *"_ivl_72", 0 0, L_000002901372c310;  1 drivers
v00000290136d51a0_0 .net *"_ivl_75", 0 0, L_0000029013781cf0;  1 drivers
v00000290136d5240_0 .net *"_ivl_77", 0 0, L_0000029013780ad0;  1 drivers
v00000290136d5740_0 .net *"_ivl_78", 0 0, L_000002901372b350;  1 drivers
v00000290136d52e0_0 .net *"_ivl_81", 0 0, L_0000029013780710;  1 drivers
v00000290136d5600_0 .net *"_ivl_83", 0 0, L_0000029013780850;  1 drivers
v00000290136d4980_0 .net *"_ivl_84", 0 0, L_000002901372bf20;  1 drivers
v00000290136d4340_0 .net *"_ivl_87", 0 0, L_00000290137812f0;  1 drivers
v00000290136d4520_0 .net *"_ivl_89", 0 0, L_00000290137821f0;  1 drivers
v00000290136d4a20_0 .net *"_ivl_9", 0 0, L_0000029013710d80;  1 drivers
v00000290136d4ac0_0 .net *"_ivl_90", 0 0, L_000002901372bdd0;  1 drivers
v00000290136d2e00_0 .net *"_ivl_93", 0 0, L_0000029013781e30;  1 drivers
v00000290136d2ea0_0 .net *"_ivl_95", 0 0, L_00000290137823d0;  1 drivers
v00000290136d3a80_0 .net *"_ivl_96", 0 0, L_000002901372ca10;  1 drivers
v00000290136d2360_0 .net *"_ivl_99", 0 0, L_00000290137802b0;  1 drivers
v00000290136d20e0_0 .net "a", 31 0, v00000290136e0f70_0;  alias, 1 drivers
v00000290136d33a0_0 .net "b", 31 0, v00000290136e1510_0;  alias, 1 drivers
v00000290136d2540_0 .net "out", 0 0, L_000002901372bd60;  alias, 1 drivers
v00000290136d2cc0_0 .net "temp", 31 0, L_0000029013781ed0;  1 drivers
L_0000029013710880 .part v00000290136e0f70_0, 0, 1;
L_0000029013710ce0 .part v00000290136e1510_0, 0, 1;
L_0000029013710d80 .part v00000290136e0f70_0, 1, 1;
L_00000290137109c0 .part v00000290136e1510_0, 1, 1;
L_0000029013710e20 .part v00000290136e0f70_0, 2, 1;
L_0000029013710a60 .part v00000290136e1510_0, 2, 1;
L_0000029013710ec0 .part v00000290136e0f70_0, 3, 1;
L_0000029013710f60 .part v00000290136e1510_0, 3, 1;
L_0000029013710b00 .part v00000290136e0f70_0, 4, 1;
L_0000029013710920 .part v00000290136e1510_0, 4, 1;
L_0000029013710ba0 .part v00000290136e0f70_0, 5, 1;
L_0000029013710c40 .part v00000290136e1510_0, 5, 1;
L_0000029013780c10 .part v00000290136e0f70_0, 6, 1;
L_0000029013781bb0 .part v00000290136e1510_0, 6, 1;
L_0000029013781110 .part v00000290136e0f70_0, 7, 1;
L_0000029013780210 .part v00000290136e1510_0, 7, 1;
L_0000029013780e90 .part v00000290136e0f70_0, 8, 1;
L_00000290137814d0 .part v00000290136e1510_0, 8, 1;
L_00000290137820b0 .part v00000290136e0f70_0, 9, 1;
L_0000029013782330 .part v00000290136e1510_0, 9, 1;
L_0000029013781d90 .part v00000290136e0f70_0, 10, 1;
L_0000029013781930 .part v00000290136e1510_0, 10, 1;
L_0000029013780670 .part v00000290136e0f70_0, 11, 1;
L_00000290137805d0 .part v00000290136e1510_0, 11, 1;
L_0000029013781cf0 .part v00000290136e0f70_0, 12, 1;
L_0000029013780ad0 .part v00000290136e1510_0, 12, 1;
L_0000029013780710 .part v00000290136e0f70_0, 13, 1;
L_0000029013780850 .part v00000290136e1510_0, 13, 1;
L_00000290137812f0 .part v00000290136e0f70_0, 14, 1;
L_00000290137821f0 .part v00000290136e1510_0, 14, 1;
L_0000029013781e30 .part v00000290136e0f70_0, 15, 1;
L_00000290137823d0 .part v00000290136e1510_0, 15, 1;
L_00000290137802b0 .part v00000290136e0f70_0, 16, 1;
L_00000290137800d0 .part v00000290136e1510_0, 16, 1;
L_0000029013782290 .part v00000290136e0f70_0, 17, 1;
L_0000029013781c50 .part v00000290136e1510_0, 17, 1;
L_00000290137808f0 .part v00000290136e0f70_0, 18, 1;
L_0000029013782010 .part v00000290136e1510_0, 18, 1;
L_00000290137816b0 .part v00000290136e0f70_0, 19, 1;
L_0000029013780b70 .part v00000290136e1510_0, 19, 1;
L_0000029013780170 .part v00000290136e0f70_0, 20, 1;
L_0000029013782470 .part v00000290136e1510_0, 20, 1;
L_0000029013780350 .part v00000290136e0f70_0, 21, 1;
L_00000290137803f0 .part v00000290136e1510_0, 21, 1;
L_000002901377ff90 .part v00000290136e0f70_0, 22, 1;
L_0000029013781750 .part v00000290136e1510_0, 22, 1;
L_0000029013780490 .part v00000290136e0f70_0, 23, 1;
L_0000029013780fd0 .part v00000290136e1510_0, 23, 1;
L_0000029013781a70 .part v00000290136e0f70_0, 24, 1;
L_0000029013782510 .part v00000290136e1510_0, 24, 1;
L_0000029013780530 .part v00000290136e0f70_0, 25, 1;
L_0000029013781070 .part v00000290136e1510_0, 25, 1;
L_00000290137819d0 .part v00000290136e0f70_0, 26, 1;
L_0000029013781390 .part v00000290136e1510_0, 26, 1;
L_0000029013781b10 .part v00000290136e0f70_0, 27, 1;
L_0000029013781430 .part v00000290136e1510_0, 27, 1;
L_0000029013781f70 .part v00000290136e0f70_0, 28, 1;
L_00000290137807b0 .part v00000290136e1510_0, 28, 1;
L_0000029013781570 .part v00000290136e0f70_0, 29, 1;
L_00000290137825b0 .part v00000290136e1510_0, 29, 1;
L_00000290137817f0 .part v00000290136e0f70_0, 30, 1;
L_0000029013780990 .part v00000290136e1510_0, 30, 1;
LS_0000029013781ed0_0_0 .concat8 [ 1 1 1 1], L_000002901372c9a0, L_000002901372c3f0, L_000002901372b820, L_000002901372cd90;
LS_0000029013781ed0_0_4 .concat8 [ 1 1 1 1], L_000002901372c460, L_000002901372cee0, L_000002901372c690, L_000002901372caf0;
LS_0000029013781ed0_0_8 .concat8 [ 1 1 1 1], L_000002901372bba0, L_000002901372c770, L_000002901372b580, L_000002901372ccb0;
LS_0000029013781ed0_0_12 .concat8 [ 1 1 1 1], L_000002901372c310, L_000002901372b350, L_000002901372bf20, L_000002901372bdd0;
LS_0000029013781ed0_0_16 .concat8 [ 1 1 1 1], L_000002901372ca10, L_000002901372c1c0, L_000002901372b510, L_000002901372ca80;
LS_0000029013781ed0_0_20 .concat8 [ 1 1 1 1], L_000002901372cd20, L_000002901372bcf0, L_000002901372c230, L_000002901372b5f0;
LS_0000029013781ed0_0_24 .concat8 [ 1 1 1 1], L_000002901372bf90, L_000002901372ce00, L_000002901372b660, L_000002901372b890;
LS_0000029013781ed0_0_28 .concat8 [ 1 1 1 1], L_000002901372b3c0, L_000002901372b430, L_000002901372b6d0, L_000002901372bac0;
LS_0000029013781ed0_1_0 .concat8 [ 4 4 4 4], LS_0000029013781ed0_0_0, LS_0000029013781ed0_0_4, LS_0000029013781ed0_0_8, LS_0000029013781ed0_0_12;
LS_0000029013781ed0_1_4 .concat8 [ 4 4 4 4], LS_0000029013781ed0_0_16, LS_0000029013781ed0_0_20, LS_0000029013781ed0_0_24, LS_0000029013781ed0_0_28;
L_0000029013781ed0 .concat8 [ 16 16 0 0], LS_0000029013781ed0_1_0, LS_0000029013781ed0_1_4;
L_0000029013782650 .part v00000290136e0f70_0, 31, 1;
L_00000290137826f0 .part v00000290136e1510_0, 31, 1;
L_0000029013782150 .part L_0000029013781ed0, 0, 1;
L_0000029013780030 .part L_0000029013781ed0, 1, 1;
L_00000290137811b0 .part L_0000029013781ed0, 2, 1;
L_0000029013781610 .part L_0000029013781ed0, 3, 1;
L_0000029013781890 .part L_0000029013781ed0, 4, 1;
L_0000029013780a30 .part L_0000029013781ed0, 5, 1;
L_0000029013780cb0 .part L_0000029013781ed0, 6, 1;
L_0000029013780d50 .part L_0000029013781ed0, 7, 1;
L_0000029013780df0 .part L_0000029013781ed0, 8, 1;
L_0000029013780f30 .part L_0000029013781ed0, 9, 1;
L_0000029013781250 .part L_0000029013781ed0, 10, 1;
L_0000029013782830 .part L_0000029013781ed0, 11, 1;
L_00000290137830f0 .part L_0000029013781ed0, 12, 1;
L_0000029013783ff0 .part L_0000029013781ed0, 13, 1;
L_0000029013784130 .part L_0000029013781ed0, 14, 1;
L_0000029013784a90 .part L_0000029013781ed0, 15, 1;
L_0000029013783b90 .part L_0000029013781ed0, 16, 1;
L_00000290137844f0 .part L_0000029013781ed0, 17, 1;
L_0000029013782e70 .part L_0000029013781ed0, 18, 1;
L_0000029013782dd0 .part L_0000029013781ed0, 19, 1;
L_0000029013783e10 .part L_0000029013781ed0, 20, 1;
L_0000029013783eb0 .part L_0000029013781ed0, 21, 1;
L_00000290137841d0 .part L_0000029013781ed0, 22, 1;
L_0000029013784590 .part L_0000029013781ed0, 23, 1;
L_00000290137832d0 .part L_0000029013781ed0, 24, 1;
L_0000029013784e50 .part L_0000029013781ed0, 25, 1;
L_00000290137828d0 .part L_0000029013781ed0, 26, 1;
L_0000029013783f50 .part L_0000029013781ed0, 27, 1;
L_00000290137843b0 .part L_0000029013781ed0, 28, 1;
L_0000029013784090 .part L_0000029013781ed0, 29, 1;
L_0000029013783690 .part L_0000029013781ed0, 30, 1;
L_0000029013783cd0 .part L_0000029013781ed0, 31, 1;
S_0000029013498200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000029013499c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002901366b530 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002901372b9e0 .functor NOT 1, L_000002901370e940, C4<0>, C4<0>, C4<0>;
v00000290136d1b40_0 .net "A", 31 0, v00000290136e0f70_0;  alias, 1 drivers
v00000290136d1dc0_0 .net "ALUOP", 3 0, v00000290136d3440_0;  alias, 1 drivers
v00000290136d2ae0_0 .net "B", 31 0, v00000290136e1510_0;  alias, 1 drivers
v00000290136d2f40_0 .var "CF", 0 0;
v00000290136d3260_0 .net "ZF", 0 0, L_000002901372b9e0;  alias, 1 drivers
v00000290136d1c80_0 .net *"_ivl_1", 0 0, L_000002901370e940;  1 drivers
v00000290136d42a0_0 .var "res", 31 0;
E_000002901366b6f0 .event anyedge, v00000290136d1dc0_0, v00000290136d20e0_0, v00000290136d33a0_0, v00000290136d2f40_0;
L_000002901370e940 .reduce/or v00000290136d42a0_0;
S_0000029013498390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000029013499c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000290136d6300 .param/l "add" 0 9 6, C4<000000100000>;
P_00000290136d6338 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000290136d6370 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000290136d63a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000290136d63e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000290136d6418 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000290136d6450 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000290136d6488 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000290136d64c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000290136d64f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000290136d6530 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000290136d6568 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000290136d65a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000290136d65d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000290136d6610 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000290136d6648 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000290136d6680 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000290136d66b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000290136d66f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000290136d6728 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000290136d6760 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000290136d6798 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000290136d67d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000290136d6808 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000290136d6840 .param/l "xori" 0 9 12, C4<001110000000>;
v00000290136d3440_0 .var "ALU_OP", 3 0;
v00000290136d3da0_0 .net "opcode", 11 0, v00000290136e1330_0;  alias, 1 drivers
E_000002901366b7f0 .event anyedge, v00000290135cd830_0;
S_00000290134dd8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002901342d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000290136df350_0 .net "EX1_forward_to_B", 31 0, v00000290136df490_0;  alias, 1 drivers
v00000290136ddf50_0 .net "EX_PFC", 31 0, v00000290136df5d0_0;  alias, 1 drivers
v00000290136dda50_0 .net "EX_PFC_to_IF", 31 0, L_000002901370f5c0;  alias, 1 drivers
v00000290136df530_0 .net "alu_selA", 1 0, L_0000029013709580;  alias, 1 drivers
v00000290136df2b0_0 .net "alu_selB", 1 0, L_000002901370db80;  alias, 1 drivers
v00000290136def90_0 .net "ex_haz", 31 0, v00000290136cec10_0;  alias, 1 drivers
v00000290136de450_0 .net "id_haz", 31 0, L_000002901370f840;  alias, 1 drivers
v00000290136ddaf0_0 .net "is_jr", 0 0, v00000290136dfd50_0;  alias, 1 drivers
v00000290136de950_0 .net "mem_haz", 31 0, L_0000029013791cf0;  alias, 1 drivers
v00000290136df710_0 .net "oper1", 31 0, L_0000029013716fa0;  alias, 1 drivers
v00000290136de9f0_0 .net "oper2", 31 0, L_000002901372c5b0;  alias, 1 drivers
v00000290136dee50_0 .net "pc", 31 0, v00000290136df3f0_0;  alias, 1 drivers
v00000290136dfad0_0 .net "rs1", 31 0, v00000290136dfa30_0;  alias, 1 drivers
v00000290136ded10_0 .net "rs2_in", 31 0, v00000290136deef0_0;  alias, 1 drivers
v00000290136df7b0_0 .net "rs2_out", 31 0, L_000002901372c620;  alias, 1 drivers
v00000290136de090_0 .net "store_rs2_forward", 1 0, L_000002901370d900;  alias, 1 drivers
L_000002901370f5c0 .functor MUXZ 32, v00000290136df5d0_0, L_0000029013716fa0, v00000290136dfd50_0, C4<>;
S_00000290134dda30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000290134dd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002901366a970 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000029013715aa0 .functor NOT 1, L_000002901370e580, C4<0>, C4<0>, C4<0>;
L_0000029013715b80 .functor NOT 1, L_000002901370ee40, C4<0>, C4<0>, C4<0>;
L_0000029013715bf0 .functor NOT 1, L_000002901370ea80, C4<0>, C4<0>, C4<0>;
L_0000029013715db0 .functor NOT 1, L_000002901370ec60, C4<0>, C4<0>, C4<0>;
L_0000029013715e20 .functor AND 32, L_0000029013715a30, v00000290136dfa30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029013716050 .functor AND 32, L_0000029013715090, L_0000029013791cf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000290137169f0 .functor OR 32, L_0000029013715e20, L_0000029013716050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029013715f70 .functor AND 32, L_0000029013715d40, v00000290136cec10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029013716f30 .functor OR 32, L_00000290137169f0, L_0000029013715f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029013716ec0 .functor AND 32, L_00000290137168a0, L_000002901370f840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029013716fa0 .functor OR 32, L_0000029013716f30, L_0000029013716ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000290136d3760_0 .net *"_ivl_1", 0 0, L_000002901370e580;  1 drivers
v00000290136d3d00_0 .net *"_ivl_13", 0 0, L_000002901370ea80;  1 drivers
v00000290136d3e40_0 .net *"_ivl_14", 0 0, L_0000029013715bf0;  1 drivers
v00000290136d4160_0 .net *"_ivl_19", 0 0, L_000002901370f480;  1 drivers
v00000290136d4200_0 .net *"_ivl_2", 0 0, L_0000029013715aa0;  1 drivers
v00000290136db590_0 .net *"_ivl_23", 0 0, L_0000029013710100;  1 drivers
v00000290136db4f0_0 .net *"_ivl_27", 0 0, L_000002901370ec60;  1 drivers
v00000290136daf50_0 .net *"_ivl_28", 0 0, L_0000029013715db0;  1 drivers
v00000290136daff0_0 .net *"_ivl_33", 0 0, L_0000029013710560;  1 drivers
v00000290136db630_0 .net *"_ivl_37", 0 0, L_000002901370f980;  1 drivers
v00000290136da7d0_0 .net *"_ivl_40", 31 0, L_0000029013715e20;  1 drivers
v00000290136da4b0_0 .net *"_ivl_42", 31 0, L_0000029013716050;  1 drivers
v00000290136db090_0 .net *"_ivl_44", 31 0, L_00000290137169f0;  1 drivers
v00000290136dab90_0 .net *"_ivl_46", 31 0, L_0000029013715f70;  1 drivers
v00000290136da690_0 .net *"_ivl_48", 31 0, L_0000029013716f30;  1 drivers
v00000290136dad70_0 .net *"_ivl_50", 31 0, L_0000029013716ec0;  1 drivers
v00000290136dae10_0 .net *"_ivl_7", 0 0, L_000002901370ee40;  1 drivers
v00000290136da410_0 .net *"_ivl_8", 0 0, L_0000029013715b80;  1 drivers
v00000290136daa50_0 .net "ina", 31 0, v00000290136dfa30_0;  alias, 1 drivers
v00000290136db270_0 .net "inb", 31 0, L_0000029013791cf0;  alias, 1 drivers
v00000290136daaf0_0 .net "inc", 31 0, v00000290136cec10_0;  alias, 1 drivers
v00000290136daeb0_0 .net "ind", 31 0, L_000002901370f840;  alias, 1 drivers
v00000290136db450_0 .net "out", 31 0, L_0000029013716fa0;  alias, 1 drivers
v00000290136dac30_0 .net "s0", 31 0, L_0000029013715a30;  1 drivers
v00000290136db310_0 .net "s1", 31 0, L_0000029013715090;  1 drivers
v00000290136da550_0 .net "s2", 31 0, L_0000029013715d40;  1 drivers
v00000290136dacd0_0 .net "s3", 31 0, L_00000290137168a0;  1 drivers
v00000290136db3b0_0 .net "sel", 1 0, L_0000029013709580;  alias, 1 drivers
L_000002901370e580 .part L_0000029013709580, 1, 1;
LS_000002901370fd40_0_0 .concat [ 1 1 1 1], L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0;
LS_000002901370fd40_0_4 .concat [ 1 1 1 1], L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0;
LS_000002901370fd40_0_8 .concat [ 1 1 1 1], L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0;
LS_000002901370fd40_0_12 .concat [ 1 1 1 1], L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0;
LS_000002901370fd40_0_16 .concat [ 1 1 1 1], L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0;
LS_000002901370fd40_0_20 .concat [ 1 1 1 1], L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0;
LS_000002901370fd40_0_24 .concat [ 1 1 1 1], L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0;
LS_000002901370fd40_0_28 .concat [ 1 1 1 1], L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0, L_0000029013715aa0;
LS_000002901370fd40_1_0 .concat [ 4 4 4 4], LS_000002901370fd40_0_0, LS_000002901370fd40_0_4, LS_000002901370fd40_0_8, LS_000002901370fd40_0_12;
LS_000002901370fd40_1_4 .concat [ 4 4 4 4], LS_000002901370fd40_0_16, LS_000002901370fd40_0_20, LS_000002901370fd40_0_24, LS_000002901370fd40_0_28;
L_000002901370fd40 .concat [ 16 16 0 0], LS_000002901370fd40_1_0, LS_000002901370fd40_1_4;
L_000002901370ee40 .part L_0000029013709580, 0, 1;
LS_000002901370fde0_0_0 .concat [ 1 1 1 1], L_0000029013715b80, L_0000029013715b80, L_0000029013715b80, L_0000029013715b80;
LS_000002901370fde0_0_4 .concat [ 1 1 1 1], L_0000029013715b80, L_0000029013715b80, L_0000029013715b80, L_0000029013715b80;
LS_000002901370fde0_0_8 .concat [ 1 1 1 1], L_0000029013715b80, L_0000029013715b80, L_0000029013715b80, L_0000029013715b80;
LS_000002901370fde0_0_12 .concat [ 1 1 1 1], L_0000029013715b80, L_0000029013715b80, L_0000029013715b80, L_0000029013715b80;
LS_000002901370fde0_0_16 .concat [ 1 1 1 1], L_0000029013715b80, L_0000029013715b80, L_0000029013715b80, L_0000029013715b80;
LS_000002901370fde0_0_20 .concat [ 1 1 1 1], L_0000029013715b80, L_0000029013715b80, L_0000029013715b80, L_0000029013715b80;
LS_000002901370fde0_0_24 .concat [ 1 1 1 1], L_0000029013715b80, L_0000029013715b80, L_0000029013715b80, L_0000029013715b80;
LS_000002901370fde0_0_28 .concat [ 1 1 1 1], L_0000029013715b80, L_0000029013715b80, L_0000029013715b80, L_0000029013715b80;
LS_000002901370fde0_1_0 .concat [ 4 4 4 4], LS_000002901370fde0_0_0, LS_000002901370fde0_0_4, LS_000002901370fde0_0_8, LS_000002901370fde0_0_12;
LS_000002901370fde0_1_4 .concat [ 4 4 4 4], LS_000002901370fde0_0_16, LS_000002901370fde0_0_20, LS_000002901370fde0_0_24, LS_000002901370fde0_0_28;
L_000002901370fde0 .concat [ 16 16 0 0], LS_000002901370fde0_1_0, LS_000002901370fde0_1_4;
L_000002901370ea80 .part L_0000029013709580, 1, 1;
LS_000002901370fb60_0_0 .concat [ 1 1 1 1], L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0;
LS_000002901370fb60_0_4 .concat [ 1 1 1 1], L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0;
LS_000002901370fb60_0_8 .concat [ 1 1 1 1], L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0;
LS_000002901370fb60_0_12 .concat [ 1 1 1 1], L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0;
LS_000002901370fb60_0_16 .concat [ 1 1 1 1], L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0;
LS_000002901370fb60_0_20 .concat [ 1 1 1 1], L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0;
LS_000002901370fb60_0_24 .concat [ 1 1 1 1], L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0;
LS_000002901370fb60_0_28 .concat [ 1 1 1 1], L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0, L_0000029013715bf0;
LS_000002901370fb60_1_0 .concat [ 4 4 4 4], LS_000002901370fb60_0_0, LS_000002901370fb60_0_4, LS_000002901370fb60_0_8, LS_000002901370fb60_0_12;
LS_000002901370fb60_1_4 .concat [ 4 4 4 4], LS_000002901370fb60_0_16, LS_000002901370fb60_0_20, LS_000002901370fb60_0_24, LS_000002901370fb60_0_28;
L_000002901370fb60 .concat [ 16 16 0 0], LS_000002901370fb60_1_0, LS_000002901370fb60_1_4;
L_000002901370f480 .part L_0000029013709580, 0, 1;
LS_000002901370e260_0_0 .concat [ 1 1 1 1], L_000002901370f480, L_000002901370f480, L_000002901370f480, L_000002901370f480;
LS_000002901370e260_0_4 .concat [ 1 1 1 1], L_000002901370f480, L_000002901370f480, L_000002901370f480, L_000002901370f480;
LS_000002901370e260_0_8 .concat [ 1 1 1 1], L_000002901370f480, L_000002901370f480, L_000002901370f480, L_000002901370f480;
LS_000002901370e260_0_12 .concat [ 1 1 1 1], L_000002901370f480, L_000002901370f480, L_000002901370f480, L_000002901370f480;
LS_000002901370e260_0_16 .concat [ 1 1 1 1], L_000002901370f480, L_000002901370f480, L_000002901370f480, L_000002901370f480;
LS_000002901370e260_0_20 .concat [ 1 1 1 1], L_000002901370f480, L_000002901370f480, L_000002901370f480, L_000002901370f480;
LS_000002901370e260_0_24 .concat [ 1 1 1 1], L_000002901370f480, L_000002901370f480, L_000002901370f480, L_000002901370f480;
LS_000002901370e260_0_28 .concat [ 1 1 1 1], L_000002901370f480, L_000002901370f480, L_000002901370f480, L_000002901370f480;
LS_000002901370e260_1_0 .concat [ 4 4 4 4], LS_000002901370e260_0_0, LS_000002901370e260_0_4, LS_000002901370e260_0_8, LS_000002901370e260_0_12;
LS_000002901370e260_1_4 .concat [ 4 4 4 4], LS_000002901370e260_0_16, LS_000002901370e260_0_20, LS_000002901370e260_0_24, LS_000002901370e260_0_28;
L_000002901370e260 .concat [ 16 16 0 0], LS_000002901370e260_1_0, LS_000002901370e260_1_4;
L_0000029013710100 .part L_0000029013709580, 1, 1;
LS_000002901370ebc0_0_0 .concat [ 1 1 1 1], L_0000029013710100, L_0000029013710100, L_0000029013710100, L_0000029013710100;
LS_000002901370ebc0_0_4 .concat [ 1 1 1 1], L_0000029013710100, L_0000029013710100, L_0000029013710100, L_0000029013710100;
LS_000002901370ebc0_0_8 .concat [ 1 1 1 1], L_0000029013710100, L_0000029013710100, L_0000029013710100, L_0000029013710100;
LS_000002901370ebc0_0_12 .concat [ 1 1 1 1], L_0000029013710100, L_0000029013710100, L_0000029013710100, L_0000029013710100;
LS_000002901370ebc0_0_16 .concat [ 1 1 1 1], L_0000029013710100, L_0000029013710100, L_0000029013710100, L_0000029013710100;
LS_000002901370ebc0_0_20 .concat [ 1 1 1 1], L_0000029013710100, L_0000029013710100, L_0000029013710100, L_0000029013710100;
LS_000002901370ebc0_0_24 .concat [ 1 1 1 1], L_0000029013710100, L_0000029013710100, L_0000029013710100, L_0000029013710100;
LS_000002901370ebc0_0_28 .concat [ 1 1 1 1], L_0000029013710100, L_0000029013710100, L_0000029013710100, L_0000029013710100;
LS_000002901370ebc0_1_0 .concat [ 4 4 4 4], LS_000002901370ebc0_0_0, LS_000002901370ebc0_0_4, LS_000002901370ebc0_0_8, LS_000002901370ebc0_0_12;
LS_000002901370ebc0_1_4 .concat [ 4 4 4 4], LS_000002901370ebc0_0_16, LS_000002901370ebc0_0_20, LS_000002901370ebc0_0_24, LS_000002901370ebc0_0_28;
L_000002901370ebc0 .concat [ 16 16 0 0], LS_000002901370ebc0_1_0, LS_000002901370ebc0_1_4;
L_000002901370ec60 .part L_0000029013709580, 0, 1;
LS_00000290137104c0_0_0 .concat [ 1 1 1 1], L_0000029013715db0, L_0000029013715db0, L_0000029013715db0, L_0000029013715db0;
LS_00000290137104c0_0_4 .concat [ 1 1 1 1], L_0000029013715db0, L_0000029013715db0, L_0000029013715db0, L_0000029013715db0;
LS_00000290137104c0_0_8 .concat [ 1 1 1 1], L_0000029013715db0, L_0000029013715db0, L_0000029013715db0, L_0000029013715db0;
LS_00000290137104c0_0_12 .concat [ 1 1 1 1], L_0000029013715db0, L_0000029013715db0, L_0000029013715db0, L_0000029013715db0;
LS_00000290137104c0_0_16 .concat [ 1 1 1 1], L_0000029013715db0, L_0000029013715db0, L_0000029013715db0, L_0000029013715db0;
LS_00000290137104c0_0_20 .concat [ 1 1 1 1], L_0000029013715db0, L_0000029013715db0, L_0000029013715db0, L_0000029013715db0;
LS_00000290137104c0_0_24 .concat [ 1 1 1 1], L_0000029013715db0, L_0000029013715db0, L_0000029013715db0, L_0000029013715db0;
LS_00000290137104c0_0_28 .concat [ 1 1 1 1], L_0000029013715db0, L_0000029013715db0, L_0000029013715db0, L_0000029013715db0;
LS_00000290137104c0_1_0 .concat [ 4 4 4 4], LS_00000290137104c0_0_0, LS_00000290137104c0_0_4, LS_00000290137104c0_0_8, LS_00000290137104c0_0_12;
LS_00000290137104c0_1_4 .concat [ 4 4 4 4], LS_00000290137104c0_0_16, LS_00000290137104c0_0_20, LS_00000290137104c0_0_24, LS_00000290137104c0_0_28;
L_00000290137104c0 .concat [ 16 16 0 0], LS_00000290137104c0_1_0, LS_00000290137104c0_1_4;
L_0000029013710560 .part L_0000029013709580, 1, 1;
LS_000002901370eee0_0_0 .concat [ 1 1 1 1], L_0000029013710560, L_0000029013710560, L_0000029013710560, L_0000029013710560;
LS_000002901370eee0_0_4 .concat [ 1 1 1 1], L_0000029013710560, L_0000029013710560, L_0000029013710560, L_0000029013710560;
LS_000002901370eee0_0_8 .concat [ 1 1 1 1], L_0000029013710560, L_0000029013710560, L_0000029013710560, L_0000029013710560;
LS_000002901370eee0_0_12 .concat [ 1 1 1 1], L_0000029013710560, L_0000029013710560, L_0000029013710560, L_0000029013710560;
LS_000002901370eee0_0_16 .concat [ 1 1 1 1], L_0000029013710560, L_0000029013710560, L_0000029013710560, L_0000029013710560;
LS_000002901370eee0_0_20 .concat [ 1 1 1 1], L_0000029013710560, L_0000029013710560, L_0000029013710560, L_0000029013710560;
LS_000002901370eee0_0_24 .concat [ 1 1 1 1], L_0000029013710560, L_0000029013710560, L_0000029013710560, L_0000029013710560;
LS_000002901370eee0_0_28 .concat [ 1 1 1 1], L_0000029013710560, L_0000029013710560, L_0000029013710560, L_0000029013710560;
LS_000002901370eee0_1_0 .concat [ 4 4 4 4], LS_000002901370eee0_0_0, LS_000002901370eee0_0_4, LS_000002901370eee0_0_8, LS_000002901370eee0_0_12;
LS_000002901370eee0_1_4 .concat [ 4 4 4 4], LS_000002901370eee0_0_16, LS_000002901370eee0_0_20, LS_000002901370eee0_0_24, LS_000002901370eee0_0_28;
L_000002901370eee0 .concat [ 16 16 0 0], LS_000002901370eee0_1_0, LS_000002901370eee0_1_4;
L_000002901370f980 .part L_0000029013709580, 0, 1;
LS_000002901370f2a0_0_0 .concat [ 1 1 1 1], L_000002901370f980, L_000002901370f980, L_000002901370f980, L_000002901370f980;
LS_000002901370f2a0_0_4 .concat [ 1 1 1 1], L_000002901370f980, L_000002901370f980, L_000002901370f980, L_000002901370f980;
LS_000002901370f2a0_0_8 .concat [ 1 1 1 1], L_000002901370f980, L_000002901370f980, L_000002901370f980, L_000002901370f980;
LS_000002901370f2a0_0_12 .concat [ 1 1 1 1], L_000002901370f980, L_000002901370f980, L_000002901370f980, L_000002901370f980;
LS_000002901370f2a0_0_16 .concat [ 1 1 1 1], L_000002901370f980, L_000002901370f980, L_000002901370f980, L_000002901370f980;
LS_000002901370f2a0_0_20 .concat [ 1 1 1 1], L_000002901370f980, L_000002901370f980, L_000002901370f980, L_000002901370f980;
LS_000002901370f2a0_0_24 .concat [ 1 1 1 1], L_000002901370f980, L_000002901370f980, L_000002901370f980, L_000002901370f980;
LS_000002901370f2a0_0_28 .concat [ 1 1 1 1], L_000002901370f980, L_000002901370f980, L_000002901370f980, L_000002901370f980;
LS_000002901370f2a0_1_0 .concat [ 4 4 4 4], LS_000002901370f2a0_0_0, LS_000002901370f2a0_0_4, LS_000002901370f2a0_0_8, LS_000002901370f2a0_0_12;
LS_000002901370f2a0_1_4 .concat [ 4 4 4 4], LS_000002901370f2a0_0_16, LS_000002901370f2a0_0_20, LS_000002901370f2a0_0_24, LS_000002901370f2a0_0_28;
L_000002901370f2a0 .concat [ 16 16 0 0], LS_000002901370f2a0_1_0, LS_000002901370f2a0_1_4;
S_00000290134d0940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000290134dda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029013715a30 .functor AND 32, L_000002901370fd40, L_000002901370fde0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000290136d3120_0 .net "in1", 31 0, L_000002901370fd40;  1 drivers
v00000290136d1e60_0 .net "in2", 31 0, L_000002901370fde0;  1 drivers
v00000290136d1f00_0 .net "out", 31 0, L_0000029013715a30;  alias, 1 drivers
S_00000290134d0ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000290134dda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029013715090 .functor AND 32, L_000002901370fb60, L_000002901370e260, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000290136d2680_0 .net "in1", 31 0, L_000002901370fb60;  1 drivers
v00000290136d2720_0 .net "in2", 31 0, L_000002901370e260;  1 drivers
v00000290136d27c0_0 .net "out", 31 0, L_0000029013715090;  alias, 1 drivers
S_000002901347c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000290134dda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029013715d40 .functor AND 32, L_000002901370ebc0, L_00000290137104c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000290136d3620_0 .net "in1", 31 0, L_000002901370ebc0;  1 drivers
v00000290136d2860_0 .net "in2", 31 0, L_00000290137104c0;  1 drivers
v00000290136d4020_0 .net "out", 31 0, L_0000029013715d40;  alias, 1 drivers
S_00000290136d73c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000290134dda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000290137168a0 .functor AND 32, L_000002901370eee0, L_000002901370f2a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000290136d2d60_0 .net "in1", 31 0, L_000002901370eee0;  1 drivers
v00000290136d2b80_0 .net "in2", 31 0, L_000002901370f2a0;  1 drivers
v00000290136d31c0_0 .net "out", 31 0, L_00000290137168a0;  alias, 1 drivers
S_00000290136d7230 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000290134dd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002901366ac30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000029013716d00 .functor NOT 1, L_000002901370e1c0, C4<0>, C4<0>, C4<0>;
L_0000029013716d70 .functor NOT 1, L_000002901370fca0, C4<0>, C4<0>, C4<0>;
L_0000029013716e50 .functor NOT 1, L_000002901370ed00, C4<0>, C4<0>, C4<0>;
L_000002901372b7b0 .functor NOT 1, L_00000290137101a0, C4<0>, C4<0>, C4<0>;
L_000002901372b970 .functor AND 32, L_0000029013716c90, v00000290136df490_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002901372ce70 .functor AND 32, L_0000029013716de0, L_0000029013791cf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002901372c0e0 .functor OR 32, L_000002901372b970, L_000002901372ce70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002901372c380 .functor AND 32, L_000002901364d9f0, v00000290136cec10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002901372c7e0 .functor OR 32, L_000002901372c0e0, L_000002901372c380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002901372cb60 .functor AND 32, L_000002901372cbd0, L_000002901370f840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002901372c5b0 .functor OR 32, L_000002901372c7e0, L_000002901372cb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000290136da910_0 .net *"_ivl_1", 0 0, L_000002901370e1c0;  1 drivers
v00000290136da9b0_0 .net *"_ivl_13", 0 0, L_000002901370ed00;  1 drivers
v00000290136d7a30_0 .net *"_ivl_14", 0 0, L_0000029013716e50;  1 drivers
v00000290136d9510_0 .net *"_ivl_19", 0 0, L_000002901370ef80;  1 drivers
v00000290136d9010_0 .net *"_ivl_2", 0 0, L_0000029013716d00;  1 drivers
v00000290136d98d0_0 .net *"_ivl_23", 0 0, L_000002901370f0c0;  1 drivers
v00000290136d9830_0 .net *"_ivl_27", 0 0, L_00000290137101a0;  1 drivers
v00000290136d90b0_0 .net *"_ivl_28", 0 0, L_000002901372b7b0;  1 drivers
v00000290136d9ab0_0 .net *"_ivl_33", 0 0, L_000002901370e760;  1 drivers
v00000290136d8bb0_0 .net *"_ivl_37", 0 0, L_0000029013710380;  1 drivers
v00000290136d9bf0_0 .net *"_ivl_40", 31 0, L_000002901372b970;  1 drivers
v00000290136d91f0_0 .net *"_ivl_42", 31 0, L_000002901372ce70;  1 drivers
v00000290136d7b70_0 .net *"_ivl_44", 31 0, L_000002901372c0e0;  1 drivers
v00000290136d9c90_0 .net *"_ivl_46", 31 0, L_000002901372c380;  1 drivers
v00000290136d8930_0 .net *"_ivl_48", 31 0, L_000002901372c7e0;  1 drivers
v00000290136d8ed0_0 .net *"_ivl_50", 31 0, L_000002901372cb60;  1 drivers
v00000290136d9330_0 .net *"_ivl_7", 0 0, L_000002901370fca0;  1 drivers
v00000290136d8110_0 .net *"_ivl_8", 0 0, L_0000029013716d70;  1 drivers
v00000290136d9b50_0 .net "ina", 31 0, v00000290136df490_0;  alias, 1 drivers
v00000290136d9790_0 .net "inb", 31 0, L_0000029013791cf0;  alias, 1 drivers
v00000290136d8610_0 .net "inc", 31 0, v00000290136cec10_0;  alias, 1 drivers
v00000290136d8250_0 .net "ind", 31 0, L_000002901370f840;  alias, 1 drivers
v00000290136d9150_0 .net "out", 31 0, L_000002901372c5b0;  alias, 1 drivers
v00000290136d8a70_0 .net "s0", 31 0, L_0000029013716c90;  1 drivers
v00000290136d8cf0_0 .net "s1", 31 0, L_0000029013716de0;  1 drivers
v00000290136d9d30_0 .net "s2", 31 0, L_000002901364d9f0;  1 drivers
v00000290136d82f0_0 .net "s3", 31 0, L_000002901372cbd0;  1 drivers
v00000290136d8f70_0 .net "sel", 1 0, L_000002901370db80;  alias, 1 drivers
L_000002901370e1c0 .part L_000002901370db80, 1, 1;
LS_000002901370ff20_0_0 .concat [ 1 1 1 1], L_0000029013716d00, L_0000029013716d00, L_0000029013716d00, L_0000029013716d00;
LS_000002901370ff20_0_4 .concat [ 1 1 1 1], L_0000029013716d00, L_0000029013716d00, L_0000029013716d00, L_0000029013716d00;
LS_000002901370ff20_0_8 .concat [ 1 1 1 1], L_0000029013716d00, L_0000029013716d00, L_0000029013716d00, L_0000029013716d00;
LS_000002901370ff20_0_12 .concat [ 1 1 1 1], L_0000029013716d00, L_0000029013716d00, L_0000029013716d00, L_0000029013716d00;
LS_000002901370ff20_0_16 .concat [ 1 1 1 1], L_0000029013716d00, L_0000029013716d00, L_0000029013716d00, L_0000029013716d00;
LS_000002901370ff20_0_20 .concat [ 1 1 1 1], L_0000029013716d00, L_0000029013716d00, L_0000029013716d00, L_0000029013716d00;
LS_000002901370ff20_0_24 .concat [ 1 1 1 1], L_0000029013716d00, L_0000029013716d00, L_0000029013716d00, L_0000029013716d00;
LS_000002901370ff20_0_28 .concat [ 1 1 1 1], L_0000029013716d00, L_0000029013716d00, L_0000029013716d00, L_0000029013716d00;
LS_000002901370ff20_1_0 .concat [ 4 4 4 4], LS_000002901370ff20_0_0, LS_000002901370ff20_0_4, LS_000002901370ff20_0_8, LS_000002901370ff20_0_12;
LS_000002901370ff20_1_4 .concat [ 4 4 4 4], LS_000002901370ff20_0_16, LS_000002901370ff20_0_20, LS_000002901370ff20_0_24, LS_000002901370ff20_0_28;
L_000002901370ff20 .concat [ 16 16 0 0], LS_000002901370ff20_1_0, LS_000002901370ff20_1_4;
L_000002901370fca0 .part L_000002901370db80, 0, 1;
LS_000002901370e3a0_0_0 .concat [ 1 1 1 1], L_0000029013716d70, L_0000029013716d70, L_0000029013716d70, L_0000029013716d70;
LS_000002901370e3a0_0_4 .concat [ 1 1 1 1], L_0000029013716d70, L_0000029013716d70, L_0000029013716d70, L_0000029013716d70;
LS_000002901370e3a0_0_8 .concat [ 1 1 1 1], L_0000029013716d70, L_0000029013716d70, L_0000029013716d70, L_0000029013716d70;
LS_000002901370e3a0_0_12 .concat [ 1 1 1 1], L_0000029013716d70, L_0000029013716d70, L_0000029013716d70, L_0000029013716d70;
LS_000002901370e3a0_0_16 .concat [ 1 1 1 1], L_0000029013716d70, L_0000029013716d70, L_0000029013716d70, L_0000029013716d70;
LS_000002901370e3a0_0_20 .concat [ 1 1 1 1], L_0000029013716d70, L_0000029013716d70, L_0000029013716d70, L_0000029013716d70;
LS_000002901370e3a0_0_24 .concat [ 1 1 1 1], L_0000029013716d70, L_0000029013716d70, L_0000029013716d70, L_0000029013716d70;
LS_000002901370e3a0_0_28 .concat [ 1 1 1 1], L_0000029013716d70, L_0000029013716d70, L_0000029013716d70, L_0000029013716d70;
LS_000002901370e3a0_1_0 .concat [ 4 4 4 4], LS_000002901370e3a0_0_0, LS_000002901370e3a0_0_4, LS_000002901370e3a0_0_8, LS_000002901370e3a0_0_12;
LS_000002901370e3a0_1_4 .concat [ 4 4 4 4], LS_000002901370e3a0_0_16, LS_000002901370e3a0_0_20, LS_000002901370e3a0_0_24, LS_000002901370e3a0_0_28;
L_000002901370e3a0 .concat [ 16 16 0 0], LS_000002901370e3a0_1_0, LS_000002901370e3a0_1_4;
L_000002901370ed00 .part L_000002901370db80, 1, 1;
LS_000002901370eda0_0_0 .concat [ 1 1 1 1], L_0000029013716e50, L_0000029013716e50, L_0000029013716e50, L_0000029013716e50;
LS_000002901370eda0_0_4 .concat [ 1 1 1 1], L_0000029013716e50, L_0000029013716e50, L_0000029013716e50, L_0000029013716e50;
LS_000002901370eda0_0_8 .concat [ 1 1 1 1], L_0000029013716e50, L_0000029013716e50, L_0000029013716e50, L_0000029013716e50;
LS_000002901370eda0_0_12 .concat [ 1 1 1 1], L_0000029013716e50, L_0000029013716e50, L_0000029013716e50, L_0000029013716e50;
LS_000002901370eda0_0_16 .concat [ 1 1 1 1], L_0000029013716e50, L_0000029013716e50, L_0000029013716e50, L_0000029013716e50;
LS_000002901370eda0_0_20 .concat [ 1 1 1 1], L_0000029013716e50, L_0000029013716e50, L_0000029013716e50, L_0000029013716e50;
LS_000002901370eda0_0_24 .concat [ 1 1 1 1], L_0000029013716e50, L_0000029013716e50, L_0000029013716e50, L_0000029013716e50;
LS_000002901370eda0_0_28 .concat [ 1 1 1 1], L_0000029013716e50, L_0000029013716e50, L_0000029013716e50, L_0000029013716e50;
LS_000002901370eda0_1_0 .concat [ 4 4 4 4], LS_000002901370eda0_0_0, LS_000002901370eda0_0_4, LS_000002901370eda0_0_8, LS_000002901370eda0_0_12;
LS_000002901370eda0_1_4 .concat [ 4 4 4 4], LS_000002901370eda0_0_16, LS_000002901370eda0_0_20, LS_000002901370eda0_0_24, LS_000002901370eda0_0_28;
L_000002901370eda0 .concat [ 16 16 0 0], LS_000002901370eda0_1_0, LS_000002901370eda0_1_4;
L_000002901370ef80 .part L_000002901370db80, 0, 1;
LS_000002901370f020_0_0 .concat [ 1 1 1 1], L_000002901370ef80, L_000002901370ef80, L_000002901370ef80, L_000002901370ef80;
LS_000002901370f020_0_4 .concat [ 1 1 1 1], L_000002901370ef80, L_000002901370ef80, L_000002901370ef80, L_000002901370ef80;
LS_000002901370f020_0_8 .concat [ 1 1 1 1], L_000002901370ef80, L_000002901370ef80, L_000002901370ef80, L_000002901370ef80;
LS_000002901370f020_0_12 .concat [ 1 1 1 1], L_000002901370ef80, L_000002901370ef80, L_000002901370ef80, L_000002901370ef80;
LS_000002901370f020_0_16 .concat [ 1 1 1 1], L_000002901370ef80, L_000002901370ef80, L_000002901370ef80, L_000002901370ef80;
LS_000002901370f020_0_20 .concat [ 1 1 1 1], L_000002901370ef80, L_000002901370ef80, L_000002901370ef80, L_000002901370ef80;
LS_000002901370f020_0_24 .concat [ 1 1 1 1], L_000002901370ef80, L_000002901370ef80, L_000002901370ef80, L_000002901370ef80;
LS_000002901370f020_0_28 .concat [ 1 1 1 1], L_000002901370ef80, L_000002901370ef80, L_000002901370ef80, L_000002901370ef80;
LS_000002901370f020_1_0 .concat [ 4 4 4 4], LS_000002901370f020_0_0, LS_000002901370f020_0_4, LS_000002901370f020_0_8, LS_000002901370f020_0_12;
LS_000002901370f020_1_4 .concat [ 4 4 4 4], LS_000002901370f020_0_16, LS_000002901370f020_0_20, LS_000002901370f020_0_24, LS_000002901370f020_0_28;
L_000002901370f020 .concat [ 16 16 0 0], LS_000002901370f020_1_0, LS_000002901370f020_1_4;
L_000002901370f0c0 .part L_000002901370db80, 1, 1;
LS_000002901370f660_0_0 .concat [ 1 1 1 1], L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0;
LS_000002901370f660_0_4 .concat [ 1 1 1 1], L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0;
LS_000002901370f660_0_8 .concat [ 1 1 1 1], L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0;
LS_000002901370f660_0_12 .concat [ 1 1 1 1], L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0;
LS_000002901370f660_0_16 .concat [ 1 1 1 1], L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0;
LS_000002901370f660_0_20 .concat [ 1 1 1 1], L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0;
LS_000002901370f660_0_24 .concat [ 1 1 1 1], L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0;
LS_000002901370f660_0_28 .concat [ 1 1 1 1], L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0, L_000002901370f0c0;
LS_000002901370f660_1_0 .concat [ 4 4 4 4], LS_000002901370f660_0_0, LS_000002901370f660_0_4, LS_000002901370f660_0_8, LS_000002901370f660_0_12;
LS_000002901370f660_1_4 .concat [ 4 4 4 4], LS_000002901370f660_0_16, LS_000002901370f660_0_20, LS_000002901370f660_0_24, LS_000002901370f660_0_28;
L_000002901370f660 .concat [ 16 16 0 0], LS_000002901370f660_1_0, LS_000002901370f660_1_4;
L_00000290137101a0 .part L_000002901370db80, 0, 1;
LS_000002901370e120_0_0 .concat [ 1 1 1 1], L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0;
LS_000002901370e120_0_4 .concat [ 1 1 1 1], L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0;
LS_000002901370e120_0_8 .concat [ 1 1 1 1], L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0;
LS_000002901370e120_0_12 .concat [ 1 1 1 1], L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0;
LS_000002901370e120_0_16 .concat [ 1 1 1 1], L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0;
LS_000002901370e120_0_20 .concat [ 1 1 1 1], L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0;
LS_000002901370e120_0_24 .concat [ 1 1 1 1], L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0;
LS_000002901370e120_0_28 .concat [ 1 1 1 1], L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0, L_000002901372b7b0;
LS_000002901370e120_1_0 .concat [ 4 4 4 4], LS_000002901370e120_0_0, LS_000002901370e120_0_4, LS_000002901370e120_0_8, LS_000002901370e120_0_12;
LS_000002901370e120_1_4 .concat [ 4 4 4 4], LS_000002901370e120_0_16, LS_000002901370e120_0_20, LS_000002901370e120_0_24, LS_000002901370e120_0_28;
L_000002901370e120 .concat [ 16 16 0 0], LS_000002901370e120_1_0, LS_000002901370e120_1_4;
L_000002901370e760 .part L_000002901370db80, 1, 1;
LS_000002901370f520_0_0 .concat [ 1 1 1 1], L_000002901370e760, L_000002901370e760, L_000002901370e760, L_000002901370e760;
LS_000002901370f520_0_4 .concat [ 1 1 1 1], L_000002901370e760, L_000002901370e760, L_000002901370e760, L_000002901370e760;
LS_000002901370f520_0_8 .concat [ 1 1 1 1], L_000002901370e760, L_000002901370e760, L_000002901370e760, L_000002901370e760;
LS_000002901370f520_0_12 .concat [ 1 1 1 1], L_000002901370e760, L_000002901370e760, L_000002901370e760, L_000002901370e760;
LS_000002901370f520_0_16 .concat [ 1 1 1 1], L_000002901370e760, L_000002901370e760, L_000002901370e760, L_000002901370e760;
LS_000002901370f520_0_20 .concat [ 1 1 1 1], L_000002901370e760, L_000002901370e760, L_000002901370e760, L_000002901370e760;
LS_000002901370f520_0_24 .concat [ 1 1 1 1], L_000002901370e760, L_000002901370e760, L_000002901370e760, L_000002901370e760;
LS_000002901370f520_0_28 .concat [ 1 1 1 1], L_000002901370e760, L_000002901370e760, L_000002901370e760, L_000002901370e760;
LS_000002901370f520_1_0 .concat [ 4 4 4 4], LS_000002901370f520_0_0, LS_000002901370f520_0_4, LS_000002901370f520_0_8, LS_000002901370f520_0_12;
LS_000002901370f520_1_4 .concat [ 4 4 4 4], LS_000002901370f520_0_16, LS_000002901370f520_0_20, LS_000002901370f520_0_24, LS_000002901370f520_0_28;
L_000002901370f520 .concat [ 16 16 0 0], LS_000002901370f520_1_0, LS_000002901370f520_1_4;
L_0000029013710380 .part L_000002901370db80, 0, 1;
LS_0000029013710740_0_0 .concat [ 1 1 1 1], L_0000029013710380, L_0000029013710380, L_0000029013710380, L_0000029013710380;
LS_0000029013710740_0_4 .concat [ 1 1 1 1], L_0000029013710380, L_0000029013710380, L_0000029013710380, L_0000029013710380;
LS_0000029013710740_0_8 .concat [ 1 1 1 1], L_0000029013710380, L_0000029013710380, L_0000029013710380, L_0000029013710380;
LS_0000029013710740_0_12 .concat [ 1 1 1 1], L_0000029013710380, L_0000029013710380, L_0000029013710380, L_0000029013710380;
LS_0000029013710740_0_16 .concat [ 1 1 1 1], L_0000029013710380, L_0000029013710380, L_0000029013710380, L_0000029013710380;
LS_0000029013710740_0_20 .concat [ 1 1 1 1], L_0000029013710380, L_0000029013710380, L_0000029013710380, L_0000029013710380;
LS_0000029013710740_0_24 .concat [ 1 1 1 1], L_0000029013710380, L_0000029013710380, L_0000029013710380, L_0000029013710380;
LS_0000029013710740_0_28 .concat [ 1 1 1 1], L_0000029013710380, L_0000029013710380, L_0000029013710380, L_0000029013710380;
LS_0000029013710740_1_0 .concat [ 4 4 4 4], LS_0000029013710740_0_0, LS_0000029013710740_0_4, LS_0000029013710740_0_8, LS_0000029013710740_0_12;
LS_0000029013710740_1_4 .concat [ 4 4 4 4], LS_0000029013710740_0_16, LS_0000029013710740_0_20, LS_0000029013710740_0_24, LS_0000029013710740_0_28;
L_0000029013710740 .concat [ 16 16 0 0], LS_0000029013710740_1_0, LS_0000029013710740_1_4;
S_00000290136d7550 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000290136d7230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029013716c90 .functor AND 32, L_000002901370ff20, L_000002901370e3a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000290136db6d0_0 .net "in1", 31 0, L_000002901370ff20;  1 drivers
v00000290136da5f0_0 .net "in2", 31 0, L_000002901370e3a0;  1 drivers
v00000290136db130_0 .net "out", 31 0, L_0000029013716c90;  alias, 1 drivers
S_00000290136d76e0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000290136d7230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029013716de0 .functor AND 32, L_000002901370eda0, L_000002901370f020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000290136da730_0 .net "in1", 31 0, L_000002901370eda0;  1 drivers
v00000290136da0f0_0 .net "in2", 31 0, L_000002901370f020;  1 drivers
v00000290136db1d0_0 .net "out", 31 0, L_0000029013716de0;  alias, 1 drivers
S_00000290136d70a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000290136d7230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002901364d9f0 .functor AND 32, L_000002901370f660, L_000002901370e120, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000290136db770_0 .net "in1", 31 0, L_000002901370f660;  1 drivers
v00000290136da190_0 .net "in2", 31 0, L_000002901370e120;  1 drivers
v00000290136da870_0 .net "out", 31 0, L_000002901364d9f0;  alias, 1 drivers
S_00000290136d68d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000290136d7230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002901372cbd0 .functor AND 32, L_000002901370f520, L_0000029013710740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000290136da230_0 .net "in1", 31 0, L_000002901370f520;  1 drivers
v00000290136da2d0_0 .net "in2", 31 0, L_0000029013710740;  1 drivers
v00000290136da370_0 .net "out", 31 0, L_000002901372cbd0;  alias, 1 drivers
S_00000290136d6a60 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000290134dd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002901366c170 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002901372bb30 .functor NOT 1, L_000002901370e440, C4<0>, C4<0>, C4<0>;
L_000002901372c540 .functor NOT 1, L_00000290137106a0, C4<0>, C4<0>, C4<0>;
L_000002901372c070 .functor NOT 1, L_000002901370e4e0, C4<0>, C4<0>, C4<0>;
L_000002901372c150 .functor NOT 1, L_0000029013710060, C4<0>, C4<0>, C4<0>;
L_000002901372b4a0 .functor AND 32, L_000002901372ba50, v00000290136deef0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002901372c930 .functor AND 32, L_000002901372c700, L_0000029013791cf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002901372c850 .functor OR 32, L_000002901372b4a0, L_000002901372c930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002901372c4d0 .functor AND 32, L_000002901372b740, v00000290136cec10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002901372c8c0 .functor OR 32, L_000002901372c850, L_000002901372c4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002901372cc40 .functor AND 32, L_000002901372bc80, L_000002901370f840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002901372c620 .functor OR 32, L_000002901372c8c0, L_000002901372cc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000290136d9fb0_0 .net *"_ivl_1", 0 0, L_000002901370e440;  1 drivers
v00000290136d8d90_0 .net *"_ivl_13", 0 0, L_000002901370e4e0;  1 drivers
v00000290136d9470_0 .net *"_ivl_14", 0 0, L_000002901372c070;  1 drivers
v00000290136d8430_0 .net *"_ivl_19", 0 0, L_000002901370f340;  1 drivers
v00000290136d7cb0_0 .net *"_ivl_2", 0 0, L_000002901372bb30;  1 drivers
v00000290136d89d0_0 .net *"_ivl_23", 0 0, L_000002901370e800;  1 drivers
v00000290136d9290_0 .net *"_ivl_27", 0 0, L_0000029013710060;  1 drivers
v00000290136d9650_0 .net *"_ivl_28", 0 0, L_000002901372c150;  1 drivers
v00000290136d96f0_0 .net *"_ivl_33", 0 0, L_00000290137102e0;  1 drivers
v00000290136d78f0_0 .net *"_ivl_37", 0 0, L_000002901370fc00;  1 drivers
v00000290136d9a10_0 .net *"_ivl_40", 31 0, L_000002901372b4a0;  1 drivers
v00000290136d86b0_0 .net *"_ivl_42", 31 0, L_000002901372c930;  1 drivers
v00000290136d84d0_0 .net *"_ivl_44", 31 0, L_000002901372c850;  1 drivers
v00000290136d8750_0 .net *"_ivl_46", 31 0, L_000002901372c4d0;  1 drivers
v00000290136d7990_0 .net *"_ivl_48", 31 0, L_000002901372c8c0;  1 drivers
v00000290136d7d50_0 .net *"_ivl_50", 31 0, L_000002901372cc40;  1 drivers
v00000290136d8070_0 .net *"_ivl_7", 0 0, L_00000290137106a0;  1 drivers
v00000290136d8e30_0 .net *"_ivl_8", 0 0, L_000002901372c540;  1 drivers
v00000290136d8570_0 .net "ina", 31 0, v00000290136deef0_0;  alias, 1 drivers
v00000290136d8890_0 .net "inb", 31 0, L_0000029013791cf0;  alias, 1 drivers
v00000290136d7ad0_0 .net "inc", 31 0, v00000290136cec10_0;  alias, 1 drivers
v00000290136d7df0_0 .net "ind", 31 0, L_000002901370f840;  alias, 1 drivers
v00000290136d7e90_0 .net "out", 31 0, L_000002901372c620;  alias, 1 drivers
v00000290136d81b0_0 .net "s0", 31 0, L_000002901372ba50;  1 drivers
v00000290136d8b10_0 .net "s1", 31 0, L_000002901372c700;  1 drivers
v00000290136d7f30_0 .net "s2", 31 0, L_000002901372b740;  1 drivers
v00000290136dedb0_0 .net "s3", 31 0, L_000002901372bc80;  1 drivers
v00000290136de810_0 .net "sel", 1 0, L_000002901370d900;  alias, 1 drivers
L_000002901370e440 .part L_000002901370d900, 1, 1;
LS_00000290137107e0_0_0 .concat [ 1 1 1 1], L_000002901372bb30, L_000002901372bb30, L_000002901372bb30, L_000002901372bb30;
LS_00000290137107e0_0_4 .concat [ 1 1 1 1], L_000002901372bb30, L_000002901372bb30, L_000002901372bb30, L_000002901372bb30;
LS_00000290137107e0_0_8 .concat [ 1 1 1 1], L_000002901372bb30, L_000002901372bb30, L_000002901372bb30, L_000002901372bb30;
LS_00000290137107e0_0_12 .concat [ 1 1 1 1], L_000002901372bb30, L_000002901372bb30, L_000002901372bb30, L_000002901372bb30;
LS_00000290137107e0_0_16 .concat [ 1 1 1 1], L_000002901372bb30, L_000002901372bb30, L_000002901372bb30, L_000002901372bb30;
LS_00000290137107e0_0_20 .concat [ 1 1 1 1], L_000002901372bb30, L_000002901372bb30, L_000002901372bb30, L_000002901372bb30;
LS_00000290137107e0_0_24 .concat [ 1 1 1 1], L_000002901372bb30, L_000002901372bb30, L_000002901372bb30, L_000002901372bb30;
LS_00000290137107e0_0_28 .concat [ 1 1 1 1], L_000002901372bb30, L_000002901372bb30, L_000002901372bb30, L_000002901372bb30;
LS_00000290137107e0_1_0 .concat [ 4 4 4 4], LS_00000290137107e0_0_0, LS_00000290137107e0_0_4, LS_00000290137107e0_0_8, LS_00000290137107e0_0_12;
LS_00000290137107e0_1_4 .concat [ 4 4 4 4], LS_00000290137107e0_0_16, LS_00000290137107e0_0_20, LS_00000290137107e0_0_24, LS_00000290137107e0_0_28;
L_00000290137107e0 .concat [ 16 16 0 0], LS_00000290137107e0_1_0, LS_00000290137107e0_1_4;
L_00000290137106a0 .part L_000002901370d900, 0, 1;
LS_000002901370f160_0_0 .concat [ 1 1 1 1], L_000002901372c540, L_000002901372c540, L_000002901372c540, L_000002901372c540;
LS_000002901370f160_0_4 .concat [ 1 1 1 1], L_000002901372c540, L_000002901372c540, L_000002901372c540, L_000002901372c540;
LS_000002901370f160_0_8 .concat [ 1 1 1 1], L_000002901372c540, L_000002901372c540, L_000002901372c540, L_000002901372c540;
LS_000002901370f160_0_12 .concat [ 1 1 1 1], L_000002901372c540, L_000002901372c540, L_000002901372c540, L_000002901372c540;
LS_000002901370f160_0_16 .concat [ 1 1 1 1], L_000002901372c540, L_000002901372c540, L_000002901372c540, L_000002901372c540;
LS_000002901370f160_0_20 .concat [ 1 1 1 1], L_000002901372c540, L_000002901372c540, L_000002901372c540, L_000002901372c540;
LS_000002901370f160_0_24 .concat [ 1 1 1 1], L_000002901372c540, L_000002901372c540, L_000002901372c540, L_000002901372c540;
LS_000002901370f160_0_28 .concat [ 1 1 1 1], L_000002901372c540, L_000002901372c540, L_000002901372c540, L_000002901372c540;
LS_000002901370f160_1_0 .concat [ 4 4 4 4], LS_000002901370f160_0_0, LS_000002901370f160_0_4, LS_000002901370f160_0_8, LS_000002901370f160_0_12;
LS_000002901370f160_1_4 .concat [ 4 4 4 4], LS_000002901370f160_0_16, LS_000002901370f160_0_20, LS_000002901370f160_0_24, LS_000002901370f160_0_28;
L_000002901370f160 .concat [ 16 16 0 0], LS_000002901370f160_1_0, LS_000002901370f160_1_4;
L_000002901370e4e0 .part L_000002901370d900, 1, 1;
LS_0000029013710240_0_0 .concat [ 1 1 1 1], L_000002901372c070, L_000002901372c070, L_000002901372c070, L_000002901372c070;
LS_0000029013710240_0_4 .concat [ 1 1 1 1], L_000002901372c070, L_000002901372c070, L_000002901372c070, L_000002901372c070;
LS_0000029013710240_0_8 .concat [ 1 1 1 1], L_000002901372c070, L_000002901372c070, L_000002901372c070, L_000002901372c070;
LS_0000029013710240_0_12 .concat [ 1 1 1 1], L_000002901372c070, L_000002901372c070, L_000002901372c070, L_000002901372c070;
LS_0000029013710240_0_16 .concat [ 1 1 1 1], L_000002901372c070, L_000002901372c070, L_000002901372c070, L_000002901372c070;
LS_0000029013710240_0_20 .concat [ 1 1 1 1], L_000002901372c070, L_000002901372c070, L_000002901372c070, L_000002901372c070;
LS_0000029013710240_0_24 .concat [ 1 1 1 1], L_000002901372c070, L_000002901372c070, L_000002901372c070, L_000002901372c070;
LS_0000029013710240_0_28 .concat [ 1 1 1 1], L_000002901372c070, L_000002901372c070, L_000002901372c070, L_000002901372c070;
LS_0000029013710240_1_0 .concat [ 4 4 4 4], LS_0000029013710240_0_0, LS_0000029013710240_0_4, LS_0000029013710240_0_8, LS_0000029013710240_0_12;
LS_0000029013710240_1_4 .concat [ 4 4 4 4], LS_0000029013710240_0_16, LS_0000029013710240_0_20, LS_0000029013710240_0_24, LS_0000029013710240_0_28;
L_0000029013710240 .concat [ 16 16 0 0], LS_0000029013710240_1_0, LS_0000029013710240_1_4;
L_000002901370f340 .part L_000002901370d900, 0, 1;
LS_000002901370e620_0_0 .concat [ 1 1 1 1], L_000002901370f340, L_000002901370f340, L_000002901370f340, L_000002901370f340;
LS_000002901370e620_0_4 .concat [ 1 1 1 1], L_000002901370f340, L_000002901370f340, L_000002901370f340, L_000002901370f340;
LS_000002901370e620_0_8 .concat [ 1 1 1 1], L_000002901370f340, L_000002901370f340, L_000002901370f340, L_000002901370f340;
LS_000002901370e620_0_12 .concat [ 1 1 1 1], L_000002901370f340, L_000002901370f340, L_000002901370f340, L_000002901370f340;
LS_000002901370e620_0_16 .concat [ 1 1 1 1], L_000002901370f340, L_000002901370f340, L_000002901370f340, L_000002901370f340;
LS_000002901370e620_0_20 .concat [ 1 1 1 1], L_000002901370f340, L_000002901370f340, L_000002901370f340, L_000002901370f340;
LS_000002901370e620_0_24 .concat [ 1 1 1 1], L_000002901370f340, L_000002901370f340, L_000002901370f340, L_000002901370f340;
LS_000002901370e620_0_28 .concat [ 1 1 1 1], L_000002901370f340, L_000002901370f340, L_000002901370f340, L_000002901370f340;
LS_000002901370e620_1_0 .concat [ 4 4 4 4], LS_000002901370e620_0_0, LS_000002901370e620_0_4, LS_000002901370e620_0_8, LS_000002901370e620_0_12;
LS_000002901370e620_1_4 .concat [ 4 4 4 4], LS_000002901370e620_0_16, LS_000002901370e620_0_20, LS_000002901370e620_0_24, LS_000002901370e620_0_28;
L_000002901370e620 .concat [ 16 16 0 0], LS_000002901370e620_1_0, LS_000002901370e620_1_4;
L_000002901370e800 .part L_000002901370d900, 1, 1;
LS_000002901370e8a0_0_0 .concat [ 1 1 1 1], L_000002901370e800, L_000002901370e800, L_000002901370e800, L_000002901370e800;
LS_000002901370e8a0_0_4 .concat [ 1 1 1 1], L_000002901370e800, L_000002901370e800, L_000002901370e800, L_000002901370e800;
LS_000002901370e8a0_0_8 .concat [ 1 1 1 1], L_000002901370e800, L_000002901370e800, L_000002901370e800, L_000002901370e800;
LS_000002901370e8a0_0_12 .concat [ 1 1 1 1], L_000002901370e800, L_000002901370e800, L_000002901370e800, L_000002901370e800;
LS_000002901370e8a0_0_16 .concat [ 1 1 1 1], L_000002901370e800, L_000002901370e800, L_000002901370e800, L_000002901370e800;
LS_000002901370e8a0_0_20 .concat [ 1 1 1 1], L_000002901370e800, L_000002901370e800, L_000002901370e800, L_000002901370e800;
LS_000002901370e8a0_0_24 .concat [ 1 1 1 1], L_000002901370e800, L_000002901370e800, L_000002901370e800, L_000002901370e800;
LS_000002901370e8a0_0_28 .concat [ 1 1 1 1], L_000002901370e800, L_000002901370e800, L_000002901370e800, L_000002901370e800;
LS_000002901370e8a0_1_0 .concat [ 4 4 4 4], LS_000002901370e8a0_0_0, LS_000002901370e8a0_0_4, LS_000002901370e8a0_0_8, LS_000002901370e8a0_0_12;
LS_000002901370e8a0_1_4 .concat [ 4 4 4 4], LS_000002901370e8a0_0_16, LS_000002901370e8a0_0_20, LS_000002901370e8a0_0_24, LS_000002901370e8a0_0_28;
L_000002901370e8a0 .concat [ 16 16 0 0], LS_000002901370e8a0_1_0, LS_000002901370e8a0_1_4;
L_0000029013710060 .part L_000002901370d900, 0, 1;
LS_0000029013710600_0_0 .concat [ 1 1 1 1], L_000002901372c150, L_000002901372c150, L_000002901372c150, L_000002901372c150;
LS_0000029013710600_0_4 .concat [ 1 1 1 1], L_000002901372c150, L_000002901372c150, L_000002901372c150, L_000002901372c150;
LS_0000029013710600_0_8 .concat [ 1 1 1 1], L_000002901372c150, L_000002901372c150, L_000002901372c150, L_000002901372c150;
LS_0000029013710600_0_12 .concat [ 1 1 1 1], L_000002901372c150, L_000002901372c150, L_000002901372c150, L_000002901372c150;
LS_0000029013710600_0_16 .concat [ 1 1 1 1], L_000002901372c150, L_000002901372c150, L_000002901372c150, L_000002901372c150;
LS_0000029013710600_0_20 .concat [ 1 1 1 1], L_000002901372c150, L_000002901372c150, L_000002901372c150, L_000002901372c150;
LS_0000029013710600_0_24 .concat [ 1 1 1 1], L_000002901372c150, L_000002901372c150, L_000002901372c150, L_000002901372c150;
LS_0000029013710600_0_28 .concat [ 1 1 1 1], L_000002901372c150, L_000002901372c150, L_000002901372c150, L_000002901372c150;
LS_0000029013710600_1_0 .concat [ 4 4 4 4], LS_0000029013710600_0_0, LS_0000029013710600_0_4, LS_0000029013710600_0_8, LS_0000029013710600_0_12;
LS_0000029013710600_1_4 .concat [ 4 4 4 4], LS_0000029013710600_0_16, LS_0000029013710600_0_20, LS_0000029013710600_0_24, LS_0000029013710600_0_28;
L_0000029013710600 .concat [ 16 16 0 0], LS_0000029013710600_1_0, LS_0000029013710600_1_4;
L_00000290137102e0 .part L_000002901370d900, 1, 1;
LS_000002901370f3e0_0_0 .concat [ 1 1 1 1], L_00000290137102e0, L_00000290137102e0, L_00000290137102e0, L_00000290137102e0;
LS_000002901370f3e0_0_4 .concat [ 1 1 1 1], L_00000290137102e0, L_00000290137102e0, L_00000290137102e0, L_00000290137102e0;
LS_000002901370f3e0_0_8 .concat [ 1 1 1 1], L_00000290137102e0, L_00000290137102e0, L_00000290137102e0, L_00000290137102e0;
LS_000002901370f3e0_0_12 .concat [ 1 1 1 1], L_00000290137102e0, L_00000290137102e0, L_00000290137102e0, L_00000290137102e0;
LS_000002901370f3e0_0_16 .concat [ 1 1 1 1], L_00000290137102e0, L_00000290137102e0, L_00000290137102e0, L_00000290137102e0;
LS_000002901370f3e0_0_20 .concat [ 1 1 1 1], L_00000290137102e0, L_00000290137102e0, L_00000290137102e0, L_00000290137102e0;
LS_000002901370f3e0_0_24 .concat [ 1 1 1 1], L_00000290137102e0, L_00000290137102e0, L_00000290137102e0, L_00000290137102e0;
LS_000002901370f3e0_0_28 .concat [ 1 1 1 1], L_00000290137102e0, L_00000290137102e0, L_00000290137102e0, L_00000290137102e0;
LS_000002901370f3e0_1_0 .concat [ 4 4 4 4], LS_000002901370f3e0_0_0, LS_000002901370f3e0_0_4, LS_000002901370f3e0_0_8, LS_000002901370f3e0_0_12;
LS_000002901370f3e0_1_4 .concat [ 4 4 4 4], LS_000002901370f3e0_0_16, LS_000002901370f3e0_0_20, LS_000002901370f3e0_0_24, LS_000002901370f3e0_0_28;
L_000002901370f3e0 .concat [ 16 16 0 0], LS_000002901370f3e0_1_0, LS_000002901370f3e0_1_4;
L_000002901370fc00 .part L_000002901370d900, 0, 1;
LS_000002901370e080_0_0 .concat [ 1 1 1 1], L_000002901370fc00, L_000002901370fc00, L_000002901370fc00, L_000002901370fc00;
LS_000002901370e080_0_4 .concat [ 1 1 1 1], L_000002901370fc00, L_000002901370fc00, L_000002901370fc00, L_000002901370fc00;
LS_000002901370e080_0_8 .concat [ 1 1 1 1], L_000002901370fc00, L_000002901370fc00, L_000002901370fc00, L_000002901370fc00;
LS_000002901370e080_0_12 .concat [ 1 1 1 1], L_000002901370fc00, L_000002901370fc00, L_000002901370fc00, L_000002901370fc00;
LS_000002901370e080_0_16 .concat [ 1 1 1 1], L_000002901370fc00, L_000002901370fc00, L_000002901370fc00, L_000002901370fc00;
LS_000002901370e080_0_20 .concat [ 1 1 1 1], L_000002901370fc00, L_000002901370fc00, L_000002901370fc00, L_000002901370fc00;
LS_000002901370e080_0_24 .concat [ 1 1 1 1], L_000002901370fc00, L_000002901370fc00, L_000002901370fc00, L_000002901370fc00;
LS_000002901370e080_0_28 .concat [ 1 1 1 1], L_000002901370fc00, L_000002901370fc00, L_000002901370fc00, L_000002901370fc00;
LS_000002901370e080_1_0 .concat [ 4 4 4 4], LS_000002901370e080_0_0, LS_000002901370e080_0_4, LS_000002901370e080_0_8, LS_000002901370e080_0_12;
LS_000002901370e080_1_4 .concat [ 4 4 4 4], LS_000002901370e080_0_16, LS_000002901370e080_0_20, LS_000002901370e080_0_24, LS_000002901370e080_0_28;
L_000002901370e080 .concat [ 16 16 0 0], LS_000002901370e080_1_0, LS_000002901370e080_1_4;
S_00000290136d6bf0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000290136d6a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002901372ba50 .functor AND 32, L_00000290137107e0, L_000002901370f160, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000290136d9dd0_0 .net "in1", 31 0, L_00000290137107e0;  1 drivers
v00000290136d9e70_0 .net "in2", 31 0, L_000002901370f160;  1 drivers
v00000290136d87f0_0 .net "out", 31 0, L_000002901372ba50;  alias, 1 drivers
S_00000290136d6d80 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000290136d6a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002901372c700 .functor AND 32, L_0000029013710240, L_000002901370e620, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000290136d7c10_0 .net "in1", 31 0, L_0000029013710240;  1 drivers
v00000290136d8c50_0 .net "in2", 31 0, L_000002901370e620;  1 drivers
v00000290136d7fd0_0 .net "out", 31 0, L_000002901372c700;  alias, 1 drivers
S_00000290136d6f10 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000290136d6a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002901372b740 .functor AND 32, L_000002901370e8a0, L_0000029013710600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000290136d9f10_0 .net "in1", 31 0, L_000002901370e8a0;  1 drivers
v00000290136d8390_0 .net "in2", 31 0, L_0000029013710600;  1 drivers
v00000290136d9970_0 .net "out", 31 0, L_000002901372b740;  alias, 1 drivers
S_00000290136dc700 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000290136d6a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002901372bc80 .functor AND 32, L_000002901370f3e0, L_000002901370e080, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000290136d95b0_0 .net "in1", 31 0, L_000002901370f3e0;  1 drivers
v00000290136d93d0_0 .net "in2", 31 0, L_000002901370e080;  1 drivers
v00000290136da050_0 .net "out", 31 0, L_000002901372bc80;  alias, 1 drivers
S_00000290136dd1f0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002901342d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000290136e18c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000290136e18f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000290136e1930 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000290136e1968 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000290136e19a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000290136e19d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000290136e1a10 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000290136e1a48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000290136e1a80 .param/l "j" 0 9 19, C4<000010000000>;
P_00000290136e1ab8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000290136e1af0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000290136e1b28 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000290136e1b60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000290136e1b98 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000290136e1bd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000290136e1c08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000290136e1c40 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000290136e1c78 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000290136e1cb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000290136e1ce8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000290136e1d20 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000290136e1d58 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000290136e1d90 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000290136e1dc8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000290136e1e00 .param/l "xori" 0 9 12, C4<001110000000>;
v00000290136df3f0_0 .var "EX1_PC", 31 0;
v00000290136df5d0_0 .var "EX1_PFC", 31 0;
v00000290136df490_0 .var "EX1_forward_to_B", 31 0;
v00000290136de6d0_0 .var "EX1_is_beq", 0 0;
v00000290136df670_0 .var "EX1_is_bne", 0 0;
v00000290136df850_0 .var "EX1_is_jal", 0 0;
v00000290136dfd50_0 .var "EX1_is_jr", 0 0;
v00000290136dd9b0_0 .var "EX1_is_oper2_immed", 0 0;
v00000290136de590_0 .var "EX1_memread", 0 0;
v00000290136de630_0 .var "EX1_memwrite", 0 0;
v00000290136ddb90_0 .var "EX1_opcode", 11 0;
v00000290136ddd70_0 .var "EX1_predicted", 0 0;
v00000290136df8f0_0 .var "EX1_rd_ind", 4 0;
v00000290136df990_0 .var "EX1_rd_indzero", 0 0;
v00000290136de770_0 .var "EX1_regwrite", 0 0;
v00000290136dfa30_0 .var "EX1_rs1", 31 0;
v00000290136dfb70_0 .var "EX1_rs1_ind", 4 0;
v00000290136deef0_0 .var "EX1_rs2", 31 0;
v00000290136dfc10_0 .var "EX1_rs2_ind", 4 0;
v00000290136dfcb0_0 .net "FLUSH", 0 0, v00000290136e3320_0;  alias, 1 drivers
v00000290136ddc30_0 .net "ID_PC", 31 0, v00000290136ea260_0;  alias, 1 drivers
v00000290136ddcd0_0 .net "ID_PFC_to_EX", 31 0, L_000002901370dae0;  alias, 1 drivers
v00000290136dfdf0_0 .net "ID_forward_to_B", 31 0, L_000002901370d680;  alias, 1 drivers
v00000290136dfe90_0 .net "ID_is_beq", 0 0, L_000002901370cdc0;  alias, 1 drivers
v00000290136debd0_0 .net "ID_is_bne", 0 0, L_000002901370ce60;  alias, 1 drivers
v00000290136dea90_0 .net "ID_is_jal", 0 0, L_000002901370e6c0;  alias, 1 drivers
v00000290136dff30_0 .net "ID_is_jr", 0 0, L_000002901370cf00;  alias, 1 drivers
v00000290136df210_0 .net "ID_is_oper2_immed", 0 0, L_0000029013716600;  alias, 1 drivers
v00000290136de4f0_0 .net "ID_memread", 0 0, L_000002901370fac0;  alias, 1 drivers
v00000290136dffd0_0 .net "ID_memwrite", 0 0, L_000002901370ffc0;  alias, 1 drivers
v00000290136e0070_0 .net "ID_opcode", 11 0, v00000290136fb030_0;  alias, 1 drivers
v00000290136deb30_0 .net "ID_predicted", 0 0, v00000290136e2ba0_0;  alias, 1 drivers
v00000290136df030_0 .net "ID_rd_ind", 4 0, v00000290136fa810_0;  alias, 1 drivers
v00000290136df0d0_0 .net "ID_rd_indzero", 0 0, L_000002901370f200;  1 drivers
v00000290136dd910_0 .net "ID_regwrite", 0 0, L_000002901370e9e0;  alias, 1 drivers
v00000290136df170_0 .net "ID_rs1", 31 0, v00000290136e9b80_0;  alias, 1 drivers
v00000290136dde10_0 .net "ID_rs1_ind", 4 0, v00000290136fb490_0;  alias, 1 drivers
v00000290136ddeb0_0 .net "ID_rs2", 31 0, v00000290136e8b40_0;  alias, 1 drivers
v00000290136ddff0_0 .net "ID_rs2_ind", 4 0, v00000290136fb2b0_0;  alias, 1 drivers
v00000290136de130_0 .net "clk", 0 0, L_00000290137159c0;  1 drivers
v00000290136de1d0_0 .net "rst", 0 0, v0000029013709080_0;  alias, 1 drivers
E_000002901366c470 .event posedge, v00000290136cdc70_0, v00000290136de130_0;
S_00000290136dba80 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002901342d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000290136e1e40 .param/l "add" 0 9 6, C4<000000100000>;
P_00000290136e1e78 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000290136e1eb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000290136e1ee8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000290136e1f20 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000290136e1f58 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000290136e1f90 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000290136e1fc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000290136e2000 .param/l "j" 0 9 19, C4<000010000000>;
P_00000290136e2038 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000290136e2070 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000290136e20a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000290136e20e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000290136e2118 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000290136e2150 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000290136e2188 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000290136e21c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000290136e21f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000290136e2230 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000290136e2268 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000290136e22a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000290136e22d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000290136e2310 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000290136e2348 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000290136e2380 .param/l "xori" 0 9 12, C4<001110000000>;
v00000290136de270_0 .net "EX1_ALU_OPER1", 31 0, L_0000029013716fa0;  alias, 1 drivers
v00000290136dec70_0 .net "EX1_ALU_OPER2", 31 0, L_000002901372c5b0;  alias, 1 drivers
v00000290136de310_0 .net "EX1_PC", 31 0, v00000290136df3f0_0;  alias, 1 drivers
v00000290136de3b0_0 .net "EX1_PFC_to_IF", 31 0, L_000002901370f5c0;  alias, 1 drivers
v00000290136de8b0_0 .net "EX1_forward_to_B", 31 0, v00000290136df490_0;  alias, 1 drivers
v00000290136e0b10_0 .net "EX1_is_beq", 0 0, v00000290136de6d0_0;  alias, 1 drivers
v00000290136e0a70_0 .net "EX1_is_bne", 0 0, v00000290136df670_0;  alias, 1 drivers
v00000290136e1470_0 .net "EX1_is_jal", 0 0, v00000290136df850_0;  alias, 1 drivers
v00000290136e11f0_0 .net "EX1_is_jr", 0 0, v00000290136dfd50_0;  alias, 1 drivers
v00000290136e1150_0 .net "EX1_is_oper2_immed", 0 0, v00000290136dd9b0_0;  alias, 1 drivers
v00000290136e09d0_0 .net "EX1_memread", 0 0, v00000290136de590_0;  alias, 1 drivers
v00000290136e04d0_0 .net "EX1_memwrite", 0 0, v00000290136de630_0;  alias, 1 drivers
v00000290136e0ed0_0 .net "EX1_opcode", 11 0, v00000290136ddb90_0;  alias, 1 drivers
v00000290136e16f0_0 .net "EX1_predicted", 0 0, v00000290136ddd70_0;  alias, 1 drivers
v00000290136e0c50_0 .net "EX1_rd_ind", 4 0, v00000290136df8f0_0;  alias, 1 drivers
v00000290136e0610_0 .net "EX1_rd_indzero", 0 0, v00000290136df990_0;  alias, 1 drivers
v00000290136e01b0_0 .net "EX1_regwrite", 0 0, v00000290136de770_0;  alias, 1 drivers
v00000290136e0bb0_0 .net "EX1_rs1", 31 0, v00000290136dfa30_0;  alias, 1 drivers
v00000290136e0930_0 .net "EX1_rs1_ind", 4 0, v00000290136dfb70_0;  alias, 1 drivers
v00000290136e13d0_0 .net "EX1_rs2_ind", 4 0, v00000290136dfc10_0;  alias, 1 drivers
v00000290136e15b0_0 .net "EX1_rs2_out", 31 0, L_000002901372c620;  alias, 1 drivers
v00000290136e0f70_0 .var "EX2_ALU_OPER1", 31 0;
v00000290136e1510_0 .var "EX2_ALU_OPER2", 31 0;
v00000290136e02f0_0 .var "EX2_PC", 31 0;
v00000290136e0cf0_0 .var "EX2_PFC_to_IF", 31 0;
v00000290136e0250_0 .var "EX2_forward_to_B", 31 0;
v00000290136e06b0_0 .var "EX2_is_beq", 0 0;
v00000290136e0e30_0 .var "EX2_is_bne", 0 0;
v00000290136e0390_0 .var "EX2_is_jal", 0 0;
v00000290136e1290_0 .var "EX2_is_jr", 0 0;
v00000290136e0570_0 .var "EX2_is_oper2_immed", 0 0;
v00000290136e1650_0 .var "EX2_memread", 0 0;
v00000290136e1010_0 .var "EX2_memwrite", 0 0;
v00000290136e1330_0 .var "EX2_opcode", 11 0;
v00000290136e1790_0 .var "EX2_predicted", 0 0;
v00000290136e0430_0 .var "EX2_rd_ind", 4 0;
v00000290136e0890_0 .var "EX2_rd_indzero", 0 0;
v00000290136e10b0_0 .var "EX2_regwrite", 0 0;
v00000290136e0750_0 .var "EX2_rs1", 31 0;
v00000290136e0110_0 .var "EX2_rs1_ind", 4 0;
v00000290136e07f0_0 .var "EX2_rs2_ind", 4 0;
v00000290136e0d90_0 .var "EX2_rs2_out", 31 0;
v00000290136e4400_0 .net "FLUSH", 0 0, v00000290136e33c0_0;  alias, 1 drivers
v00000290136e2920_0 .net "clk", 0 0, L_000002901372bc10;  1 drivers
v00000290136e2d80_0 .net "rst", 0 0, v0000029013709080_0;  alias, 1 drivers
E_000002901366c130 .event posedge, v00000290136cdc70_0, v00000290136e2920_0;
S_00000290136dd380 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002901342d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000290136ea3d0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000290136ea408 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000290136ea440 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000290136ea478 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000290136ea4b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000290136ea4e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000290136ea520 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000290136ea558 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000290136ea590 .param/l "j" 0 9 19, C4<000010000000>;
P_00000290136ea5c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000290136ea600 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000290136ea638 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000290136ea670 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000290136ea6a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000290136ea6e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000290136ea718 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000290136ea750 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000290136ea788 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000290136ea7c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000290136ea7f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000290136ea830 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000290136ea868 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000290136ea8a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000290136ea8d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000290136ea910 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029013716360 .functor OR 1, L_000002901370cdc0, L_000002901370ce60, C4<0>, C4<0>;
L_0000029013715410 .functor AND 1, L_0000029013716360, L_0000029013715e90, C4<1>, C4<1>;
L_0000029013715720 .functor OR 1, L_000002901370cdc0, L_000002901370ce60, C4<0>, C4<0>;
L_0000029013716c20 .functor AND 1, L_0000029013715720, L_0000029013715e90, C4<1>, C4<1>;
L_0000029013715640 .functor OR 1, L_000002901370cdc0, L_000002901370ce60, C4<0>, C4<0>;
L_0000029013715330 .functor AND 1, L_0000029013715640, v00000290136e2ba0_0, C4<1>, C4<1>;
v00000290136e8d20_0 .net "EX1_memread", 0 0, v00000290136de590_0;  alias, 1 drivers
v00000290136e9ae0_0 .net "EX1_opcode", 11 0, v00000290136ddb90_0;  alias, 1 drivers
v00000290136e7420_0 .net "EX1_rd_ind", 4 0, v00000290136df8f0_0;  alias, 1 drivers
v00000290136e92c0_0 .net "EX1_rd_indzero", 0 0, v00000290136df990_0;  alias, 1 drivers
v00000290136e85a0_0 .net "EX2_memread", 0 0, v00000290136e1650_0;  alias, 1 drivers
v00000290136e8460_0 .net "EX2_opcode", 11 0, v00000290136e1330_0;  alias, 1 drivers
v00000290136e8aa0_0 .net "EX2_rd_ind", 4 0, v00000290136e0430_0;  alias, 1 drivers
v00000290136e74c0_0 .net "EX2_rd_indzero", 0 0, v00000290136e0890_0;  alias, 1 drivers
v00000290136e76a0_0 .net "ID_EX1_flush", 0 0, v00000290136e3320_0;  alias, 1 drivers
v00000290136e7ec0_0 .net "ID_EX2_flush", 0 0, v00000290136e33c0_0;  alias, 1 drivers
v00000290136e7ba0_0 .net "ID_is_beq", 0 0, L_000002901370cdc0;  alias, 1 drivers
v00000290136e8c80_0 .net "ID_is_bne", 0 0, L_000002901370ce60;  alias, 1 drivers
v00000290136e77e0_0 .net "ID_is_j", 0 0, L_000002901370fa20;  alias, 1 drivers
v00000290136e9680_0 .net "ID_is_jal", 0 0, L_000002901370e6c0;  alias, 1 drivers
v00000290136e95e0_0 .net "ID_is_jr", 0 0, L_000002901370cf00;  alias, 1 drivers
v00000290136e7d80_0 .net "ID_opcode", 11 0, v00000290136fb030_0;  alias, 1 drivers
v00000290136e7880_0 .net "ID_rs1_ind", 4 0, v00000290136fb490_0;  alias, 1 drivers
v00000290136e86e0_0 .net "ID_rs2_ind", 4 0, v00000290136fb2b0_0;  alias, 1 drivers
v00000290136e8280_0 .net "IF_ID_flush", 0 0, v00000290136e5440_0;  alias, 1 drivers
v00000290136e83c0_0 .net "IF_ID_write", 0 0, v00000290136e6b60_0;  alias, 1 drivers
v00000290136e9360_0 .net "PC_src", 2 0, L_000002901370c0a0;  alias, 1 drivers
v00000290136e7c40_0 .net "PFC_to_EX", 31 0, L_000002901370dae0;  alias, 1 drivers
v00000290136e79c0_0 .net "PFC_to_IF", 31 0, L_000002901370d040;  alias, 1 drivers
v00000290136e8e60_0 .net "WB_rd_ind", 4 0, v00000290136fc890_0;  alias, 1 drivers
v00000290136e7e20_0 .net "Wrong_prediction", 0 0, L_000002901372d1f0;  alias, 1 drivers
v00000290136e8640_0 .net *"_ivl_11", 0 0, L_0000029013716c20;  1 drivers
v00000290136e8f00_0 .net *"_ivl_13", 9 0, L_000002901370d400;  1 drivers
v00000290136e7a60_0 .net *"_ivl_15", 9 0, L_000002901370bb00;  1 drivers
v00000290136e8fa0_0 .net *"_ivl_16", 9 0, L_000002901370c280;  1 drivers
v00000290136e7920_0 .net *"_ivl_19", 9 0, L_000002901370c5a0;  1 drivers
v00000290136e7f60_0 .net *"_ivl_20", 9 0, L_000002901370c460;  1 drivers
v00000290136e9220_0 .net *"_ivl_25", 0 0, L_0000029013715640;  1 drivers
v00000290136e90e0_0 .net *"_ivl_27", 0 0, L_0000029013715330;  1 drivers
v00000290136e8000_0 .net *"_ivl_29", 9 0, L_000002901370c320;  1 drivers
v00000290136e8140_0 .net *"_ivl_3", 0 0, L_0000029013716360;  1 drivers
L_00000290137301f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000290136e81e0_0 .net/2u *"_ivl_30", 9 0, L_00000290137301f0;  1 drivers
v00000290136e9180_0 .net *"_ivl_32", 9 0, L_000002901370d860;  1 drivers
v00000290136e9400_0 .net *"_ivl_35", 9 0, L_000002901370c3c0;  1 drivers
v00000290136e8500_0 .net *"_ivl_37", 9 0, L_000002901370d720;  1 drivers
v00000290136e8780_0 .net *"_ivl_38", 9 0, L_000002901370bba0;  1 drivers
v00000290136e8820_0 .net *"_ivl_40", 9 0, L_000002901370da40;  1 drivers
L_0000029013730238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000290136e94a0_0 .net/2s *"_ivl_45", 21 0, L_0000029013730238;  1 drivers
L_0000029013730280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000290136e88c0_0 .net/2s *"_ivl_50", 21 0, L_0000029013730280;  1 drivers
v00000290136e8960_0 .net *"_ivl_9", 0 0, L_0000029013715720;  1 drivers
v00000290136e8a00_0 .net "clk", 0 0, L_000002901364e010;  alias, 1 drivers
v00000290136e9540_0 .net "forward_to_B", 31 0, L_000002901370d680;  alias, 1 drivers
v00000290136e9720_0 .net "imm", 31 0, v00000290136e51c0_0;  1 drivers
v00000290136e97c0_0 .net "inst", 31 0, v00000290136e9fe0_0;  alias, 1 drivers
v00000290136e9860_0 .net "is_branch_and_taken", 0 0, L_0000029013715410;  alias, 1 drivers
v00000290136e9900_0 .net "is_oper2_immed", 0 0, L_0000029013716600;  alias, 1 drivers
v00000290136e99a0_0 .net "mem_read", 0 0, L_000002901370fac0;  alias, 1 drivers
v00000290136e9a40_0 .net "mem_write", 0 0, L_000002901370ffc0;  alias, 1 drivers
v00000290136e9c20_0 .net "pc", 31 0, v00000290136ea260_0;  alias, 1 drivers
v00000290136e9cc0_0 .net "pc_write", 0 0, v00000290136e6520_0;  alias, 1 drivers
v00000290136ea300_0 .net "predicted", 0 0, L_0000029013715e90;  1 drivers
v00000290136e9d60_0 .net "predicted_to_EX", 0 0, v00000290136e2ba0_0;  alias, 1 drivers
v00000290136ea080_0 .net "reg_write", 0 0, L_000002901370e9e0;  alias, 1 drivers
v00000290136e9e00_0 .net "reg_write_from_wb", 0 0, v00000290136fd010_0;  alias, 1 drivers
v00000290136ea120_0 .net "rs1", 31 0, v00000290136e9b80_0;  alias, 1 drivers
v00000290136e9ea0_0 .net "rs2", 31 0, v00000290136e8b40_0;  alias, 1 drivers
v00000290136e9f40_0 .net "rst", 0 0, v0000029013709080_0;  alias, 1 drivers
v00000290136ea1c0_0 .net "wr_reg_data", 31 0, L_0000029013791cf0;  alias, 1 drivers
L_000002901370d680 .functor MUXZ 32, v00000290136e8b40_0, v00000290136e51c0_0, L_0000029013716600, C4<>;
L_000002901370d400 .part v00000290136ea260_0, 0, 10;
L_000002901370bb00 .part v00000290136e9fe0_0, 0, 10;
L_000002901370c280 .arith/sum 10, L_000002901370d400, L_000002901370bb00;
L_000002901370c5a0 .part v00000290136e9fe0_0, 0, 10;
L_000002901370c460 .functor MUXZ 10, L_000002901370c5a0, L_000002901370c280, L_0000029013716c20, C4<>;
L_000002901370c320 .part v00000290136ea260_0, 0, 10;
L_000002901370d860 .arith/sum 10, L_000002901370c320, L_00000290137301f0;
L_000002901370c3c0 .part v00000290136ea260_0, 0, 10;
L_000002901370d720 .part v00000290136e9fe0_0, 0, 10;
L_000002901370bba0 .arith/sum 10, L_000002901370c3c0, L_000002901370d720;
L_000002901370da40 .functor MUXZ 10, L_000002901370bba0, L_000002901370d860, L_0000029013715330, C4<>;
L_000002901370d040 .concat8 [ 10 22 0 0], L_000002901370c460, L_0000029013730238;
L_000002901370dae0 .concat8 [ 10 22 0 0], L_000002901370da40, L_0000029013730280;
S_00000290136dd510 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000290136dd380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000290136ea950 .param/l "add" 0 9 6, C4<000000100000>;
P_00000290136ea988 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000290136ea9c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000290136ea9f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000290136eaa30 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000290136eaa68 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000290136eaaa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000290136eaad8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000290136eab10 .param/l "j" 0 9 19, C4<000010000000>;
P_00000290136eab48 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000290136eab80 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000290136eabb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000290136eabf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000290136eac28 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000290136eac60 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000290136eac98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000290136eacd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000290136ead08 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000290136ead40 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000290136ead78 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000290136eadb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000290136eade8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000290136eae20 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000290136eae58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000290136eae90 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029013716bb0 .functor OR 1, L_0000029013715e90, L_000002901370c1e0, C4<0>, C4<0>;
L_00000290137163d0 .functor OR 1, L_0000029013716bb0, L_000002901370b9c0, C4<0>, C4<0>;
v00000290136e47c0_0 .net "EX1_opcode", 11 0, v00000290136ddb90_0;  alias, 1 drivers
v00000290136e2ec0_0 .net "EX2_opcode", 11 0, v00000290136e1330_0;  alias, 1 drivers
v00000290136e49a0_0 .net "ID_opcode", 11 0, v00000290136fb030_0;  alias, 1 drivers
v00000290136e29c0_0 .net "PC_src", 2 0, L_000002901370c0a0;  alias, 1 drivers
v00000290136e3b40_0 .net "Wrong_prediction", 0 0, L_000002901372d1f0;  alias, 1 drivers
L_00000290137303e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000290136e2a60_0 .net/2u *"_ivl_0", 2 0, L_00000290137303e8;  1 drivers
v00000290136e2c40_0 .net *"_ivl_10", 0 0, L_000002901370caa0;  1 drivers
L_0000029013730508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000290136e44a0_0 .net/2u *"_ivl_12", 2 0, L_0000029013730508;  1 drivers
L_0000029013730550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000290136e40e0_0 .net/2u *"_ivl_14", 11 0, L_0000029013730550;  1 drivers
v00000290136e3fa0_0 .net *"_ivl_16", 0 0, L_000002901370c1e0;  1 drivers
v00000290136e3820_0 .net *"_ivl_19", 0 0, L_0000029013716bb0;  1 drivers
L_0000029013730430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000290136e31e0_0 .net/2u *"_ivl_2", 11 0, L_0000029013730430;  1 drivers
L_0000029013730598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000290136e38c0_0 .net/2u *"_ivl_20", 11 0, L_0000029013730598;  1 drivers
v00000290136e3a00_0 .net *"_ivl_22", 0 0, L_000002901370b9c0;  1 drivers
v00000290136e2740_0 .net *"_ivl_25", 0 0, L_00000290137163d0;  1 drivers
L_00000290137305e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000290136e3aa0_0 .net/2u *"_ivl_26", 2 0, L_00000290137305e0;  1 drivers
L_0000029013730628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000290136e4860_0 .net/2u *"_ivl_28", 2 0, L_0000029013730628;  1 drivers
v00000290136e3460_0 .net *"_ivl_30", 2 0, L_000002901370bc40;  1 drivers
v00000290136e3dc0_0 .net *"_ivl_32", 2 0, L_000002901370bce0;  1 drivers
v00000290136e2560_0 .net *"_ivl_34", 2 0, L_000002901370bd80;  1 drivers
v00000290136e2f60_0 .net *"_ivl_4", 0 0, L_000002901370dfe0;  1 drivers
L_0000029013730478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000290136e2ce0_0 .net/2u *"_ivl_6", 2 0, L_0000029013730478;  1 drivers
L_00000290137304c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000290136e4540_0 .net/2u *"_ivl_8", 11 0, L_00000290137304c0;  1 drivers
v00000290136e4900_0 .net "clk", 0 0, L_000002901364e010;  alias, 1 drivers
v00000290136e4a40_0 .net "predicted", 0 0, L_0000029013715e90;  alias, 1 drivers
v00000290136e3000_0 .net "predicted_to_EX", 0 0, v00000290136e2ba0_0;  alias, 1 drivers
v00000290136e27e0_0 .net "rst", 0 0, v0000029013709080_0;  alias, 1 drivers
v00000290136e30a0_0 .net "state", 1 0, v00000290136e3280_0;  1 drivers
L_000002901370dfe0 .cmp/eq 12, v00000290136fb030_0, L_0000029013730430;
L_000002901370caa0 .cmp/eq 12, v00000290136ddb90_0, L_00000290137304c0;
L_000002901370c1e0 .cmp/eq 12, v00000290136fb030_0, L_0000029013730550;
L_000002901370b9c0 .cmp/eq 12, v00000290136fb030_0, L_0000029013730598;
L_000002901370bc40 .functor MUXZ 3, L_0000029013730628, L_00000290137305e0, L_00000290137163d0, C4<>;
L_000002901370bce0 .functor MUXZ 3, L_000002901370bc40, L_0000029013730508, L_000002901370caa0, C4<>;
L_000002901370bd80 .functor MUXZ 3, L_000002901370bce0, L_0000029013730478, L_000002901370dfe0, C4<>;
L_000002901370c0a0 .functor MUXZ 3, L_000002901370bd80, L_00000290137303e8, L_000002901372d1f0, C4<>;
S_00000290136dcbb0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000290136dd510;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000290136eaed0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000290136eaf08 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000290136eaf40 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000290136eaf78 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000290136eafb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000290136eafe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000290136eb020 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000290136eb058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000290136eb090 .param/l "j" 0 9 19, C4<000010000000>;
P_00000290136eb0c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000290136eb100 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000290136eb138 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000290136eb170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000290136eb1a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000290136eb1e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000290136eb218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000290136eb250 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000290136eb288 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000290136eb2c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000290136eb2f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000290136eb330 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000290136eb368 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000290136eb3a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000290136eb3d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000290136eb410 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029013716910 .functor OR 1, L_000002901370c6e0, L_000002901370d360, C4<0>, C4<0>;
L_00000290137153a0 .functor OR 1, L_000002901370de00, L_000002901370dea0, C4<0>, C4<0>;
L_0000029013716830 .functor AND 1, L_0000029013716910, L_00000290137153a0, C4<1>, C4<1>;
L_0000029013715cd0 .functor NOT 1, L_0000029013716830, C4<0>, C4<0>, C4<0>;
L_0000029013716520 .functor OR 1, v0000029013709080_0, L_0000029013715cd0, C4<0>, C4<0>;
L_0000029013715e90 .functor NOT 1, L_0000029013716520, C4<0>, C4<0>, C4<0>;
v00000290136e36e0_0 .net "EX_opcode", 11 0, v00000290136e1330_0;  alias, 1 drivers
v00000290136e2b00_0 .net "ID_opcode", 11 0, v00000290136fb030_0;  alias, 1 drivers
v00000290136e42c0_0 .net "Wrong_prediction", 0 0, L_000002901372d1f0;  alias, 1 drivers
L_00000290137302c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000290136e4220_0 .net/2u *"_ivl_0", 11 0, L_00000290137302c8;  1 drivers
L_0000029013730358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000290136e2600_0 .net/2u *"_ivl_10", 1 0, L_0000029013730358;  1 drivers
v00000290136e3500_0 .net *"_ivl_12", 0 0, L_000002901370de00;  1 drivers
L_00000290137303a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000290136e2420_0 .net/2u *"_ivl_14", 1 0, L_00000290137303a0;  1 drivers
v00000290136e4360_0 .net *"_ivl_16", 0 0, L_000002901370dea0;  1 drivers
v00000290136e3960_0 .net *"_ivl_19", 0 0, L_00000290137153a0;  1 drivers
v00000290136e45e0_0 .net *"_ivl_2", 0 0, L_000002901370c6e0;  1 drivers
v00000290136e4180_0 .net *"_ivl_21", 0 0, L_0000029013716830;  1 drivers
v00000290136e26a0_0 .net *"_ivl_22", 0 0, L_0000029013715cd0;  1 drivers
v00000290136e3e60_0 .net *"_ivl_25", 0 0, L_0000029013716520;  1 drivers
L_0000029013730310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000290136e3f00_0 .net/2u *"_ivl_4", 11 0, L_0000029013730310;  1 drivers
v00000290136e24c0_0 .net *"_ivl_6", 0 0, L_000002901370d360;  1 drivers
v00000290136e4680_0 .net *"_ivl_9", 0 0, L_0000029013716910;  1 drivers
v00000290136e4720_0 .net "clk", 0 0, L_000002901364e010;  alias, 1 drivers
v00000290136e2e20_0 .net "predicted", 0 0, L_0000029013715e90;  alias, 1 drivers
v00000290136e2ba0_0 .var "predicted_to_EX", 0 0;
v00000290136e3780_0 .net "rst", 0 0, v0000029013709080_0;  alias, 1 drivers
v00000290136e3280_0 .var "state", 1 0;
E_000002901366c2f0 .event posedge, v00000290136e4720_0, v00000290136cdc70_0;
L_000002901370c6e0 .cmp/eq 12, v00000290136fb030_0, L_00000290137302c8;
L_000002901370d360 .cmp/eq 12, v00000290136fb030_0, L_0000029013730310;
L_000002901370de00 .cmp/eq 2, v00000290136e3280_0, L_0000029013730358;
L_000002901370dea0 .cmp/eq 2, v00000290136e3280_0, L_00000290137303a0;
S_00000290136dcd40 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000290136dd380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000290136ed460 .param/l "add" 0 9 6, C4<000000100000>;
P_00000290136ed498 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000290136ed4d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000290136ed508 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000290136ed540 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000290136ed578 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000290136ed5b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000290136ed5e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000290136ed620 .param/l "j" 0 9 19, C4<000010000000>;
P_00000290136ed658 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000290136ed690 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000290136ed6c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000290136ed700 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000290136ed738 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000290136ed770 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000290136ed7a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000290136ed7e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000290136ed818 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000290136ed850 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000290136ed888 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000290136ed8c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000290136ed8f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000290136ed930 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000290136ed968 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000290136ed9a0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000290136e2880_0 .net "EX1_memread", 0 0, v00000290136de590_0;  alias, 1 drivers
v00000290136e4ae0_0 .net "EX1_rd_ind", 4 0, v00000290136df8f0_0;  alias, 1 drivers
v00000290136e4040_0 .net "EX1_rd_indzero", 0 0, v00000290136df990_0;  alias, 1 drivers
v00000290136e35a0_0 .net "EX2_memread", 0 0, v00000290136e1650_0;  alias, 1 drivers
v00000290136e4b80_0 .net "EX2_rd_ind", 4 0, v00000290136e0430_0;  alias, 1 drivers
v00000290136e3140_0 .net "EX2_rd_indzero", 0 0, v00000290136e0890_0;  alias, 1 drivers
v00000290136e3320_0 .var "ID_EX1_flush", 0 0;
v00000290136e33c0_0 .var "ID_EX2_flush", 0 0;
v00000290136e3be0_0 .net "ID_opcode", 11 0, v00000290136fb030_0;  alias, 1 drivers
v00000290136e3c80_0 .net "ID_rs1_ind", 4 0, v00000290136fb490_0;  alias, 1 drivers
v00000290136e3d20_0 .net "ID_rs2_ind", 4 0, v00000290136fb2b0_0;  alias, 1 drivers
v00000290136e6b60_0 .var "IF_ID_Write", 0 0;
v00000290136e5440_0 .var "IF_ID_flush", 0 0;
v00000290136e6520_0 .var "PC_Write", 0 0;
v00000290136e7060_0 .net "Wrong_prediction", 0 0, L_000002901372d1f0;  alias, 1 drivers
E_000002901366b970/0 .event anyedge, v00000290136d34e0_0, v00000290136de590_0, v00000290136df990_0, v00000290136dde10_0;
E_000002901366b970/1 .event anyedge, v00000290136df8f0_0, v00000290136ddff0_0, v00000290135f2f30_0, v00000290136e0890_0;
E_000002901366b970/2 .event anyedge, v00000290136cdbd0_0, v00000290136e0070_0;
E_000002901366b970 .event/or E_000002901366b970/0, E_000002901366b970/1, E_000002901366b970/2;
S_00000290136dbc10 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000290136dd380;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000290136ed9e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000290136eda18 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000290136eda50 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000290136eda88 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000290136edac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000290136edaf8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000290136edb30 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000290136edb68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000290136edba0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000290136edbd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000290136edc10 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000290136edc48 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000290136edc80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000290136edcb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000290136edcf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000290136edd28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000290136edd60 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000290136edd98 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000290136eddd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000290136ede08 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000290136ede40 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000290136ede78 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000290136edeb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000290136edee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000290136edf20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029013715f00 .functor OR 1, L_000002901370be20, L_000002901370bec0, C4<0>, C4<0>;
L_0000029013716ad0 .functor OR 1, L_0000029013715f00, L_000002901370c500, C4<0>, C4<0>;
L_0000029013715800 .functor OR 1, L_0000029013716ad0, L_000002901370cc80, C4<0>, C4<0>;
L_0000029013716980 .functor OR 1, L_0000029013715800, L_000002901370cbe0, C4<0>, C4<0>;
L_00000290137158e0 .functor OR 1, L_0000029013716980, L_000002901370c780, C4<0>, C4<0>;
L_00000290137156b0 .functor OR 1, L_00000290137158e0, L_000002901370c820, C4<0>, C4<0>;
L_0000029013716590 .functor OR 1, L_00000290137156b0, L_000002901370c960, C4<0>, C4<0>;
L_0000029013716600 .functor OR 1, L_0000029013716590, L_000002901370cb40, C4<0>, C4<0>;
L_00000290137166e0 .functor OR 1, L_000002901370f8e0, L_000002901370f7a0, C4<0>, C4<0>;
L_0000029013716750 .functor OR 1, L_00000290137166e0, L_000002901370fe80, C4<0>, C4<0>;
L_0000029013715480 .functor OR 1, L_0000029013716750, L_000002901370e300, C4<0>, C4<0>;
L_00000290137167c0 .functor OR 1, L_0000029013715480, L_0000029013710420, C4<0>, C4<0>;
v00000290136e5e40_0 .net "ID_opcode", 11 0, v00000290136fb030_0;  alias, 1 drivers
L_0000029013730670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000290136e6c00_0 .net/2u *"_ivl_0", 11 0, L_0000029013730670;  1 drivers
L_0000029013730700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000290136e65c0_0 .net/2u *"_ivl_10", 11 0, L_0000029013730700;  1 drivers
L_0000029013730bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000290136e6ac0_0 .net/2u *"_ivl_102", 11 0, L_0000029013730bc8;  1 drivers
L_0000029013730c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000290136e5940_0 .net/2u *"_ivl_106", 11 0, L_0000029013730c10;  1 drivers
v00000290136e6a20_0 .net *"_ivl_12", 0 0, L_000002901370c500;  1 drivers
v00000290136e5a80_0 .net *"_ivl_15", 0 0, L_0000029013716ad0;  1 drivers
L_0000029013730748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000290136e5da0_0 .net/2u *"_ivl_16", 11 0, L_0000029013730748;  1 drivers
v00000290136e6020_0 .net *"_ivl_18", 0 0, L_000002901370cc80;  1 drivers
v00000290136e6de0_0 .net *"_ivl_2", 0 0, L_000002901370be20;  1 drivers
v00000290136e60c0_0 .net *"_ivl_21", 0 0, L_0000029013715800;  1 drivers
L_0000029013730790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000290136e62a0_0 .net/2u *"_ivl_22", 11 0, L_0000029013730790;  1 drivers
v00000290136e53a0_0 .net *"_ivl_24", 0 0, L_000002901370cbe0;  1 drivers
v00000290136e6ca0_0 .net *"_ivl_27", 0 0, L_0000029013716980;  1 drivers
L_00000290137307d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000290136e7100_0 .net/2u *"_ivl_28", 11 0, L_00000290137307d8;  1 drivers
v00000290136e6160_0 .net *"_ivl_30", 0 0, L_000002901370c780;  1 drivers
v00000290136e5d00_0 .net *"_ivl_33", 0 0, L_00000290137158e0;  1 drivers
L_0000029013730820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000290136e6d40_0 .net/2u *"_ivl_34", 11 0, L_0000029013730820;  1 drivers
v00000290136e54e0_0 .net *"_ivl_36", 0 0, L_000002901370c820;  1 drivers
v00000290136e5ee0_0 .net *"_ivl_39", 0 0, L_00000290137156b0;  1 drivers
L_00000290137306b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000290136e7380_0 .net/2u *"_ivl_4", 11 0, L_00000290137306b8;  1 drivers
L_0000029013730868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000290136e5b20_0 .net/2u *"_ivl_40", 11 0, L_0000029013730868;  1 drivers
v00000290136e4fe0_0 .net *"_ivl_42", 0 0, L_000002901370c960;  1 drivers
v00000290136e5bc0_0 .net *"_ivl_45", 0 0, L_0000029013716590;  1 drivers
L_00000290137308b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000290136e6340_0 .net/2u *"_ivl_46", 11 0, L_00000290137308b0;  1 drivers
v00000290136e5580_0 .net *"_ivl_48", 0 0, L_000002901370cb40;  1 drivers
L_00000290137308f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000290136e4d60_0 .net/2u *"_ivl_52", 11 0, L_00000290137308f8;  1 drivers
L_0000029013730940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000290136e6660_0 .net/2u *"_ivl_56", 11 0, L_0000029013730940;  1 drivers
v00000290136e63e0_0 .net *"_ivl_6", 0 0, L_000002901370bec0;  1 drivers
L_0000029013730988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000290136e68e0_0 .net/2u *"_ivl_60", 11 0, L_0000029013730988;  1 drivers
L_00000290137309d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000290136e4e00_0 .net/2u *"_ivl_64", 11 0, L_00000290137309d0;  1 drivers
L_0000029013730a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000290136e4c20_0 .net/2u *"_ivl_68", 11 0, L_0000029013730a18;  1 drivers
L_0000029013730a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000290136e5300_0 .net/2u *"_ivl_72", 11 0, L_0000029013730a60;  1 drivers
v00000290136e5c60_0 .net *"_ivl_74", 0 0, L_000002901370f8e0;  1 drivers
L_0000029013730aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000290136e6480_0 .net/2u *"_ivl_76", 11 0, L_0000029013730aa8;  1 drivers
v00000290136e5760_0 .net *"_ivl_78", 0 0, L_000002901370f7a0;  1 drivers
v00000290136e4ea0_0 .net *"_ivl_81", 0 0, L_00000290137166e0;  1 drivers
L_0000029013730af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000290136e5f80_0 .net/2u *"_ivl_82", 11 0, L_0000029013730af0;  1 drivers
v00000290136e6e80_0 .net *"_ivl_84", 0 0, L_000002901370fe80;  1 drivers
v00000290136e4cc0_0 .net *"_ivl_87", 0 0, L_0000029013716750;  1 drivers
L_0000029013730b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000290136e6f20_0 .net/2u *"_ivl_88", 11 0, L_0000029013730b38;  1 drivers
v00000290136e6200_0 .net *"_ivl_9", 0 0, L_0000029013715f00;  1 drivers
v00000290136e6700_0 .net *"_ivl_90", 0 0, L_000002901370e300;  1 drivers
v00000290136e72e0_0 .net *"_ivl_93", 0 0, L_0000029013715480;  1 drivers
L_0000029013730b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000290136e4f40_0 .net/2u *"_ivl_94", 11 0, L_0000029013730b80;  1 drivers
v00000290136e56c0_0 .net *"_ivl_96", 0 0, L_0000029013710420;  1 drivers
v00000290136e5620_0 .net *"_ivl_99", 0 0, L_00000290137167c0;  1 drivers
v00000290136e67a0_0 .net "is_beq", 0 0, L_000002901370cdc0;  alias, 1 drivers
v00000290136e5080_0 .net "is_bne", 0 0, L_000002901370ce60;  alias, 1 drivers
v00000290136e6fc0_0 .net "is_j", 0 0, L_000002901370fa20;  alias, 1 drivers
v00000290136e71a0_0 .net "is_jal", 0 0, L_000002901370e6c0;  alias, 1 drivers
v00000290136e5800_0 .net "is_jr", 0 0, L_000002901370cf00;  alias, 1 drivers
v00000290136e5120_0 .net "is_oper2_immed", 0 0, L_0000029013716600;  alias, 1 drivers
v00000290136e6840_0 .net "memread", 0 0, L_000002901370fac0;  alias, 1 drivers
v00000290136e6980_0 .net "memwrite", 0 0, L_000002901370ffc0;  alias, 1 drivers
v00000290136e7240_0 .net "regwrite", 0 0, L_000002901370e9e0;  alias, 1 drivers
L_000002901370be20 .cmp/eq 12, v00000290136fb030_0, L_0000029013730670;
L_000002901370bec0 .cmp/eq 12, v00000290136fb030_0, L_00000290137306b8;
L_000002901370c500 .cmp/eq 12, v00000290136fb030_0, L_0000029013730700;
L_000002901370cc80 .cmp/eq 12, v00000290136fb030_0, L_0000029013730748;
L_000002901370cbe0 .cmp/eq 12, v00000290136fb030_0, L_0000029013730790;
L_000002901370c780 .cmp/eq 12, v00000290136fb030_0, L_00000290137307d8;
L_000002901370c820 .cmp/eq 12, v00000290136fb030_0, L_0000029013730820;
L_000002901370c960 .cmp/eq 12, v00000290136fb030_0, L_0000029013730868;
L_000002901370cb40 .cmp/eq 12, v00000290136fb030_0, L_00000290137308b0;
L_000002901370cdc0 .cmp/eq 12, v00000290136fb030_0, L_00000290137308f8;
L_000002901370ce60 .cmp/eq 12, v00000290136fb030_0, L_0000029013730940;
L_000002901370cf00 .cmp/eq 12, v00000290136fb030_0, L_0000029013730988;
L_000002901370e6c0 .cmp/eq 12, v00000290136fb030_0, L_00000290137309d0;
L_000002901370fa20 .cmp/eq 12, v00000290136fb030_0, L_0000029013730a18;
L_000002901370f8e0 .cmp/eq 12, v00000290136fb030_0, L_0000029013730a60;
L_000002901370f7a0 .cmp/eq 12, v00000290136fb030_0, L_0000029013730aa8;
L_000002901370fe80 .cmp/eq 12, v00000290136fb030_0, L_0000029013730af0;
L_000002901370e300 .cmp/eq 12, v00000290136fb030_0, L_0000029013730b38;
L_0000029013710420 .cmp/eq 12, v00000290136fb030_0, L_0000029013730b80;
L_000002901370e9e0 .reduce/nor L_00000290137167c0;
L_000002901370fac0 .cmp/eq 12, v00000290136fb030_0, L_0000029013730bc8;
L_000002901370ffc0 .cmp/eq 12, v00000290136fb030_0, L_0000029013730c10;
S_00000290136db8f0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000290136dd380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000290136f5f70 .param/l "add" 0 9 6, C4<000000100000>;
P_00000290136f5fa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000290136f5fe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000290136f6018 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000290136f6050 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000290136f6088 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000290136f60c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000290136f60f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000290136f6130 .param/l "j" 0 9 19, C4<000010000000>;
P_00000290136f6168 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000290136f61a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000290136f61d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000290136f6210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000290136f6248 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000290136f6280 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000290136f62b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000290136f62f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000290136f6328 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000290136f6360 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000290136f6398 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000290136f63d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000290136f6408 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000290136f6440 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000290136f6478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000290136f64b0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000290136e51c0_0 .var "Immed", 31 0;
v00000290136e58a0_0 .net "Inst", 31 0, v00000290136e9fe0_0;  alias, 1 drivers
v00000290136e5260_0 .net "opcode", 11 0, v00000290136fb030_0;  alias, 1 drivers
E_000002901366c570 .event anyedge, v00000290136e0070_0, v00000290136e58a0_0;
S_00000290136dbda0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000290136dd380;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000290136e9b80_0 .var "Read_data1", 31 0;
v00000290136e8b40_0 .var "Read_data2", 31 0;
v00000290136e8320_0 .net "Read_reg1", 4 0, v00000290136fb490_0;  alias, 1 drivers
v00000290136e8dc0_0 .net "Read_reg2", 4 0, v00000290136fb2b0_0;  alias, 1 drivers
v00000290136e7560_0 .net "Write_data", 31 0, L_0000029013791cf0;  alias, 1 drivers
v00000290136e80a0_0 .net "Write_en", 0 0, v00000290136fd010_0;  alias, 1 drivers
v00000290136e8be0_0 .net "Write_reg", 4 0, v00000290136fc890_0;  alias, 1 drivers
v00000290136e7740_0 .net "clk", 0 0, L_000002901364e010;  alias, 1 drivers
v00000290136e7600_0 .var/i "i", 31 0;
v00000290136e9040 .array "reg_file", 0 31, 31 0;
v00000290136e7b00_0 .net "rst", 0 0, v0000029013709080_0;  alias, 1 drivers
E_000002901366c1b0 .event posedge, v00000290136e4720_0;
S_00000290136dbf30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000290136dbda0;
 .timescale 0 0;
v00000290136e7ce0_0 .var/i "i", 31 0;
S_00000290136dc570 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002901342d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000290136f64f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000290136f6528 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000290136f6560 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000290136f6598 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000290136f65d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000290136f6608 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000290136f6640 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000290136f6678 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000290136f66b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000290136f66e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000290136f6720 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000290136f6758 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000290136f6790 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000290136f67c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000290136f6800 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000290136f6838 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000290136f6870 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000290136f68a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000290136f68e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000290136f6918 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000290136f6950 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000290136f6988 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000290136f69c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000290136f69f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000290136f6a30 .param/l "xori" 0 9 12, C4<001110000000>;
v00000290136e9fe0_0 .var "ID_INST", 31 0;
v00000290136ea260_0 .var "ID_PC", 31 0;
v00000290136fb030_0 .var "ID_opcode", 11 0;
v00000290136fa810_0 .var "ID_rd_ind", 4 0;
v00000290136fb490_0 .var "ID_rs1_ind", 4 0;
v00000290136fb2b0_0 .var "ID_rs2_ind", 4 0;
v00000290136f9cd0_0 .net "IF_FLUSH", 0 0, v00000290136e5440_0;  alias, 1 drivers
v00000290136fb350_0 .net "IF_INST", 31 0, L_0000029013715250;  alias, 1 drivers
v00000290136fb990_0 .net "IF_PC", 31 0, v00000290136fa6d0_0;  alias, 1 drivers
v00000290136f9eb0_0 .net "clk", 0 0, L_00000290137161a0;  1 drivers
v00000290136fb530_0 .net "if_id_Write", 0 0, v00000290136e6b60_0;  alias, 1 drivers
v00000290136fa770_0 .net "rst", 0 0, v0000029013709080_0;  alias, 1 drivers
E_000002901366c5b0 .event posedge, v00000290136cdc70_0, v00000290136f9eb0_0;
S_00000290136dc0c0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002901342d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000290136fe050_0 .net "EX1_PFC", 31 0, L_000002901370f5c0;  alias, 1 drivers
v00000290136fc2f0_0 .net "EX2_PFC", 31 0, v00000290136e0cf0_0;  alias, 1 drivers
v00000290136fdf10_0 .net "ID_PFC", 31 0, L_000002901370d040;  alias, 1 drivers
v00000290136fdfb0_0 .net "PC_src", 2 0, L_000002901370c0a0;  alias, 1 drivers
v00000290136fbc10_0 .net "PC_write", 0 0, v00000290136e6520_0;  alias, 1 drivers
L_0000029013730088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000290136fc4d0_0 .net/2u *"_ivl_0", 31 0, L_0000029013730088;  1 drivers
v00000290136fc930_0 .net "clk", 0 0, L_000002901364e010;  alias, 1 drivers
v00000290136fd510_0 .net "inst", 31 0, L_0000029013715250;  alias, 1 drivers
v00000290136fc9d0_0 .net "inst_mem_in", 31 0, v00000290136fa6d0_0;  alias, 1 drivers
v00000290136fdd30_0 .net "pc_reg_in", 31 0, L_0000029013716440;  1 drivers
v00000290136fc1b0_0 .net "rst", 0 0, v0000029013709080_0;  alias, 1 drivers
L_000002901370ba60 .arith/sum 32, v00000290136fa6d0_0, L_0000029013730088;
S_00000290136dc250 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000290136dc0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000029013715250 .functor BUFZ 32, L_000002901370dc20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000290136fb5d0_0 .net "Data_Out", 31 0, L_0000029013715250;  alias, 1 drivers
v00000290136f94b0 .array "InstMem", 0 1023, 31 0;
v00000290136fb0d0_0 .net *"_ivl_0", 31 0, L_000002901370dc20;  1 drivers
v00000290136fa1d0_0 .net *"_ivl_3", 9 0, L_000002901370d2c0;  1 drivers
v00000290136fa8b0_0 .net *"_ivl_4", 11 0, L_000002901370d0e0;  1 drivers
L_00000290137301a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000290136fad10_0 .net *"_ivl_7", 1 0, L_00000290137301a8;  1 drivers
v00000290136faa90_0 .net "addr", 31 0, v00000290136fa6d0_0;  alias, 1 drivers
v00000290136fabd0_0 .net "clk", 0 0, L_000002901364e010;  alias, 1 drivers
v00000290136fb710_0 .var/i "i", 31 0;
L_000002901370dc20 .array/port v00000290136f94b0, L_000002901370d0e0;
L_000002901370d2c0 .part v00000290136fa6d0_0, 0, 10;
L_000002901370d0e0 .concat [ 10 2 0 0], L_000002901370d2c0, L_00000290137301a8;
S_00000290136dca20 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000290136dc0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002901366be30 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000290136f95f0_0 .net "DataIn", 31 0, L_0000029013716440;  alias, 1 drivers
v00000290136fa6d0_0 .var "DataOut", 31 0;
v00000290136f9730_0 .net "PC_Write", 0 0, v00000290136e6520_0;  alias, 1 drivers
v00000290136fadb0_0 .net "clk", 0 0, L_000002901364e010;  alias, 1 drivers
v00000290136fb3f0_0 .net "rst", 0 0, v0000029013709080_0;  alias, 1 drivers
S_00000290136dc3e0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000290136dc0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002901366bb30 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002901364e630 .functor NOT 1, L_000002901370c000, C4<0>, C4<0>, C4<0>;
L_000002901364e400 .functor NOT 1, L_000002901370d7c0, C4<0>, C4<0>, C4<0>;
L_000002901364e390 .functor AND 1, L_000002901364e630, L_000002901364e400, C4<1>, C4<1>;
L_00000290135ec920 .functor NOT 1, L_000002901370ca00, C4<0>, C4<0>, C4<0>;
L_00000290135ec7d0 .functor AND 1, L_000002901364e390, L_00000290135ec920, C4<1>, C4<1>;
L_00000290135ecd10 .functor AND 32, L_000002901370bf60, L_000002901370ba60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000290135eca70 .functor NOT 1, L_000002901370c640, C4<0>, C4<0>, C4<0>;
L_00000290137160c0 .functor NOT 1, L_000002901370b920, C4<0>, C4<0>, C4<0>;
L_0000029013716280 .functor AND 1, L_00000290135eca70, L_00000290137160c0, C4<1>, C4<1>;
L_0000029013716b40 .functor AND 1, L_0000029013716280, L_000002901370d540, C4<1>, C4<1>;
L_0000029013715170 .functor AND 32, L_000002901370cd20, L_000002901370d040, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000290137151e0 .functor OR 32, L_00000290135ecd10, L_0000029013715170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029013715790 .functor NOT 1, L_000002901370d9a0, C4<0>, C4<0>, C4<0>;
L_00000290137152c0 .functor AND 1, L_0000029013715790, L_000002901370d180, C4<1>, C4<1>;
L_0000029013715fe0 .functor NOT 1, L_000002901370c8c0, C4<0>, C4<0>, C4<0>;
L_0000029013716670 .functor AND 1, L_00000290137152c0, L_0000029013715fe0, C4<1>, C4<1>;
L_00000290137154f0 .functor AND 32, L_000002901370dcc0, v00000290136fa6d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000290137155d0 .functor OR 32, L_00000290137151e0, L_00000290137154f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029013715100 .functor NOT 1, L_000002901370dd60, C4<0>, C4<0>, C4<0>;
L_0000029013715c60 .functor AND 1, L_0000029013715100, L_000002901370c140, C4<1>, C4<1>;
L_0000029013715b10 .functor AND 1, L_0000029013715c60, L_000002901370cfa0, C4<1>, C4<1>;
L_0000029013716130 .functor AND 32, L_000002901370d5e0, L_000002901370f5c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000290137162f0 .functor OR 32, L_00000290137155d0, L_0000029013716130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000290137164b0 .functor NOT 1, L_000002901370b880, C4<0>, C4<0>, C4<0>;
L_0000029013715870 .functor AND 1, L_000002901370d4a0, L_00000290137164b0, C4<1>, C4<1>;
L_0000029013716210 .functor NOT 1, L_000002901370df40, C4<0>, C4<0>, C4<0>;
L_0000029013715560 .functor AND 1, L_0000029013715870, L_0000029013716210, C4<1>, C4<1>;
L_0000029013716a60 .functor AND 32, L_000002901370d220, v00000290136e0cf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029013716440 .functor OR 32, L_00000290137162f0, L_0000029013716a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000290136fba30_0 .net *"_ivl_1", 0 0, L_000002901370c000;  1 drivers
v00000290136fa9f0_0 .net *"_ivl_11", 0 0, L_000002901370ca00;  1 drivers
v00000290136fa270_0 .net *"_ivl_12", 0 0, L_00000290135ec920;  1 drivers
v00000290136fac70_0 .net *"_ivl_14", 0 0, L_00000290135ec7d0;  1 drivers
v00000290136f9410_0 .net *"_ivl_16", 31 0, L_000002901370bf60;  1 drivers
v00000290136f9f50_0 .net *"_ivl_18", 31 0, L_00000290135ecd10;  1 drivers
v00000290136f9910_0 .net *"_ivl_2", 0 0, L_000002901364e630;  1 drivers
v00000290136fae50_0 .net *"_ivl_21", 0 0, L_000002901370c640;  1 drivers
v00000290136fa590_0 .net *"_ivl_22", 0 0, L_00000290135eca70;  1 drivers
v00000290136f99b0_0 .net *"_ivl_25", 0 0, L_000002901370b920;  1 drivers
v00000290136fa3b0_0 .net *"_ivl_26", 0 0, L_00000290137160c0;  1 drivers
v00000290136fa630_0 .net *"_ivl_28", 0 0, L_0000029013716280;  1 drivers
v00000290136f9870_0 .net *"_ivl_31", 0 0, L_000002901370d540;  1 drivers
v00000290136fa450_0 .net *"_ivl_32", 0 0, L_0000029013716b40;  1 drivers
v00000290136fb170_0 .net *"_ivl_34", 31 0, L_000002901370cd20;  1 drivers
v00000290136fa4f0_0 .net *"_ivl_36", 31 0, L_0000029013715170;  1 drivers
v00000290136fa950_0 .net *"_ivl_38", 31 0, L_00000290137151e0;  1 drivers
v00000290136f92d0_0 .net *"_ivl_41", 0 0, L_000002901370d9a0;  1 drivers
v00000290136fb670_0 .net *"_ivl_42", 0 0, L_0000029013715790;  1 drivers
v00000290136f9c30_0 .net *"_ivl_45", 0 0, L_000002901370d180;  1 drivers
v00000290136fab30_0 .net *"_ivl_46", 0 0, L_00000290137152c0;  1 drivers
v00000290136fa130_0 .net *"_ivl_49", 0 0, L_000002901370c8c0;  1 drivers
v00000290136fb7b0_0 .net *"_ivl_5", 0 0, L_000002901370d7c0;  1 drivers
v00000290136fb850_0 .net *"_ivl_50", 0 0, L_0000029013715fe0;  1 drivers
v00000290136faef0_0 .net *"_ivl_52", 0 0, L_0000029013716670;  1 drivers
v00000290136fb8f0_0 .net *"_ivl_54", 31 0, L_000002901370dcc0;  1 drivers
v00000290136f9690_0 .net *"_ivl_56", 31 0, L_00000290137154f0;  1 drivers
v00000290136faf90_0 .net *"_ivl_58", 31 0, L_00000290137155d0;  1 drivers
v00000290136f9550_0 .net *"_ivl_6", 0 0, L_000002901364e400;  1 drivers
v00000290136f9b90_0 .net *"_ivl_61", 0 0, L_000002901370dd60;  1 drivers
v00000290136f9a50_0 .net *"_ivl_62", 0 0, L_0000029013715100;  1 drivers
v00000290136fb210_0 .net *"_ivl_65", 0 0, L_000002901370c140;  1 drivers
v00000290136f9370_0 .net *"_ivl_66", 0 0, L_0000029013715c60;  1 drivers
v00000290136f97d0_0 .net *"_ivl_69", 0 0, L_000002901370cfa0;  1 drivers
v00000290136f9af0_0 .net *"_ivl_70", 0 0, L_0000029013715b10;  1 drivers
v00000290136f9d70_0 .net *"_ivl_72", 31 0, L_000002901370d5e0;  1 drivers
v00000290136fa090_0 .net *"_ivl_74", 31 0, L_0000029013716130;  1 drivers
v00000290136f9e10_0 .net *"_ivl_76", 31 0, L_00000290137162f0;  1 drivers
v00000290136f9ff0_0 .net *"_ivl_79", 0 0, L_000002901370d4a0;  1 drivers
v00000290136fbb70_0 .net *"_ivl_8", 0 0, L_000002901364e390;  1 drivers
v00000290136fced0_0 .net *"_ivl_81", 0 0, L_000002901370b880;  1 drivers
v00000290136fcc50_0 .net *"_ivl_82", 0 0, L_00000290137164b0;  1 drivers
v00000290136fd470_0 .net *"_ivl_84", 0 0, L_0000029013715870;  1 drivers
v00000290136fc430_0 .net *"_ivl_87", 0 0, L_000002901370df40;  1 drivers
v00000290136fd790_0 .net *"_ivl_88", 0 0, L_0000029013716210;  1 drivers
v00000290136fe0f0_0 .net *"_ivl_90", 0 0, L_0000029013715560;  1 drivers
v00000290136fcd90_0 .net *"_ivl_92", 31 0, L_000002901370d220;  1 drivers
v00000290136fcf70_0 .net *"_ivl_94", 31 0, L_0000029013716a60;  1 drivers
v00000290136fc110_0 .net "ina", 31 0, L_000002901370ba60;  1 drivers
v00000290136fbcb0_0 .net "inb", 31 0, L_000002901370d040;  alias, 1 drivers
v00000290136fe230_0 .net "inc", 31 0, v00000290136fa6d0_0;  alias, 1 drivers
v00000290136fda10_0 .net "ind", 31 0, L_000002901370f5c0;  alias, 1 drivers
v00000290136fd290_0 .net "ine", 31 0, v00000290136e0cf0_0;  alias, 1 drivers
L_00000290137300d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000290136fdc90_0 .net "inf", 31 0, L_00000290137300d0;  1 drivers
L_0000029013730118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000290136fd6f0_0 .net "ing", 31 0, L_0000029013730118;  1 drivers
L_0000029013730160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000290136fccf0_0 .net "inh", 31 0, L_0000029013730160;  1 drivers
v00000290136fbd50_0 .net "out", 31 0, L_0000029013716440;  alias, 1 drivers
v00000290136fc610_0 .net "sel", 2 0, L_000002901370c0a0;  alias, 1 drivers
L_000002901370c000 .part L_000002901370c0a0, 2, 1;
L_000002901370d7c0 .part L_000002901370c0a0, 1, 1;
L_000002901370ca00 .part L_000002901370c0a0, 0, 1;
LS_000002901370bf60_0_0 .concat [ 1 1 1 1], L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0;
LS_000002901370bf60_0_4 .concat [ 1 1 1 1], L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0;
LS_000002901370bf60_0_8 .concat [ 1 1 1 1], L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0;
LS_000002901370bf60_0_12 .concat [ 1 1 1 1], L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0;
LS_000002901370bf60_0_16 .concat [ 1 1 1 1], L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0;
LS_000002901370bf60_0_20 .concat [ 1 1 1 1], L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0;
LS_000002901370bf60_0_24 .concat [ 1 1 1 1], L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0;
LS_000002901370bf60_0_28 .concat [ 1 1 1 1], L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0, L_00000290135ec7d0;
LS_000002901370bf60_1_0 .concat [ 4 4 4 4], LS_000002901370bf60_0_0, LS_000002901370bf60_0_4, LS_000002901370bf60_0_8, LS_000002901370bf60_0_12;
LS_000002901370bf60_1_4 .concat [ 4 4 4 4], LS_000002901370bf60_0_16, LS_000002901370bf60_0_20, LS_000002901370bf60_0_24, LS_000002901370bf60_0_28;
L_000002901370bf60 .concat [ 16 16 0 0], LS_000002901370bf60_1_0, LS_000002901370bf60_1_4;
L_000002901370c640 .part L_000002901370c0a0, 2, 1;
L_000002901370b920 .part L_000002901370c0a0, 1, 1;
L_000002901370d540 .part L_000002901370c0a0, 0, 1;
LS_000002901370cd20_0_0 .concat [ 1 1 1 1], L_0000029013716b40, L_0000029013716b40, L_0000029013716b40, L_0000029013716b40;
LS_000002901370cd20_0_4 .concat [ 1 1 1 1], L_0000029013716b40, L_0000029013716b40, L_0000029013716b40, L_0000029013716b40;
LS_000002901370cd20_0_8 .concat [ 1 1 1 1], L_0000029013716b40, L_0000029013716b40, L_0000029013716b40, L_0000029013716b40;
LS_000002901370cd20_0_12 .concat [ 1 1 1 1], L_0000029013716b40, L_0000029013716b40, L_0000029013716b40, L_0000029013716b40;
LS_000002901370cd20_0_16 .concat [ 1 1 1 1], L_0000029013716b40, L_0000029013716b40, L_0000029013716b40, L_0000029013716b40;
LS_000002901370cd20_0_20 .concat [ 1 1 1 1], L_0000029013716b40, L_0000029013716b40, L_0000029013716b40, L_0000029013716b40;
LS_000002901370cd20_0_24 .concat [ 1 1 1 1], L_0000029013716b40, L_0000029013716b40, L_0000029013716b40, L_0000029013716b40;
LS_000002901370cd20_0_28 .concat [ 1 1 1 1], L_0000029013716b40, L_0000029013716b40, L_0000029013716b40, L_0000029013716b40;
LS_000002901370cd20_1_0 .concat [ 4 4 4 4], LS_000002901370cd20_0_0, LS_000002901370cd20_0_4, LS_000002901370cd20_0_8, LS_000002901370cd20_0_12;
LS_000002901370cd20_1_4 .concat [ 4 4 4 4], LS_000002901370cd20_0_16, LS_000002901370cd20_0_20, LS_000002901370cd20_0_24, LS_000002901370cd20_0_28;
L_000002901370cd20 .concat [ 16 16 0 0], LS_000002901370cd20_1_0, LS_000002901370cd20_1_4;
L_000002901370d9a0 .part L_000002901370c0a0, 2, 1;
L_000002901370d180 .part L_000002901370c0a0, 1, 1;
L_000002901370c8c0 .part L_000002901370c0a0, 0, 1;
LS_000002901370dcc0_0_0 .concat [ 1 1 1 1], L_0000029013716670, L_0000029013716670, L_0000029013716670, L_0000029013716670;
LS_000002901370dcc0_0_4 .concat [ 1 1 1 1], L_0000029013716670, L_0000029013716670, L_0000029013716670, L_0000029013716670;
LS_000002901370dcc0_0_8 .concat [ 1 1 1 1], L_0000029013716670, L_0000029013716670, L_0000029013716670, L_0000029013716670;
LS_000002901370dcc0_0_12 .concat [ 1 1 1 1], L_0000029013716670, L_0000029013716670, L_0000029013716670, L_0000029013716670;
LS_000002901370dcc0_0_16 .concat [ 1 1 1 1], L_0000029013716670, L_0000029013716670, L_0000029013716670, L_0000029013716670;
LS_000002901370dcc0_0_20 .concat [ 1 1 1 1], L_0000029013716670, L_0000029013716670, L_0000029013716670, L_0000029013716670;
LS_000002901370dcc0_0_24 .concat [ 1 1 1 1], L_0000029013716670, L_0000029013716670, L_0000029013716670, L_0000029013716670;
LS_000002901370dcc0_0_28 .concat [ 1 1 1 1], L_0000029013716670, L_0000029013716670, L_0000029013716670, L_0000029013716670;
LS_000002901370dcc0_1_0 .concat [ 4 4 4 4], LS_000002901370dcc0_0_0, LS_000002901370dcc0_0_4, LS_000002901370dcc0_0_8, LS_000002901370dcc0_0_12;
LS_000002901370dcc0_1_4 .concat [ 4 4 4 4], LS_000002901370dcc0_0_16, LS_000002901370dcc0_0_20, LS_000002901370dcc0_0_24, LS_000002901370dcc0_0_28;
L_000002901370dcc0 .concat [ 16 16 0 0], LS_000002901370dcc0_1_0, LS_000002901370dcc0_1_4;
L_000002901370dd60 .part L_000002901370c0a0, 2, 1;
L_000002901370c140 .part L_000002901370c0a0, 1, 1;
L_000002901370cfa0 .part L_000002901370c0a0, 0, 1;
LS_000002901370d5e0_0_0 .concat [ 1 1 1 1], L_0000029013715b10, L_0000029013715b10, L_0000029013715b10, L_0000029013715b10;
LS_000002901370d5e0_0_4 .concat [ 1 1 1 1], L_0000029013715b10, L_0000029013715b10, L_0000029013715b10, L_0000029013715b10;
LS_000002901370d5e0_0_8 .concat [ 1 1 1 1], L_0000029013715b10, L_0000029013715b10, L_0000029013715b10, L_0000029013715b10;
LS_000002901370d5e0_0_12 .concat [ 1 1 1 1], L_0000029013715b10, L_0000029013715b10, L_0000029013715b10, L_0000029013715b10;
LS_000002901370d5e0_0_16 .concat [ 1 1 1 1], L_0000029013715b10, L_0000029013715b10, L_0000029013715b10, L_0000029013715b10;
LS_000002901370d5e0_0_20 .concat [ 1 1 1 1], L_0000029013715b10, L_0000029013715b10, L_0000029013715b10, L_0000029013715b10;
LS_000002901370d5e0_0_24 .concat [ 1 1 1 1], L_0000029013715b10, L_0000029013715b10, L_0000029013715b10, L_0000029013715b10;
LS_000002901370d5e0_0_28 .concat [ 1 1 1 1], L_0000029013715b10, L_0000029013715b10, L_0000029013715b10, L_0000029013715b10;
LS_000002901370d5e0_1_0 .concat [ 4 4 4 4], LS_000002901370d5e0_0_0, LS_000002901370d5e0_0_4, LS_000002901370d5e0_0_8, LS_000002901370d5e0_0_12;
LS_000002901370d5e0_1_4 .concat [ 4 4 4 4], LS_000002901370d5e0_0_16, LS_000002901370d5e0_0_20, LS_000002901370d5e0_0_24, LS_000002901370d5e0_0_28;
L_000002901370d5e0 .concat [ 16 16 0 0], LS_000002901370d5e0_1_0, LS_000002901370d5e0_1_4;
L_000002901370d4a0 .part L_000002901370c0a0, 2, 1;
L_000002901370b880 .part L_000002901370c0a0, 1, 1;
L_000002901370df40 .part L_000002901370c0a0, 0, 1;
LS_000002901370d220_0_0 .concat [ 1 1 1 1], L_0000029013715560, L_0000029013715560, L_0000029013715560, L_0000029013715560;
LS_000002901370d220_0_4 .concat [ 1 1 1 1], L_0000029013715560, L_0000029013715560, L_0000029013715560, L_0000029013715560;
LS_000002901370d220_0_8 .concat [ 1 1 1 1], L_0000029013715560, L_0000029013715560, L_0000029013715560, L_0000029013715560;
LS_000002901370d220_0_12 .concat [ 1 1 1 1], L_0000029013715560, L_0000029013715560, L_0000029013715560, L_0000029013715560;
LS_000002901370d220_0_16 .concat [ 1 1 1 1], L_0000029013715560, L_0000029013715560, L_0000029013715560, L_0000029013715560;
LS_000002901370d220_0_20 .concat [ 1 1 1 1], L_0000029013715560, L_0000029013715560, L_0000029013715560, L_0000029013715560;
LS_000002901370d220_0_24 .concat [ 1 1 1 1], L_0000029013715560, L_0000029013715560, L_0000029013715560, L_0000029013715560;
LS_000002901370d220_0_28 .concat [ 1 1 1 1], L_0000029013715560, L_0000029013715560, L_0000029013715560, L_0000029013715560;
LS_000002901370d220_1_0 .concat [ 4 4 4 4], LS_000002901370d220_0_0, LS_000002901370d220_0_4, LS_000002901370d220_0_8, LS_000002901370d220_0_12;
LS_000002901370d220_1_4 .concat [ 4 4 4 4], LS_000002901370d220_0_16, LS_000002901370d220_0_20, LS_000002901370d220_0_24, LS_000002901370d220_0_28;
L_000002901370d220 .concat [ 16 16 0 0], LS_000002901370d220_1_0, LS_000002901370d220_1_4;
S_00000290136dced0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000002901342d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000290136fc250_0 .net "Write_Data", 31 0, v00000290136cedf0_0;  alias, 1 drivers
v00000290136fbdf0_0 .net "addr", 31 0, v00000290136cec10_0;  alias, 1 drivers
v00000290136fbad0_0 .net "clk", 0 0, L_000002901364e010;  alias, 1 drivers
v00000290136fbe90_0 .net "mem_out", 31 0, v00000290136fca70_0;  alias, 1 drivers
v00000290136fd830_0 .net "mem_read", 0 0, v00000290136ce030_0;  alias, 1 drivers
v00000290136fc6b0_0 .net "mem_write", 0 0, v00000290136cf610_0;  alias, 1 drivers
S_00000290136dc890 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000290136dced0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000290136fc390 .array "DataMem", 1023 0, 31 0;
v00000290136fd5b0_0 .net "Data_In", 31 0, v00000290136cedf0_0;  alias, 1 drivers
v00000290136fca70_0 .var "Data_Out", 31 0;
v00000290136fc070_0 .net "Write_en", 0 0, v00000290136cf610_0;  alias, 1 drivers
v00000290136fd3d0_0 .net "addr", 31 0, v00000290136cec10_0;  alias, 1 drivers
v00000290136fd650_0 .net "clk", 0 0, L_000002901364e010;  alias, 1 drivers
v00000290136fc570_0 .var/i "i", 31 0;
S_00000290136dd060 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000002901342d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000029013700a90 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029013700ac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029013700b00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029013700b38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029013700b70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029013700ba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029013700be0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029013700c18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029013700c50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029013700c88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029013700cc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029013700cf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029013700d30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029013700d68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029013700da0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029013700dd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029013700e10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029013700e48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029013700e80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029013700eb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029013700ef0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029013700f28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029013700f60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029013700f98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029013700fd0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000290136fc750_0 .net "MEM_ALU_OUT", 31 0, v00000290136cec10_0;  alias, 1 drivers
v00000290136fd8d0_0 .net "MEM_Data_mem_out", 31 0, v00000290136fca70_0;  alias, 1 drivers
v00000290136fe190_0 .net "MEM_memread", 0 0, v00000290136ce030_0;  alias, 1 drivers
v00000290136fddd0_0 .net "MEM_opcode", 11 0, v00000290136cf6b0_0;  alias, 1 drivers
v00000290136fc7f0_0 .net "MEM_rd_ind", 4 0, v00000290136cf430_0;  alias, 1 drivers
v00000290136fce30_0 .net "MEM_rd_indzero", 0 0, v00000290136ce170_0;  alias, 1 drivers
v00000290136fcb10_0 .net "MEM_regwrite", 0 0, v00000290136cf750_0;  alias, 1 drivers
v00000290136fcbb0_0 .var "WB_ALU_OUT", 31 0;
v00000290136fde70_0 .var "WB_Data_mem_out", 31 0;
v00000290136fd970_0 .var "WB_memread", 0 0;
v00000290136fc890_0 .var "WB_rd_ind", 4 0;
v00000290136fbf30_0 .var "WB_rd_indzero", 0 0;
v00000290136fd010_0 .var "WB_regwrite", 0 0;
v00000290136fd0b0_0 .net "clk", 0 0, L_000002901372d0a0;  1 drivers
v00000290136fd330_0 .var "hlt", 0 0;
v00000290136fd1f0_0 .net "rst", 0 0, v0000029013709080_0;  alias, 1 drivers
E_000002901366b8f0 .event posedge, v00000290136cdc70_0, v00000290136fd0b0_0;
S_00000290136dd6a0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000002901342d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002901372d110 .functor AND 32, v00000290136fde70_0, L_0000029013784450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002901372d260 .functor NOT 1, v00000290136fd970_0, C4<0>, C4<0>, C4<0>;
L_000002901372cf50 .functor AND 32, v00000290136fcbb0_0, L_0000029013783370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029013791cf0 .functor OR 32, L_000002901372d110, L_000002901372cf50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000290136fd150_0 .net "Write_Data_RegFile", 31 0, L_0000029013791cf0;  alias, 1 drivers
v00000290136fdab0_0 .net *"_ivl_0", 31 0, L_0000029013784450;  1 drivers
v00000290136fbfd0_0 .net *"_ivl_2", 31 0, L_000002901372d110;  1 drivers
v00000290136fdb50_0 .net *"_ivl_4", 0 0, L_000002901372d260;  1 drivers
v00000290136fdbf0_0 .net *"_ivl_6", 31 0, L_0000029013783370;  1 drivers
v00000290136fe870_0 .net *"_ivl_8", 31 0, L_000002901372cf50;  1 drivers
v00000290136fe4b0_0 .net "alu_out", 31 0, v00000290136fcbb0_0;  alias, 1 drivers
v00000290136fe370_0 .net "mem_out", 31 0, v00000290136fde70_0;  alias, 1 drivers
v00000290136fe550_0 .net "mem_read", 0 0, v00000290136fd970_0;  alias, 1 drivers
LS_0000029013784450_0_0 .concat [ 1 1 1 1], v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0;
LS_0000029013784450_0_4 .concat [ 1 1 1 1], v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0;
LS_0000029013784450_0_8 .concat [ 1 1 1 1], v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0;
LS_0000029013784450_0_12 .concat [ 1 1 1 1], v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0;
LS_0000029013784450_0_16 .concat [ 1 1 1 1], v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0;
LS_0000029013784450_0_20 .concat [ 1 1 1 1], v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0;
LS_0000029013784450_0_24 .concat [ 1 1 1 1], v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0;
LS_0000029013784450_0_28 .concat [ 1 1 1 1], v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0, v00000290136fd970_0;
LS_0000029013784450_1_0 .concat [ 4 4 4 4], LS_0000029013784450_0_0, LS_0000029013784450_0_4, LS_0000029013784450_0_8, LS_0000029013784450_0_12;
LS_0000029013784450_1_4 .concat [ 4 4 4 4], LS_0000029013784450_0_16, LS_0000029013784450_0_20, LS_0000029013784450_0_24, LS_0000029013784450_0_28;
L_0000029013784450 .concat [ 16 16 0 0], LS_0000029013784450_1_0, LS_0000029013784450_1_4;
LS_0000029013783370_0_0 .concat [ 1 1 1 1], L_000002901372d260, L_000002901372d260, L_000002901372d260, L_000002901372d260;
LS_0000029013783370_0_4 .concat [ 1 1 1 1], L_000002901372d260, L_000002901372d260, L_000002901372d260, L_000002901372d260;
LS_0000029013783370_0_8 .concat [ 1 1 1 1], L_000002901372d260, L_000002901372d260, L_000002901372d260, L_000002901372d260;
LS_0000029013783370_0_12 .concat [ 1 1 1 1], L_000002901372d260, L_000002901372d260, L_000002901372d260, L_000002901372d260;
LS_0000029013783370_0_16 .concat [ 1 1 1 1], L_000002901372d260, L_000002901372d260, L_000002901372d260, L_000002901372d260;
LS_0000029013783370_0_20 .concat [ 1 1 1 1], L_000002901372d260, L_000002901372d260, L_000002901372d260, L_000002901372d260;
LS_0000029013783370_0_24 .concat [ 1 1 1 1], L_000002901372d260, L_000002901372d260, L_000002901372d260, L_000002901372d260;
LS_0000029013783370_0_28 .concat [ 1 1 1 1], L_000002901372d260, L_000002901372d260, L_000002901372d260, L_000002901372d260;
LS_0000029013783370_1_0 .concat [ 4 4 4 4], LS_0000029013783370_0_0, LS_0000029013783370_0_4, LS_0000029013783370_0_8, LS_0000029013783370_0_12;
LS_0000029013783370_1_4 .concat [ 4 4 4 4], LS_0000029013783370_0_16, LS_0000029013783370_0_20, LS_0000029013783370_0_24, LS_0000029013783370_0_28;
L_0000029013783370 .concat [ 16 16 0 0], LS_0000029013783370_1_0, LS_0000029013783370_1_4;
    .scope S_00000290136dca20;
T_0 ;
    %wait E_000002901366c2f0;
    %load/vec4 v00000290136fb3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000290136fa6d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000290136f9730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000290136f95f0_0;
    %assign/vec4 v00000290136fa6d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000290136dc250;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000290136fb710_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000290136fb710_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000290136fb710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136f94b0, 0, 4;
    %load/vec4 v00000290136fb710_0;
    %addi 1, 0, 32;
    %store/vec4 v00000290136fb710_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136f94b0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136f94b0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136f94b0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136f94b0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136f94b0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136f94b0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136f94b0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136f94b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136f94b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136f94b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136f94b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136f94b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136f94b0, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000290136dc570;
T_2 ;
    %wait E_000002901366c5b0;
    %load/vec4 v00000290136fa770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000290136ea260_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136e9fe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136fa810_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136fb2b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136fb490_0, 0;
    %assign/vec4 v00000290136fb030_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000290136fb530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000290136f9cd0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000290136ea260_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136e9fe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136fa810_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136fb2b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136fb490_0, 0;
    %assign/vec4 v00000290136fb030_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000290136fb530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000290136fb350_0;
    %assign/vec4 v00000290136e9fe0_0, 0;
    %load/vec4 v00000290136fb990_0;
    %assign/vec4 v00000290136ea260_0, 0;
    %load/vec4 v00000290136fb350_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000290136fb2b0_0, 0;
    %load/vec4 v00000290136fb350_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000290136fb030_0, 4, 5;
    %load/vec4 v00000290136fb350_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000290136fb350_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000290136fb030_0, 4, 5;
    %load/vec4 v00000290136fb350_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000290136fb350_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000290136fb350_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000290136fb350_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000290136fb350_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000290136fb350_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000290136fb490_0, 0;
    %load/vec4 v00000290136fb350_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000290136fb350_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000290136fa810_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000290136fb350_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000290136fa810_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000290136fb350_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000290136fa810_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000290136dbda0;
T_3 ;
    %wait E_000002901366c2f0;
    %load/vec4 v00000290136e7b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000290136e7600_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000290136e7600_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000290136e7600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136e9040, 0, 4;
    %load/vec4 v00000290136e7600_0;
    %addi 1, 0, 32;
    %store/vec4 v00000290136e7600_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000290136e8be0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000290136e80a0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000290136e7560_0;
    %load/vec4 v00000290136e8be0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136e9040, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136e9040, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000290136dbda0;
T_4 ;
    %wait E_000002901366c1b0;
    %load/vec4 v00000290136e8be0_0;
    %load/vec4 v00000290136e8320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000290136e8be0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000290136e80a0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000290136e7560_0;
    %assign/vec4 v00000290136e9b80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000290136e8320_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000290136e9040, 4;
    %assign/vec4 v00000290136e9b80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000290136dbda0;
T_5 ;
    %wait E_000002901366c1b0;
    %load/vec4 v00000290136e8be0_0;
    %load/vec4 v00000290136e8dc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000290136e8be0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000290136e80a0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000290136e7560_0;
    %assign/vec4 v00000290136e8b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000290136e8dc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000290136e9040, 4;
    %assign/vec4 v00000290136e8b40_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000290136dbda0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000290136dbf30;
    %jmp t_0;
    .scope S_00000290136dbf30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000290136e7ce0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000290136e7ce0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000290136e7ce0_0;
    %ix/getv/s 4, v00000290136e7ce0_0;
    %load/vec4a v00000290136e9040, 4;
    %ix/getv/s 4, v00000290136e7ce0_0;
    %load/vec4a v00000290136e9040, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000290136e7ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000290136e7ce0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000290136dbda0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000290136db8f0;
T_7 ;
    %wait E_000002901366c570;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000290136e51c0_0, 0, 32;
    %load/vec4 v00000290136e5260_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000290136e5260_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000290136e58a0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000290136e51c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000290136e5260_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000290136e5260_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000290136e5260_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000290136e58a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000290136e51c0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000290136e5260_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000290136e5260_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000290136e5260_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000290136e5260_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000290136e5260_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000290136e5260_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000290136e58a0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000290136e58a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000290136e51c0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000290136dcbb0;
T_8 ;
    %wait E_000002901366c2f0;
    %load/vec4 v00000290136e3780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000290136e3280_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000290136e36e0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000290136e36e0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000290136e3280_0;
    %load/vec4 v00000290136e42c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000290136e3280_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000290136e3280_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000290136e3280_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000290136e3280_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000290136e3280_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000290136e3280_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000290136dcbb0;
T_9 ;
    %wait E_000002901366c2f0;
    %load/vec4 v00000290136e3780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000290136e2ba0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000290136e2e20_0;
    %assign/vec4 v00000290136e2ba0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000290136dcd40;
T_10 ;
    %wait E_000002901366b970;
    %load/vec4 v00000290136e7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000290136e6520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000290136e6b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000290136e5440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000290136e3320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000290136e33c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000290136e2880_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000290136e4040_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000290136e3c80_0;
    %load/vec4 v00000290136e4ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000290136e3d20_0;
    %load/vec4 v00000290136e4ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000290136e35a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000290136e3140_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000290136e3c80_0;
    %load/vec4 v00000290136e4b80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000290136e3d20_0;
    %load/vec4 v00000290136e4b80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000290136e6520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000290136e6b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000290136e5440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000290136e3320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000290136e33c0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000290136e3be0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000290136e6520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000290136e6b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000290136e5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000290136e3320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000290136e33c0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000290136e6520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000290136e6b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000290136e5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000290136e3320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000290136e33c0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000290136dd1f0;
T_11 ;
    %wait E_000002901366c470;
    %load/vec4 v00000290136de1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000290136df990_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136df490_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136df850_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136dfd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136df670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136de6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136dd9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136ddd70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136df5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136de630_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136de590_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136de770_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136deef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136dfa30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136df3f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136df8f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136dfc10_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136dfb70_0, 0;
    %assign/vec4 v00000290136ddb90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000290136dfcb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000290136e0070_0;
    %assign/vec4 v00000290136ddb90_0, 0;
    %load/vec4 v00000290136dde10_0;
    %assign/vec4 v00000290136dfb70_0, 0;
    %load/vec4 v00000290136ddff0_0;
    %assign/vec4 v00000290136dfc10_0, 0;
    %load/vec4 v00000290136df030_0;
    %assign/vec4 v00000290136df8f0_0, 0;
    %load/vec4 v00000290136ddc30_0;
    %assign/vec4 v00000290136df3f0_0, 0;
    %load/vec4 v00000290136df170_0;
    %assign/vec4 v00000290136dfa30_0, 0;
    %load/vec4 v00000290136ddeb0_0;
    %assign/vec4 v00000290136deef0_0, 0;
    %load/vec4 v00000290136dd910_0;
    %assign/vec4 v00000290136de770_0, 0;
    %load/vec4 v00000290136de4f0_0;
    %assign/vec4 v00000290136de590_0, 0;
    %load/vec4 v00000290136dffd0_0;
    %assign/vec4 v00000290136de630_0, 0;
    %load/vec4 v00000290136ddcd0_0;
    %assign/vec4 v00000290136df5d0_0, 0;
    %load/vec4 v00000290136deb30_0;
    %assign/vec4 v00000290136ddd70_0, 0;
    %load/vec4 v00000290136df210_0;
    %assign/vec4 v00000290136dd9b0_0, 0;
    %load/vec4 v00000290136dfe90_0;
    %assign/vec4 v00000290136de6d0_0, 0;
    %load/vec4 v00000290136debd0_0;
    %assign/vec4 v00000290136df670_0, 0;
    %load/vec4 v00000290136dff30_0;
    %assign/vec4 v00000290136dfd50_0, 0;
    %load/vec4 v00000290136dea90_0;
    %assign/vec4 v00000290136df850_0, 0;
    %load/vec4 v00000290136dfdf0_0;
    %assign/vec4 v00000290136df490_0, 0;
    %load/vec4 v00000290136df0d0_0;
    %assign/vec4 v00000290136df990_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000290136df990_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136df490_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136df850_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136dfd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136df670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136de6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136dd9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136ddd70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136df5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136de630_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136de590_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136de770_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136deef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136dfa30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136df3f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136df8f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136dfc10_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136dfb70_0, 0;
    %assign/vec4 v00000290136ddb90_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000290136dba80;
T_12 ;
    %wait E_000002901366c130;
    %load/vec4 v00000290136e2d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000290136e0890_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136e0cf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136e0250_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e0390_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e1290_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e0e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e06b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e0570_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e1790_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e1010_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e1650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e10b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136e0d90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136e0750_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136e02f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136e0430_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136e07f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136e0110_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000290136e1330_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136e1510_0, 0;
    %assign/vec4 v00000290136e0f70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000290136e4400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000290136de270_0;
    %assign/vec4 v00000290136e0f70_0, 0;
    %load/vec4 v00000290136dec70_0;
    %assign/vec4 v00000290136e1510_0, 0;
    %load/vec4 v00000290136e0ed0_0;
    %assign/vec4 v00000290136e1330_0, 0;
    %load/vec4 v00000290136e0930_0;
    %assign/vec4 v00000290136e0110_0, 0;
    %load/vec4 v00000290136e13d0_0;
    %assign/vec4 v00000290136e07f0_0, 0;
    %load/vec4 v00000290136e0c50_0;
    %assign/vec4 v00000290136e0430_0, 0;
    %load/vec4 v00000290136de310_0;
    %assign/vec4 v00000290136e02f0_0, 0;
    %load/vec4 v00000290136e0bb0_0;
    %assign/vec4 v00000290136e0750_0, 0;
    %load/vec4 v00000290136e15b0_0;
    %assign/vec4 v00000290136e0d90_0, 0;
    %load/vec4 v00000290136e01b0_0;
    %assign/vec4 v00000290136e10b0_0, 0;
    %load/vec4 v00000290136e09d0_0;
    %assign/vec4 v00000290136e1650_0, 0;
    %load/vec4 v00000290136e04d0_0;
    %assign/vec4 v00000290136e1010_0, 0;
    %load/vec4 v00000290136e16f0_0;
    %assign/vec4 v00000290136e1790_0, 0;
    %load/vec4 v00000290136e1150_0;
    %assign/vec4 v00000290136e0570_0, 0;
    %load/vec4 v00000290136e0b10_0;
    %assign/vec4 v00000290136e06b0_0, 0;
    %load/vec4 v00000290136e0a70_0;
    %assign/vec4 v00000290136e0e30_0, 0;
    %load/vec4 v00000290136e11f0_0;
    %assign/vec4 v00000290136e1290_0, 0;
    %load/vec4 v00000290136e1470_0;
    %assign/vec4 v00000290136e0390_0, 0;
    %load/vec4 v00000290136de8b0_0;
    %assign/vec4 v00000290136e0250_0, 0;
    %load/vec4 v00000290136de3b0_0;
    %assign/vec4 v00000290136e0cf0_0, 0;
    %load/vec4 v00000290136e0610_0;
    %assign/vec4 v00000290136e0890_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000290136e0890_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136e0cf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136e0250_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e0390_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e1290_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e0e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e06b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e0570_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e1790_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e1010_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e1650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136e10b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136e0d90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136e0750_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136e02f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136e0430_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136e07f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136e0110_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000290136e1330_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136e1510_0, 0;
    %assign/vec4 v00000290136e0f70_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000029013498390;
T_13 ;
    %wait E_000002901366b7f0;
    %load/vec4 v00000290136d3da0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000290136d3440_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000029013498200;
T_14 ;
    %wait E_000002901366b6f0;
    %load/vec4 v00000290136d1dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000290136d1b40_0;
    %pad/u 33;
    %load/vec4 v00000290136d2ae0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000290136d42a0_0, 0;
    %assign/vec4 v00000290136d2f40_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000290136d1b40_0;
    %pad/u 33;
    %load/vec4 v00000290136d2ae0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000290136d42a0_0, 0;
    %assign/vec4 v00000290136d2f40_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000290136d1b40_0;
    %pad/u 33;
    %load/vec4 v00000290136d2ae0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000290136d42a0_0, 0;
    %assign/vec4 v00000290136d2f40_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000290136d1b40_0;
    %pad/u 33;
    %load/vec4 v00000290136d2ae0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000290136d42a0_0, 0;
    %assign/vec4 v00000290136d2f40_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000290136d1b40_0;
    %pad/u 33;
    %load/vec4 v00000290136d2ae0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000290136d42a0_0, 0;
    %assign/vec4 v00000290136d2f40_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000290136d1b40_0;
    %pad/u 33;
    %load/vec4 v00000290136d2ae0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000290136d42a0_0, 0;
    %assign/vec4 v00000290136d2f40_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000290136d2ae0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000290136d2f40_0;
    %load/vec4 v00000290136d2ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000290136d1b40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000290136d2ae0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000290136d2ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000290136d2f40_0, 0;
    %load/vec4 v00000290136d1b40_0;
    %ix/getv 4, v00000290136d2ae0_0;
    %shiftl 4;
    %assign/vec4 v00000290136d42a0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000290136d2ae0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000290136d2f40_0;
    %load/vec4 v00000290136d2ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000290136d1b40_0;
    %load/vec4 v00000290136d2ae0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000290136d2ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000290136d2f40_0, 0;
    %load/vec4 v00000290136d1b40_0;
    %ix/getv 4, v00000290136d2ae0_0;
    %shiftr 4;
    %assign/vec4 v00000290136d42a0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000290136d2f40_0, 0;
    %load/vec4 v00000290136d1b40_0;
    %load/vec4 v00000290136d2ae0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000290136d42a0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000290136d2f40_0, 0;
    %load/vec4 v00000290136d2ae0_0;
    %load/vec4 v00000290136d1b40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000290136d42a0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000029013499aa0;
T_15 ;
    %wait E_000002901366adf0;
    %load/vec4 v00000290136cdc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000290136ce170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136cf750_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136cf610_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136ce030_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000290136cf6b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136cf430_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136cedf0_0, 0;
    %assign/vec4 v00000290136cec10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000290135f3bb0_0;
    %assign/vec4 v00000290136cec10_0, 0;
    %load/vec4 v00000290136cf250_0;
    %assign/vec4 v00000290136cedf0_0, 0;
    %load/vec4 v00000290136cdbd0_0;
    %assign/vec4 v00000290136cf430_0, 0;
    %load/vec4 v00000290135cd830_0;
    %assign/vec4 v00000290136cf6b0_0, 0;
    %load/vec4 v00000290135f2f30_0;
    %assign/vec4 v00000290136ce030_0, 0;
    %load/vec4 v00000290135cd790_0;
    %assign/vec4 v00000290136cf610_0, 0;
    %load/vec4 v00000290136cf2f0_0;
    %assign/vec4 v00000290136cf750_0, 0;
    %load/vec4 v00000290136cecb0_0;
    %assign/vec4 v00000290136ce170_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000290136dc890;
T_16 ;
    %wait E_000002901366c1b0;
    %load/vec4 v00000290136fc070_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000290136fd5b0_0;
    %load/vec4 v00000290136fd3d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136fc390, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000290136dc890;
T_17 ;
    %wait E_000002901366c1b0;
    %load/vec4 v00000290136fd3d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000290136fc390, 4;
    %assign/vec4 v00000290136fca70_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000290136dc890;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000290136fc570_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000290136fc570_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000290136fc570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000290136fc390, 0, 4;
    %load/vec4 v00000290136fc570_0;
    %addi 1, 0, 32;
    %store/vec4 v00000290136fc570_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000290136dc890;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000290136fc570_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000290136fc570_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000290136fc570_0;
    %load/vec4a v00000290136fc390, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000290136fc570_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000290136fc570_0;
    %addi 1, 0, 32;
    %store/vec4 v00000290136fc570_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000290136dd060;
T_20 ;
    %wait E_000002901366b8f0;
    %load/vec4 v00000290136fd1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000290136fbf30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136fd330_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136fd010_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000290136fd970_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000290136fc890_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000290136fde70_0, 0;
    %assign/vec4 v00000290136fcbb0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000290136fc750_0;
    %assign/vec4 v00000290136fcbb0_0, 0;
    %load/vec4 v00000290136fd8d0_0;
    %assign/vec4 v00000290136fde70_0, 0;
    %load/vec4 v00000290136fe190_0;
    %assign/vec4 v00000290136fd970_0, 0;
    %load/vec4 v00000290136fc7f0_0;
    %assign/vec4 v00000290136fc890_0, 0;
    %load/vec4 v00000290136fcb10_0;
    %assign/vec4 v00000290136fd010_0, 0;
    %load/vec4 v00000290136fce30_0;
    %assign/vec4 v00000290136fbf30_0, 0;
    %load/vec4 v00000290136fddd0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000290136fd330_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002901342d800;
T_21 ;
    %wait E_000002901366b5f0;
    %load/vec4 v000002901370b560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002901370a8e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002901370a8e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002901370a8e0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000290134a9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002901370b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029013709080_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000290134a9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002901370b600_0;
    %inv;
    %assign/vec4 v000002901370b600_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000290134a9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029013709080_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029013709080_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002901370b240_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
