# compile verilog/system verilog design source files
verilog xil_defaultlib  "tutorial_tb_time_impl.v"
verilog xil_defaultlib  "../../../../tutorial.srcs/sim_1/imports/src/tutorial_tb.v"

# Do not sort compile order
nosort
