\hypertarget{struct_f_m_c___bank4___type_def}{}\doxysection{Referencia de la Estructura F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}
\label{struct_f_m_c___bank4___type_def}\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}


Flexible Memory Controller Bank4.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\doxysubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1}{P\+C\+R4}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc}{S\+R4}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663}{P\+M\+E\+M4}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2}{P\+A\+T\+T4}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f}{P\+I\+O4}}
\end{DoxyCompactItemize}


\doxysubsection{Descripción detallada}
Flexible Memory Controller Bank4. 

\doxysubsection{Documentación de los campos}
\mbox{\Hypertarget{struct_f_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2}\label{struct_f_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2}} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!PATT4@{PATT4}}
\index{PATT4@{PATT4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT4}{PATT4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+T\+T4}

PC Card Attribute memory space timing register 4, Address offset\+: 0x\+AC \mbox{\Hypertarget{struct_f_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1}\label{struct_f_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1}} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!PCR4@{PCR4}}
\index{PCR4@{PCR4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR4}{PCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+C\+R4}

PC Card control register 4, Address offset\+: 0x\+A0 \mbox{\Hypertarget{struct_f_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f}\label{struct_f_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f}} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!PIO4@{PIO4}}
\index{PIO4@{PIO4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PIO4}{PIO4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+I\+O4}

PC Card I/O space timing register 4, Address offset\+: 0x\+B0 \mbox{\Hypertarget{struct_f_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663}\label{struct_f_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663}} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!PMEM4@{PMEM4}}
\index{PMEM4@{PMEM4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM4}{PMEM4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+M\+E\+M4}

PC Card Common memory space timing register 4, Address offset\+: 0x\+A8 \mbox{\Hypertarget{struct_f_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc}\label{struct_f_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc}} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!SR4@{SR4}}
\index{SR4@{SR4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR4}{SR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+R4}

PC Card F\+I\+FO status and interrupt register 4, Address offset\+: 0x\+A4 

La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
