Simulator report for VendingMachine
Wed Apr 06 18:25:06 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 444 nodes    ;
; Simulation Coverage         ;      72.07 % ;
; Total Number of Transitions ; 2425         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                  ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                               ; Timing        ;
; Start time                                                                                 ; 0 ns                                                     ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                      ;               ;
; Vector input source                                                                        ; Z:/yqiu059/Desktop/4137project/4137project/Waveform4.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                       ; On            ;
; Check outputs                                                                              ; Off                                                      ; Off           ;
; Report simulation coverage                                                                 ; On                                                       ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                       ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                       ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                       ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                      ; Off           ;
; Detect glitches                                                                            ; Off                                                      ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                      ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                      ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                      ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                      ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                       ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                               ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                      ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                      ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                     ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                                ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                                ; Transport     ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      72.07 % ;
; Total nodes checked                                 ; 444          ;
; Total output ports checked                          ; 444          ;
; Total output ports with complete 1/0-value coverage ; 320          ;
; Total output ports with no 1/0-value coverage       ; 108          ;
; Total output ports with no 1-value coverage         ; 118          ;
; Total output ports with no 0-value coverage         ; 114          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |VendingMachine|sub_c                                                             ; |VendingMachine|sub_c                                                             ; regout           ;
; |VendingMachine|adder_c                                                           ; |VendingMachine|adder_c                                                           ; regout           ;
; |VendingMachine|ACC_c                                                             ; |VendingMachine|ACC_c                                                             ; regout           ;
; |VendingMachine|D[1]~reg0                                                         ; |VendingMachine|D[1]~reg0                                                         ; regout           ;
; |VendingMachine|o~0                                                               ; |VendingMachine|o~0                                                               ; out              ;
; |VendingMachine|o~1                                                               ; |VendingMachine|o~1                                                               ; out              ;
; |VendingMachine|adder_c~0                                                         ; |VendingMachine|adder_c~0                                                         ; out              ;
; |VendingMachine|process_0~0                                                       ; |VendingMachine|process_0~0                                                       ; out0             ;
; |VendingMachine|state~1                                                           ; |VendingMachine|state~1                                                           ; out              ;
; |VendingMachine|state~2                                                           ; |VendingMachine|state~2                                                           ; out              ;
; |VendingMachine|state~3                                                           ; |VendingMachine|state~3                                                           ; out              ;
; |VendingMachine|o~3                                                               ; |VendingMachine|o~3                                                               ; out              ;
; |VendingMachine|o~4                                                               ; |VendingMachine|o~4                                                               ; out              ;
; |VendingMachine|sub_c~0                                                           ; |VendingMachine|sub_c~0                                                           ; out              ;
; |VendingMachine|adder_c~1                                                         ; |VendingMachine|adder_c~1                                                         ; out              ;
; |VendingMachine|ACC_c~0                                                           ; |VendingMachine|ACC_c~0                                                           ; out              ;
; |VendingMachine|D~0                                                               ; |VendingMachine|D~0                                                               ; out              ;
; |VendingMachine|D~1                                                               ; |VendingMachine|D~1                                                               ; out              ;
; |VendingMachine|state~5                                                           ; |VendingMachine|state~5                                                           ; out              ;
; |VendingMachine|state~6                                                           ; |VendingMachine|state~6                                                           ; out              ;
; |VendingMachine|state~7                                                           ; |VendingMachine|state~7                                                           ; out              ;
; |VendingMachine|o~6                                                               ; |VendingMachine|o~6                                                               ; out              ;
; |VendingMachine|o~7                                                               ; |VendingMachine|o~7                                                               ; out              ;
; |VendingMachine|sub_c~1                                                           ; |VendingMachine|sub_c~1                                                           ; out              ;
; |VendingMachine|adder_c~2                                                         ; |VendingMachine|adder_c~2                                                         ; out              ;
; |VendingMachine|ACC_c~1                                                           ; |VendingMachine|ACC_c~1                                                           ; out              ;
; |VendingMachine|D~2                                                               ; |VendingMachine|D~2                                                               ; out              ;
; |VendingMachine|D~3                                                               ; |VendingMachine|D~3                                                               ; out              ;
; |VendingMachine|state~9                                                           ; |VendingMachine|state~9                                                           ; out              ;
; |VendingMachine|D[0]~reg0                                                         ; |VendingMachine|D[0]~reg0                                                         ; regout           ;
; |VendingMachine|sub_c~2                                                           ; |VendingMachine|sub_c~2                                                           ; out              ;
; |VendingMachine|ACC_c~2                                                           ; |VendingMachine|ACC_c~2                                                           ; out              ;
; |VendingMachine|D~4                                                               ; |VendingMachine|D~4                                                               ; out0             ;
; |VendingMachine|M_c                                                               ; |VendingMachine|M_c                                                               ; regout           ;
; |VendingMachine|o[0]~reg0                                                         ; |VendingMachine|o[0]~reg0                                                         ; regout           ;
; |VendingMachine|o[1]~reg0                                                         ; |VendingMachine|o[1]~reg0                                                         ; regout           ;
; |VendingMachine|state.subtract                                                    ; |VendingMachine|state.subtract                                                    ; regout           ;
; |VendingMachine|state.add                                                         ; |VendingMachine|state.add                                                         ; regout           ;
; |VendingMachine|state.waiting                                                     ; |VendingMachine|state.waiting                                                     ; regout           ;
; |VendingMachine|clk                                                               ; |VendingMachine|clk                                                               ; out              ;
; |VendingMachine|C                                                                 ; |VendingMachine|C                                                                 ; out              ;
; |VendingMachine|V[0]                                                              ; |VendingMachine|V[0]                                                              ; out              ;
; |VendingMachine|V[1]                                                              ; |VendingMachine|V[1]                                                              ; out              ;
; |VendingMachine|V[2]                                                              ; |VendingMachine|V[2]                                                              ; out              ;
; |VendingMachine|V[3]                                                              ; |VendingMachine|V[3]                                                              ; out              ;
; |VendingMachine|V[4]                                                              ; |VendingMachine|V[4]                                                              ; out              ;
; |VendingMachine|choice                                                            ; |VendingMachine|choice                                                            ; out              ;
; |VendingMachine|COOOO                                                             ; |VendingMachine|COOOO                                                             ; pin_out          ;
; |VendingMachine|EQQQQ                                                             ; |VendingMachine|EQQQQ                                                             ; pin_out          ;
; |VendingMachine|o[0]                                                              ; |VendingMachine|o[0]                                                              ; pin_out          ;
; |VendingMachine|o[1]                                                              ; |VendingMachine|o[1]                                                              ; pin_out          ;
; |VendingMachine|P[0]                                                              ; |VendingMachine|P[0]                                                              ; pin_out          ;
; |VendingMachine|P[1]                                                              ; |VendingMachine|P[1]                                                              ; pin_out          ;
; |VendingMachine|P[2]                                                              ; |VendingMachine|P[2]                                                              ; pin_out          ;
; |VendingMachine|P[3]                                                              ; |VendingMachine|P[3]                                                              ; pin_out          ;
; |VendingMachine|P[4]                                                              ; |VendingMachine|P[4]                                                              ; pin_out          ;
; |VendingMachine|P[5]                                                              ; |VendingMachine|P[5]                                                              ; pin_out          ;
; |VendingMachine|E[0]                                                              ; |VendingMachine|E[0]                                                              ; pin_out          ;
; |VendingMachine|E[1]                                                              ; |VendingMachine|E[1]                                                              ; pin_out          ;
; |VendingMachine|E[3]                                                              ; |VendingMachine|E[3]                                                              ; pin_out          ;
; |VendingMachine|D[0]                                                              ; |VendingMachine|D[0]                                                              ; pin_out          ;
; |VendingMachine|D[1]                                                              ; |VendingMachine|D[1]                                                              ; pin_out          ;
; |VendingMachine|state~10                                                          ; |VendingMachine|state~10                                                          ; out0             ;
; |VendingMachine|state~14                                                          ; |VendingMachine|state~14                                                          ; out0             ;
; |VendingMachine|state~16                                                          ; |VendingMachine|state~16                                                          ; out0             ;
; |VendingMachine|state.subtract~0                                                  ; |VendingMachine|state.subtract~0                                                  ; out0             ;
; |VendingMachine|state~18                                                          ; |VendingMachine|state~18                                                          ; out0             ;
; |VendingMachine|state~22                                                          ; |VendingMachine|state~22                                                          ; out0             ;
; |VendingMachine|register_8bit:R3|register_1bit:R3|Q~0                             ; |VendingMachine|register_8bit:R3|register_1bit:R3|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R3|register_1bit:R3|Q                               ; |VendingMachine|register_8bit:R3|register_1bit:R3|Q                               ; regout           ;
; |VendingMachine|register_8bit:R3|register_1bit:R1|Q~0                             ; |VendingMachine|register_8bit:R3|register_1bit:R1|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R3|register_1bit:R1|Q                               ; |VendingMachine|register_8bit:R3|register_1bit:R1|Q                               ; regout           ;
; |VendingMachine|register_8bit:R3|register_1bit:R0|Q                               ; |VendingMachine|register_8bit:R3|register_1bit:R0|Q                               ; regout           ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|or_gate:OG|O                        ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|or_gate:OG|O                        ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|or_gate:OG|O                        ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|or_gate:OG|O                        ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|or_gate:OG|O                        ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|or_gate:OG|O                        ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|or_gate:OG|O                        ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|or_gate:OG|O                        ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA3|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|or_gate:OG|O                        ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|or_gate:OG|O                        ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA2|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|or_gate:OG|O                        ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|or_gate:OG|O                        ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA0|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA0|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA0|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA0|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA0|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA0|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA0|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA0|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA7|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA7|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA6|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA6|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA5|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA5|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA4|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA4|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA3|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA3|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA2|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA2|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|register_8bit:R2|register_1bit:R5|Q_bar                           ; |VendingMachine|register_8bit:R2|register_1bit:R5|Q_bar                           ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R4|Q~0                             ; |VendingMachine|register_8bit:R2|register_1bit:R4|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R4|Q_bar~0                         ; |VendingMachine|register_8bit:R2|register_1bit:R4|Q_bar~0                         ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R4|Q_bar                           ; |VendingMachine|register_8bit:R2|register_1bit:R4|Q_bar                           ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R4|Q                               ; |VendingMachine|register_8bit:R2|register_1bit:R4|Q                               ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R3|Q~0                             ; |VendingMachine|register_8bit:R2|register_1bit:R3|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R3|Q_bar~0                         ; |VendingMachine|register_8bit:R2|register_1bit:R3|Q_bar~0                         ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R3|Q_bar                           ; |VendingMachine|register_8bit:R2|register_1bit:R3|Q_bar                           ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R3|Q                               ; |VendingMachine|register_8bit:R2|register_1bit:R3|Q                               ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R2|Q~0                             ; |VendingMachine|register_8bit:R2|register_1bit:R2|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R2|Q_bar~0                         ; |VendingMachine|register_8bit:R2|register_1bit:R2|Q_bar~0                         ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R2|Q_bar                           ; |VendingMachine|register_8bit:R2|register_1bit:R2|Q_bar                           ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R2|Q                               ; |VendingMachine|register_8bit:R2|register_1bit:R2|Q                               ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R1|Q~0                             ; |VendingMachine|register_8bit:R2|register_1bit:R1|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R1|Q_bar~0                         ; |VendingMachine|register_8bit:R2|register_1bit:R1|Q_bar~0                         ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R1|Q_bar                           ; |VendingMachine|register_8bit:R2|register_1bit:R1|Q_bar                           ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R1|Q                               ; |VendingMachine|register_8bit:R2|register_1bit:R1|Q                               ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R0|Q~0                             ; |VendingMachine|register_8bit:R2|register_1bit:R0|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R0|Q_bar~0                         ; |VendingMachine|register_8bit:R2|register_1bit:R0|Q_bar~0                         ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R0|Q_bar                           ; |VendingMachine|register_8bit:R2|register_1bit:R0|Q_bar                           ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R0|Q                               ; |VendingMachine|register_8bit:R2|register_1bit:R0|Q                               ; regout           ;
; |VendingMachine|mux:M|S[0]                                                        ; |VendingMachine|mux:M|S[0]                                                        ; regout           ;
; |VendingMachine|mux:M|S~3                                                         ; |VendingMachine|mux:M|S~3                                                         ; out              ;
; |VendingMachine|mux:M|S~4                                                         ; |VendingMachine|mux:M|S~4                                                         ; out              ;
; |VendingMachine|mux:M|S~5                                                         ; |VendingMachine|mux:M|S~5                                                         ; out              ;
; |VendingMachine|mux:M|S~6                                                         ; |VendingMachine|mux:M|S~6                                                         ; out              ;
; |VendingMachine|mux:M|S~7                                                         ; |VendingMachine|mux:M|S~7                                                         ; out              ;
; |VendingMachine|mux:M|S[1]                                                        ; |VendingMachine|mux:M|S[1]                                                        ; regout           ;
; |VendingMachine|mux:M|S[2]                                                        ; |VendingMachine|mux:M|S[2]                                                        ; regout           ;
; |VendingMachine|mux:M|S[3]                                                        ; |VendingMachine|mux:M|S[3]                                                        ; regout           ;
; |VendingMachine|mux:M|S[4]                                                        ; |VendingMachine|mux:M|S[4]                                                        ; regout           ;
; |VendingMachine|comparator8:CP|comparator1:G8|exor_gate:XO|O                      ; |VendingMachine|comparator8:CP|comparator1:G8|exor_gate:XO|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN7|O                      ; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN7|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN6|O                      ; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN6|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN5|O                      ; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN5|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN4|O                      ; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN4|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN3|O                      ; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN3|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN2|O                      ; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN2|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN1|O                      ; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN1|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN0|O                      ; |VendingMachine|comparator8:CP|comparator1:G8|and_gate:AN0|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN7|O                      ; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN7|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN6|O                      ; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN6|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN5|O                      ; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN5|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN4|O                      ; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN4|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN3|O                      ; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN3|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN2|O                      ; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN2|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN1|O                      ; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN1|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN0|O                      ; |VendingMachine|comparator8:CP|comparator1:G7|and_gate:AN0|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN7|O                      ; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN7|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN5|O                      ; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN5|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN4|O                      ; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN4|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN3|O                      ; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN3|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN2|O                      ; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN2|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN1|O                      ; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN1|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN0|O                      ; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN0|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN7|O                      ; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN7|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN6|O                      ; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN6|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN5|O                      ; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN5|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN4|O                      ; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN4|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN3|O                      ; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN3|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN2|O                      ; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN2|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN1|O                      ; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN1|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN0|O                      ; |VendingMachine|comparator8:CP|comparator1:G5|and_gate:AN0|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN3|O                      ; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN3|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN2|O                      ; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN2|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN1|O                      ; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN1|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN0|O                      ; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN0|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN3|O                      ; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN3|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN2|O                      ; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN2|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN1|O                      ; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN1|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN0|O                      ; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN0|O                      ; out0             ;
; |VendingMachine|register_8bit:R1|register_1bit:R6|Q~0                             ; |VendingMachine|register_8bit:R1|register_1bit:R6|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R1|register_1bit:R5|Q~0                             ; |VendingMachine|register_8bit:R1|register_1bit:R5|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R1|register_1bit:R5|Q                               ; |VendingMachine|register_8bit:R1|register_1bit:R5|Q                               ; regout           ;
; |VendingMachine|register_8bit:R1|register_1bit:R4|Q~0                             ; |VendingMachine|register_8bit:R1|register_1bit:R4|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R1|register_1bit:R4|Q                               ; |VendingMachine|register_8bit:R1|register_1bit:R4|Q                               ; regout           ;
; |VendingMachine|register_8bit:R1|register_1bit:R3|Q~0                             ; |VendingMachine|register_8bit:R1|register_1bit:R3|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R1|register_1bit:R3|Q                               ; |VendingMachine|register_8bit:R1|register_1bit:R3|Q                               ; regout           ;
; |VendingMachine|register_8bit:R1|register_1bit:R2|Q~0                             ; |VendingMachine|register_8bit:R1|register_1bit:R2|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R1|register_1bit:R2|Q                               ; |VendingMachine|register_8bit:R1|register_1bit:R2|Q                               ; regout           ;
; |VendingMachine|register_8bit:R1|register_1bit:R1|Q~0                             ; |VendingMachine|register_8bit:R1|register_1bit:R1|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R1|register_1bit:R1|Q                               ; |VendingMachine|register_8bit:R1|register_1bit:R1|Q                               ; regout           ;
; |VendingMachine|register_8bit:R1|register_1bit:R0|Q~0                             ; |VendingMachine|register_8bit:R1|register_1bit:R0|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R1|register_1bit:R0|Q                               ; |VendingMachine|register_8bit:R1|register_1bit:R0|Q                               ; regout           ;
; |VendingMachine|register_8bit:R|register_1bit:R6|Q~0                              ; |VendingMachine|register_8bit:R|register_1bit:R6|Q~0                              ; out              ;
; |VendingMachine|register_8bit:R|register_1bit:R5|Q~0                              ; |VendingMachine|register_8bit:R|register_1bit:R5|Q~0                              ; out              ;
; |VendingMachine|register_8bit:R|register_1bit:R5|Q                                ; |VendingMachine|register_8bit:R|register_1bit:R5|Q                                ; regout           ;
; |VendingMachine|register_8bit:R|register_1bit:R4|Q~0                              ; |VendingMachine|register_8bit:R|register_1bit:R4|Q~0                              ; out              ;
; |VendingMachine|register_8bit:R|register_1bit:R4|Q                                ; |VendingMachine|register_8bit:R|register_1bit:R4|Q                                ; regout           ;
; |VendingMachine|register_8bit:R|register_1bit:R3|Q~0                              ; |VendingMachine|register_8bit:R|register_1bit:R3|Q~0                              ; out              ;
; |VendingMachine|register_8bit:R|register_1bit:R3|Q                                ; |VendingMachine|register_8bit:R|register_1bit:R3|Q                                ; regout           ;
; |VendingMachine|register_8bit:R|register_1bit:R2|Q~0                              ; |VendingMachine|register_8bit:R|register_1bit:R2|Q~0                              ; out              ;
; |VendingMachine|register_8bit:R|register_1bit:R2|Q                                ; |VendingMachine|register_8bit:R|register_1bit:R2|Q                                ; regout           ;
; |VendingMachine|register_8bit:R|register_1bit:R1|Q~0                              ; |VendingMachine|register_8bit:R|register_1bit:R1|Q~0                              ; out              ;
; |VendingMachine|register_8bit:R|register_1bit:R1|Q                                ; |VendingMachine|register_8bit:R|register_1bit:R1|Q                                ; regout           ;
; |VendingMachine|register_8bit:R|register_1bit:R0|Q~0                              ; |VendingMachine|register_8bit:R|register_1bit:R0|Q~0                              ; out              ;
; |VendingMachine|register_8bit:R|register_1bit:R0|Q                                ; |VendingMachine|register_8bit:R|register_1bit:R0|Q                                ; regout           ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|or_gate:OG|O                        ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|or_gate:OG|O                        ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|or_gate:OG|O                        ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|or_gate:OG|O                        ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA4|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|or_gate:OG|O                        ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|or_gate:OG|O                        ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA3|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|or_gate:OG|O                        ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|or_gate:OG|O                        ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA2|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|or_gate:OG|O                        ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|or_gate:OG|O                        ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA1|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA0|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA0|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA0|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA0|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA0|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA0|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA0|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA0|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|Selector0~0                                                       ; |VendingMachine|Selector0~0                                                       ; out0             ;
; |VendingMachine|Selector0~1                                                       ; |VendingMachine|Selector0~1                                                       ; out0             ;
; |VendingMachine|Selector0~2                                                       ; |VendingMachine|Selector0~2                                                       ; out0             ;
; |VendingMachine|Selector0~3                                                       ; |VendingMachine|Selector0~3                                                       ; out0             ;
; |VendingMachine|Selector0~4                                                       ; |VendingMachine|Selector0~4                                                       ; out0             ;
; |VendingMachine|Selector1~0                                                       ; |VendingMachine|Selector1~0                                                       ; out0             ;
; |VendingMachine|Selector1~1                                                       ; |VendingMachine|Selector1~1                                                       ; out0             ;
; |VendingMachine|Selector1~2                                                       ; |VendingMachine|Selector1~2                                                       ; out0             ;
; |VendingMachine|Selector2~0                                                       ; |VendingMachine|Selector2~0                                                       ; out0             ;
; |VendingMachine|Selector2~1                                                       ; |VendingMachine|Selector2~1                                                       ; out0             ;
; |VendingMachine|Selector2~2                                                       ; |VendingMachine|Selector2~2                                                       ; out0             ;
; |VendingMachine|Selector3~0                                                       ; |VendingMachine|Selector3~0                                                       ; out0             ;
; |VendingMachine|Selector3~1                                                       ; |VendingMachine|Selector3~1                                                       ; out0             ;
; |VendingMachine|Selector3~2                                                       ; |VendingMachine|Selector3~2                                                       ; out0             ;
; |VendingMachine|Selector3~3                                                       ; |VendingMachine|Selector3~3                                                       ; out0             ;
; |VendingMachine|Selector3~4                                                       ; |VendingMachine|Selector3~4                                                       ; out0             ;
; |VendingMachine|Selector4~0                                                       ; |VendingMachine|Selector4~0                                                       ; out0             ;
; |VendingMachine|Selector4~1                                                       ; |VendingMachine|Selector4~1                                                       ; out0             ;
; |VendingMachine|Selector4~2                                                       ; |VendingMachine|Selector4~2                                                       ; out0             ;
; |VendingMachine|Selector5~0                                                       ; |VendingMachine|Selector5~0                                                       ; out0             ;
; |VendingMachine|Selector5~1                                                       ; |VendingMachine|Selector5~1                                                       ; out0             ;
; |VendingMachine|Selector6~0                                                       ; |VendingMachine|Selector6~0                                                       ; out0             ;
; |VendingMachine|Selector6~1                                                       ; |VendingMachine|Selector6~1                                                       ; out0             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |VendingMachine|state~0                                                           ; |VendingMachine|state~0                                                           ; out              ;
; |VendingMachine|o~2                                                               ; |VendingMachine|o~2                                                               ; out              ;
; |VendingMachine|M_c~0                                                             ; |VendingMachine|M_c~0                                                             ; out              ;
; |VendingMachine|state~4                                                           ; |VendingMachine|state~4                                                           ; out              ;
; |VendingMachine|o~5                                                               ; |VendingMachine|o~5                                                               ; out              ;
; |VendingMachine|M_c~1                                                             ; |VendingMachine|M_c~1                                                             ; out              ;
; |VendingMachine|state~8                                                           ; |VendingMachine|state~8                                                           ; out              ;
; |VendingMachine|o~8                                                               ; |VendingMachine|o~8                                                               ; out              ;
; |VendingMachine|M_c~2                                                             ; |VendingMachine|M_c~2                                                             ; out              ;
; |VendingMachine|o[2]~reg0                                                         ; |VendingMachine|o[2]~reg0                                                         ; regout           ;
; |VendingMachine|state.init                                                        ; |VendingMachine|state.init                                                        ; regout           ;
; |VendingMachine|V[5]                                                              ; |VendingMachine|V[5]                                                              ; out              ;
; |VendingMachine|V[6]                                                              ; |VendingMachine|V[6]                                                              ; out              ;
; |VendingMachine|V[7]                                                              ; |VendingMachine|V[7]                                                              ; out              ;
; |VendingMachine|S0[0]                                                             ; |VendingMachine|S0[0]                                                             ; out              ;
; |VendingMachine|S0[1]                                                             ; |VendingMachine|S0[1]                                                             ; out              ;
; |VendingMachine|S0[2]                                                             ; |VendingMachine|S0[2]                                                             ; out              ;
; |VendingMachine|S0[3]                                                             ; |VendingMachine|S0[3]                                                             ; out              ;
; |VendingMachine|S0[4]                                                             ; |VendingMachine|S0[4]                                                             ; out              ;
; |VendingMachine|S0[5]                                                             ; |VendingMachine|S0[5]                                                             ; out              ;
; |VendingMachine|S0[6]                                                             ; |VendingMachine|S0[6]                                                             ; out              ;
; |VendingMachine|S0[7]                                                             ; |VendingMachine|S0[7]                                                             ; out              ;
; |VendingMachine|S1[0]                                                             ; |VendingMachine|S1[0]                                                             ; out              ;
; |VendingMachine|S1[1]                                                             ; |VendingMachine|S1[1]                                                             ; out              ;
; |VendingMachine|S1[2]                                                             ; |VendingMachine|S1[2]                                                             ; out              ;
; |VendingMachine|S1[3]                                                             ; |VendingMachine|S1[3]                                                             ; out              ;
; |VendingMachine|S1[4]                                                             ; |VendingMachine|S1[4]                                                             ; out              ;
; |VendingMachine|S1[5]                                                             ; |VendingMachine|S1[5]                                                             ; out              ;
; |VendingMachine|S1[6]                                                             ; |VendingMachine|S1[6]                                                             ; out              ;
; |VendingMachine|S1[7]                                                             ; |VendingMachine|S1[7]                                                             ; out              ;
; |VendingMachine|reset                                                             ; |VendingMachine|reset                                                             ; out              ;
; |VendingMachine|o[2]                                                              ; |VendingMachine|o[2]                                                              ; pin_out          ;
; |VendingMachine|P[6]                                                              ; |VendingMachine|P[6]                                                              ; pin_out          ;
; |VendingMachine|P[7]                                                              ; |VendingMachine|P[7]                                                              ; pin_out          ;
; |VendingMachine|E[2]                                                              ; |VendingMachine|E[2]                                                              ; pin_out          ;
; |VendingMachine|E[4]                                                              ; |VendingMachine|E[4]                                                              ; pin_out          ;
; |VendingMachine|E[5]                                                              ; |VendingMachine|E[5]                                                              ; pin_out          ;
; |VendingMachine|E[6]                                                              ; |VendingMachine|E[6]                                                              ; pin_out          ;
; |VendingMachine|E[7]                                                              ; |VendingMachine|E[7]                                                              ; pin_out          ;
; |VendingMachine|state.init~0                                                      ; |VendingMachine|state.init~0                                                      ; out0             ;
; |VendingMachine|state~12                                                          ; |VendingMachine|state~12                                                          ; out0             ;
; |VendingMachine|register_8bit:R3|register_1bit:R7|Q~0                             ; |VendingMachine|register_8bit:R3|register_1bit:R7|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R3|register_1bit:R7|Q                               ; |VendingMachine|register_8bit:R3|register_1bit:R7|Q                               ; regout           ;
; |VendingMachine|register_8bit:R3|register_1bit:R6|Q~0                             ; |VendingMachine|register_8bit:R3|register_1bit:R6|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R3|register_1bit:R6|Q                               ; |VendingMachine|register_8bit:R3|register_1bit:R6|Q                               ; regout           ;
; |VendingMachine|register_8bit:R3|register_1bit:R5|Q~0                             ; |VendingMachine|register_8bit:R3|register_1bit:R5|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R3|register_1bit:R5|Q                               ; |VendingMachine|register_8bit:R3|register_1bit:R5|Q                               ; regout           ;
; |VendingMachine|register_8bit:R3|register_1bit:R4|Q~0                             ; |VendingMachine|register_8bit:R3|register_1bit:R4|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R3|register_1bit:R4|Q                               ; |VendingMachine|register_8bit:R3|register_1bit:R4|Q                               ; regout           ;
; |VendingMachine|register_8bit:R3|register_1bit:R2|Q~0                             ; |VendingMachine|register_8bit:R3|register_1bit:R2|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R3|register_1bit:R2|Q                               ; |VendingMachine|register_8bit:R3|register_1bit:R2|Q                               ; regout           ;
; |VendingMachine|register_8bit:R3|register_1bit:R0|Q~0                             ; |VendingMachine|register_8bit:R3|register_1bit:R0|Q~0                             ; out              ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|register_8bit:R2|register_1bit:R7|Q~0                             ; |VendingMachine|register_8bit:R2|register_1bit:R7|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R7|Q_bar~0                         ; |VendingMachine|register_8bit:R2|register_1bit:R7|Q_bar~0                         ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R7|Q                               ; |VendingMachine|register_8bit:R2|register_1bit:R7|Q                               ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R6|Q~0                             ; |VendingMachine|register_8bit:R2|register_1bit:R6|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R6|Q_bar~0                         ; |VendingMachine|register_8bit:R2|register_1bit:R6|Q_bar~0                         ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R6|Q                               ; |VendingMachine|register_8bit:R2|register_1bit:R6|Q                               ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R5|Q_bar~0                         ; |VendingMachine|register_8bit:R2|register_1bit:R5|Q_bar~0                         ; out              ;
; |VendingMachine|mux:M|S~0                                                         ; |VendingMachine|mux:M|S~0                                                         ; out              ;
; |VendingMachine|mux:M|S~1                                                         ; |VendingMachine|mux:M|S~1                                                         ; out              ;
; |VendingMachine|mux:M|S~2                                                         ; |VendingMachine|mux:M|S~2                                                         ; out              ;
; |VendingMachine|mux:M|S[6]                                                        ; |VendingMachine|mux:M|S[6]                                                        ; regout           ;
; |VendingMachine|mux:M|S[7]                                                        ; |VendingMachine|mux:M|S[7]                                                        ; regout           ;
; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN6|O                      ; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN6|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN7|O                      ; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN7|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN6|O                      ; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN6|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN5|O                      ; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN5|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN4|O                      ; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN4|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN7|O                      ; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN7|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN6|O                      ; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN6|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN5|O                      ; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN5|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN4|O                      ; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN4|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN7|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN7|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN6|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN6|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN5|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN5|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN4|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN4|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN3|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN3|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN2|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN2|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN1|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN1|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN0|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN0|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G1|and_gate:AN4|O                      ; |VendingMachine|comparator8:CP|comparator1:G1|and_gate:AN4|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G1|and_gate:AN0|O                      ; |VendingMachine|comparator8:CP|comparator1:G1|and_gate:AN0|O                      ; out0             ;
; |VendingMachine|register_8bit:R1|register_1bit:R7|Q~0                             ; |VendingMachine|register_8bit:R1|register_1bit:R7|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R1|register_1bit:R7|Q                               ; |VendingMachine|register_8bit:R1|register_1bit:R7|Q                               ; regout           ;
; |VendingMachine|register_8bit:R1|register_1bit:R6|Q                               ; |VendingMachine|register_8bit:R1|register_1bit:R6|Q                               ; regout           ;
; |VendingMachine|register_8bit:R|register_1bit:R7|Q~0                              ; |VendingMachine|register_8bit:R|register_1bit:R7|Q~0                              ; out              ;
; |VendingMachine|register_8bit:R|register_1bit:R7|Q                                ; |VendingMachine|register_8bit:R|register_1bit:R7|Q                                ; regout           ;
; |VendingMachine|register_8bit:R|register_1bit:R6|Q                                ; |VendingMachine|register_8bit:R|register_1bit:R6|Q                                ; regout           ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|or_gate:OG|O                        ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|or_gate:OG|O                        ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|Selector5~2                                                       ; |VendingMachine|Selector5~2                                                       ; out0             ;
; |VendingMachine|Selector6~2                                                       ; |VendingMachine|Selector6~2                                                       ; out0             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |VendingMachine|state~0                                                           ; |VendingMachine|state~0                                                           ; out              ;
; |VendingMachine|o~2                                                               ; |VendingMachine|o~2                                                               ; out              ;
; |VendingMachine|M_c~0                                                             ; |VendingMachine|M_c~0                                                             ; out              ;
; |VendingMachine|o~5                                                               ; |VendingMachine|o~5                                                               ; out              ;
; |VendingMachine|o~8                                                               ; |VendingMachine|o~8                                                               ; out              ;
; |VendingMachine|o[2]~reg0                                                         ; |VendingMachine|o[2]~reg0                                                         ; regout           ;
; |VendingMachine|V[5]                                                              ; |VendingMachine|V[5]                                                              ; out              ;
; |VendingMachine|V[6]                                                              ; |VendingMachine|V[6]                                                              ; out              ;
; |VendingMachine|V[7]                                                              ; |VendingMachine|V[7]                                                              ; out              ;
; |VendingMachine|S0[0]                                                             ; |VendingMachine|S0[0]                                                             ; out              ;
; |VendingMachine|S0[1]                                                             ; |VendingMachine|S0[1]                                                             ; out              ;
; |VendingMachine|S0[2]                                                             ; |VendingMachine|S0[2]                                                             ; out              ;
; |VendingMachine|S0[3]                                                             ; |VendingMachine|S0[3]                                                             ; out              ;
; |VendingMachine|S0[4]                                                             ; |VendingMachine|S0[4]                                                             ; out              ;
; |VendingMachine|S0[5]                                                             ; |VendingMachine|S0[5]                                                             ; out              ;
; |VendingMachine|S0[6]                                                             ; |VendingMachine|S0[6]                                                             ; out              ;
; |VendingMachine|S0[7]                                                             ; |VendingMachine|S0[7]                                                             ; out              ;
; |VendingMachine|S1[0]                                                             ; |VendingMachine|S1[0]                                                             ; out              ;
; |VendingMachine|S1[1]                                                             ; |VendingMachine|S1[1]                                                             ; out              ;
; |VendingMachine|S1[2]                                                             ; |VendingMachine|S1[2]                                                             ; out              ;
; |VendingMachine|S1[3]                                                             ; |VendingMachine|S1[3]                                                             ; out              ;
; |VendingMachine|S1[4]                                                             ; |VendingMachine|S1[4]                                                             ; out              ;
; |VendingMachine|S1[5]                                                             ; |VendingMachine|S1[5]                                                             ; out              ;
; |VendingMachine|S1[6]                                                             ; |VendingMachine|S1[6]                                                             ; out              ;
; |VendingMachine|S1[7]                                                             ; |VendingMachine|S1[7]                                                             ; out              ;
; |VendingMachine|o[2]                                                              ; |VendingMachine|o[2]                                                              ; pin_out          ;
; |VendingMachine|P[6]                                                              ; |VendingMachine|P[6]                                                              ; pin_out          ;
; |VendingMachine|P[7]                                                              ; |VendingMachine|P[7]                                                              ; pin_out          ;
; |VendingMachine|E[2]                                                              ; |VendingMachine|E[2]                                                              ; pin_out          ;
; |VendingMachine|E[4]                                                              ; |VendingMachine|E[4]                                                              ; pin_out          ;
; |VendingMachine|E[5]                                                              ; |VendingMachine|E[5]                                                              ; pin_out          ;
; |VendingMachine|E[6]                                                              ; |VendingMachine|E[6]                                                              ; pin_out          ;
; |VendingMachine|E[7]                                                              ; |VendingMachine|E[7]                                                              ; pin_out          ;
; |VendingMachine|register_8bit:R3|register_1bit:R7|Q~0                             ; |VendingMachine|register_8bit:R3|register_1bit:R7|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R3|register_1bit:R7|Q                               ; |VendingMachine|register_8bit:R3|register_1bit:R7|Q                               ; regout           ;
; |VendingMachine|register_8bit:R3|register_1bit:R6|Q~0                             ; |VendingMachine|register_8bit:R3|register_1bit:R6|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R3|register_1bit:R6|Q                               ; |VendingMachine|register_8bit:R3|register_1bit:R6|Q                               ; regout           ;
; |VendingMachine|register_8bit:R3|register_1bit:R5|Q~0                             ; |VendingMachine|register_8bit:R3|register_1bit:R5|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R3|register_1bit:R5|Q                               ; |VendingMachine|register_8bit:R3|register_1bit:R5|Q                               ; regout           ;
; |VendingMachine|register_8bit:R3|register_1bit:R4|Q~0                             ; |VendingMachine|register_8bit:R3|register_1bit:R4|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R3|register_1bit:R4|Q                               ; |VendingMachine|register_8bit:R3|register_1bit:R4|Q                               ; regout           ;
; |VendingMachine|register_8bit:R3|register_1bit:R2|Q~0                             ; |VendingMachine|register_8bit:R3|register_1bit:R2|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R3|register_1bit:R2|Q                               ; |VendingMachine|register_8bit:R3|register_1bit:R2|Q                               ; regout           ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA7|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA4|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A2|FULL_ADDER:FA1|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA3|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA2|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA1|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A3|FULL_ADDER:FA1|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|register_8bit:R2|register_1bit:R7|Q~0                             ; |VendingMachine|register_8bit:R2|register_1bit:R7|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R7|Q_bar~0                         ; |VendingMachine|register_8bit:R2|register_1bit:R7|Q_bar~0                         ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R7|Q_bar                           ; |VendingMachine|register_8bit:R2|register_1bit:R7|Q_bar                           ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R7|Q                               ; |VendingMachine|register_8bit:R2|register_1bit:R7|Q                               ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R6|Q~0                             ; |VendingMachine|register_8bit:R2|register_1bit:R6|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R6|Q_bar~0                         ; |VendingMachine|register_8bit:R2|register_1bit:R6|Q_bar~0                         ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R6|Q_bar                           ; |VendingMachine|register_8bit:R2|register_1bit:R6|Q_bar                           ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R6|Q                               ; |VendingMachine|register_8bit:R2|register_1bit:R6|Q                               ; regout           ;
; |VendingMachine|register_8bit:R2|register_1bit:R5|Q~0                             ; |VendingMachine|register_8bit:R2|register_1bit:R5|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R2|register_1bit:R5|Q                               ; |VendingMachine|register_8bit:R2|register_1bit:R5|Q                               ; regout           ;
; |VendingMachine|mux:M|S~0                                                         ; |VendingMachine|mux:M|S~0                                                         ; out              ;
; |VendingMachine|mux:M|S~1                                                         ; |VendingMachine|mux:M|S~1                                                         ; out              ;
; |VendingMachine|mux:M|S~2                                                         ; |VendingMachine|mux:M|S~2                                                         ; out              ;
; |VendingMachine|mux:M|S[5]                                                        ; |VendingMachine|mux:M|S[5]                                                        ; regout           ;
; |VendingMachine|mux:M|S[6]                                                        ; |VendingMachine|mux:M|S[6]                                                        ; regout           ;
; |VendingMachine|mux:M|S[7]                                                        ; |VendingMachine|mux:M|S[7]                                                        ; regout           ;
; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN6|O                      ; |VendingMachine|comparator8:CP|comparator1:G6|and_gate:AN6|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN7|O                      ; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN7|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN6|O                      ; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN6|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN5|O                      ; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN5|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN4|O                      ; |VendingMachine|comparator8:CP|comparator1:G4|and_gate:AN4|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN7|O                      ; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN7|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN6|O                      ; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN6|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN5|O                      ; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN5|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN4|O                      ; |VendingMachine|comparator8:CP|comparator1:G3|and_gate:AN4|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN7|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN7|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN6|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN6|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN5|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN5|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN4|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN4|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN3|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN3|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN2|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN2|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN1|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN1|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN0|O                      ; |VendingMachine|comparator8:CP|comparator1:G2|and_gate:AN0|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G1|and_gate:AN4|O                      ; |VendingMachine|comparator8:CP|comparator1:G1|and_gate:AN4|O                      ; out0             ;
; |VendingMachine|comparator8:CP|comparator1:G1|and_gate:AN0|O                      ; |VendingMachine|comparator8:CP|comparator1:G1|and_gate:AN0|O                      ; out0             ;
; |VendingMachine|register_8bit:R1|register_1bit:R7|Q~0                             ; |VendingMachine|register_8bit:R1|register_1bit:R7|Q~0                             ; out              ;
; |VendingMachine|register_8bit:R1|register_1bit:R7|Q                               ; |VendingMachine|register_8bit:R1|register_1bit:R7|Q                               ; regout           ;
; |VendingMachine|register_8bit:R1|register_1bit:R6|Q                               ; |VendingMachine|register_8bit:R1|register_1bit:R6|Q                               ; regout           ;
; |VendingMachine|register_8bit:R|register_1bit:R7|Q~0                              ; |VendingMachine|register_8bit:R|register_1bit:R7|Q~0                              ; out              ;
; |VendingMachine|register_8bit:R|register_1bit:R7|Q                                ; |VendingMachine|register_8bit:R|register_1bit:R7|Q                                ; regout           ;
; |VendingMachine|register_8bit:R|register_1bit:R6|Q                                ; |VendingMachine|register_8bit:R|register_1bit:R6|Q                                ; regout           ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA1|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA1|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA7|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|or_gate:OG|O                        ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|or_gate:OG|O                        ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA1|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|or_gate:G5|O  ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|or_gate:G5|O  ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G3|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA6|half_adder_struct:HA0|and_gate:G3|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G6|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G6|O ; out0             ;
; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G4|O ; |VendingMachine|FULL_ADDER8:A1|FULL_ADDER:FA5|half_adder_struct:HA0|and_gate:G4|O ; out0             ;
; |VendingMachine|Selector5~2                                                       ; |VendingMachine|Selector5~2                                                       ; out0             ;
; |VendingMachine|Selector6~2                                                       ; |VendingMachine|Selector6~2                                                       ; out0             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 06 18:25:04 2016
Info: Command: quartus_sim --simulation_results_format=VWF VendingMachine -c VendingMachine
Info (324025): Using vector source file "Z:/yqiu059/Desktop/4137project/4137project/Waveform4.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning (324036): Found clock-sensitive change during active clock edge at time 230.0 ns on register "|VendingMachine|adder_c"
Warning (324036): Found clock-sensitive change during active clock edge at time 230.0 ns on register "|VendingMachine|o[0]~reg0"
Warning (324036): Found clock-sensitive change during active clock edge at time 230.0 ns on register "|VendingMachine|o[1]~reg0"
Warning (324036): Found clock-sensitive change during active clock edge at time 230.0 ns on register "|VendingMachine|register_8bit:R|register_1bit:R2|Q"
Warning (324036): Found clock-sensitive change during active clock edge at time 230.0 ns on register "|VendingMachine|register_8bit:R|register_1bit:R0|Q"
Warning (324036): Found clock-sensitive change during active clock edge at time 270.0 ns on register "|VendingMachine|register_8bit:R1|register_1bit:R4|Q"
Warning (324036): Found clock-sensitive change during active clock edge at time 270.0 ns on register "|VendingMachine|register_8bit:R1|register_1bit:R3|Q"
Warning (324036): Found clock-sensitive change during active clock edge at time 270.0 ns on register "|VendingMachine|register_8bit:R1|register_1bit:R1|Q"
Warning (324036): Found clock-sensitive change during active clock edge at time 270.0 ns on register "|VendingMachine|register_8bit:R1|register_1bit:R0|Q"
Warning (324036): Found clock-sensitive change during active clock edge at time 270.0 ns on register "|VendingMachine|register_8bit:R|register_1bit:R4|Q"
Warning (324036): Found clock-sensitive change during active clock edge at time 270.0 ns on register "|VendingMachine|register_8bit:R|register_1bit:R3|Q"
Warning (324036): Found clock-sensitive change during active clock edge at time 270.0 ns on register "|VendingMachine|register_8bit:R|register_1bit:R1|Q"
Warning (324036): Found clock-sensitive change during active clock edge at time 310.0 ns on register "|VendingMachine|register_8bit:R1|register_1bit:R5|Q"
Warning (324036): Found clock-sensitive change during active clock edge at time 310.0 ns on register "|VendingMachine|register_8bit:R1|register_1bit:R2|Q"
Warning (324036): Found clock-sensitive change during active clock edge at time 310.0 ns on register "|VendingMachine|register_8bit:R|register_1bit:R5|Q"
Warning (324036): Found clock-sensitive change during active clock edge at time 430.0 ns on register "|VendingMachine|mux:M|S[0]"
Warning (324036): Found clock-sensitive change during active clock edge at time 430.0 ns on register "|VendingMachine|mux:M|S[1]"
Warning (324036): Found clock-sensitive change during active clock edge at time 430.0 ns on register "|VendingMachine|mux:M|S[2]"
Warning (324036): Found clock-sensitive change during active clock edge at time 430.0 ns on register "|VendingMachine|mux:M|S[3]"
Warning (324036): Found clock-sensitive change during active clock edge at time 430.0 ns on register "|VendingMachine|mux:M|S[4]"
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      72.07 %
Info (328052): Number of transitions in simulation is 2425
Info (324045): Vector file VendingMachine.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Warning (292006): Can't contact license server "27000@lm-autocad2015.genie.uottawa.ca" -- this server will be ignored
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 328 megabytes
    Info: Processing ended: Wed Apr 06 18:25:07 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


