{
  "design": {
    "design_info": {
      "boundary_crc": "0x6BF97FE8130B794B",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../project_99.gen/sources_1/bd/window_design",
      "name": "window_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "mult_gen_0": "",
      "blk_mem_gen_1": ""
    },
    "interface_ports": {
      "BRAM_PORTA_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA_1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTB_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "adresb_coef": {
        "direction": "I",
        "left": "8",
        "right": "0"
      },
      "clka_coef": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "window_design_clka_coef",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_coef": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "adc_input": {
        "type": "data",
        "direction": "I",
        "left": "11",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "coef_input": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "multiplied_output": {
        "type": "data",
        "direction": "O",
        "left": "19",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 20} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 20}",
            "value_src": "ip_prop"
          }
        }
      },
      "adresa_window": {
        "direction": "I",
        "left": "8",
        "right": "0"
      },
      "clka_window": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "window_design_clka_window",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dina_window": {
        "direction": "I",
        "left": "19",
        "right": "0"
      },
      "adresb_window": {
        "direction": "I",
        "left": "8",
        "right": "0"
      },
      "clkb_window": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "window_design_clkb_window",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_window": {
        "direction": "O",
        "left": "19",
        "right": "0"
      },
      "wea_window": {
        "direction": "I",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "window_design_blk_mem_gen_0_0",
        "xci_path": "ip\\window_design_blk_mem_gen_0_0\\window_design_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../coee.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "512"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "window_design_mult_gen_0_0",
        "xci_path": "ip\\window_design_mult_gen_0_0\\window_design_mult_gen_0_0.xci",
        "inst_hier_path": "mult_gen_0",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "PipeStages": {
            "value": "0"
          },
          "PortAType": {
            "value": "Signed"
          },
          "PortAWidth": {
            "value": "12"
          },
          "PortBWidth": {
            "value": "8"
          },
          "Use_Custom_Output_Width": {
            "value": "false"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "window_design_blk_mem_gen_1_0",
        "xci_path": "ip\\window_design_blk_mem_gen_1_0\\window_design_blk_mem_gen_1_0.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_A_Write_Rate": {
            "value": "50"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "20"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "512"
          },
          "Write_Width_A": {
            "value": "20"
          },
          "Write_Width_B": {
            "value": "20"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "interface_nets": {
      "BRAM_PORTA_0_1": {
        "interface_ports": [
          "BRAM_PORTA_0",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_1_1": {
        "interface_ports": [
          "BRAM_PORTA_1",
          "blk_mem_gen_1/BRAM_PORTA"
        ]
      },
      "BRAM_PORTB_0_1": {
        "interface_ports": [
          "BRAM_PORTB_0",
          "blk_mem_gen_1/BRAM_PORTB"
        ]
      }
    },
    "nets": {
      "A_0_1": {
        "ports": [
          "adc_input",
          "mult_gen_0/A"
        ]
      },
      "B_0_1": {
        "ports": [
          "coef_input",
          "mult_gen_0/B"
        ]
      },
      "addra_0_1": {
        "ports": [
          "adresb_coef",
          "blk_mem_gen_0/addra"
        ]
      },
      "addra_0_2": {
        "ports": [
          "adresa_window",
          "blk_mem_gen_1/addra"
        ]
      },
      "addrb_0_1": {
        "ports": [
          "adresb_window",
          "blk_mem_gen_1/addrb"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "doutb_coef"
        ]
      },
      "blk_mem_gen_1_doutb": {
        "ports": [
          "blk_mem_gen_1/doutb",
          "doutb_window"
        ]
      },
      "clka_0_1": {
        "ports": [
          "clka_coef",
          "blk_mem_gen_0/clka"
        ]
      },
      "clka_0_2": {
        "ports": [
          "clka_window",
          "blk_mem_gen_1/clka"
        ]
      },
      "clkb_0_1": {
        "ports": [
          "clkb_window",
          "blk_mem_gen_1/clkb"
        ]
      },
      "dina_0_1": {
        "ports": [
          "dina_window",
          "blk_mem_gen_1/dina"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "multiplied_output"
        ]
      },
      "wea_0_1": {
        "ports": [
          "wea_window",
          "blk_mem_gen_1/wea"
        ]
      }
    }
  }
}