18:35:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\temp_xsdb_launch_script.tcl
18:35:56 INFO  : Platform repository initialization has completed.
18:35:56 INFO  : Registering command handlers for Vitis TCF services
18:35:58 INFO  : XSCT server has started successfully.
18:35:58 INFO  : plnx-install-location is set to ''
18:35:58 INFO  : Successfully done setting XSCT server connection channel  
18:35:58 INFO  : Successfully done query RDI_DATADIR 
18:35:58 INFO  : Successfully done setting workspace for the tool. 
18:37:04 INFO  : Result from executing command 'getProjects': MEC_HSL_impl_V1_0
18:37:04 INFO  : Result from executing command 'getPlatforms': 
18:37:04 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:37:04 INFO  : Platform 'MEC_HSL_impl_V1_0' is added to custom repositories.
18:37:11 INFO  : Platform 'MEC_HSL_impl_V1_0' is added to custom repositories.
18:54:57 INFO  : Result from executing command 'getProjects': MEC_HSL_impl_V1_0
18:54:57 INFO  : Result from executing command 'getPlatforms': MEC_HSL_impl_V1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/MEC_HSL_impl_V1_0.xpfm
18:54:57 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_0'...
18:55:12 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_0'...
18:55:19 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_0'...
18:55:55 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_0'...
18:57:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:57:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:57:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:58:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:55 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
18:58:55 INFO  : 'jtag frequency' command is executed.
18:58:55 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:58:55 INFO  : Context for 'APU' is selected.
18:58:56 INFO  : System reset is completed.
18:58:59 INFO  : 'after 3000' command is executed.
18:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
18:59:10 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/_ide/bitstream/MEC_HSL_impl_V1.0.bit"
18:59:10 INFO  : Context for 'APU' is selected.
18:59:10 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/hw/MEC_HSL_impl_V1.0.xsa'.
18:59:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:10 INFO  : Context for 'APU' is selected.
18:59:10 INFO  : Boot mode is read from the target.
18:59:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:59:11 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/sw/MEC_HSL_impl_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:59:11 INFO  : 'set bp_59_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:59:12 INFO  : 'con -block -timeout 60' command is executed.
18:59:12 INFO  : 'bpremove $bp_59_11_fsbl_bp' command is executed.
18:59:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:59:13 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/Debug/MEC_HLS_Impl_1_0.elf' is downloaded to processor 'psu_cortexa53_0'.
18:59:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/_ide/bitstream/MEC_HSL_impl_V1.0.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/hw/MEC_HSL_impl_V1.0.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/sw/MEC_HSL_impl_V1_0/boot/fsbl.elf
set bp_59_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/Debug/MEC_HLS_Impl_1_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:13 INFO  : 'con' command is executed.
18:59:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:59:13 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_0_system\_ide\scripts\debugger_mec_hls_impl_1_0-default.tcl'
19:03:35 INFO  : Disconnected from the channel tcfchan#3.
19:44:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:02 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
19:44:02 INFO  : 'jtag frequency' command is executed.
19:44:02 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:44:02 INFO  : Context for 'APU' is selected.
19:44:02 INFO  : System reset is completed.
19:44:05 INFO  : 'after 3000' command is executed.
19:44:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
19:44:16 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/_ide/bitstream/MEC_HSL_impl_V1.0.bit"
19:44:16 INFO  : Context for 'APU' is selected.
19:44:16 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/hw/MEC_HSL_impl_V1.0.xsa'.
19:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:16 INFO  : Context for 'APU' is selected.
19:44:16 INFO  : Boot mode is read from the target.
19:44:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:44:17 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/sw/MEC_HSL_impl_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:44:17 INFO  : 'set bp_44_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:44:18 INFO  : 'con -block -timeout 60' command is executed.
19:44:18 INFO  : 'bpremove $bp_44_17_fsbl_bp' command is executed.
19:44:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:44:19 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/Debug/MEC_HLS_Impl_1_0.elf' is downloaded to processor 'psu_cortexa53_0'.
19:44:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/_ide/bitstream/MEC_HSL_impl_V1.0.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/hw/MEC_HSL_impl_V1.0.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/sw/MEC_HSL_impl_V1_0/boot/fsbl.elf
set bp_44_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/Debug/MEC_HLS_Impl_1_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:19 INFO  : 'con' command is executed.
19:44:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:44:19 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_0_system\_ide\scripts\debugger_mec_hls_impl_1_0-default.tcl'
20:42:03 INFO  : Result from executing command 'getProjects': MEC_HSL_impl_V1_0;MEC_HSL_impl_V1_1
20:42:03 INFO  : Result from executing command 'getPlatforms': MEC_HSL_impl_V1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/MEC_HSL_impl_V1_0.xpfm
20:42:03 INFO  : Platform 'MEC_HSL_impl_V1_1' is added to custom repositories.
20:42:10 INFO  : Platform 'MEC_HSL_impl_V1_1' is added to custom repositories.
20:42:52 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_0'...
20:43:48 INFO  : Result from executing command 'getProjects': MEC_HSL_impl_V1_0;MEC_HSL_impl_V1_1
20:43:48 INFO  : Result from executing command 'getPlatforms': MEC_HSL_impl_V1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/MEC_HSL_impl_V1_0.xpfm;MEC_HSL_impl_V1_1|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/MEC_HSL_impl_V1_1.xpfm
20:43:49 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
20:44:06 INFO  : Disconnected from the channel tcfchan#4.
20:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:08 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
20:44:08 INFO  : 'jtag frequency' command is executed.
20:44:08 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:44:08 INFO  : Context for 'APU' is selected.
20:44:08 INFO  : System reset is completed.
20:44:11 INFO  : 'after 3000' command is executed.
20:44:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
20:44:22 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
20:44:22 INFO  : Context for 'APU' is selected.
20:44:23 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
20:44:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:23 INFO  : Context for 'APU' is selected.
20:44:23 INFO  : Boot mode is read from the target.
20:44:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:44:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:44:23 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:44:23 INFO  : 'set bp_44_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:44:24 INFO  : 'con -block -timeout 60' command is executed.
20:44:24 INFO  : 'bpremove $bp_44_23_fsbl_bp' command is executed.
20:44:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:44:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:44:25 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
20:44:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_44_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:44:25 INFO  : 'con' command is executed.
20:44:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:44:25 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
