Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Sat Jan 07 19:29:07 2017
| Host             : allanko running 64-bit major release  (build 9200)
| Command          : report_power -file labkit_power_routed.rpt -pb labkit_power_summary_routed.pb -rpx labkit_power_routed.rpx
| Design           : labkit
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.247 |
| Dynamic (W)              | 0.142 |
| Device Static (W)        | 0.105 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 98.9  |
| Junction Temperature (C) | 26.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        8 |       --- |             --- |
| Slice Logic              |     0.002 |     1780 |       --- |             --- |
|   LUT as Logic           |     0.002 |      835 |     63400 |            1.32 |
|   CARRY4                 |    <0.001 |      253 |     15850 |            1.60 |
|   F7/F8 Muxes            |    <0.001 |       34 |     63400 |            0.05 |
|   Register               |    <0.001 |      282 |    126800 |            0.22 |
|   LUT as Distributed RAM |    <0.001 |        8 |     19000 |            0.04 |
|   Others                 |     0.000 |       98 |       --- |             --- |
| Signals                  |     0.003 |     1217 |       --- |             --- |
| Block RAM                |     0.005 |      7.5 |       135 |            5.56 |
| MMCM                     |     0.122 |        1 |         6 |           16.67 |
| I/O                      |     0.008 |       79 |       210 |           37.62 |
| Static Power             |     0.105 |          |           |                 |
| Total                    |     0.247 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.028 |       0.012 |      0.016 |
| Vccaux    |       1.800 |     0.086 |       0.068 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+--------------------------------------+-----------------+
| Clock                     | Domain                               | Constraint (ns) |
+---------------------------+--------------------------------------+-----------------+
| CLK100MHZ                 | CLK100MHZ                            |            10.0 |
| clk_out_65mhz_clk_wiz_0   | clock65/inst/clk_out_65mhz_clk_wiz_0 |            15.4 |
| clk_out_65mhz_clk_wiz_0_1 | clock65/inst/clk_out_65mhz_clk_wiz_0 |            15.4 |
| clkfbout_clk_wiz_0        | clock65/inst/clkfbout_clk_wiz_0      |            50.0 |
| clkfbout_clk_wiz_0_1      | clock65/inst/clkfbout_clk_wiz_0      |            50.0 |
| sys_clk_pin               | CLK100MHZ                            |            10.0 |
+---------------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| labkit                   |     0.142 |
|   clock65                |     0.122 |
|     inst                 |     0.122 |
|   db1                    |    <0.001 |
|   display                |    <0.001 |
|   face                   |     0.007 |
|     cd                   |    <0.001 |
|       f                  |    <0.001 |
|     cd_in1               |    <0.001 |
|       f                  |    <0.001 |
|     cd_in2               |    <0.001 |
|       f                  |    <0.001 |
|     cd_in3               |    <0.001 |
|       f                  |    <0.001 |
|     cd_in4               |    <0.001 |
|       f                  |    <0.001 |
|     cd_in5               |    <0.001 |
|       f                  |    <0.001 |
|     cd_incoming          |    <0.001 |
|       f                  |    <0.001 |
|     cd_input             |    <0.001 |
|       f                  |    <0.001 |
|     cd_out1              |    <0.001 |
|       f                  |    <0.001 |
|     cd_out2              |    <0.001 |
|       f                  |    <0.001 |
|     cd_out3              |    <0.001 |
|       f                  |    <0.001 |
|     cd_out4              |    <0.001 |
|       f                  |    <0.001 |
|     cd_out5              |    <0.001 |
|       f                  |    <0.001 |
|     cd_outgoing          |    <0.001 |
|       f                  |    <0.001 |
|   kbdexport1             |     0.002 |
|     kbd                  |    <0.001 |
|       myps2              |    <0.001 |
|         fifo_reg_0_7_0_5 |    <0.001 |
|         fifo_reg_0_7_6_7 |    <0.001 |
|   s1                     |    <0.001 |
|   s2                     |    <0.001 |
|   statemachine           |    <0.001 |
|   xvga1                  |     0.002 |
+--------------------------+-----------+


