module_name sample
module_type normal
option_port{
	io,1,sig_
	o,4,led_
}
//use_fifo_8
use_fifo_32
//make_8_alw{
//}
make_32_alw{
	w,32,sensor_data
}
sub_module_name sonic_sensor sensor
assign_port sonic_sensor{
	req=req_my
	busy=busy_my
	sig=sig_
	out_data=sensor_data
	led=led_
}
end