{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668375773181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668375773182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 21:42:53 2022 " "Processing started: Sun Nov 13 21:42:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668375773182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375773182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parallelDecoder -c parallelDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off parallelDecoder -c parallelDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375773182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668375773339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668375773339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallelDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parallelDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallelDecoder-structure " "Found design unit 1: parallelDecoder-structure" {  } { { "parallelDecoder.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/parallelDecoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779123 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallelDecoder " "Found entity 1: parallelDecoder" {  } { { "parallelDecoder.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/parallelDecoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375779123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 16 8 " "Found 16 design units, including 8 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_1-structure " "Found design unit 1: NOT_1-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AND_2-structure " "Found design unit 2: AND_2-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_3-structure " "Found design unit 3: AND_3-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_4-structure " "Found design unit 4: AND_4-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NOR_2-structure " "Found design unit 5: NOR_2-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_2-structure " "Found design unit 6: OR_2-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_4-structure " "Found design unit 7: OR_4-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XOR_2-structure " "Found design unit 8: XOR_2-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_1 " "Found entity 1: NOT_1" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_3 " "Found entity 3: AND_3" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_4 " "Found entity 4: AND_4" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_2 " "Found entity 6: OR_2" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_ENTITY_NAME" "7 OR_4 " "Found entity 7: OR_4" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""} { "Info" "ISGN_ENTITY_NAME" "8 XOR_2 " "Found entity 8: XOR_2" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375779124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder8to12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder8to12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder8to12-structure " "Found design unit 1: decoder8to12-structure" {  } { { "decoder8to12.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/decoder8to12.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779125 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder8to12 " "Found entity 1: decoder8to12" {  } { { "decoder8to12.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/decoder8to12.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375779125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder1bit-structure " "Found design unit 1: decoder1bit-structure" {  } { { "decoder1bit.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/decoder1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779125 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder1bit " "Found entity 1: decoder1bit" {  } { { "decoder1bit.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/decoder1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375779125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderlast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderlast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderlast-structure " "Found design unit 1: decoderlast-structure" {  } { { "decoderlast.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/decoderlast.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779125 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderlast " "Found entity 1: decoderlast" {  } { { "decoderlast.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/decoderlast.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375779125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375779125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parallelDecoder " "Elaborating entity \"parallelDecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668375779166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder8to12 decoder8to12:d8to12 " "Elaborating entity \"decoder8to12\" for hierarchy \"decoder8to12:d8to12\"" {  } { { "parallelDecoder.vhd" "d8to12" { Text "/home/andre/github/AAD/parallelDecoder/parallelDecoder.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375779168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 decoder8to12:d8to12\|XOR_2:c11 " "Elaborating entity \"XOR_2\" for hierarchy \"decoder8to12:d8to12\|XOR_2:c11\"" {  } { { "decoder8to12.vhd" "c11" { Text "/home/andre/github/AAD/parallelDecoder/decoder8to12.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375779168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder1bit decoder1bit:dm1 " "Elaborating entity \"decoder1bit\" for hierarchy \"decoder1bit:dm1\"" {  } { { "parallelDecoder.vhd" "dm1" { Text "/home/andre/github/AAD/parallelDecoder/parallelDecoder.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375779170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 decoder1bit:dm1\|AND_2:and0 " "Elaborating entity \"AND_2\" for hierarchy \"decoder1bit:dm1\|AND_2:and0\"" {  } { { "decoder1bit.vhd" "and0" { Text "/home/andre/github/AAD/parallelDecoder/decoder1bit.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375779171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 decoder1bit:dm1\|OR_2:or0 " "Elaborating entity \"OR_2\" for hierarchy \"decoder1bit:dm1\|OR_2:or0\"" {  } { { "decoder1bit.vhd" "or0" { Text "/home/andre/github/AAD/parallelDecoder/decoder1bit.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375779171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_2 decoder1bit:dm1\|NOR_2:nor0 " "Elaborating entity \"NOR_2\" for hierarchy \"decoder1bit:dm1\|NOR_2:nor0\"" {  } { { "decoder1bit.vhd" "nor0" { Text "/home/andre/github/AAD/parallelDecoder/decoder1bit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375779172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderlast decoderlast:last " "Elaborating entity \"decoderlast\" for hierarchy \"decoderlast:last\"" {  } { { "parallelDecoder.vhd" "last" { Text "/home/andre/github/AAD/parallelDecoder/parallelDecoder.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375779175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3 AND_3:valid " "Elaborating entity \"AND_3\" for hierarchy \"AND_3:valid\"" {  } { { "parallelDecoder.vhd" "valid" { Text "/home/andre/github/AAD/parallelDecoder/parallelDecoder.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375779179 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668375779509 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668375779650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668375779984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375779984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668375780003 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668375780003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668375780003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668375780003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668375780008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 21:43:00 2022 " "Processing ended: Sun Nov 13 21:43:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668375780008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668375780008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668375780008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375780008 ""}
