/*
 * SROM format definition.
 *
 * Copyright (C) 2023, Broadcom. All Rights Reserved.
 *
 * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
 * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
 * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
 * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 *
 *
 * <<Broadcom-WL-IPTag/Open:>>
 *
 * $Id: bcmsrom_fmt.h 831783 2023-10-25 23:45:39Z $
 */

#ifndef	_bcmsrom_fmt_h_
#define	_bcmsrom_fmt_h_

#define SROM_MAXREV		20	/**< max revision supported by driver */
#define	SROM_MAX		8192	/** unit: [bytes] */

#define SROM_MAXW		(SROM_MAX / 2)	/** unit: [16 bits words] */

#ifndef LARGE_NVRAM_MAXSZ
#error at this stage, LARGE_NVRAM_MAXSZ is expected to be defined
#endif

/* VARS_MAX: length in [bytes] of memory reserved for nvram-from-host, the memory will contain a
 * string consisting of concatenated name/value pairs.
 */
#define VARS_MAX		LARGE_NVRAM_MAXSZ

/* PCI fields */
#define PCI_F0DEVID		48

#define	SROM_WORDS		64
#define SROM_SIGN_MINWORDS 128
#define SROM3_SWRGN_OFF		28	/* s/w region offset in words */

#define	SROM_SSID		2
#define	SROM_SVID		3

#define	SROM_WL1LHMAXP		29

#define	SROM_WL1LPAB0		30
#define	SROM_WL1LPAB1		31
#define	SROM_WL1LPAB2		32

#define	SROM_WL1HPAB0		33
#define	SROM_WL1HPAB1		34
#define	SROM_WL1HPAB2		35

#define	SROM_MACHI_IL0		36
#define	SROM_MACMID_IL0		37
#define	SROM_MACLO_IL0		38
#define	SROM_MACHI_ET0		39
#define	SROM_MACMID_ET0		40
#define	SROM_MACLO_ET0		41
#define	SROM_MACHI_ET1		42
#define	SROM_MACMID_ET1		43
#define	SROM_MACLO_ET1		44
#define	SROM3_MACHI		37
#define	SROM3_MACMID		38
#define	SROM3_MACLO		39

#define	SROM_BXARSSI2G		40
#define	SROM_BXARSSI5G		41

#define	SROM_TRI52G		42
#define	SROM_TRI5GHL		43

#define	SROM_RXPO52G		45

#define	SROM2_ENETPHY		45

#define	SROM_AABREV		46
/* Fields in AABREV */
#define	SROM_BR_MASK		0x00ff
#define	SROM_CC_MASK		0x0f00
#define	SROM_CC_SHIFT		8
#define	SROM_AA0_MASK		0x3000
#define	SROM_AA0_SHIFT		12
#define	SROM_AA1_MASK		0xc000
#define	SROM_AA1_SHIFT		14

#define	SROM_WL0PAB0		47
#define	SROM_WL0PAB1		48
#define	SROM_WL0PAB2		49

#define	SROM_LEDBH10		50
#define	SROM_LEDBH32		51

#define	SROM_WL10MAXP		52

#define	SROM_WL1PAB0		53
#define	SROM_WL1PAB1		54
#define	SROM_WL1PAB2		55

#define	SROM_ITT		56

#define	SROM_BFL		57
#define	SROM_BFL2		28
#define	SROM3_BFL2		61

#define	SROM_AG10		58

#define	SROM_CCODE		59

#define	SROM_OPO		60

#define	SROM3_LEDDC		62

#define	SROM_CRCREV		63

/* SROM Rev 4: Reallocate the software part of the srom to accomodate
 * MIMO features. It assumes up to two PCIE functions and 440 bytes
 * of useable srom i.e. the useable storage in chips with OTP that
 * implements hardware redundancy.
 */

#define	SROM4_WORDS		220

#define	SROM4_SIGN		32
#define	SROM4_SIGNATURE		0x5372

#define	SROM4_BREV		33

#define	SROM4_BFL0		34
#define	SROM4_BFL1		35
#define	SROM4_BFL2		36
#define	SROM4_BFL3		37
#define	SROM5_BFL0		37
#define	SROM5_BFL1		38
#define	SROM5_BFL2		39
#define	SROM5_BFL3		40

#define	SROM4_MACHI		38
#define	SROM4_MACMID		39
#define	SROM4_MACLO		40
#define	SROM5_MACHI		41
#define	SROM5_MACMID		42
#define	SROM5_MACLO		43

#define	SROM4_CCODE		41
#define	SROM4_REGREV		42
#define	SROM5_CCODE		34
#define	SROM5_REGREV		35

#define	SROM4_LEDBH10		43
#define	SROM4_LEDBH32		44
#define	SROM5_LEDBH10		59
#define	SROM5_LEDBH32		60

#define	SROM4_LEDDC		45
#define	SROM5_LEDDC		45

#define	SROM4_AA		46
#define	SROM4_AA2G_MASK		0x00ff
#define	SROM4_AA2G_SHIFT	0
#define	SROM4_AA5G_MASK		0xff00
#define	SROM4_AA5G_SHIFT	8

#define	SROM4_AG10		47
#define	SROM4_AG32		48

#define	SROM4_TXPID2G		49
#define	SROM4_TXPID5G		51
#define	SROM4_TXPID5GL		53
#define	SROM4_TXPID5GH		55

#define SROM4_TXRXC		61
#define SROM4_TXCHAIN_MASK	0x000f
#define SROM4_TXCHAIN_SHIFT	0
#define SROM4_RXCHAIN_MASK	0x00f0
#define SROM4_RXCHAIN_SHIFT	4
#define SROM4_SWITCH_MASK	0xff00
#define SROM4_SWITCH_SHIFT	8

/* Per-path fields */
#define	MAX_PATH_SROM		4
#define	SROM4_PATH0		64
#define	SROM4_PATH1		87
#define	SROM4_PATH2		110
#define	SROM4_PATH3		133

#define	SROM4_2G_ITT_MAXP	0
#define	SROM4_2G_PA		1
#define	SROM4_5G_ITT_MAXP	5
#define	SROM4_5GLH_MAXP		6
#define	SROM4_5G_PA		7
#define	SROM4_5GL_PA		11
#define	SROM4_5GH_PA		15

/* Fields in the ITT_MAXP and 5GLH_MAXP words */
#define	B2G_MAXP_MASK		0xff
#define	B2G_ITT_SHIFT		8
#define	B5G_MAXP_MASK		0xff
#define	B5G_ITT_SHIFT		8
#define	B5GH_MAXP_MASK		0xff
#define	B5GL_MAXP_SHIFT		8

/* All the miriad power offsets */
#define	SROM4_2G_CCKPO		156
#define	SROM4_2G_OFDMPO		157
#define	SROM4_5G_OFDMPO		159
#define	SROM4_5GL_OFDMPO	161
#define	SROM4_5GH_OFDMPO	163
#define	SROM4_2G_MCSPO		165
#define	SROM4_5G_MCSPO		173
#define	SROM4_5GL_MCSPO		181
#define	SROM4_5GH_MCSPO		189
#define	SROM4_CDDPO		197
#define	SROM4_STBCPO		198
#define	SROM4_BW40PO		199
#define	SROM4_BWDUPPO		200

#define	SROM4_CRCREV		219

/* SROM Rev 8: Make space for a 48word hardware header for PCIe rev >= 6.
 * This is a combined srom for both MIMO and SISO boards, usable in
 * the .130 4Kilobit OTP with hardware redundancy.
 */

#define	SROM8_SIGN		64

#define	SROM8_BREV		65

#define	SROM8_BFL0		66
#define	SROM8_BFL1		67
#define	SROM8_BFL2		68
#define	SROM8_BFL3		69

#define	SROM8_MACHI		70
#define	SROM8_MACMID		71
#define	SROM8_MACLO		72

#define	SROM8_CCODE		73
#define	SROM8_REGREV		74

#define	SROM8_LEDBH10		75
#define	SROM8_LEDBH32		76

#define	SROM8_LEDDC		77

#define	SROM8_AA		78

#define	SROM8_AG10		79
#define	SROM8_AG32		80

#define	SROM8_TXRXC		81

#define	SROM8_BXARSSI2G		82
#define	SROM8_BXARSSI5G		83
#define	SROM8_TRI52G		84
#define	SROM8_TRI5GHL		85
#define	SROM8_RXPO52G		86

#define SROM8_FEM2G		87
#define SROM8_FEM5G		88
#define SROM8_FEM_ANTSWLUT_MASK		0xf800
#define SROM8_FEM_ANTSWLUT_SHIFT	11
#define SROM8_FEM_TR_ISO_MASK		0x0700
#define SROM8_FEM_TR_ISO_SHIFT		8
#define SROM8_FEM_PDET_RANGE_MASK	0x00f8
#define SROM8_FEM_PDET_RANGE_SHIFT	3
#define SROM8_FEM_EXTPA_GAIN_MASK	0x0006
#define SROM8_FEM_EXTPA_GAIN_SHIFT	1
#define SROM8_FEM_TSSIPOS_MASK		0x0001
#define SROM8_FEM_TSSIPOS_SHIFT		0

#define SROM8_THERMAL		89

/* Temp sense related entries */
#define SROM8_MPWR_RAWTS		90
#define SROM8_TS_SLP_OPT_CORRX	91
/* FOC: freiquency offset correction, HWIQ: H/W IOCAL enable, IQSWP: IQ CAL swap disable */
#define SROM8_FOC_HWIQ_IQSWP	92

#define SROM8_EXTLNAGAIN        93

/* Temperature delta for PHY calibration */
#define SROM8_PHYCAL_TEMPDELTA	94

/* Measured power 1 & 2, 0-13 bits at offset 95, MSB 2 bits are unused for now. */
#define SROM8_MPWR_1_AND_2	95

/* Per-path offsets & fields */
#define	SROM8_PATH0		96
#define	SROM8_PATH1		112
#define	SROM8_PATH2		128
#define	SROM8_PATH3		144

#define	SROM8_2G_ITT_MAXP	0
#define	SROM8_2G_PA		1
#define	SROM8_5G_ITT_MAXP	4
#define	SROM8_5GLH_MAXP		5
#define	SROM8_5G_PA		6
#define	SROM8_5GL_PA		9
#define	SROM8_5GH_PA		12

/* All the miriad power offsets */
#define	SROM8_2G_CCKPO		160

#define	SROM8_2G_OFDMPO		161
#define	SROM8_5G_OFDMPO		163
#define	SROM8_5GL_OFDMPO	165
#define	SROM8_5GH_OFDMPO	167

#define	SROM8_2G_MCSPO		169
#define	SROM8_5G_MCSPO		177
#define	SROM8_5GL_MCSPO		185
#define	SROM8_5GH_MCSPO		193

#define	SROM8_CDDPO		201
#define	SROM8_STBCPO		202
#define	SROM8_BW40PO		203
#define	SROM8_BWDUPPO		204

/* SISO PA parameters are in the path0 spaces */
#define	SROM8_SISO		96

/* Legacy names for SISO PA paramters */
#define	SROM8_W0_ITTMAXP	(SROM8_SISO + SROM8_2G_ITT_MAXP)
#define	SROM8_W0_PAB0		(SROM8_SISO + SROM8_2G_PA)
#define	SROM8_W0_PAB1		(SROM8_SISO + SROM8_2G_PA + 1)
#define	SROM8_W0_PAB2		(SROM8_SISO + SROM8_2G_PA + 2)
#define	SROM8_W1_ITTMAXP	(SROM8_SISO + SROM8_5G_ITT_MAXP)
#define	SROM8_W1_MAXP_LCHC	(SROM8_SISO + SROM8_5GLH_MAXP)
#define	SROM8_W1_PAB0		(SROM8_SISO + SROM8_5G_PA)
#define	SROM8_W1_PAB1		(SROM8_SISO + SROM8_5G_PA + 1)
#define	SROM8_W1_PAB2		(SROM8_SISO + SROM8_5G_PA + 2)
#define	SROM8_W1_PAB0_LC	(SROM8_SISO + SROM8_5GL_PA)
#define	SROM8_W1_PAB1_LC	(SROM8_SISO + SROM8_5GL_PA + 1)
#define	SROM8_W1_PAB2_LC	(SROM8_SISO + SROM8_5GL_PA + 2)
#define	SROM8_W1_PAB0_HC	(SROM8_SISO + SROM8_5GH_PA)
#define	SROM8_W1_PAB1_HC	(SROM8_SISO + SROM8_5GH_PA + 1)
#define	SROM8_W1_PAB2_HC	(SROM8_SISO + SROM8_5GH_PA + 2)

#define	SROM8_CRCREV		219

/* SROM REV 9 */
#define SROM9_2GPO_CCKBW20	160
#define SROM9_2GPO_CCKBW20UL	161
#define SROM9_2GPO_LOFDMBW20	162
#define SROM9_2GPO_LOFDMBW20UL	164

#define SROM9_5GLPO_LOFDMBW20	166
#define SROM9_5GLPO_LOFDMBW20UL	168
#define SROM9_5GMPO_LOFDMBW20	170
#define SROM9_5GMPO_LOFDMBW20UL	172
#define SROM9_5GHPO_LOFDMBW20	174
#define SROM9_5GHPO_LOFDMBW20UL	176

#define SROM9_2GPO_MCSBW20	178
#define SROM9_2GPO_MCSBW20UL	180
#define SROM9_2GPO_MCSBW40	182

#define SROM9_5GLPO_MCSBW20	184
#define SROM9_5GLPO_MCSBW20UL	186
#define SROM9_5GLPO_MCSBW40	188
#define SROM9_5GMPO_MCSBW20	190
#define SROM9_5GMPO_MCSBW20UL	192
#define SROM9_5GMPO_MCSBW40	194
#define SROM9_5GHPO_MCSBW20	196
#define SROM9_5GHPO_MCSBW20UL	198
#define SROM9_5GHPO_MCSBW40	200

#define SROM9_PO_MCS32		202
#define SROM9_PO_LOFDM40DUP	203
#define SROM9_EU_EDCRSTH	204
#define SROM8_RXGAINERR_2G	205
#define SROM8_RXGAINERR_5GL	206
#define SROM8_RXGAINERR_5GM	207
#define SROM8_RXGAINERR_5GH	208
#define SROM8_RXGAINERR_5GU	209
#define SROM8_SUBBAND_PPR	210
#define SROM8_PCIEINGRESS_WAR	211
#define SROM8_EU_EDCRSTH	212
#define SROM9_SAR		212

#define SROM8_NOISELVL_2G	213
#define SROM8_NOISELVL_5GL	214
#define SROM8_NOISELVL_5GM	215
#define SROM8_NOISELVL_5GH	216
#define SROM8_NOISELVL_5GU	217
#define SROM8_NOISECALOFFSET	218

#define SROM9_REV_CRC		219

#define SROM10_CCKPWROFFSET	218
#define SROM10_SIGN		219
#define SROM10_SWCTRLMAP_2G	220
#define SROM10_CRCREV		229

#define	SROM10_WORDS		230
#define	SROM10_SIGNATURE	SROM4_SIGNATURE

/* SROM REV 11 */
#define SROM11_BREV			65

#define SROM11_BFL0			66
#define SROM11_BFL1			67
#define SROM11_BFL2			68
#define SROM11_BFL3			69
#define SROM11_BFL4			70
#define SROM11_BFL5			71

#define SROM11_MACHI			72
#define SROM11_MACMID			73
#define SROM11_MACLO			74

#define SROM11_CCODE			75
#define SROM11_REGREV			76

#define SROM11_LEDBH10			77
#define SROM11_LEDBH32			78

#define SROM11_LEDDC			79

#define SROM11_AA			80

#define SROM11_AGBG10			81
#define SROM11_AGBG2A0			82
#define SROM11_AGA21			83

#define SROM11_TXRXC			84

#define SROM11_FEM_CFG1			85
#define SROM11_FEM_CFG2			86

/* Masks and offsets for FEM_CFG */
#define SROM11_FEMCTRL_MASK		0xf800
#define SROM11_FEMCTRL_SHIFT		11
#define SROM11_PAPDCAP_MASK		0x0400
#define SROM11_PAPDCAP_SHIFT		10
#define SROM11_TWORANGETSSI_MASK	0x0200
#define SROM11_TWORANGETSSI_SHIFT	9
#define SROM11_PDGAIN_MASK		0x01f0
#define SROM11_PDGAIN_SHIFT		4
#define SROM11_EPAGAIN_MASK		0x000e
#define SROM11_EPAGAIN_SHIFT		1
#define SROM11_TSSIPOSSLOPE_MASK	0x0001
#define SROM11_TSSIPOSSLOPE_SHIFT	0
#define SROM11_GAINCTRLSPH_MASK		0xf800
#define SROM11_GAINCTRLSPH_SHIFT	11

#define SROM11_THERMAL			87
#define SROM11_MPWR_RAWTS		88
#define SROM11_TS_SLP_OPT_CORRX		89
#define SROM11_XTAL_FREQ		90
#define SROM11_PHYCAL_TEMPDELTA  	92
#define SROM11_MPWR_1_AND_2 		93
#define SROM11_TSSIFLOOR_2G 		95
#define SROM11_TSSIFLOOR_5GL 		96
#define SROM11_TSSIFLOOR_5GM 		97
#define SROM11_TSSIFLOOR_5GH 		98
#define SROM11_TSSIFLOOR_5GU 		99

/* Masks and offsets for Thermal parameters */
#define SROM11_TEMPS_PERIOD_MASK	0xf0
#define SROM11_TEMPS_PERIOD_SHIFT	4
#define SROM11_TEMPS_HYSTERESIS_MASK	0x0f
#define SROM11_TEMPS_HYSTERESIS_SHIFT	0
#define SROM11_TEMPCORRX_MASK		0xfc
#define SROM11_TEMPCORRX_SHIFT		2
#define SROM11_TEMPSENSE_OPTION_MASK	0x3
#define SROM11_TEMPSENSE_OPTION_SHIFT	0

#define SROM11_PDOFF_2G_40M_A0_MASK     0x000f
#define SROM11_PDOFF_2G_40M_A0_SHIFT    0
#define SROM11_PDOFF_2G_40M_A1_MASK     0x00f0
#define SROM11_PDOFF_2G_40M_A1_SHIFT    4
#define SROM11_PDOFF_2G_40M_A2_MASK     0x0f00
#define SROM11_PDOFF_2G_40M_A2_SHIFT    8
#define SROM11_PDOFF_2G_40M_VALID_MASK  0x8000
#define SROM11_PDOFF_2G_40M_VALID_SHIFT 15

#define SROM11_PDOFF_2G_40M     	100

#define SROM11_SUBBAND5GVER 		107

/* Per-path fields and offset */
#define	MAX_PATH_SROM_11		3
#define SROM11_PATH0			108
#define SROM11_PATH1			128
#define SROM11_PATH2			148

#define	SROM11_2G_MAXP			0
#define	SROM11_2G_PA			1
#define	SROM11_RXGAINS1			4
#define	SROM11_RXGAINS			5
#define	SROM11_5GB1B0_MAXP		6
#define	SROM11_5GB3B2_MAXP		7
#define	SROM11_5GB0_PA			8
#define	SROM11_5GB1_PA			11
#define	SROM11_5GB2_PA			14
#define	SROM11_5GB3_PA			17

/* Masks and offsets for rxgains */
#define SROM11_RXGAINS5GTRELNABYPA_MASK		0x8000
#define SROM11_RXGAINS5GTRELNABYPA_SHIFT	15
#define SROM11_RXGAINS5GTRISOA_MASK		0x7800
#define SROM11_RXGAINS5GTRISOA_SHIFT		11
#define SROM11_RXGAINS5GELNAGAINA_MASK		0x0700
#define SROM11_RXGAINS5GELNAGAINA_SHIFT		8
#define SROM11_RXGAINS2GTRELNABYPA_MASK		0x0080
#define SROM11_RXGAINS2GTRELNABYPA_SHIFT	7
#define SROM11_RXGAINS2GTRISOA_MASK		0x0078
#define SROM11_RXGAINS2GTRISOA_SHIFT		3
#define SROM11_RXGAINS2GELNAGAINA_MASK		0x0007
#define SROM11_RXGAINS2GELNAGAINA_SHIFT		0
#define SROM11_RXGAINS5GHTRELNABYPA_MASK	0x8000
#define SROM11_RXGAINS5GHTRELNABYPA_SHIFT	15
#define SROM11_RXGAINS5GHTRISOA_MASK		0x7800
#define SROM11_RXGAINS5GHTRISOA_SHIFT		11
#define SROM11_RXGAINS5GHELNAGAINA_MASK		0x0700
#define SROM11_RXGAINS5GHELNAGAINA_SHIFT	8
#define SROM11_RXGAINS5GMTRELNABYPA_MASK	0x0080
#define SROM11_RXGAINS5GMTRELNABYPA_SHIFT	7
#define SROM11_RXGAINS5GMTRISOA_MASK		0x0078
#define SROM11_RXGAINS5GMTRISOA_SHIFT		3
#define SROM11_RXGAINS5GMELNAGAINA_MASK		0x0007
#define SROM11_RXGAINS5GMELNAGAINA_SHIFT	0

/* Power per rate */
#define SROM11_CCKBW202GPO		168
#define SROM11_CCKBW20UL2GPO		169
#define SROM11_MCSBW202GPO		170
#define SROM11_MCSBW202GPO_1		171
#define SROM11_MCSBW402GPO		172
#define SROM11_MCSBW402GPO_1		173
#define SROM11_DOT11AGOFDMHRBW202GPO	174
#define SROM11_OFDMLRBW202GPO		175

#define SROM11_MCSBW205GLPO 		176
#define SROM11_MCSBW205GLPO_1		177
#define SROM11_MCSBW405GLPO 		178
#define SROM11_MCSBW405GLPO_1		179
#define SROM11_MCSBW805GLPO 		180
#define SROM11_MCSBW805GLPO_1		181
#define SROM11_RPCAL_2G			182
#define SROM11_RPCAL_5GL		183
#define SROM11_MCSBW205GMPO 		184
#define SROM11_MCSBW205GMPO_1		185
#define SROM11_MCSBW405GMPO 		186
#define SROM11_MCSBW405GMPO_1		187
#define SROM11_MCSBW805GMPO 		188
#define SROM11_MCSBW805GMPO_1		189
#define SROM11_RPCAL_5GM		190
#define SROM11_RPCAL_5GH		191
#define SROM11_MCSBW205GHPO 		192
#define SROM11_MCSBW205GHPO_1		193
#define SROM11_MCSBW405GHPO 		194
#define SROM11_MCSBW405GHPO_1		195
#define SROM11_MCSBW805GHPO 		196
#define SROM11_MCSBW805GHPO_1		197
#define SROM11_RPCAL_5GU		198
//#define SROM11_PDOFF_2G_CCK	        199
#define SROM11_MCSLR5GLPO		200
#define SROM11_MCSLR5GMPO		201
#define SROM11_MCSLR5GHPO		202

#define SROM11_SB20IN40HRPO		203
#define SROM11_SB20IN80AND160HR5GLPO 	204
#define SROM11_SB40AND80HR5GLPO		205
#define SROM11_SB20IN80AND160HR5GMPO 	206
#define SROM11_SB40AND80HR5GMPO		207
#define SROM11_SB20IN80AND160HR5GHPO 	208
#define SROM11_SB40AND80HR5GHPO		209
#define SROM11_SB20IN40LRPO 		210
#define SROM11_SB20IN80AND160LR5GLPO	211
#define SROM11_SB40AND80LR5GLPO		212
#define SROM11_TXIDXCAP2G               212
#define SROM11_SB20IN80AND160LR5GMPO	213
#define SROM11_SB40AND80LR5GMPO		214
#define SROM11_TXIDXCAP5G               214
#define SROM11_SB20IN80AND160LR5GHPO	215
#define SROM11_SB40AND80LR5GHPO		216

#define SROM11_DOT11AGDUPHRPO 		217
#define SROM11_DOT11AGDUPLRPO		218

/* MISC */
#define SROM11_PCIEINGRESS_WAR		220
#define SROM11_SAR			221

#define SROM11_NOISELVL_2G		222
#define SROM11_NOISELVL_5GL 		223
#define SROM11_NOISELVL_5GM 		224
#define SROM11_NOISELVL_5GH 		225
#define SROM11_NOISELVL_5GU 		226

#define SROM11_RXGAINERR_2G		227
#define SROM11_RXGAINERR_5GL		228
#define SROM11_RXGAINERR_5GM		229
#define SROM11_RXGAINERR_5GH		230
#define SROM11_RXGAINERR_5GU		231

#define SROM11_EU_EDCRSTH		232

#define SROM11_SIGN 			64
#define SROM11_CRCREV 			233

#define	SROM11_WORDS				234
#define	SROM11_SIGNATURE		0x0634

/* SROM REV 12 */
#define SROM12_SIGN                     64
#define SROM12_WORDS			512
#define SROM12_SIGNATURE		0x8888
#define SROM12_CRCREV			511

#define SROM12_BFL6				486
#define SROM12_BFL7				487

#define SROM12_MCSBW205GX1PO		234
#define SROM12_MCSBW205GX1PO_1		235
#define SROM12_MCSBW405GX1PO		236
#define SROM12_MCSBW405GX1PO_1		237
#define SROM12_MCSBW805GX1PO		238
#define SROM12_MCSBW805GX1PO_1		239
#define SROM12_MCSLR5GX1PO			240
#define SROM12_SB40AND80LR5GX1PO		241
#define SROM12_SB20IN80AND160LR5GX1PO	242
#define SROM12_SB20IN80AND160HR5GX1PO	243
#define SROM12_SB40AND80HR5GX1PO		244

#define SROM12_MCSBW205GX2PO		245
#define SROM12_MCSBW205GX2PO_1		246
#define SROM12_MCSBW405GX2PO		247
#define SROM12_MCSBW405GX2PO_1		248
#define SROM12_MCSBW805GX2PO		249
#define SROM12_MCSBW805GX2PO_1		250
#define SROM12_MCSLR5GX2PO			251
#define SROM12_SB40AND80LR5GX2PO	252
#define SROM12_SB20IN80AND160LR5GX2PO	253
#define SROM12_SB20IN80AND160HR5GX2PO	254
#define SROM12_SB40AND80HR5GX2PO		255

/* MISC */
#define	SROM12_RXGAINS10			483
#define	SROM12_RXGAINS11			484
#define	SROM12_RXGAINS12			485

/* Per-path fields and offset */
#define	MAX_PATH_SROM_12			3
#define SROM12_PATH0				256
#define SROM12_PATH1				328
#define SROM12_PATH2				400

#define	SROM12_5GB42G_MAXP				0
#define SROM12_2GB0_PA					1
#define SROM12_2GB0_PA_W0				1
#define SROM12_2GB0_PA_W1				2
#define SROM12_2GB0_PA_W2				3
#define SROM12_2GB0_PA_W3				4

#define	SROM12_RXGAINS					5
#define	SROM12_5GB1B0_MAXP				6
#define	SROM12_5GB3B2_MAXP				7

#define SROM12_5GB0_PA					8
#define SROM12_5GB0_PA_W0				8
#define SROM12_5GB0_PA_W1				9
#define SROM12_5GB0_PA_W2				10
#define SROM12_5GB0_PA_W3				11

#define SROM12_5GB1_PA					12
#define SROM12_5GB1_PA_W0				12
#define SROM12_5GB1_PA_W1				13
#define SROM12_5GB1_PA_W2				14
#define SROM12_5GB1_PA_W3				15

#define SROM12_5GB2_PA					16
#define SROM12_5GB2_PA_W0				16
#define SROM12_5GB2_PA_W1				17
#define SROM12_5GB2_PA_W2				18
#define SROM12_5GB2_PA_W3				19

#define SROM12_5GB3_PA					20
#define SROM12_5GB3_PA_W0				20
#define SROM12_5GB3_PA_W1				21
#define SROM12_5GB3_PA_W2				22
#define SROM12_5GB3_PA_W3				23

#define SROM12_5GB4_PA					24
#define SROM12_5GB4_PA_W0				24
#define SROM12_5GB4_PA_W1				25
#define SROM12_5GB4_PA_W2				26
#define SROM12_5GB4_PA_W3				27

#define SROM12_2G40B0_PA				28
#define SROM12_2G40B0_PA_W0				28
#define SROM12_2G40B0_PA_W1				29
#define SROM12_2G40B0_PA_W2				30
#define SROM12_2G40B0_PA_W3				31

#define SROM12_5G40B0_PA				32
#define SROM12_5G40B0_PA_W0				32
#define SROM12_5G40B0_PA_W1				33
#define SROM12_5G40B0_PA_W2				34
#define SROM12_5G40B0_PA_W3				35

#define SROM12_5G40B1_PA				36
#define SROM12_5G40B1_PA_W0				36
#define SROM12_5G40B1_PA_W1				37
#define SROM12_5G40B1_PA_W2				38
#define SROM12_5G40B1_PA_W3				39

#define SROM12_5G40B2_PA				40
#define SROM12_5G40B2_PA_W0				40
#define SROM12_5G40B2_PA_W1				41
#define SROM12_5G40B2_PA_W2				42
#define SROM12_5G40B2_PA_W3				43

#define SROM12_5G40B3_PA				44
#define SROM12_5G40B3_PA_W0				44
#define SROM12_5G40B3_PA_W1				45
#define SROM12_5G40B3_PA_W2				46
#define SROM12_5G40B3_PA_W3				47

#define SROM12_5G40B4_PA				48
#define SROM12_5G40B4_PA_W0				48
#define SROM12_5G40B4_PA_W1				49
#define SROM12_5G40B4_PA_W2				50
#define SROM12_5G40B4_PA_W3				51

#define SROM12_5G80B0_PA				52
#define SROM12_5G80B0_PA_W0				52
#define SROM12_5G80B0_PA_W1				53
#define SROM12_5G80B0_PA_W2				54
#define SROM12_5G80B0_PA_W3				55

#define SROM12_5G80B1_PA				56
#define SROM12_5G80B1_PA_W0				56
#define SROM12_5G80B1_PA_W1				57
#define SROM12_5G80B1_PA_W2				58
#define SROM12_5G80B1_PA_W3				59

#define SROM12_5G80B2_PA				60
#define SROM12_5G80B2_PA_W0				60
#define SROM12_5G80B2_PA_W1				61
#define SROM12_5G80B2_PA_W2				62
#define SROM12_5G80B2_PA_W3				63

#define SROM12_5G80B3_PA				64
#define SROM12_5G80B3_PA_W0				64
#define SROM12_5G80B3_PA_W1				65
#define SROM12_5G80B3_PA_W2				66
#define SROM12_5G80B3_PA_W3				67

#define SROM12_5G80B4_PA				68
#define SROM12_5G80B4_PA_W0				68
#define SROM12_5G80B4_PA_W1				69
#define SROM12_5G80B4_PA_W2				70
#define SROM12_5G80B4_PA_W3				71

#define LEGACY_PA_OFFSET_END				71
#define SROM18_PA_OFFSET_END				720

/* PD offset */
#define SROM12_PDOFF_2G_CCK				472

#define SROM12_PDOFF_20in40M_5G_B0		473
#define SROM12_PDOFF_20in40M_5G_B1		474
#define SROM12_PDOFF_20in40M_5G_B2		475
#define SROM12_PDOFF_20in40M_5G_B3		476
#define SROM12_PDOFF_20in40M_5G_B4		477

#define SROM12_PDOFF_40in80M_5G_B0		478
#define SROM12_PDOFF_40in80M_5G_B1		479
#define SROM12_PDOFF_40in80M_5G_B2		480
#define SROM12_PDOFF_40in80M_5G_B3		481
#define SROM12_PDOFF_40in80M_5G_B4		482

#define SROM12_PDOFF_20in80M_5G_B0		488
#define SROM12_PDOFF_20in80M_5G_B1		489
#define SROM12_PDOFF_20in80M_5G_B2		490
#define SROM12_PDOFF_20in80M_5G_B3		491
#define SROM12_PDOFF_20in80M_5G_B4		492

#define SROM12_GPDN_L				91  /* GPIO pull down bits [15:0]  */
#define SROM12_GPDN_H				233 /* GPIO pull down bits [31:16] */

#define SROM13_SIGN                     64
#define SROM13_WORDS                    590
#define SROM13_SIGNATURE                0x4d55
#define SROM13_CRCREV                   589
#define SROM13_PCIE_WORDS		64 /* total words of PCIE portion */

/* Per-path fields and offset */
#define MAX_PATH_SROM_13                        4
#define SROM13_PATH0                            256
#define SROM13_PATH1                            328
#define SROM13_PATH2                            400
#define SROM13_PATH3                            512
#define SROM13_RXGAINS                         5

#define SROM13_XTALFREQ                 90

#define SROM13_PDOFFSET20IN40M2G        94
#define SROM13_PDOFFSET20IN40M2GCORE3   95
#define SROM13_SB20IN40HRLRPOX          96

#define SROM13_RXGAINS1CORE3            97

#define SROM13_PDOFFSET20IN40M5GCORE3   98
#define SROM13_PDOFFSET20IN40M5GCORE3_1 99

#define SROM13_ANTGAIN_BANDBGA          100

#define SROM13_PDOFFSET40IN80M5GCORE3   105
#define SROM13_PDOFFSET40IN80M5GCORE3_1 106

/* power per rate */
#define SROM13_MCS1024QAM2GPO           108
#define SROM13_MCS1024QAM5GLPO          109
#define SROM13_MCS1024QAM5GLPO_1        110
#define SROM13_MCS1024QAM5GMPO          111
#define SROM13_MCS1024QAM5GMPO_1        112
#define SROM13_MCS1024QAM5GHPO          113
#define SROM13_MCS1024QAM5GHPO_1        114
#define SROM13_MCS1024QAM5GX1PO         115
#define SROM13_MCS1024QAM5GX1PO_1       116
#define SROM13_MCS1024QAM5GX2PO         117
#define SROM13_MCS1024QAM5GX2PO_1       118

#define SROM13_MCSBW1605GLPO            119
#define SROM13_MCSBW1605GLPO_1          120
#define SROM13_MCSBW1605GMPO            121
#define SROM13_MCSBW1605GMPO_1          122
#define SROM13_MCSBW1605GHPO            123
#define SROM13_MCSBW1605GHPO_1          124

#define SROM13_MCSBW1605GX1PO           125
#define SROM13_MCSBW1605GX1PO_1         126
#define SROM13_MCSBW1605GX2PO           127
#define SROM13_MCSBW1605GX2PO_1         128

#define SROM13_MCS8POEXP                135
#define SROM13_MCS8POEXP_1              136
#define SROM13_MCS9POEXP                137
#define SROM13_MCS9POEXP_1              138
#define SROM13_MCS10POEXP               139
#define SROM13_MCS10POEXP_1             140
#define SROM13_MCS11POEXP               141
#define SROM13_MCS11POEXP_1             142
#define SROM13_CCKBW202GPODELTA         143

#define SROM13_RPCAL2GCORE3             101
#define SROM13_RPCAL5GB01CORE3          102
#define SROM13_RPCAL5GB23CORE3          103

#define SROM13_SW_TXRX_MASK		104

#define SROM13_SWCTRLMAP4_CFG			493
#define SROM13_SWCTRLMAP4_TX2G_FEM3TO0		494
#define SROM13_SWCTRLMAP4_RX2G_FEM3TO0		495
#define SROM13_SWCTRLMAP4_RXBYP2G_FEM3TO0	496
#define SROM13_SWCTRLMAP4_MISC2G_FEM3TO0	497
#define SROM13_SWCTRLMAP4_TX5G_FEM3TO0		498
#define SROM13_SWCTRLMAP4_RX5G_FEM3TO0		499
#define SROM13_SWCTRLMAP4_RXBYP5G_FEM3TO0	500
#define SROM13_SWCTRLMAP4_MISC5G_FEM3TO0	501
#define SROM13_SWCTRLMAP4_TX2G_FEM7TO4		502
#define SROM13_SWCTRLMAP4_RX2G_FEM7TO4		503
#define SROM13_SWCTRLMAP4_RXBYP2G_FEM7TO4	504
#define SROM13_SWCTRLMAP4_MISC2G_FEM7TO4	505
#define SROM13_SWCTRLMAP4_TX5G_FEM7TO4		506
#define SROM13_SWCTRLMAP4_RX5G_FEM7TO4		507
#define SROM13_SWCTRLMAP4_RXBYP5G_FEM7TO4	508
#define SROM13_SWCTRLMAP4_MISC5G_FEM7TO4	509

#define SROM13_PDOFFSET20IN80M5GCORE3   510
#define SROM13_PDOFFSET20IN80M5GCORE3_1 511

#define SROM13_NOISELVLCORE3            584
#define SROM13_NOISELVLCORE3_1          585
#define SROM13_RXGAINERRCORE3           586
#define SROM13_RXGAINERRCORE3_1         587

#define SROM13_PDOFF_2G_CCK_CH14	166
#define SROM13_PDOFF_2G_CCK_20M		167

#define SROM15_CALDATA_WORDS		943
#define SROM15_CAL_OFFSET_LOC		68
#define MAX_IOCTL_TXCHUNK_SIZE		1500
#define SROM15_MAX_CAL_SIZE		1886
#define SROM15_SIGNATURE		0x110c
#define SROM15_WORDS			1024
#define SROM15_MACHI			65
#define SROM15_CRCREV			1023
#define SROM15_BRDREV			69
#define SROM15_CCODE			70
#define SROM15_REGREV			71
#define SROM15_SIGN				64

#define SROM16_SIGN			128
#define SROM16_WORDS			1024
#define SROM16_SIGNATURE		0x4357
#define SROM16_CRCREV			1023
#define SROM16_MACHI			129
#define SROM16_CALDATA_OFFSET_LOC	132
#define SROM16_BOARDREV		133
#define SROM16_CCODE			134
#define SROM16_REGREV			135

#define SROM_CALDATA_WORDS		832

#define SROM17_SIGN		64
#define SROM17_BRDREV		65
#define SROM17_MACADDR		66
#define SROM17_CCODE		69
#define SROM17_CALDATA		70
#define SROM17_GCALTMP		71

#define SROM17_C0SRD202G	72
#define SROM17_C0SRD202G_1	73
#define SROM17_C0SRD205GL	74
#define SROM17_C0SRD205GL_1	75
#define SROM17_C0SRD205GML	76
#define SROM17_C0SRD205GML_1	77
#define SROM17_C0SRD205GMU	78
#define SROM17_C0SRD205GMU_1	79
#define SROM17_C0SRD205GH	80
#define SROM17_C0SRD205GH_1	81

#define SROM17_C1SRD202G	82
#define SROM17_C1SRD202G_1	83
#define SROM17_C1SRD205GL	84
#define SROM17_C1SRD205GL_1	85
#define SROM17_C1SRD205GML	86
#define SROM17_C1SRD205GML_1	87
#define SROM17_C1SRD205GMU	88
#define SROM17_C1SRD205GMU_1	89
#define SROM17_C1SRD205GH	90
#define SROM17_C1SRD205GH_1	91

#define SROM17_TRAMMAGIC	92
#define SROM17_TRAMMAGIC_1	93
#define SROM17_TRAMDATA		94

#define SROM17_WORDS		256
#define SROM17_CRCREV		255
#define SROM17_CALDATA_WORDS	161
#define SROM17_SIGNATURE	0x1103	/* 4355 in hex format */

/*
 * All below defined SROM18 offsets are word (uint16) offsets starting at a virtual SROM13 PCIe
 * header.
 */
#define SROM18_WBRXATTN 144
#define SROM18_WBTIAGAINMODE 145
#define SROM18_WBTXBUFOFFSET 146

#define SROM18_PEAKPSDLIMIT6G2G 147
#define SROM18_PEAKPSDLIMIT5G0 148
#define SROM18_PEAKPSDLIMIT5G1 149
#define SROM18_PEAKPSDLIMIT5G2 150

#define SROM18_SWCTRLMAP4_RXMID2G_FEM3TO0 151
#define SROM18_SWCTRLMAP4_RXMID5G_FEM3TO0 152
#define SROM18_RXMID2G_ELNAGAIN 153
#define SROM18_RXMID5G_ELNAGAIN 154
#define SROM18_EDCRSTH 155
/* Per-path fields and offset */
#define MAX_PATH_SROM_18                        4
#define SROM18_PATH0                            304
#define SROM18_PATH1                            376
#define SROM18_PATH2                            448
#define SROM18_PATH3                            560

#define SROM18_PDOFFSET20IN160M5GC0		670
#define SROM18_PDOFFSET20IN160M5GC1		671
#define SROM18_PDOFFSET20IN160M5GC2		672
#define SROM18_PDOFFSET20IN160M5GC3		673

#define SROM18_PDOFFSET20IN160M5GCORE3		674
#define SROM18_PDOFFSET20IN160M5GCORE3_1	675

#define SROM18_PDOFFSET40IN160M5GC0		676
#define SROM18_PDOFFSET40IN160M5GC1		677
#define SROM18_PDOFFSET40IN160M5GC2		678
#define SROM18_PDOFFSET40IN160M5GC3		679

#define SROM18_PDOFFSET40IN160M5GCORE3		680
#define SROM18_PDOFFSET40IN160M5GCORE3_1	681

#define SROM18_PDOFFSET80IN160M5GC0		682
#define SROM18_PDOFFSET80IN160M5GC1		682
#define SROM18_PDOFFSET80IN160M5GC2		684
#define SROM18_PDOFFSET80IN160M5GC3		685

#define SROM18_PDOFFSET80IN160M5GCORE3		686
#define SROM18_PDOFFSET80IN160M5GCORE3_1	687
#define SROM18_FACT_FIELD_0			688
#define SROM18_FACT_FIELD_1			689
#define SROM18_FACT_FIELD_2			690
#define SROM18_COEX_GPIOCTRL_0			691
#define SROM18_COEX_GPIOCTRL_1			692
#define SROM18_COEX_GPIOCTRL_2			693
#define SROM18_COEX_GPIOCTRL_3			694

#define SROM18_2G20CCK_PA			(638 - SROM18_PATH0)
#define SROM18_2G20CCK_PA_W0			SROM18_2G20CCK_PA
#define SROM18_2G20CCK_PA_W1			(SROM18_2G20CCK_PA + 1)
#define SROM18_2G20CCK_PA_W2			(SROM18_2G20CCK_PA + 2)
#define SROM18_2G20CCK_PA_W3			(SROM18_2G20CCK_PA + 3)

#define SROM18_5G160C0_PA			(SROM18_2G20CCK_PA + 4)
#define SROM18_5G160C0_PA_W0			SROM18_5G160C0_PA
#define SROM18_5G160C0_PA_W1			(SROM18_5G160C0_PA + 1)
#define SROM18_5G160C0_PA_W2			(SROM18_5G160C0_PA + 2)
#define SROM18_5G160C0_PA_W3			(SROM18_5G160C0_PA + 3)

#define SROM18_5G160C1_PA			(SROM18_5G160C0_PA + 4)
#define SROM18_5G160C1_PA_W0			SROM18_5G160C1_PA
#define SROM18_5G160C1_PA_W1			(SROM18_5G160C1_PA + 1)
#define SROM18_5G160C1_PA_W2			(SROM18_5G160C1_PA + 2)
#define SROM18_5G160C1_PA_W3			(SROM18_5G160C1_PA + 3)

#define SROM18_5G160C2_PA			(SROM18_5G160C1_PA + 4)
#define SROM18_5G160C2_PA_W0			SROM18_5G160C2_PA
#define SROM18_5G160C2_PA_W1			(SROM18_5G160C2_PA + 1)
#define SROM18_5G160C2_PA_W2			(SROM18_5G160C2_PA + 2)
#define SROM18_5G160C2_PA_W3			(SROM18_5G160C2_PA + 3)

#define SROM18_5G160C3_PA			(SROM18_5G160C2_PA + 4)
#define SROM18_5G160C3_PA_W0			SROM18_5G160C3_PA
#define SROM18_5G160C3_PA_W1			(SROM18_5G160C3_PA + 1)
#define SROM18_5G160C3_PA_W2			(SROM18_5G160C3_PA + 2)
#define SROM18_5G160C3_PA_W3			(SROM18_5G160C3_PA + 3)

#define SROM18_5GB5_PA				(743 - SROM18_PATH0)
#define SROM18_5GB5_PA_W0			SROM18_5GB5_PA
#define SROM18_5GB5_PA_W1			(SROM18_5GB5_PA + 1)
#define SROM18_5GB5_PA_W2			(SROM18_5GB5_PA + 2)
#define SROM18_5GB5_PA_W3			(SROM18_5GB5_PA + 3)

#define SROM18_5GB6_PA				(SROM18_5GB5_PA + 4)
#define SROM18_5GB6_PA_W0			SROM18_5GB6_PA
#define SROM18_5GB6_PA_W1			(SROM18_5GB6_PA + 1)
#define SROM18_5GB6_PA_W2			(SROM18_5GB6_PA + 2)
#define SROM18_5GB6_PA_W3			(SROM18_5GB6_PA + 3)

#define SROM18_5G40B5_PA			(SROM18_5GB6_PA + 4)
#define SROM18_5G40B5_PA_W0			SROM18_5G40B5_PA
#define SROM18_5G40B5_PA_W1			(SROM18_5G40B5_PA + 1)
#define SROM18_5G40B5_PA_W2			(SROM18_5G40B5_PA + 2)
#define SROM18_5G40B5_PA_W3			(SROM18_5G40B5_PA + 3)

#define SROM18_5G40B6_PA			(SROM18_5G40B5_PA + 4)
#define SROM18_5G40B6_PA_W0			SROM18_5G40B6_PA
#define SROM18_5G40B6_PA_W1			(SROM18_5G40B6_PA + 1)
#define SROM18_5G40B6_PA_W2			(SROM18_5G40B6_PA + 2)
#define SROM18_5G40B6_PA_W3			(SROM18_5G40B6_PA + 3)

#define SROM18_5G80B5_PA			(SROM18_5G40B6_PA + 4)
#define SROM18_5G80B5_PA_W0			SROM18_5G80B5_PA
#define SROM18_5G80B5_PA_W1			(SROM18_5G80B5_PA + 1)
#define SROM18_5G80B5_PA_W2			(SROM18_5G80B5_PA + 2)
#define SROM18_5G80B5_PA_W3			(SROM18_5G80B5_PA + 3)

#define SROM18_5G80B6_PA			(SROM18_5G80B5_PA + 4)
#define SROM18_5G80B6_PA_W0			SROM18_5G80B6_PA
#define SROM18_5G80B6_PA_W1			(SROM18_5G80B6_PA + 1)
#define SROM18_5G80B6_PA_W2			(SROM18_5G80B6_PA + 2)
#define SROM18_5G80B6_PA_W3			(SROM18_5G80B6_PA + 3)

#define SROM18_5G160C4_PA			(SROM18_5G80B6_PA + 4)
#define SROM18_5G160C4_PA_W0			SROM18_5G160C4_PA
#define SROM18_5G160C4_PA_W1			(SROM18_5G160C4_PA + 1)
#define SROM18_5G160C4_PA_W2			(SROM18_5G160C4_PA + 2)
#define SROM18_5G160C4_PA_W3			(SROM18_5G160C4_PA + 3)

#define SROM18_5G160C5_PA			(SROM18_5G160C4_PA + 4)
#define SROM18_5G160C5_PA_W0			SROM18_5G160C5_PA
#define SROM18_5G160C5_PA_W1			(SROM18_5G160C5_PA + 1)
#define SROM18_5G160C5_PA_W2			(SROM18_5G160C5_PA + 2)
#define SROM18_5G160C5_PA_W3			(SROM18_5G160C5_PA + 3)

#define SROM18_5G160C6_PA			(SROM18_5G160C5_PA + 4)
#define SROM18_5G160C6_PA_W0			SROM18_5G160C6_PA
#define SROM18_5G160C6_PA_W1			(SROM18_5G160C6_PA + 1)
#define SROM18_5G160C6_PA_W2			(SROM18_5G160C6_PA + 2)
#define SROM18_5G160C6_PA_W3			(SROM18_5G160C6_PA + 3)

#define SROM18_PDOFFSET20IN40M5GB5		839
#define SROM18_PDOFFSET20IN40M5GB6		840
#define SROM18_PDOFFSET20IN80M5GB5		841
#define SROM18_PDOFFSET20IN80M5GB6		842
#define SROM18_PDOFFSET40IN80M5GB5		843
#define SROM18_PDOFFSET40IN80M5GB6		844
#define SROM18_PDOFFSET20IN40M5GCORE3_2		845
#define SROM18_PDOFFSET20IN80M5GCORE3_2		846
#define SROM18_PDOFFSET40IN80M5GCORE3_2		847
#define SROM18_PDOFFSET20IN160M5GC4		848
#define SROM18_PDOFFSET20IN160M5GC5		849
#define SROM18_PDOFFSET20IN160M5GC6		850
#define SROM18_PDOFFSET20IN160M5GCORE3_2	851
#define SROM18_PDOFFSET40IN160M5GC4		852
#define SROM18_PDOFFSET40IN160M5GC5		853
#define SROM18_PDOFFSET40IN160M5GC6		854
#define SROM18_PDOFFSET40IN160M5GCORE3_2	855
#define SROM18_PDOFFSET80IN160M5GC4		856
#define SROM18_PDOFFSET80IN160M5GC5		857
#define SROM18_PDOFFSET80IN160M5GC6		858
#define SROM18_PDOFFSET80IN160M5GCORE3_2	859

#define SROM18_MAXP5GEXT_CORE0		860 /**< maxp5gb5a0/maxp5gb6a0 */
#define SROM18_MAXP5GEXT_CORE1		861
#define SROM18_MAXP5GEXT_CORE2		862
#define SROM18_MAXP5GEXT_CORE3		863

#define SROM18_MCSBW205GX3PO		864
#define SROM18_MCSBW205GX3PO_1		865
#define SROM18_MCSBW405GX3PO		866
#define SROM18_MCSBW405GX3PO_1		867
#define SROM18_MCSBW805GX3PO		868
#define SROM18_MCSBW805GX3PO_1		869
#define SROM18_MCSLR5GX3PO			870
#define SROM18_SB40AND80LR5GX3PO	871
#define SROM18_SB20IN80AND160LR5GX3PO	872
#define SROM18_SB20IN80AND160HR5GX3PO	873
#define SROM18_SB40AND80HR5GX3PO		874

#define SROM18_MCSBW205GX4PO		875
#define SROM18_MCSBW205GX4PO_1		876
#define SROM18_MCSBW405GX4PO		877
#define SROM18_MCSBW405GX4PO_1		878
#define SROM18_MCSBW805GX4PO		879
#define SROM18_MCSBW805GX4PO_1		880
#define SROM18_MCSLR5GX4PO			881
#define SROM18_SB40AND80LR5GX4PO	882
#define SROM18_SB20IN80AND160LR5GX4PO	883
#define SROM18_SB20IN80AND160HR5GX4PO	884
#define SROM18_SB40AND80HR5GX4PO		885
#define SROM18_MCS1024QAM5GX3PO         886
#define SROM18_MCS1024QAM5GX3PO_1       887
#define SROM18_MCS1024QAM5GX4PO         888
#define SROM18_MCS1024QAM5GX4PO_1       889

#define SROM18_MCSBW1605GX3PO           129
#define SROM18_MCSBW1605GX3PO_1         130
#define SROM18_MCSBW1605GX4PO           131
#define SROM18_MCSBW1605GX4PO_1         132

#define SROM18_RXGAINS6G_0_CORE0	890
#define SROM18_RXGAINS6G_1_CORE0	891
#define SROM18_RXGAINS6G_2_CORE0	892
#define SROM18_RXGAINS6G_3_CORE0	893
#define SROM18_RXGAINS6G_0_CORE1	894
#define SROM18_RXGAINS6G_1_CORE1	895
#define SROM18_RXGAINS6G_2_CORE1	896
#define SROM18_RXGAINS6G_3_CORE1	897
#define SROM18_RXGAINS6G_0_CORE2	898
#define SROM18_RXGAINS6G_1_CORE2	899
#define SROM18_RXGAINS6G_2_CORE2	900
#define SROM18_RXGAINS6G_3_CORE2	901
#define SROM18_RXGAINS6G_0_CORE3	902
#define SROM18_RXGAINS6G_1_CORE3	903
#define SROM18_RXGAINS6G_2_CORE3	904
#define SROM18_RXGAINS6G_3_CORE3	905

#define SROM18_RXGAINERR6G_SB0	916
#define SROM18_RXGAINERR6G_SB1	917
#define SROM18_RXGAINERR6G_SB2	918
#define SROM18_RXGAINERR6G_SB3	919
#define SROM18_RXGAINERR6G_SB4	920
#define SROM18_RXGAINERR6G_SB5	921
#define SROM18_RXGAINERR6G_SB6	922
#define SROM18_RXGAINERRCORE3_6G_0	923
#define SROM18_RXGAINERRCORE3_6G_1	924
#define SROM18_RXGAINERRCORE3_6G_2	925

#define SROM18_RU106PPR_2G_0			926
#define SROM18_RU106PPR_2G_1			927
#define SROM18_RU106PPR_2G_2			928
#define SROM18_RU242PPR_2G_0			929
#define SROM18_RU242PPR_2G_1			930
#define SROM18_RU242PPR_2G_2			931
#define SROM18_RU106PPR_5G_0			932
#define SROM18_RU106PPR_5G_1			933
#define SROM18_RU106PPR_5G_2			934
#define SROM18_RU242PPR_5G_0			935
#define SROM18_RU242PPR_5G_1			936
#define SROM18_RU242PPR_5G_2			937
#define SROM18_RU484PPR_5G_0			938
#define SROM18_RU484PPR_5G_1			939
#define SROM18_RU484PPR_5G_2			940
#define SROM18_RU996PPR_5G_0			941
#define SROM18_RU996PPR_5G_1			942
#define SROM18_RU996PPR_5G_2			943

#define SROM18_SIGN             112
#define SROM18_WORDS		1024
#define SROM18_CRCREV		(SROM18_WORDS - 1)
#define SROM18_SIGNATURE        0x6178 /* ax in ascii/hex format */
#define SROM18_PCIE_WORDS	112 /* total words of PCIE portion */
#define SROM18_LOW_ADC_RATE_EN	588
#define SROM18_OLPC_2G5G_TH	589
#define SROM18_TXS_SHAPER_EN	944
#define SROM18_SUBBAND_ED_ADJ	945

#define SROM18_PAPD_SWCTRL		946
#define SROM18_PAPD_SWCTRL_5G6G		947
#define SROM18_PAPD_SWCTRLMAP_FEM2G	948
#define SROM18_PAPD_SWCTRLMAP_FEM5G	949
#define SROM18_PAPD_SWCTRLMAP_FEM6G	950
#define SROM18_PAPD_SWCTRLMAP_FEMLP2G	951
#define SROM18_PAPD_SWCTRLMAP_FEMLP5G	952
#define SROM18_PAPD_SWCTRLMAP_FEMLP6G	953

#define SROM18_AVSFLAGS			954

#define SROM18_HWRSSIOFFSET_2G_0 955
#define SROM18_HWRSSIOFFSET_2G_1 956
#define SROM18_HWRSSIOFFSET_5G_6G_SB0_0 957
#define SROM18_HWRSSIOFFSET_5G_6G_SB0_1 958
#define SROM18_HWRSSIOFFSET_5G_6G_SB1_0 959
#define SROM18_HWRSSIOFFSET_5G_6G_SB1_1 960
#define SROM18_HWRSSIOFFSET_5G_6G_SB2_0 961
#define SROM18_HWRSSIOFFSET_5G_6G_SB2_1 962
#define SROM18_HWRSSIOFFSET_5G_6G_SB3_0 963
#define SROM18_HWRSSIOFFSET_5G_6G_SB3_1 964
#define SROM18_HWRSSIOFFSET_5G_6G_SB4_0 965
#define SROM18_HWRSSIOFFSET_5G_6G_SB4_1 966
#define SROM18_HWRSSIOFFSET_5G_6G_SB5_0 967
#define SROM18_HWRSSIOFFSET_5G_6G_SB5_1 968
#define SROM18_HWRSSIOFFSET_5G_6G_SB6_0 969
#define SROM18_HWRSSIOFFSET_5G_6G_SB6_1 970

/* SROM18 is extension version of SROM13. PCIE portion of SROM18 increased
 * from 64 words to 112 words, so the body portion of SROM18 need to be
 * offset with (112 - 64) = 48 words.
 */
#define SROM18_PCIE_INC		(SROM18_PCIE_WORDS - SROM13_PCIE_WORDS)
/* 2G20CCK and BW160 PA offset between antenna(path), ex. pa5g160c0w0a1 - pa5g160c0w0a0 = 20 */
#define SROM18_PA_OFFSET_ANT    20
/* 6GEXT PA offset between antenna(path), ex. pa5g20b5w0a1 - pa5g20b5w0a0 = 36 */
#define SROM18_6GEXT_PA_OFFSET_ANT    36

#define SROM19_6G_PA_OFFSET_ANT    136
/* SROM19 is an .11be extension of SROM18 */
#define SROM19_SIGN             SROM18_SIGN	/**< word offset of srom signature */
#define SROM19_WORDS		2048		/**< including PCIe portion */
#define SROM19_CRCREV		(SROM19_WORDS - 1) /**< word offset */
#define SROM19_SIGNATURE        0x759b
#define SROM19_PCIE_WORDS	SROM18_PCIE_WORDS /**< total words of PCIE portion */

#define SROM20_SIGN             SROM18_SIGN	/**< word offset of srom signature */
#define SROM20_WORDS		4096		/**< including PCIe portion */
#define SROM20_CRCREV		(SROM20_WORDS - 1) /**< word offset */
#define SROM20_SIGNATURE        0x89be
#define SROM20_PCIE_WORDS	SROM18_PCIE_WORDS /**< total words of PCIE portion */

/*
 * All below defined SROM19 offsets are word (uint16) offsets starting at a virtual SROM13
 * PCIe header.
 */
#define SROM19_RFEM_JTAG_GPIO		( 181 - SROM18_PCIE_INC) /** WSD FEM JTAG-GPIO ACCESS */
#define SROM19_RFEM              	( 182 - SROM18_PCIE_INC) /** WSD FEM PA Type */

#define SROM19_SWCTRLMAP4_TXLIN2G_FEM3TO0 (204 - SROM18_PCIE_INC) /** DUAL-MODE-PA txlin2g */
#define SROM19_SWCTRLMAP4_TXLIN2G_FEM7TO4 (205 - SROM18_PCIE_INC) /** DUAL-MODE-PA txlin2g */
#define SROM19_SWCTRLMAP4_TXLIN5G_FEM3TO0 (206 - SROM18_PCIE_INC) /** DUAL-MODE-PA txlin5g */
#define SROM19_SWCTRLMAP4_TXLIN5G_FEM7TO4 (207 - SROM18_PCIE_INC) /** DUAL-MODE-PA txlin5g */
#define SROM19_PAPD_SWCTRLMAP_FEMTXLIN2G (208 - SROM18_PCIE_INC) /** DUAL-MODE-PA papd txlin2g */
#define SROM19_PAPD_SWCTRLMAP_FEMTXLIN5G (209 - SROM18_PCIE_INC) /** DUAL-MODE-PA papd txlin5g */
#define SROM19_PAPD_SWCTRLMAP_FEMTXLIN6G (210 - SROM18_PCIE_INC) /** DUAL-MODE-PA papd txlin6g */
#define SROM19_WBEXTRAEPSOFFSET6GPA0_1 (211 - SROM18_PCIE_INC)
#define SROM19_WBEXTRAEPSOFFSET6GPA1_1 (212 - SROM18_PCIE_INC)
#define SROM19_VCOCAL_BP_TEMP	        (247 - SROM18_PCIE_INC)
#define SROM19_SUBBAND_ED_ADJ_320	(1021 - SROM18_PCIE_INC) /** 320M edcrs edge adjustment */

/* max powers for 6G subbands 0 and 1 */
#define SROM19_MAXP6G_SB01_CORE0	(1023 - SROM18_PCIE_INC) /**< maxp6gb1a0/maxp6gb0a0 ant0 */
#define SROM19_MAXP6G_SB01_CORE1	(1024 - SROM18_PCIE_INC) /**< maxp6gb1a1/maxp6gb0a1 ant1 */
#define SROM19_MAXP6G_SB01_CORE2	(1025 - SROM18_PCIE_INC) /**< maxp6gb1a2/maxp6gb0a2 ant2 */
#define SROM19_MAXP6G_SB01_CORE3	(1026 - SROM18_PCIE_INC) /**< maxp6gb1a3/maxp6gb0a3 ant3 */
/* max powers for 6G subbands 2 and 3 */
#define SROM19_MAXP6G_SB23_CORE0	(1027 - SROM18_PCIE_INC) /**< maxp6gb3a0/maxp6gb2a0 ant0 */
#define SROM19_MAXP6G_SB23_CORE1	(1028 - SROM18_PCIE_INC) /**< maxp6gb3a1/maxp6gb2a1 ant1 */
#define SROM19_MAXP6G_SB23_CORE2	(1029 - SROM18_PCIE_INC) /**< maxp6gb3a2/maxp6gb2a2 ant2 */
#define SROM19_MAXP6G_SB23_CORE3	(1030 - SROM18_PCIE_INC) /**< maxp6gb3a3/maxp6gb2a3 ant3 */
/* max powers for 6G subbands 4 and 5 */
#define SROM19_MAXP6G_SB45_CORE0	(1031 - SROM18_PCIE_INC) /**< maxp6gb5a0/maxp6gb4a0 ant0 */
#define SROM19_MAXP6G_SB45_CORE1	(1032 - SROM18_PCIE_INC) /**< maxp6gb5a1/maxp6gb4a1 ant1 */
#define SROM19_MAXP6G_SB45_CORE2	(1033 - SROM18_PCIE_INC) /**< maxp6gb5a2/maxp6gb4a2 ant2 */
#define SROM19_MAXP6G_SB45_CORE3	(1034 - SROM18_PCIE_INC) /**< maxp6gb5a3/maxp6gb4a3 ant3 */
/* max powers for 6G subband 6 */
#define SROM19_MAXP6G_SB6_CORE0		(1035 - SROM18_PCIE_INC) /**< maxp6gb6a0 ant0 */
#define SROM19_MAXP6G_SB6_CORE1		(1036 - SROM18_PCIE_INC) /**< maxp6gb6a1 ant1 */
#define SROM19_MAXP6G_SB6_CORE2		(1037 - SROM18_PCIE_INC) /**< maxp6gb6a2 ant2 */
#define SROM19_MAXP6G_SB6_CORE3		(1038 - SROM18_PCIE_INC) /**< maxp6gb6a3 ant3 */
/* antenna gain for 6g band */
#define SROM19_ANTGAIN_BAND6G_01	(1039 - SROM18_PCIE_INC) /**< antgain_band6g, ant 0,1 */
#define SROM19_ANTGAIN_BAND6G_23	(1040 - SROM18_PCIE_INC) /**< antgain_band6g, ant 2,3 */

#define SROM19_FEM_CFG3			    (1041 - SROM18_PCIE_INC)

/* 6G power offset per QAM4096 rate, per subband */
#define SROM19_MCS4KQAM6GB0PO		(1042 - SROM18_PCIE_INC) /**< subband 0 */
#define SROM19_MCS4KQAM6GB0PO_1		(1043 - SROM18_PCIE_INC) /**< subband 0 */
#define SROM19_MCS4KQAM6GB1PO		(1044 - SROM18_PCIE_INC) /**< subband 1 */
#define SROM19_MCS4KQAM6GB1PO_1		(1045 - SROM18_PCIE_INC) /**< subband 1 */
#define SROM19_MCS4KQAM6GB2PO		(1046 - SROM18_PCIE_INC) /**< subband 2 */
#define SROM19_MCS4KQAM6GB2PO_1		(1047 - SROM18_PCIE_INC) /**< subband 2 */
#define SROM19_MCS4KQAM6GB3PO		(1048 - SROM18_PCIE_INC) /**< subband 3 */
#define SROM19_MCS4KQAM6GB3PO_1		(1049 - SROM18_PCIE_INC) /**< subband 3 */
#define SROM19_MCS4KQAM6GB4PO		(1050 - SROM18_PCIE_INC) /**< subband 4 */
#define SROM19_MCS4KQAM6GB4PO_1		(1051 - SROM18_PCIE_INC) /**< subband 4 */
#define SROM19_MCS4KQAM6GB5PO		(1052 - SROM18_PCIE_INC) /**< subband 5 */
#define SROM19_MCS4KQAM6GB5PO_1		(1053 - SROM18_PCIE_INC) /**< subband 5 */
#define SROM19_MCS4KQAM6GB6PO		(1054 - SROM18_PCIE_INC) /**< subband 6 */
#define SROM19_MCS4KQAM6GB6PO_1		(1055 - SROM18_PCIE_INC) /**< subband 6 */

/* 6G power offset per QAM1024 rate, per subband */
#define SROM19_MCS1024QAM6GB0PO		(1056 - SROM18_PCIE_INC) /**< subband 0 */
#define SROM19_MCS1024QAM6GB0PO_1	(1057 - SROM18_PCIE_INC)
#define SROM19_MCS1024QAM6GB1PO		(1058 - SROM18_PCIE_INC) /**< subband 1 */
#define SROM19_MCS1024QAM6GB1PO_1	(1059 - SROM18_PCIE_INC)
#define SROM19_MCS1024QAM6GB2PO		(1060 - SROM18_PCIE_INC) /**< subband 2 */
#define SROM19_MCS1024QAM6GB2PO_1	(1061 - SROM18_PCIE_INC)
#define SROM19_MCS1024QAM6GB3PO		(1062 - SROM18_PCIE_INC) /**< subband 3 */
#define SROM19_MCS1024QAM6GB3PO_1	(1063 - SROM18_PCIE_INC)
#define SROM19_MCS1024QAM6GB4PO		(1064 - SROM18_PCIE_INC) /**< subband 4 */
#define SROM19_MCS1024QAM6GB4PO_1	(1065 - SROM18_PCIE_INC)
#define SROM19_MCS1024QAM6GB5PO		(1066 - SROM18_PCIE_INC) /**< subband 5 */
#define SROM19_MCS1024QAM6GB5PO_1	(1067 - SROM18_PCIE_INC)
#define SROM19_MCS1024QAM6GB6PO		(1068 - SROM18_PCIE_INC) /**< subband 6 */
#define SROM19_MCS1024QAM6GB6PO_1	(1069 - SROM18_PCIE_INC)

/* 6G power offsets for BW=160MHz */
#define SROM19_MCSBW1606GB0PO		(1070 - SROM18_PCIE_INC) /**< subband 0 */
#define SROM19_MCSBW1606GB0PO_1		(1071 - SROM18_PCIE_INC)
#define SROM19_MCSBW1606GB1PO		(1072 - SROM18_PCIE_INC) /**< subband 1 */
#define SROM19_MCSBW1606GB1PO_1		(1073 - SROM18_PCIE_INC)
#define SROM19_MCSBW1606GB2PO		(1074 - SROM18_PCIE_INC) /**< subband 2 */
#define SROM19_MCSBW1606GB2PO_1		(1075 - SROM18_PCIE_INC)
#define SROM19_MCSBW1606GB3PO		(1076 - SROM18_PCIE_INC) /**< subband 3 */
#define SROM19_MCSBW1606GB3PO_1		(1077 - SROM18_PCIE_INC)
#define SROM19_MCSBW1606GB4PO		(1078 - SROM18_PCIE_INC) /**< subband 4 */
#define SROM19_MCSBW1606GB4PO_1		(1079 - SROM18_PCIE_INC)
#define SROM19_MCSBW1606GB5PO		(1080 - SROM18_PCIE_INC) /**< subband 5 */
#define SROM19_MCSBW1606GB5PO_1		(1081 - SROM18_PCIE_INC)
#define SROM19_MCSBW1606GB6PO		(1082 - SROM18_PCIE_INC) /**< subband 6 */
#define SROM19_MCSBW1606GB6PO_1		(1083 - SROM18_PCIE_INC)

/* 6G power offsets for BW=80MHz */
#define SROM19_MCSBW806GB0PO		(1084 - SROM18_PCIE_INC) /**< subband 0 */
#define SROM19_MCSBW806GB0PO_1		(1085 - SROM18_PCIE_INC)
#define SROM19_MCSBW806GB1PO		(1086 - SROM18_PCIE_INC) /**< subband 1 */
#define SROM19_MCSBW806GB1PO_1		(1087 - SROM18_PCIE_INC)
#define SROM19_MCSBW806GB2PO		(1088 - SROM18_PCIE_INC) /**< subband 2 */
#define SROM19_MCSBW806GB2PO_1		(1089 - SROM18_PCIE_INC)
#define SROM19_MCSBW806GB3PO		(1090 - SROM18_PCIE_INC) /**< subband 3 */
#define SROM19_MCSBW806GB3PO_1		(1091 - SROM18_PCIE_INC)
#define SROM19_MCSBW806GB4PO		(1092 - SROM18_PCIE_INC) /**< subband 4 */
#define SROM19_MCSBW806GB4PO_1		(1093 - SROM18_PCIE_INC)
#define SROM19_MCSBW806GB5PO		(1094 - SROM18_PCIE_INC) /**< subband 5 */
#define SROM19_MCSBW806GB5PO_1		(1095 - SROM18_PCIE_INC)
#define SROM19_MCSBW806GB6PO		(1096 - SROM18_PCIE_INC) /**< subband 6 */
#define SROM19_MCSBW806GB6PO_1		(1097 - SROM18_PCIE_INC)

/* 6G power offsets for BW=40MHz */
#define SROM19_MCSBW406GB0PO		(1098 - SROM18_PCIE_INC) /**< subband 0 */
#define SROM19_MCSBW406GB0PO_1		(1099 - SROM18_PCIE_INC)
#define SROM19_MCSBW406GB1PO		(1100 - SROM18_PCIE_INC) /**< subband 1 */
#define SROM19_MCSBW406GB1PO_1		(1101 - SROM18_PCIE_INC)
#define SROM19_MCSBW406GB2PO		(1102 - SROM18_PCIE_INC) /**< subband 2 */
#define SROM19_MCSBW406GB2PO_1		(1103 - SROM18_PCIE_INC)
#define SROM19_MCSBW406GB3PO		(1104 - SROM18_PCIE_INC) /**< subband 3 */
#define SROM19_MCSBW406GB3PO_1		(1105 - SROM18_PCIE_INC)
#define SROM19_MCSBW406GB4PO		(1106 - SROM18_PCIE_INC) /**< subband 4 */
#define SROM19_MCSBW406GB4PO_1		(1107 - SROM18_PCIE_INC)
#define SROM19_MCSBW406GB5PO		(1108 - SROM18_PCIE_INC) /**< subband 5 */
#define SROM19_MCSBW406GB5PO_1		(1109 - SROM18_PCIE_INC)
#define SROM19_MCSBW406GB6PO		(1110 - SROM18_PCIE_INC) /**< subband 6 */
#define SROM19_MCSBW406GB6PO_1		(1111 - SROM18_PCIE_INC)

/* 6G power offsets for BW=20MHz */
#define SROM19_MCSBW206GB0PO		(1112 - SROM18_PCIE_INC) /**< subband 0 */
#define SROM19_MCSBW206GB0PO_1		(1113 - SROM18_PCIE_INC)
#define SROM19_MCSBW206GB1PO		(1114 - SROM18_PCIE_INC) /**< subband 1 */
#define SROM19_MCSBW206GB1PO_1		(1115 - SROM18_PCIE_INC)
#define SROM19_MCSBW206GB2PO		(1116 - SROM18_PCIE_INC) /**< subband 2 */
#define SROM19_MCSBW206GB2PO_1		(1117 - SROM18_PCIE_INC)
#define SROM19_MCSBW206GB3PO		(1118 - SROM18_PCIE_INC) /**< subband 3 */
#define SROM19_MCSBW206GB3PO_1		(1119 - SROM18_PCIE_INC)
#define SROM19_MCSBW206GB4PO		(1120 - SROM18_PCIE_INC) /**< subband 4 */
#define SROM19_MCSBW206GB4PO_1		(1121 - SROM18_PCIE_INC)
#define SROM19_MCSBW206GB5PO		(1122 - SROM18_PCIE_INC) /**< subband 5 */
#define SROM19_MCSBW206GB5PO_1		(1123 - SROM18_PCIE_INC)
#define SROM19_MCSBW206GB6PO		(1124 - SROM18_PCIE_INC) /**< subband 6 */
#define SROM19_MCSBW206GB6PO_1		(1125 - SROM18_PCIE_INC)

/* 6G power offset exponents per MCS */
#define SROM19_MCS8POEXP6G		(1126 - SROM18_PCIE_INC) /**< mcs 8 */
#define SROM19_MCS8POEXP6G_1            (1127 - SROM18_PCIE_INC)
#define SROM19_MCS9POEXP6G		(1128 - SROM18_PCIE_INC) /**< mcs 9 */
#define SROM19_MCS9POEXP6G_1            (1129 - SROM18_PCIE_INC)
#define SROM19_MCS10POEXP6G		(1130 - SROM18_PCIE_INC) /**< mcs 10 */
#define SROM19_MCS10POEXP6G_1           (1131 - SROM18_PCIE_INC)
#define SROM19_MCS11POEXP6G		(1132 - SROM18_PCIE_INC) /**< mcs 11 */
#define SROM19_MCS11POEXP6G_1           (1133 - SROM18_PCIE_INC)
#define SROM19_MCS12POEXP6G		(1134 - SROM18_PCIE_INC) /**< mcs 12 */
#define SROM19_MCS12POEXP6G_1           (1135 - SROM18_PCIE_INC)
#define SROM19_MCS13POEXP6G		(1136 - SROM18_PCIE_INC) /**< mcs 13 */
#define SROM19_MCS13POEXP6G_1           (1137 - SROM18_PCIE_INC)

/* 6G low rates power offset per subband */
#define SROM19_MCSLR6GB0PO		(1138 - SROM18_PCIE_INC) /* subband 0 */
#define SROM19_MCSLR6GB1PO		(1139 - SROM18_PCIE_INC) /* subband 1 */
#define SROM19_MCSLR6GB2PO		(1140 - SROM18_PCIE_INC) /* subband 2 */
#define SROM19_MCSLR6GB3PO		(1141 - SROM18_PCIE_INC) /* subband 3 */
#define SROM19_MCSLR6GB4PO		(1142 - SROM18_PCIE_INC) /* subband 4 */
#define SROM19_MCSLR6GB5PO		(1143 - SROM18_PCIE_INC) /* subband 5 */
#define SROM19_MCSLR6GB6PO		(1144 - SROM18_PCIE_INC) /* subband 6 */

/* 6G high rate power offset */
#define SROM19_SB20IN40HRPO6G		(1145 - SROM18_PCIE_INC)
#define SROM19_SB20IN40HRLRPO6G		(1146 - SROM18_PCIE_INC)
#define SROM19_SB20IN80AND160HR6GB0PO	(1147 - SROM18_PCIE_INC) /* subband 0 */
#define SROM19_SB40AND80HR6GB0PO	(1148 - SROM18_PCIE_INC)
#define SROM19_SB20IN80AND160HR6GB1PO	(1149 - SROM18_PCIE_INC) /* subband 1 */
#define SROM19_SB40AND80HR6GB1PO	(1150 - SROM18_PCIE_INC)
#define SROM19_SB20IN80AND160HR6GB2PO	(1151 - SROM18_PCIE_INC) /* subband 2 */
#define SROM19_SB40AND80HR6GB2PO	(1152 - SROM18_PCIE_INC)
#define SROM19_SB20IN80AND160HR6GB3PO	(1153 - SROM18_PCIE_INC) /* subband 3 */
#define SROM19_SB40AND80HR6GB3PO	(1154 - SROM18_PCIE_INC)
#define SROM19_SB20IN80AND160HR6GB4PO	(1155 - SROM18_PCIE_INC) /* subband 4 */
#define SROM19_SB40AND80HR6GB4PO	(1156 - SROM18_PCIE_INC)
#define SROM19_SB20IN80AND160HR6GB5PO	(1157 - SROM18_PCIE_INC) /* subband 5 */
#define SROM19_SB40AND80HR6GB5PO	(1158 - SROM18_PCIE_INC)
#define SROM19_SB20IN80AND160HR6GB6PO	(1159 - SROM18_PCIE_INC) /* subband 6 */
#define SROM19_SB40AND80HR6GB6PO	(1160 - SROM18_PCIE_INC)
/* 6G low rate power offset */
#define SROM19_SB20IN80AND160LR6GB0PO	(1161 - SROM18_PCIE_INC) /* subband 0 */
#define SROM19_SB40AND80LR6GB0PO        (1162 - SROM18_PCIE_INC)
#define SROM19_SB20IN80AND160LR6GB1PO   (1163 - SROM18_PCIE_INC) /* subband 1 */
#define SROM19_SB40AND80LR6GB1PO        (1164 - SROM18_PCIE_INC)
#define SROM19_SB20IN80AND160LR6GB2PO   (1165 - SROM18_PCIE_INC) /* subband 2 */
#define SROM19_SB40AND80LR6GB2PO        (1166 - SROM18_PCIE_INC)
#define SROM19_SB20IN80AND160LR6GB3PO   (1167 - SROM18_PCIE_INC) /* subband 3 */
#define SROM19_SB40AND80LR6GB3PO        (1168 - SROM18_PCIE_INC)
#define SROM19_SB20IN80AND160LR6GB4PO   (1169 - SROM18_PCIE_INC) /* subband 4 */
#define SROM19_SB40AND80LR6GB4PO        (1170 - SROM18_PCIE_INC)
#define SROM19_SB20IN80AND160LR6GB5PO   (1171 - SROM18_PCIE_INC) /* subband 5 */
#define SROM19_SB40AND80LR6GB5PO        (1172 - SROM18_PCIE_INC)
#define SROM19_SB20IN80AND160LR6GB6PO   (1173 - SROM18_PCIE_INC) /* subband 6 */
#define SROM19_SB40AND80LR6GB6PO        (1174 - SROM18_PCIE_INC)
/* 6G .11a,.11g rate power offset */
#define SROM19_DOT11AGDUPHRPO6G         (1175 - SROM18_PCIE_INC) /* high rate */
#define SROM19_DOT11AGDUPLRPO6G         (1176 - SROM18_PCIE_INC) /* low rate */
#define SROM19_DOT11AGDUPHRPO6G_2       (1177 - SROM18_PCIE_INC) /* high rate */
#define SROM19_DOT11AGDUPLRPO6G_2       (1178 - SROM18_PCIE_INC) /* low rate */
/* WBPAPD cal */
#define SROM19_WBRXATTNPA1                  (1179 - SROM18_PCIE_INC)
#define SROM19_WBTIAGAINMODEPA1             (1180 - SROM18_PCIE_INC)
#define SROM19_WBRXATTN6GPA1                (1181 - SROM18_PCIE_INC)
#define SROM19_WBTXBUFOFFSET5GBW160         (1182 - SROM18_PCIE_INC)
#define SROM19_WBEXTRAEPSOFFSET2GPA0        (1183 - SROM18_PCIE_INC)
#define SROM19_WBEXTRAEPSOFFSET2GPA1        (1184 - SROM18_PCIE_INC)
#define SROM19_WBEXTRAEPSOFFSET5GPA0        (1185 - SROM18_PCIE_INC)
#define SROM19_WBEXTRAEPSOFFSET5GPA1        (1186 - SROM18_PCIE_INC)

#define SROM19_EU_EDCRSTH6G		(1187 - SROM18_PCIE_INC)
#define SROM19_WB_RXATTN_6G		(1188 - SROM18_PCIE_INC)

#define SROM19_6GB0_20_PA			(1189 - SROM18_PATH0)
#define SROM19_PA6G20B0W0A0			SROM19_6GB0_20_PA
#define SROM19_PA6G20B0W1A0			(SROM19_6GB0_20_PA + 1)
#define SROM19_PA6G20B0W2A0			(SROM19_6GB0_20_PA + 2)
#define SROM19_PA6G20B0W3A0			(SROM19_6GB0_20_PA + 3)
#define SROM19_6GB1_20_PA			(SROM19_6GB0_20_PA + 4)
#define SROM19_PA6G20B1W0A0			SROM19_6GB1_20_PA
#define SROM19_PA6G20B1W1A0			(SROM19_6GB1_20_PA + 1)
#define SROM19_PA6G20B1W2A0			(SROM19_6GB1_20_PA + 2)
#define SROM19_PA6G20B1W3A0			(SROM19_6GB1_20_PA + 3)
#define SROM19_6GB2_20_PA			(SROM19_6GB1_20_PA + 4)
#define SROM19_PA6G20B2W0A0			SROM19_6GB2_20_PA
#define SROM19_PA6G20B2W1A0			(SROM19_6GB2_20_PA + 1)
#define SROM19_PA6G20B2W2A0			(SROM19_6GB2_20_PA + 2)
#define SROM19_PA6G20B2W3A0			(SROM19_6GB2_20_PA + 3)
#define SROM19_6GB3_20_PA			(SROM19_6GB2_20_PA + 4)
#define SROM19_PA6G20B3W0A0			SROM19_6GB3_20_PA
#define SROM19_PA6G20B3W1A0			(SROM19_6GB3_20_PA + 1)
#define SROM19_PA6G20B3W2A0			(SROM19_6GB3_20_PA + 2)
#define SROM19_PA6G20B3W3A0			(SROM19_6GB3_20_PA + 3)
#define SROM19_6GB4_20_PA			(SROM19_6GB3_20_PA + 4)
#define SROM19_PA6G20B4W0A0			SROM19_6GB4_20_PA
#define SROM19_PA6G20B4W1A0			(SROM19_6GB4_20_PA + 1)
#define SROM19_PA6G20B4W2A0			(SROM19_6GB4_20_PA + 2)
#define SROM19_PA6G20B4W3A0			(SROM19_6GB4_20_PA + 3)
#define SROM19_6GB5_20_PA			(SROM19_6GB4_20_PA + 4)
#define SROM19_PA6G20B5W0A0			SROM19_6GB5_20_PA
#define SROM19_PA6G20B5W1A0			(SROM19_6GB5_20_PA + 1)
#define SROM19_PA6G20B5W2A0			(SROM19_6GB5_20_PA + 2)
#define SROM19_PA6G20B5W3A0			(SROM19_6GB5_20_PA + 3)
#define SROM19_6GB6_20_PA			(SROM19_6GB5_20_PA + 4)
#define SROM19_PA6G20B6W0A0			SROM19_6GB6_20_PA
#define SROM19_PA6G20B6W1A0			(SROM19_6GB6_20_PA + 1)
#define SROM19_PA6G20B6W2A0			(SROM19_6GB6_20_PA + 2)
#define SROM19_PA6G20B6W3A0			(SROM19_6GB6_20_PA + 3)

#define SROM19_6GB0_40_PA			(SROM19_6GB6_20_PA + 4)
#define SROM19_PA6G40B0W0A0			SROM19_6GB0_40_PA
#define SROM19_PA6G40B0W1A0			(SROM19_6GB0_40_PA + 1)
#define SROM19_PA6G40B0W2A0			(SROM19_6GB0_40_PA + 2)
#define SROM19_PA6G40B0W3A0			(SROM19_6GB0_40_PA + 3)
#define SROM19_6GB1_40_PA			(SROM19_6GB0_40_PA + 4)
#define SROM19_PA6G40B1W0A0			SROM19_6GB1_40_PA
#define SROM19_PA6G40B1W1A0			(SROM19_6GB1_40_PA + 1)
#define SROM19_PA6G40B1W2A0			(SROM19_6GB1_40_PA + 2)
#define SROM19_PA6G40B1W3A0			(SROM19_6GB1_40_PA + 3)
#define SROM19_6GB2_40_PA			(SROM19_6GB1_40_PA + 4)
#define SROM19_PA6G40B2W0A0			SROM19_6GB2_40_PA
#define SROM19_PA6G40B2W1A0			(SROM19_6GB2_40_PA + 1)
#define SROM19_PA6G40B2W2A0			(SROM19_6GB2_40_PA + 2)
#define SROM19_PA6G40B2W3A0			(SROM19_6GB2_40_PA + 3)
#define SROM19_6GB3_40_PA			(SROM19_6GB2_40_PA + 4)
#define SROM19_PA6G40B3W0A0			SROM19_6GB3_40_PA
#define SROM19_PA6G40B3W1A0			(SROM19_6GB3_40_PA + 1)
#define SROM19_PA6G40B3W2A0			(SROM19_6GB3_40_PA + 2)
#define SROM19_PA6G40B3W3A0			(SROM19_6GB3_40_PA + 3)
#define SROM19_6GB4_40_PA			(SROM19_6GB3_40_PA + 4)
#define SROM19_PA6G40B4W0A0			SROM19_6GB4_40_PA
#define SROM19_PA6G40B4W1A0			(SROM19_6GB4_40_PA + 1)
#define SROM19_PA6G40B4W2A0			(SROM19_6GB4_40_PA + 2)
#define SROM19_PA6G40B4W3A0			(SROM19_6GB4_40_PA + 3)
#define SROM19_6GB5_40_PA			(SROM19_6GB4_40_PA + 4)
#define SROM19_PA6G40B5W0A0			SROM19_6GB5_40_PA
#define SROM19_PA6G40B5W1A0			(SROM19_6GB5_40_PA + 1)
#define SROM19_PA6G40B5W2A0			(SROM19_6GB5_40_PA + 2)
#define SROM19_PA6G40B5W3A0			(SROM19_6GB5_40_PA + 3)
#define SROM19_6GB6_40_PA			(SROM19_6GB5_40_PA + 4)
#define SROM19_PA6G40B6W0A0			SROM19_6GB6_40_PA
#define SROM19_PA6G40B6W1A0			(SROM19_6GB6_40_PA + 1)
#define SROM19_PA6G40B6W2A0			(SROM19_6GB6_40_PA + 2)
#define SROM19_PA6G40B6W3A0			(SROM19_6GB6_40_PA + 3)

#define SROM19_6GB0_80_PA			(SROM19_6GB6_40_PA + 4)
#define SROM19_PA6G80B0W0A0			SROM19_6GB0_80_PA
#define SROM19_PA6G80B0W1A0			(SROM19_6GB0_80_PA + 1)
#define SROM19_PA6G80B0W2A0			(SROM19_6GB0_80_PA + 2)
#define SROM19_PA6G80B0W3A0			(SROM19_6GB0_80_PA + 3)
#define SROM19_6GB1_80_PA			(SROM19_6GB0_80_PA + 4)
#define SROM19_PA6G80B1W0A0			SROM19_6GB1_80_PA
#define SROM19_PA6G80B1W1A0			(SROM19_6GB1_80_PA + 1)
#define SROM19_PA6G80B1W2A0			(SROM19_6GB1_80_PA + 2)
#define SROM19_PA6G80B1W3A0			(SROM19_6GB1_80_PA + 3)
#define SROM19_6GB2_80_PA			(SROM19_6GB1_80_PA + 4)
#define SROM19_PA6G80B2W0A0			SROM19_6GB2_80_PA
#define SROM19_PA6G80B2W1A0			(SROM19_6GB2_80_PA + 1)
#define SROM19_PA6G80B2W2A0			(SROM19_6GB2_80_PA + 2)
#define SROM19_PA6G80B2W3A0			(SROM19_6GB2_80_PA + 3)
#define SROM19_6GB3_80_PA			(SROM19_6GB2_80_PA + 4)
#define SROM19_PA6G80B3W0A0			SROM19_6GB3_80_PA
#define SROM19_PA6G80B3W1A0			(SROM19_6GB3_80_PA + 1)
#define SROM19_PA6G80B3W2A0			(SROM19_6GB3_80_PA + 2)
#define SROM19_PA6G80B3W3A0			(SROM19_6GB3_80_PA + 3)
#define SROM19_6GB4_80_PA			(SROM19_6GB3_80_PA + 4)
#define SROM19_PA6G80B4W0A0			SROM19_6GB4_80_PA
#define SROM19_PA6G80B4W1A0			(SROM19_6GB4_80_PA + 1)
#define SROM19_PA6G80B4W2A0			(SROM19_6GB4_80_PA + 2)
#define SROM19_PA6G80B4W3A0			(SROM19_6GB4_80_PA + 3)
#define SROM19_6GB5_80_PA			(SROM19_6GB4_80_PA + 4)
#define SROM19_PA6G80B5W0A0			SROM19_6GB5_80_PA
#define SROM19_PA6G80B5W1A0			(SROM19_6GB5_80_PA + 1)
#define SROM19_PA6G80B5W2A0			(SROM19_6GB5_80_PA + 2)
#define SROM19_PA6G80B5W3A0			(SROM19_6GB5_80_PA + 3)
#define SROM19_6GB6_80_PA			(SROM19_6GB5_80_PA + 4)
#define SROM19_PA6G80B6W0A0			SROM19_6GB6_80_PA
#define SROM19_PA6G80B6W1A0			(SROM19_6GB6_80_PA + 1)
#define SROM19_PA6G80B6W2A0			(SROM19_6GB6_80_PA + 2)
#define SROM19_PA6G80B6W3A0			(SROM19_6GB6_80_PA + 3)

#define SROM19_6GB0_160_PA			(SROM19_6GB6_80_PA + 4)
#define SROM19_PA6G160B0W0A0			SROM19_6GB0_160_PA
#define SROM19_PA6G160B0W1A0			(SROM19_6GB0_160_PA + 1)
#define SROM19_PA6G160B0W2A0			(SROM19_6GB0_160_PA + 2)
#define SROM19_PA6G160B0W3A0			(SROM19_6GB0_160_PA + 3)
#define SROM19_6GB1_160_PA			(SROM19_6GB0_160_PA + 4)
#define SROM19_PA6G160B1W0A0			SROM19_6GB1_160_PA
#define SROM19_PA6G160B1W1A0			(SROM19_6GB1_160_PA + 1)
#define SROM19_PA6G160B1W2A0			(SROM19_6GB1_160_PA + 2)
#define SROM19_PA6G160B1W3A0			(SROM19_6GB1_160_PA + 3)
#define SROM19_6GB2_160_PA			(SROM19_6GB1_160_PA + 4)
#define SROM19_PA6G160B2W0A0			SROM19_6GB2_160_PA
#define SROM19_PA6G160B2W1A0			(SROM19_6GB2_160_PA + 1)
#define SROM19_PA6G160B2W2A0			(SROM19_6GB2_160_PA + 2)
#define SROM19_PA6G160B2W3A0			(SROM19_6GB2_160_PA + 3)
#define SROM19_6GB3_160_PA			(SROM19_6GB2_160_PA + 4)
#define SROM19_PA6G160B3W0A0			SROM19_6GB3_160_PA
#define SROM19_PA6G160B3W1A0			(SROM19_6GB3_160_PA + 1)
#define SROM19_PA6G160B3W2A0			(SROM19_6GB3_160_PA + 2)
#define SROM19_PA6G160B3W3A0			(SROM19_6GB3_160_PA + 3)
#define SROM19_6GB4_160_PA			(SROM19_6GB3_160_PA + 4)
#define SROM19_PA6G160B4W0A0			SROM19_6GB4_160_PA
#define SROM19_PA6G160B4W1A0			(SROM19_6GB4_160_PA + 1)
#define SROM19_PA6G160B4W2A0			(SROM19_6GB4_160_PA + 2)
#define SROM19_PA6G160B4W3A0			(SROM19_6GB4_160_PA + 3)
#define SROM19_6GB5_160_PA			(SROM19_6GB4_160_PA + 4)
#define SROM19_PA6G160B5W0A0			SROM19_6GB5_160_PA
#define SROM19_PA6G160B5W1A0			(SROM19_6GB5_160_PA + 1)
#define SROM19_PA6G160B5W2A0			(SROM19_6GB5_160_PA + 2)
#define SROM19_PA6G160B5W3A0			(SROM19_6GB5_160_PA + 3)
#define SROM19_6GB6_160_PA			(SROM19_6GB5_160_PA + 4)
#define SROM19_PA6G160B6W0A0			SROM19_6GB6_160_PA
#define SROM19_PA6G160B6W1A0			(SROM19_6GB6_160_PA + 1)
#define SROM19_PA6G160B6W2A0			(SROM19_6GB6_160_PA + 2)
#define SROM19_PA6G160B6W3A0			(SROM19_6GB6_160_PA + 3)

#define SROM19_6GB0_320_PA			(SROM19_6GB6_160_PA + 4)
#define SROM19_PA6G320B0W0A0			SROM19_6GB0_320_PA
#define SROM19_PA6G320B0W1A0			(SROM19_6GB0_320_PA + 1)
#define SROM19_PA6G320B0W2A0			(SROM19_6GB0_320_PA + 2)
#define SROM19_PA6G320B0W3A0			(SROM19_6GB0_320_PA + 3)
#define SROM19_6GB1_320_PA			(SROM19_6GB0_320_PA + 4)
#define SROM19_PA6G320B1W0A0			SROM19_6GB1_320_PA
#define SROM19_PA6G320B1W1A0			(SROM19_6GB1_320_PA + 1)
#define SROM19_PA6G320B1W2A0			(SROM19_6GB1_320_PA + 2)
#define SROM19_PA6G320B1W3A0			(SROM19_6GB1_320_PA + 3)
#define SROM19_6GB2_320_PA			(SROM19_6GB1_320_PA + 4)
#define SROM19_PA6G320B2W0A0			SROM19_6GB2_320_PA
#define SROM19_PA6G320B2W1A0			(SROM19_6GB2_320_PA + 1)
#define SROM19_PA6G320B2W2A0			(SROM19_6GB2_320_PA + 2)
#define SROM19_PA6G320B2W3A0			(SROM19_6GB2_320_PA + 3)
#define SROM19_6GB3_320_PA			(SROM19_6GB2_320_PA + 4)
#define SROM19_PA6G320B3W0A0			SROM19_6GB3_320_PA
#define SROM19_PA6G320B3W1A0			(SROM19_6GB3_320_PA + 1)
#define SROM19_PA6G320B3W2A0			(SROM19_6GB3_320_PA + 2)
#define SROM19_PA6G320B3W3A0			(SROM19_6GB3_320_PA + 3)
#define SROM19_6GB4_320_PA			(SROM19_6GB3_320_PA + 4)
#define SROM19_PA6G320B4W0A0			SROM19_6GB4_320_PA
#define SROM19_PA6G320B4W1A0			(SROM19_6GB4_320_PA + 1)
#define SROM19_PA6G320B4W2A0			(SROM19_6GB4_320_PA + 2)
#define SROM19_PA6G320B4W3A0			(SROM19_6GB4_320_PA + 3)
#define SROM19_6GB5_320_PA			(SROM19_6GB4_320_PA + 4)
#define SROM19_PA6G320B5W0A0			SROM19_6GB5_320_PA
#define SROM19_PA6G320B5W1A0			(SROM19_6GB5_320_PA + 1)
#define SROM19_PA6G320B5W2A0			(SROM19_6GB5_320_PA + 2)
#define SROM19_PA6G320B5W3A0			(SROM19_6GB5_320_PA + 3)

/* 6G PDOFFSET X-IN-Y */
#define SROM19_PDOFFSET20IN40M6GB0        (1733 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN40M6GB1        (1734 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN40M6GB2        (1735 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN40M6GB3        (1736 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN40M6GB4        (1737 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN40M6GB5        (1738 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN40M6GB6        (1739 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN80M6GB0        (1740 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN80M6GB1        (1741 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN80M6GB2        (1742 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN80M6GB3        (1743 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN80M6GB4        (1744 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN80M6GB5        (1745 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN80M6GB6        (1746 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN160M6GB0       (1747 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN160M6GB1       (1748 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN160M6GB2       (1749 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN160M6GB3       (1750 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN160M6GB4       (1751 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN160M6GB5       (1752 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN160M6GB6       (1753 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN160M6GB0       (1754 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN160M6GB1       (1755 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN160M6GB2       (1756 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN160M6GB3       (1757 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN160M6GB4       (1758 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN160M6GB5       (1759 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN160M6GB6       (1760 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN160M6GB0       (1761 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN160M6GB1       (1762 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN160M6GB2       (1763 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN160M6GB3       (1764 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN160M6GB4       (1765 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN160M6GB5       (1766 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN160M6GB6       (1767 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN40M6GCORE3     (1768 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN40M6GCORE3_1   (1769 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN40M6GCORE3_2   (1770 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN80M6GCORE3     (1771 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN80M6GCORE3_1   (1772 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN80M6GCORE3_2   (1773 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN160M6GCORE3    (1774 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN160M6GCORE3_1  (1775 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN160M6GCORE3_2  (1776 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN80M6GCORE3     (1777 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN80M6GCORE3_1   (1778 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN80M6GCORE3_2   (1779 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN160M6GCORE3    (1780 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN160M6GCORE3_1  (1781 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN160M6GCORE3_2  (1782 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN160M6GCORE3    (1783 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN160M6GCORE3_1  (1784 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN160M6GCORE3_2  (1785 - SROM18_PCIE_INC)

#define SROM19_PDOFFSET20IN320M6GB0       (1786 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN320M6GB1       (1787 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN320M6GB2       (1788 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN320M6GB3       (1789 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN320M6GB4       (1790 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN320M6GB5       (1791 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN320M6GB0       (1792 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN320M6GB1       (1793 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN320M6GB2       (1794 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN320M6GB3       (1795 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN320M6GB4       (1796 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN320M6GB5       (1797 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN320M6GB0       (1798 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN320M6GB1       (1799 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN320M6GB2       (1800 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN320M6GB3       (1801 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN320M6GB4       (1802 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN320M6GB5       (1803 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN320M6GCORE3    (1804 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN320M6GCORE3_1  (1805 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN320M6GCORE3_2  (1806 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN320M6GCORE3    (1807 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN320M6GCORE3_1  (1808 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET40IN320M6GCORE3_2  (1809 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN320M6GCORE3    (1810 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN320M6GCORE3_1  (1811 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET80IN320M6GCORE3_2  (1812 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET160IN320M6GCORE3   (1813 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET160IN320M6GCORE3_1 (1814 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET160IN320M6GCORE3_2 (1815 - SROM18_PCIE_INC)
#define SROM19_SWCTRLMAP4_TX6G_FEM3TO0    (1816 - SROM18_PCIE_INC)
#define SROM19_SWCTRLMAP4_RX6G_FEM3TO0    (1817 - SROM18_PCIE_INC)
#define SROM19_SWCTRLMAP4_RXBYP6G_FEM3TO0 (1818 - SROM18_PCIE_INC)
#define SROM19_SWCTRLMAP4_MISC6G_FEM3TO0  (1819 - SROM18_PCIE_INC)

#define SROM19_RU106PPR_6G_0              (1820 - SROM18_PCIE_INC)
#define SROM19_RU106PPR_6G_1              (1821 - SROM18_PCIE_INC)
#define SROM19_RU106PPR_6G_2              (1822 - SROM18_PCIE_INC)
#define SROM19_RU242PPR_6G_0              (1823 - SROM18_PCIE_INC)
#define SROM19_RU242PPR_6G_1              (1824 - SROM18_PCIE_INC)
#define SROM19_RU242PPR_6G_2              (1825 - SROM18_PCIE_INC)
#define SROM19_RU484PPR_6G_0              (1826 - SROM18_PCIE_INC)
#define SROM19_RU484PPR_6G_1              (1827 - SROM18_PCIE_INC)
#define SROM19_RU484PPR_6G_2              (1828 - SROM18_PCIE_INC)
#define SROM19_RU996PPR_6G_0              (1829 - SROM18_PCIE_INC)
#define SROM19_RU996PPR_6G_1              (1830 - SROM18_PCIE_INC)
#define SROM19_RU996PPR_6G_2              (1831 - SROM18_PCIE_INC)
#define SROM19_AVVMID_2G_0                (1832 - SROM18_PCIE_INC)
#define SROM19_AVVMID_2G_1                (1833 - SROM18_PCIE_INC)
#define SROM19_AVVMID_2G_2                (1834 - SROM18_PCIE_INC)
#define SROM19_AVVMID_2G_3                (1835 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB0_0              (1836 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB0_1              (1837 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB0_2              (1838 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB0_3              (1839 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB1_0              (1840 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB1_1              (1841 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB1_2              (1842 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB1_3              (1843 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB2_0              (1844 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB2_1              (1845 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB2_2              (1846 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB2_3              (1847 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB3_0              (1848 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB3_1              (1849 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB3_2              (1850 - SROM18_PCIE_INC)
#define SROM19_AVVMID_5GB3_3              (1851 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB0_0              (1852 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB0_1              (1853 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB0_2              (1854 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB0_3              (1855 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB1_0              (1856 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB1_1              (1857 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB1_2              (1858 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB1_3              (1859 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB2_0              (1860 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB2_1              (1861 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB2_2              (1862 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB2_3              (1863 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB3_0              (1864 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB3_1              (1865 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB3_2              (1866 - SROM18_PCIE_INC)
#define SROM19_AVVMID_6GB3_3              (1867 - SROM18_PCIE_INC)
#define SROM19_PDDET_TSSIDELAY_2G         (1868 - SROM18_PCIE_INC)
#define SROM19_PDDET_TSSIDELAY_5G         (1869 - SROM18_PCIE_INC)
#define SROM19_PDDET_TSSIDELAY_6G         (1870 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET160IN320M6GB0      (1871 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET160IN320M6GB1      (1872 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET160IN320M6GB2      (1873 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET160IN320M6GB3      (1874 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET160IN320M6GB4      (1875 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET160IN320M6GB5      (1876 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM2GPO               (1877 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM5GLPO              (1878 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM5GLPO_1            (1879 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM5GMPO              (1880 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM5GMPO_1            (1881 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM5GHPO              (1882 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM5GHPO_1            (1883 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM5GX1PO             (1884 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM5GX1PO_1           (1885 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM5GX2PO             (1886 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM5GX2PO_1           (1887 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM5GX3PO             (1888 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM5GX3PO_1           (1889 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM5GX4PO             (1890 - SROM18_PCIE_INC)
#define SROM19_MCS4KQAM5GX4PO_1           (1891 - SROM18_PCIE_INC)
#define SROM19_MCS12POEXP                 (1892 - SROM18_PCIE_INC)
#define SROM19_MCS12POEXP_1               (1893 - SROM18_PCIE_INC)
#define SROM19_MCS13POEXP                 (1894 - SROM18_PCIE_INC)
#define SROM19_MCS13POEXP_1               (1895 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN80M6GB0        (1896 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN80M6GB1        (1897 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN80M6GB2        (1898 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN80M6GB3        (1899 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN80M6GB4        (1900 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN80M6GB5        (1901 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET20IN80M6GB6        (1902 - SROM18_PCIE_INC)
#define SROM19_BW320POEXP6G               (1903 - SROM18_PCIE_INC)
#define SROM19_BW320POEXP6G_1             (1904 - SROM18_PCIE_INC)
#define SROM19_BW320POEXP6G_2             (1905 - SROM18_PCIE_INC)
/* 6G power offsets for BW=320MHz */
#define SROM19_MCSBW3206GB0PO		(1906 - SROM18_PCIE_INC) /**< subband 0 */
#define SROM19_MCSBW3206GB0PO_1		(1907 - SROM18_PCIE_INC)
#define SROM19_MCSBW3206GB1PO		(1908 - SROM18_PCIE_INC) /**< subband 1 */
#define SROM19_MCSBW3206GB1PO_1		(1909 - SROM18_PCIE_INC)
#define SROM19_MCSBW3206GB2PO		(1910 - SROM18_PCIE_INC) /**< subband 2 */
#define SROM19_MCSBW3206GB2PO_1		(1911 - SROM18_PCIE_INC)
#define SROM19_MCSBW3206GB3PO		(1912 - SROM18_PCIE_INC) /**< subband 3 */
#define SROM19_MCSBW3206GB3PO_1		(1913 - SROM18_PCIE_INC)
#define SROM19_MCSBW3206GB4PO		(1914 - SROM18_PCIE_INC) /**< subband 4 */
#define SROM19_MCSBW3206GB4PO_1		(1915 - SROM18_PCIE_INC)
#define SROM19_MCSBW3206GB5PO		(1916 - SROM18_PCIE_INC) /**< subband 5 */
#define SROM19_MCSBW3206GB5PO_1		(1917 - SROM18_PCIE_INC)
#define SROM19_MCSBW3201KQAMPO		(1918 - SROM18_PCIE_INC)
#define SROM19_MCSBW3201KQAMPO_1	(1919 - SROM18_PCIE_INC)
#define SROM19_MCSBW3201KQAMPO_H	(1920 - SROM18_PCIE_INC)
#define SROM19_MCSBW3201KQAMPO_H_1	(1921 - SROM18_PCIE_INC)
#define SROM19_MCSBW3204KQAMPO		(1922 - SROM18_PCIE_INC)
#define SROM19_MCSBW3204KQAMPO_1	(1923 - SROM18_PCIE_INC)
#define SROM19_MCSBW3204KQAMPO_H	(1924 - SROM18_PCIE_INC)
#define SROM19_MCSBW3204KQAMPO_H_1	(1925 - SROM18_PCIE_INC)

/* Premable Puncturing PDOFFSET X-IN-Y */
#define SROM19_PDOFFSET60IN80M5GB0          (1926 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M5GB1          (1927 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M5GB2          (1928 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M5GB3          (1929 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M5GB4          (1930 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M5GCORE3       (1931 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M5GCORE3_1     (1932 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M5GB0        (1933 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M5GB1        (1934 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M5GB2        (1935 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M5GB3        (1936 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M5GB4        (1937 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M5GCORE3     (1938 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M5GCORE3_1   (1939 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M5GB0        (1940 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M5GB1        (1941 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M5GB2        (1942 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M5GB3        (1943 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M5GB4        (1944 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M5GCORE3     (1945 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M5GCORE3_1   (1946 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M6GB0          (1947 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M6GB1          (1948 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M6GB2          (1949 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M6GB3          (1950 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M6GB4          (1951 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M6GB5          (1952 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M6GB6          (1953 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M6GCORE3       (1954 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M6GCORE3_1     (1955 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET60IN80M6GCORE3_2     (1956 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M6GB0        (1957 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M6GB1        (1958 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M6GB2        (1959 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M6GB3        (1960 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M6GB4        (1961 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M6GB5        (1962 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M6GB6        (1963 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M6GCORE3     (1964 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M6GCORE3_1   (1965 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET140IN160M6GCORE3_2   (1966 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M6GB0        (1967 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M6GB1        (1968 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M6GB2        (1969 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M6GB3        (1970 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M6GB4        (1971 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M6GB5        (1972 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M6GB6        (1973 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M6GCORE3     (1974 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M6GCORE3_1   (1975 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET120IN160M6GCORE3_2   (1976 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET280IN320M6GB0        (1977 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET280IN320M6GB1        (1978 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET280IN320M6GB2        (1979 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET280IN320M6GB3        (1980 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET280IN320M6GB4        (1981 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET280IN320M6GB5        (1982 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET280IN320M6GCORE3     (1983 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET280IN320M6GCORE3_1   (1984 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET280IN320M6GCORE3_2   (1985 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET240IN320M6GB0        (1986 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET240IN320M6GB1        (1987 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET240IN320M6GB2        (1988 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET240IN320M6GB3        (1989 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET240IN320M6GB4        (1990 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET240IN320M6GB5        (1991 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET240IN320M6GCORE3     (1992 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET240IN320M6GCORE3_1   (1993 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET240IN320M6GCORE3_2   (1994 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET200IN320M6GB0        (1995 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET200IN320M6GB1        (1996 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET200IN320M6GB2        (1997 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET200IN320M6GB3        (1998 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET200IN320M6GB4        (1999 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET200IN320M6GB5        (2000 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET200IN320M6GCORE3     (2001 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET200IN320M6GCORE3_1   (2002 - SROM18_PCIE_INC)
#define SROM19_PDOFFSET200IN320M6GCORE3_2   (2003 - SROM18_PCIE_INC)
#define SROM19_RU106PPR_2G_3                (2004 - SROM18_PCIE_INC)
#define SROM19_RU242PPR_2G_3                (2005 - SROM18_PCIE_INC)
#define SROM19_RU106PPR_5G_3                (2006 - SROM18_PCIE_INC)
#define SROM19_RU242PPR_5G_3                (2007 - SROM18_PCIE_INC)
#define SROM19_RU484PPR_5G_3                (2008 - SROM18_PCIE_INC)
#define SROM19_RU996PPR_5G_3                (2009 - SROM18_PCIE_INC)
#define SROM19_RU106PPR_6G_3                (2010 - SROM18_PCIE_INC)
#define SROM19_RU242PPR_6G_3                (2011 - SROM18_PCIE_INC)
#define SROM19_RU484PPR_6G_3                (2012 - SROM18_PCIE_INC)
#define SROM19_RU996PPR_6G_3                (2013 - SROM18_PCIE_INC)
#define SROM19_RU2X996PPR_6G_0              (2014 - SROM18_PCIE_INC)
#define SROM19_RU2X996PPR_6G_1              (2015 - SROM18_PCIE_INC)
#define SROM19_RU2X996PPR_6G_2              (2016 - SROM18_PCIE_INC)
#define SROM19_RU2X996PPR_6G_3              (2017 - SROM18_PCIE_INC)
#define SROM19_AG6G0                        (2018 - SROM18_PCIE_INC)
#define SROM19_AG6G1                        (2019 - SROM18_PCIE_INC)

/* WBPAPD cal */
#define SROM19_WBEXTRAEPSOFFSET6GPA0        (2020 - SROM18_PCIE_INC)
#define SROM19_WBEXTRAEPSOFFSET6GPA1        (2021 - SROM18_PCIE_INC)
#define SROM19_WBPAPDCALIDX2G5GPA0          (2022 - SROM18_PCIE_INC)
#define SROM19_WBPAPDCALIDX2G5GPA1          (2023 - SROM18_PCIE_INC)
#define SROM19_WBPAPDCALIDX6GPA0            (2024 - SROM18_PCIE_INC)
#define SROM19_WBPAPDCALIDX6GPA1            (2025 - SROM18_PCIE_INC)
#define SROM19_WBCALREFDB2G5GPA0            (2026 - SROM18_PCIE_INC)
#define SROM19_WBCALREFDB2G5GPA1            (2027 - SROM18_PCIE_INC)
#define SROM19_WBCALREFDB6GPA0              (2028 - SROM18_PCIE_INC)
#define SROM19_WBCALREFDB6GPA1              (2029 - SROM18_PCIE_INC)
#define SROM19_WBCONSTPOWSCALE              (2030 - SROM18_PCIE_INC)
#define SROM19_WBWINDOWLENPOW               (2031 - SROM18_PCIE_INC)
#define SROM19_WBTARGETPEAKRX2GPA0          (2032 - SROM18_PCIE_INC)
#define SROM19_WBTARGETPEAKRX2GPA1          (2033 - SROM18_PCIE_INC)
#define SROM19_WBTARGETPEAKRX5GPA0          (2034 - SROM18_PCIE_INC)
#define SROM19_WBTARGETPEAKRX5GPA1          (2035 - SROM18_PCIE_INC)
#define SROM19_WBTARGETPEAKRX6GPA0          (2036 - SROM18_PCIE_INC)
#define SROM19_WBTARGETPEAKRX6GPA1          (2037 - SROM18_PCIE_INC)
#define SROM19_WBTARGETSTOPINDEX2G          (2038 - SROM18_PCIE_INC)
#define SROM19_WBTARGETSTOPINDEX5G          (2039 - SROM18_PCIE_INC)
#define SROM19_WBTARGETSTOPINDEX6G          (2040 - SROM18_PCIE_INC)
#define SROM19_WBSTOPHITBLSIZEWFMODE        (2041 - SROM18_PCIE_INC)
#define SROM19_WBTXBUFOFFSET6GBW160320      (2042 - SROM18_PCIE_INC)
#define SROM19_FEMID                        (2043 - SROM18_PCIE_INC)

#define SROM20_HWRSSIOFFSET_MIDGAIN_2G              (2048 - SROM18_PCIE_INC)
#define SROM20_HWRSSIOFFSET_MIDGAIN_5G_6G_SB0       (2049 - SROM18_PCIE_INC)
#define SROM20_HWRSSIOFFSET_MIDGAIN_5G_6G_SB1       (2050 - SROM18_PCIE_INC)
#define SROM20_HWRSSIOFFSET_MIDGAIN_5G_6G_SB2       (2051 - SROM18_PCIE_INC)
#define SROM20_HWRSSIOFFSET_MIDGAIN_5G_6G_SB3       (2052 - SROM18_PCIE_INC)
#define SROM20_HWRSSIOFFSET_MIDGAIN_5G_6G_SB4       (2053 - SROM18_PCIE_INC)
#define SROM20_HWRSSIOFFSET_MIDGAIN_5G_6G_SB5       (2054 - SROM18_PCIE_INC)
#define SROM20_HWRSSIOFFSET_MIDGAIN_5G_6G_SB6       (2055 - SROM18_PCIE_INC)

typedef struct {
	uint8 tssipos;		/* TSSI positive slope, 1: positive, 0: negative */
	uint8 extpagain;	/* Ext PA gain-type: full-gain: 0, pa-lite: 1, no_pa: 2 */
	uint8 pdetrange;	/* support 32 combinations of different Pdet dynamic ranges */
	uint8 triso;		/* TR switch isolation */
	uint8 antswctrllut;	/* antswctrl lookup table configuration: 32 possible choices */
} srom_fem_t;

#endif	/* _bcmsrom_fmt_h_ */
