Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Dec 19 14:54:03 2023
| Host         : DESKTOP-2QICLVD running 64-bit major release  (build 9200)
| Command      : report_methodology -file Lab_final_bd_wrapper_methodology_drc_routed.rpt -pb Lab_final_bd_wrapper_methodology_drc_routed.pb -rpx Lab_final_bd_wrapper_methodology_drc_routed.rpx
| Design       : Lab_final_bd_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 85
+-----------+----------+---------------------------------------------+------------+
| Rule      | Severity | Description                                 | Violations |
+-----------+----------+---------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                | 3          |
| TIMING-20 | Warning  | Non-clocked latch                           | 81         |
| ULMTCS-1  | Warning  | Control Sets use limits recommend reduction | 1          |
+-----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[0] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[10] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[11] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[12] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[13] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[14] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[15] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[1] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[2] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[3] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[4] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[5] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[6] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[7] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[8] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[9] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[0] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[10] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[11] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[12] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[13] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[14] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[15] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[1] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[2] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[3] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[4] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[5] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[6] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[7] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[8] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[9] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_w_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[0] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[1] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[2] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[3] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[4] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[5] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[6] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[7] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_en_ri_reg cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_en_ri_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[0] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[10] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[11] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[1] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[2] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[3] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[4] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[5] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[6] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[7] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[8] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[9] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_ri_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[0] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[1] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[2] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[3] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[4] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[5] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[6] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[7] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[8] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[0] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[10] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[11] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[12] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[13] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[14] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[1] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[2] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[3] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[4] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[5] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[6] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[7] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[8] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[9] cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_en_ri_reg cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_en_ri_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_en_row_reg cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_en_row_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_en_rw_reg cannot be properly analyzed as its control pin Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_en_rw_reg/G is not reached by a timing clock
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 1049 control sets (vs. available limit of 13300, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


