{"vcs1":{"timestamp_begin":1684266340.596902911, "rt":1.24, "ut":0.33, "st":0.23}}
{"vcselab":{"timestamp_begin":1684266341.924791421, "rt":1.21, "ut":0.46, "st":0.17}}
{"link":{"timestamp_begin":1684266343.207857387, "rt":0.40, "ut":0.20, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684266339.956970625}
{"VCS_COMP_START_TIME": 1684266339.956970625}
{"VCS_COMP_END_TIME": 1684266345.074425859}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330388}}
{"stitch_vcselab": {"peak_mem": 211888}}
