Efinity Synthesis report for project One_wire
Version: 2023.2.307
Generated at: Jul 04, 2024 16:45:51
Copyright (C) 2013 - 2023  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : one_wire_data_ctrl

### ### File List (begin) ### ### ###
/home/tejas/Downloads/efinity/2023.2/project/One_wire/one_wire.v
/home/tejas/Downloads/efinity/2023.2/project/One_wire/one_wire_crc.v
/home/tejas/Downloads/efinity/2023.2/project/One_wire/one_wire_inteface.v
/home/tejas/Downloads/efinity/2023.2/project/One_wire/one_wire_data_shifter.v
/home/tejas/Downloads/efinity/2023.2/project/One_wire/one_wire_data_ctrl.v
/home/tejas/test_uart_rx.v
/home/tejas/Downloads/efinity/2023.2/project/One_wire/one_wire_bram.v
/home/tejas/Downloads/efinity/2023.2/project/One_wire/ip/one_wire_fifo/one_wire_fifo.v
### ### File List (end) ### ### ###


### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 27
Total number of FFs with enable signals: 96
CE signal <ceg_net644>, number of controlling flip flops: 1
CE signal <ceg_net1009>, number of controlling flip flops: 11
CE signal <ceg_net1583>, number of controlling flip flops: 6
CE signal <ceg_net724>, number of controlling flip flops: 2
CE signal <ceg_net1441>, number of controlling flip flops: 8
CE signal <ceg_net1376>, number of controlling flip flops: 1
CE signal <ceg_net1159>, number of controlling flip flops: 8
CE signal <ceg_net1380>, number of controlling flip flops: 9
CE signal <ceg_net1462>, number of controlling flip flops: 8
CE signal <ceg_net1507>, number of controlling flip flops: 13
CE signal <ceg_net61>, number of controlling flip flops: 4
CE signal <ceg_net63>, number of controlling flip flops: 1
CE signal <ceg_net1548>, number of controlling flip flops: 4
CE signal <ceg_net1419>, number of controlling flip flops: 6
CE signal <ceg_net721>, number of controlling flip flops: 1
CE signal <ceg_net729>, number of controlling flip flops: 1
CE signal <ceg_net734>, number of controlling flip flops: 1
CE signal <ceg_net739>, number of controlling flip flops: 1
CE signal <ceg_net744>, number of controlling flip flops: 1
CE signal <ceg_net749>, number of controlling flip flops: 1
CE signal <ceg_net754>, number of controlling flip flops: 2
CE signal <ceg_net764>, number of controlling flip flops: 1
CE signal <ceg_net769>, number of controlling flip flops: 1
CE signal <ceg_net774>, number of controlling flip flops: 1
CE signal <ceg_net779>, number of controlling flip flops: 1
CE signal <ceg_net784>, number of controlling flip flops: 1
CE signal <ceg_net789>, number of controlling flip flops: 1
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 1
Total number of FFs with set/reset signals: 80
SR signal <reset>, number of controlling flip flops: 80
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                          FFs        ADDs        LUTs      RAMs DSP/MULTs
---------------------------------------         ---        ----        ----      ---- ---------
one_wire_data_ctrl:one_wire_data_ctrl        96(96)        0(0)    179(179)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

 Clock     Flip-Flops   Memory Ports    Multipliers
 -----     ----------   ------------    -----------
   clk             96              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T120F324
project : One_wire
project-xml : /home/tejas/Downloads/efinity/2023.2/project/One_wire/One_wire.xml
root : one_wire_data_ctrl
I,include : /home/tejas/Downloads/efinity/2023.2/project/One_wire
I,include : /home/tejas/Downloads/efinity/2023.2/project/One_wire/ip/one_wire_fifo
I,include : ip/one_wire_fifo
output-dir : /home/tejas/Downloads/efinity/2023.2/project/One_wire/outflow
work-dir : /home/tejas/Downloads/efinity/2023.2/project/One_wire/work_syn
write-efx-verilog : /home/tejas/Downloads/efinity/2023.2/project/One_wire/outflow/One_wire.map.v
binary-db : /home/tejas/Downloads/efinity/2023.2/project/One_wire/outflow/One_wire.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	11
OUTPUT PORTS    : 	112

EFX_LUT4        : 	179
   1-2  Inputs  : 	41
   3    Inputs  : 	41
   4    Inputs  : 	97
EFX_FF          : 	96
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 7s
Elapsed synthesis time : 7s
