Welcome to Xilinx CORE Generator.
Help system initialized.
Opening project file
/home/mcattin/projects/ddr3_ctrl_core/hdl/pfc/ip_cores/coregen.cgp.
Project, 'coregen', initialised from file
'/home/mcattin/projects/ddr3_ctrl_core/hdl/pfc/ip_cores/coregen.cgp'.
Recustomize and Generate (Under Original Project Settings)Customizing IP...
Finished Customizing.
Generating metadata file...
Finished generating metadata file.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/ddr_controller_bank5_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Launching readme viewer...
Launched readme viewer.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
Closed project file.
Opening project file
/home/mcattin/projects/GN4124_core/hdl/pfc/ip_cores/coregen.cgp.
Project, 'coregen', initialised from file
'/home/mcattin/projects/GN4124_core/hdl/pfc/ip_cores/coregen.cgp'.
Recustomize and Generate (Under Current Project Settings)Applying current project options...
Finished applying current project options.
Customizing IP...
Release 12.2 - Xilinx CORE Generator IP GUI Launcher M.63c (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Initializing IP model...
Finished initialising IP model.
Cancelled Customization.
Regenerate (Under Current Project Settings)Applying current project options...
Finished applying current project options.
Initializing IP model...
Finished initialising IP model.
Generating IP...
WARNING:sim:89 - A core named <fifo_32x512> already exists in the output
   directory. Output products for this core may be overwritten.
Initializing IP model...
Finished initialising IP model.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Design Summary
Generating Implementation files.
Generating ISE symbol file...
Generating NGC file.
Finished Generation Stage.
Generating IP instantiation template...
Generating the VHDL instantiation template.
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Wrote file for project 'coregen'.
Regenerate (Under Current Project Settings)Applying current project options...
Finished applying current project options.
Initializing IP model...
Finished initialising IP model.
Generating IP...
WARNING:sim:89 - A core named <fifo_64x512> already exists in the output
   directory. Output products for this core may be overwritten.
Initializing IP model...
Finished initialising IP model.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating ISE symbol file...
Generating NGC file.
Finished Generation Stage.
Generating IP instantiation template...
Generating the VHDL instantiation template.
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
Regenerate (Under Current Project Settings)Applying current project options...
Finished applying current project options.
Initializing IP model...
WARNING:sim:602 - The parameter 'Coe_File' is disabled and can't be set to any
   other value than 'no_coe_file_loaded'. Its value will be reset from
   './ram_2048x32_init.coe' to its last valid value 'no_coe_file_loaded'.
WARNING:sim:192 - Xco Parameter changed from (Coe_File,./ram_2048x32_init.coe)
   to (Coe_File,no_coe_file_loaded) during Recustomization.
Finished initialising IP model.
Generating IP...
WARNING:sim:89 - A core named <ram_2048x32> already exists in the output
   directory. Output products for this core may be overwritten.
Initializing IP model...
Finished initialising IP model.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating ISE symbol file...
Generating NGC file.
Finished Generation Stage.
Generating IP instantiation template...
Generating the VHDL instantiation template.
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
Closed project file.
