7a5ad9b4b98c ("phy: cadence: Sierra: Update single link PCIe register configuration")
fa10517211f7 ("phy: cadence: Sierra: Add PHY PCS common register configurations")
8c95e1722689 ("phy: cadence: Sierra: Rename some regmap variables to be in sync with Sierra documentation")
078e9e92119a ("phy: cadence: Sierra: Prepare driver to add support for multilink configurations")
28081b72859f ("phy: cadence: Sierra: Model PLL_CMNLC and PLL_CMNLC1 as clocks (mux clocks)")
29c2d02adbc8 ("phy: cadence: Sierra: Add missing clk_disable_unprepare() in .remove callback")
a0c30cd783b9 ("phy: cadence: Sierra: Add array of input clocks in "struct cdns_sierra_phy"")
1d5f40e021f3 ("phy: cadence: Sierra: Move all reset_control_get*() to a separate function")
7e016cbc526d ("phy: cadence: Sierra: Move all clk_get_*() to a separate function")
3cfb0e8e4162 ("phy: cadence: Sierra: Constify static structs")
80f96fb186a3 ("phy: cadence: Sierra: remove redundant initialization of pointer regmap")
6825cfc94825 ("phy: cadence: Sierra: Set cmn_refclk_dig_div/cmn_refclk1_dig_div frequency to 25MHz")
adc4bd6f6545 ("phy: cadence: Sierra: Check for PLL lock during PHY power on")
871002d78881 ("phy: cadence: Sierra: Configure both lane cdb and common cdb registers for external SSC")
aead5fd6026d ("phy: cadence: Sierra: Modify register macro names to be in sync with Sierra user guide")
cedcc2e2ea39 ("phy: cadence: Sierra: Make cdns_sierra_phy_init() as phy_ops")
367da978713b ("phy: cadence: Sierra: Add support for SERDES_16G used in J721E SoC")
380f57083c12 ("phy: cadence: Sierra: Use "regmap" for read and write to Sierra registers")
372428db44cf ("phy: cadence: Sierra: Make "phy_clk" and "sierra_apb" optional resources")
44d30d622821 ("phy: cadence: Add driver for Sierra PHY")
