PPC MP+PPO822
"Fre LwSyncdWW Rfe DpCtrldW PosWR DpAddrdR PosRR"
Cycle=Rfe DpCtrldW PosWR DpAddrdR PosRR Fre LwSyncdWW
Relax=
Safe=Rfe Fre PosWR PosRR LwSyncdWW DpAddrdR DpCtrldW
Prefetch=1:x=T
Com=Rf Fr
Orig=Fre LwSyncdWW Rfe DpCtrldW PosWR DpAddrdR PosRR
{
0:r2=x; 0:r4=y;
1:r2=y; 1:r4=z; 1:r8=x;
}
 P0           | P1            ;
 li r1,1      | lwz r1,0(r2)  ;
 stw r1,0(r2) | cmpw r1,r1    ;
 lwsync       | beq  LC00     ;
 li r3,1      | LC00:         ;
 stw r3,0(r4) | li r3,1       ;
              | stw r3,0(r4)  ;
              | lwz r5,0(r4)  ;
              | xor r6,r5,r5  ;
              | lwzx r7,r6,r8 ;
              | lwz r9,0(r8)  ;
exists
(1:r1=1 /\ 1:r9=0)
