{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 10:47:15 2007 " "Info: Processing started: Thu May 03 10:47:15 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[1\] register regn:U_A\|Q\[0\] register flipflop:U_Overflow\|Q 276.4 MHz 3.618 ns Internal " "Info: Clock \"KEY\[1\]\" has Internal fmax of 276.4 MHz between source register \"regn:U_A\|Q\[0\]\" and destination register \"flipflop:U_Overflow\|Q\" (period= 3.618 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.404 ns + Longest register register " "Info: + Longest register to register delay is 3.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regn:U_A\|Q\[0\] 1 REG LCFF_X4_Y14_N23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y14_N23; Fanout = 10; REG Node = 'regn:U_A\|Q\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn:U_A|Q[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.150 ns) 0.472 ns fa:bit1\|co~18 2 COMB LCCOMB_X4_Y14_N6 1 " "Info: 2: + IC(0.322 ns) + CELL(0.150 ns) = 0.472 ns; Loc. = LCCOMB_X4_Y14_N6; Fanout = 1; COMB Node = 'fa:bit1\|co~18'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { regn:U_A|Q[0] fa:bit1|co~18 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 0.879 ns fa:bit1\|co~19 3 COMB LCCOMB_X4_Y14_N28 2 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 0.879 ns; Loc. = LCCOMB_X4_Y14_N28; Fanout = 2; COMB Node = 'fa:bit1\|co~19'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { fa:bit1|co~18 fa:bit1|co~19 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 1.284 ns fa:bit2\|co~14 4 COMB LCCOMB_X4_Y14_N12 2 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 1.284 ns; Loc. = LCCOMB_X4_Y14_N12; Fanout = 2; COMB Node = 'fa:bit2\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { fa:bit1|co~19 fa:bit2|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.692 ns fa:bit3\|co~14 5 COMB LCCOMB_X4_Y14_N0 2 " "Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 1.692 ns; Loc. = LCCOMB_X4_Y14_N0; Fanout = 2; COMB Node = 'fa:bit3\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { fa:bit2|co~14 fa:bit3|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 2.101 ns fa:bit4\|co~14 6 COMB LCCOMB_X4_Y14_N10 2 " "Info: 6: + IC(0.259 ns) + CELL(0.150 ns) = 2.101 ns; Loc. = LCCOMB_X4_Y14_N10; Fanout = 2; COMB Node = 'fa:bit4\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { fa:bit3|co~14 fa:bit4|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.508 ns fa:bit5\|co~14 7 COMB LCCOMB_X4_Y14_N2 2 " "Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 2.508 ns; Loc. = LCCOMB_X4_Y14_N2; Fanout = 2; COMB Node = 'fa:bit5\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { fa:bit4|co~14 fa:bit5|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 2.914 ns fa:bit6\|co~14 8 COMB LCCOMB_X4_Y14_N26 2 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 2.914 ns; Loc. = LCCOMB_X4_Y14_N26; Fanout = 2; COMB Node = 'fa:bit6\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { fa:bit5|co~14 fa:bit6|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 3.320 ns Overflow~1 9 COMB LCCOMB_X4_Y14_N8 1 " "Info: 9: + IC(0.256 ns) + CELL(0.150 ns) = 3.320 ns; Loc. = LCCOMB_X4_Y14_N8; Fanout = 1; COMB Node = 'Overflow~1'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { fa:bit6|co~14 Overflow~1 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.404 ns flipflop:U_Overflow\|Q 10 REG LCFF_X4_Y14_N9 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 3.404 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'flipflop:U_Overflow\|Q'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Overflow~1 flipflop:U_Overflow|Q } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.284 ns ( 37.72 % ) " "Info: Total cell delay = 1.284 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 62.28 % ) " "Info: Total interconnect delay = 2.120 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.404 ns" { regn:U_A|Q[0] fa:bit1|co~18 fa:bit1|co~19 fa:bit2|co~14 fa:bit3|co~14 fa:bit4|co~14 fa:bit5|co~14 fa:bit6|co~14 Overflow~1 flipflop:U_Overflow|Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.404 ns" { regn:U_A|Q[0] fa:bit1|co~18 fa:bit1|co~19 fa:bit2|co~14 fa:bit3|co~14 fa:bit4|co~14 fa:bit5|co~14 fa:bit6|co~14 Overflow~1 flipflop:U_Overflow|Q } { 0.000ns 0.322ns 0.257ns 0.255ns 0.258ns 0.259ns 0.257ns 0.256ns 0.256ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.600 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.600 ns flipflop:U_Overflow\|Q 4 REG LCFF_X4_Y14_N9 1 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 2.600 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'flipflop:U_Overflow\|Q'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { KEY[1]~clkctrl flipflop:U_Overflow|Q } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.00 % ) " "Info: Total cell delay = 1.534 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.066 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } { 0.000ns 0.000ns 0.041ns 0.000ns 1.025ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.600 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[1\]\" to source register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.600 ns regn:U_A\|Q\[0\] 4 REG LCFF_X4_Y14_N23 10 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 2.600 ns; Loc. = LCFF_X4_Y14_N23; Fanout = 10; REG Node = 'regn:U_A\|Q\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { KEY[1]~clkctrl regn:U_A|Q[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.00 % ) " "Info: Total cell delay = 1.534 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.066 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[0] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.025ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } { 0.000ns 0.000ns 0.041ns 0.000ns 1.025ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[0] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.025ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 113 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.404 ns" { regn:U_A|Q[0] fa:bit1|co~18 fa:bit1|co~19 fa:bit2|co~14 fa:bit3|co~14 fa:bit4|co~14 fa:bit5|co~14 fa:bit6|co~14 Overflow~1 flipflop:U_Overflow|Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.404 ns" { regn:U_A|Q[0] fa:bit1|co~18 fa:bit1|co~19 fa:bit2|co~14 fa:bit3|co~14 fa:bit4|co~14 fa:bit5|co~14 fa:bit6|co~14 Overflow~1 flipflop:U_Overflow|Q } { 0.000ns 0.322ns 0.257ns 0.255ns 0.258ns 0.259ns 0.257ns 0.256ns 0.256ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } { 0.000ns 0.000ns 0.041ns 0.000ns 1.025ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[0] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.025ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "flipflop:U_Overflow\|Q SW\[16\] KEY\[1\] 6.745 ns register " "Info: tsu for register \"flipflop:U_Overflow\|Q\" (data pin = \"SW\[16\]\", clock pin = \"KEY\[1\]\") is 6.745 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.381 ns + Longest pin register " "Info: + Longest pin to register delay is 9.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 15; PIN Node = 'SW\[16\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.159 ns) + CELL(0.438 ns) 6.449 ns fa:bit1\|co~18 2 COMB LCCOMB_X4_Y14_N6 1 " "Info: 2: + IC(5.159 ns) + CELL(0.438 ns) = 6.449 ns; Loc. = LCCOMB_X4_Y14_N6; Fanout = 1; COMB Node = 'fa:bit1\|co~18'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.597 ns" { SW[16] fa:bit1|co~18 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 6.856 ns fa:bit1\|co~19 3 COMB LCCOMB_X4_Y14_N28 2 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 6.856 ns; Loc. = LCCOMB_X4_Y14_N28; Fanout = 2; COMB Node = 'fa:bit1\|co~19'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { fa:bit1|co~18 fa:bit1|co~19 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 7.261 ns fa:bit2\|co~14 4 COMB LCCOMB_X4_Y14_N12 2 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 7.261 ns; Loc. = LCCOMB_X4_Y14_N12; Fanout = 2; COMB Node = 'fa:bit2\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { fa:bit1|co~19 fa:bit2|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 7.669 ns fa:bit3\|co~14 5 COMB LCCOMB_X4_Y14_N0 2 " "Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 7.669 ns; Loc. = LCCOMB_X4_Y14_N0; Fanout = 2; COMB Node = 'fa:bit3\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { fa:bit2|co~14 fa:bit3|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 8.078 ns fa:bit4\|co~14 6 COMB LCCOMB_X4_Y14_N10 2 " "Info: 6: + IC(0.259 ns) + CELL(0.150 ns) = 8.078 ns; Loc. = LCCOMB_X4_Y14_N10; Fanout = 2; COMB Node = 'fa:bit4\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { fa:bit3|co~14 fa:bit4|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 8.485 ns fa:bit5\|co~14 7 COMB LCCOMB_X4_Y14_N2 2 " "Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 8.485 ns; Loc. = LCCOMB_X4_Y14_N2; Fanout = 2; COMB Node = 'fa:bit5\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { fa:bit4|co~14 fa:bit5|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 8.891 ns fa:bit6\|co~14 8 COMB LCCOMB_X4_Y14_N26 2 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 8.891 ns; Loc. = LCCOMB_X4_Y14_N26; Fanout = 2; COMB Node = 'fa:bit6\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { fa:bit5|co~14 fa:bit6|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 9.297 ns Overflow~1 9 COMB LCCOMB_X4_Y14_N8 1 " "Info: 9: + IC(0.256 ns) + CELL(0.150 ns) = 9.297 ns; Loc. = LCCOMB_X4_Y14_N8; Fanout = 1; COMB Node = 'Overflow~1'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { fa:bit6|co~14 Overflow~1 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.381 ns flipflop:U_Overflow\|Q 10 REG LCFF_X4_Y14_N9 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 9.381 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'flipflop:U_Overflow\|Q'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Overflow~1 flipflop:U_Overflow|Q } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.424 ns ( 25.84 % ) " "Info: Total cell delay = 2.424 ns ( 25.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.957 ns ( 74.16 % ) " "Info: Total interconnect delay = 6.957 ns ( 74.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.381 ns" { SW[16] fa:bit1|co~18 fa:bit1|co~19 fa:bit2|co~14 fa:bit3|co~14 fa:bit4|co~14 fa:bit5|co~14 fa:bit6|co~14 Overflow~1 flipflop:U_Overflow|Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.381 ns" { SW[16] SW[16]~combout fa:bit1|co~18 fa:bit1|co~19 fa:bit2|co~14 fa:bit3|co~14 fa:bit4|co~14 fa:bit5|co~14 fa:bit6|co~14 Overflow~1 flipflop:U_Overflow|Q } { 0.000ns 0.000ns 5.159ns 0.257ns 0.255ns 0.258ns 0.259ns 0.257ns 0.256ns 0.256ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 113 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.600 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.600 ns flipflop:U_Overflow\|Q 4 REG LCFF_X4_Y14_N9 1 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 2.600 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'flipflop:U_Overflow\|Q'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { KEY[1]~clkctrl flipflop:U_Overflow|Q } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.00 % ) " "Info: Total cell delay = 1.534 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.066 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } { 0.000ns 0.000ns 0.041ns 0.000ns 1.025ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.381 ns" { SW[16] fa:bit1|co~18 fa:bit1|co~19 fa:bit2|co~14 fa:bit3|co~14 fa:bit4|co~14 fa:bit5|co~14 fa:bit6|co~14 Overflow~1 flipflop:U_Overflow|Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.381 ns" { SW[16] SW[16]~combout fa:bit1|co~18 fa:bit1|co~19 fa:bit2|co~14 fa:bit3|co~14 fa:bit4|co~14 fa:bit5|co~14 fa:bit6|co~14 Overflow~1 flipflop:U_Overflow|Q } { 0.000ns 0.000ns 5.159ns 0.257ns 0.255ns 0.258ns 0.259ns 0.257ns 0.256ns 0.256ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl flipflop:U_Overflow|Q } { 0.000ns 0.000ns 0.041ns 0.000ns 1.025ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[1\] LEDR\[7\] regn:U_A\|Q\[0\] 14.203 ns register " "Info: tco from clock \"KEY\[1\]\" to destination pin \"LEDR\[7\]\" through register \"regn:U_A\|Q\[0\]\" is 14.203 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.600 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to source register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.600 ns regn:U_A\|Q\[0\] 4 REG LCFF_X4_Y14_N23 10 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 2.600 ns; Loc. = LCFF_X4_Y14_N23; Fanout = 10; REG Node = 'regn:U_A\|Q\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { KEY[1]~clkctrl regn:U_A|Q[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.00 % ) " "Info: Total cell delay = 1.534 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.066 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[0] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.025ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.353 ns + Longest register pin " "Info: + Longest register to pin delay is 11.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regn:U_A\|Q\[0\] 1 REG LCFF_X4_Y14_N23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y14_N23; Fanout = 10; REG Node = 'regn:U_A\|Q\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn:U_A|Q[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.150 ns) 0.472 ns fa:bit1\|co~18 2 COMB LCCOMB_X4_Y14_N6 1 " "Info: 2: + IC(0.322 ns) + CELL(0.150 ns) = 0.472 ns; Loc. = LCCOMB_X4_Y14_N6; Fanout = 1; COMB Node = 'fa:bit1\|co~18'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { regn:U_A|Q[0] fa:bit1|co~18 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 0.879 ns fa:bit1\|co~19 3 COMB LCCOMB_X4_Y14_N28 2 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 0.879 ns; Loc. = LCCOMB_X4_Y14_N28; Fanout = 2; COMB Node = 'fa:bit1\|co~19'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { fa:bit1|co~18 fa:bit1|co~19 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 1.284 ns fa:bit2\|co~14 4 COMB LCCOMB_X4_Y14_N12 2 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 1.284 ns; Loc. = LCCOMB_X4_Y14_N12; Fanout = 2; COMB Node = 'fa:bit2\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { fa:bit1|co~19 fa:bit2|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.692 ns fa:bit3\|co~14 5 COMB LCCOMB_X4_Y14_N0 2 " "Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 1.692 ns; Loc. = LCCOMB_X4_Y14_N0; Fanout = 2; COMB Node = 'fa:bit3\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { fa:bit2|co~14 fa:bit3|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 2.101 ns fa:bit4\|co~14 6 COMB LCCOMB_X4_Y14_N10 2 " "Info: 6: + IC(0.259 ns) + CELL(0.150 ns) = 2.101 ns; Loc. = LCCOMB_X4_Y14_N10; Fanout = 2; COMB Node = 'fa:bit4\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { fa:bit3|co~14 fa:bit4|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.508 ns fa:bit5\|co~14 7 COMB LCCOMB_X4_Y14_N2 2 " "Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 2.508 ns; Loc. = LCCOMB_X4_Y14_N2; Fanout = 2; COMB Node = 'fa:bit5\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { fa:bit4|co~14 fa:bit5|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 2.914 ns fa:bit6\|co~14 8 COMB LCCOMB_X4_Y14_N26 2 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 2.914 ns; Loc. = LCCOMB_X4_Y14_N26; Fanout = 2; COMB Node = 'fa:bit6\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { fa:bit5|co~14 fa:bit6|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 3.318 ns fa:bit7\|s~18 9 COMB LCCOMB_X4_Y14_N30 2 " "Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 3.318 ns; Loc. = LCCOMB_X4_Y14_N30; Fanout = 2; COMB Node = 'fa:bit7\|s~18'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { fa:bit6|co~14 fa:bit7|s~18 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.237 ns) + CELL(2.798 ns) 11.353 ns LEDR\[7\] 10 PIN PIN_AC21 0 " "Info: 10: + IC(5.237 ns) + CELL(2.798 ns) = 11.353 ns; Loc. = PIN_AC21; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.035 ns" { fa:bit7|s~18 LEDR[7] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.998 ns ( 35.22 % ) " "Info: Total cell delay = 3.998 ns ( 35.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.355 ns ( 64.78 % ) " "Info: Total interconnect delay = 7.355 ns ( 64.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "11.353 ns" { regn:U_A|Q[0] fa:bit1|co~18 fa:bit1|co~19 fa:bit2|co~14 fa:bit3|co~14 fa:bit4|co~14 fa:bit5|co~14 fa:bit6|co~14 fa:bit7|s~18 LEDR[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "11.353 ns" { regn:U_A|Q[0] fa:bit1|co~18 fa:bit1|co~19 fa:bit2|co~14 fa:bit3|co~14 fa:bit4|co~14 fa:bit5|co~14 fa:bit6|co~14 fa:bit7|s~18 LEDR[7] } { 0.000ns 0.322ns 0.257ns 0.255ns 0.258ns 0.259ns 0.257ns 0.256ns 0.254ns 5.237ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[0] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.025ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "11.353 ns" { regn:U_A|Q[0] fa:bit1|co~18 fa:bit1|co~19 fa:bit2|co~14 fa:bit3|co~14 fa:bit4|co~14 fa:bit5|co~14 fa:bit6|co~14 fa:bit7|s~18 LEDR[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "11.353 ns" { regn:U_A|Q[0] fa:bit1|co~18 fa:bit1|co~19 fa:bit2|co~14 fa:bit3|co~14 fa:bit4|co~14 fa:bit5|co~14 fa:bit6|co~14 fa:bit7|s~18 LEDR[7] } { 0.000ns 0.322ns 0.257ns 0.255ns 0.258ns 0.259ns 0.257ns 0.256ns 0.254ns 5.237ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[16\] LEDR\[7\] 17.330 ns Longest " "Info: Longest tpd from source pin \"SW\[16\]\" to destination pin \"LEDR\[7\]\" is 17.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 15; PIN Node = 'SW\[16\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.159 ns) + CELL(0.438 ns) 6.449 ns fa:bit1\|co~18 2 COMB LCCOMB_X4_Y14_N6 1 " "Info: 2: + IC(5.159 ns) + CELL(0.438 ns) = 6.449 ns; Loc. = LCCOMB_X4_Y14_N6; Fanout = 1; COMB Node = 'fa:bit1\|co~18'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.597 ns" { SW[16] fa:bit1|co~18 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 6.856 ns fa:bit1\|co~19 3 COMB LCCOMB_X4_Y14_N28 2 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 6.856 ns; Loc. = LCCOMB_X4_Y14_N28; Fanout = 2; COMB Node = 'fa:bit1\|co~19'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { fa:bit1|co~18 fa:bit1|co~19 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 7.261 ns fa:bit2\|co~14 4 COMB LCCOMB_X4_Y14_N12 2 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 7.261 ns; Loc. = LCCOMB_X4_Y14_N12; Fanout = 2; COMB Node = 'fa:bit2\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { fa:bit1|co~19 fa:bit2|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 7.669 ns fa:bit3\|co~14 5 COMB LCCOMB_X4_Y14_N0 2 " "Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 7.669 ns; Loc. = LCCOMB_X4_Y14_N0; Fanout = 2; COMB Node = 'fa:bit3\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { fa:bit2|co~14 fa:bit3|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 8.078 ns fa:bit4\|co~14 6 COMB LCCOMB_X4_Y14_N10 2 " "Info: 6: + IC(0.259 ns) + CELL(0.150 ns) = 8.078 ns; Loc. = LCCOMB_X4_Y14_N10; Fanout = 2; COMB Node = 'fa:bit4\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { fa:bit3|co~14 fa:bit4|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 8.485 ns fa:bit5\|co~14 7 COMB LCCOMB_X4_Y14_N2 2 " "Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 8.485 ns; Loc. = LCCOMB_X4_Y14_N2; Fanout = 2; COMB Node = 'fa:bit5\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { fa:bit4|co~14 fa:bit5|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 8.891 ns fa:bit6\|co~14 8 COMB LCCOMB_X4_Y14_N26 2 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 8.891 ns; Loc. = LCCOMB_X4_Y14_N26; Fanout = 2; COMB Node = 'fa:bit6\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { fa:bit5|co~14 fa:bit6|co~14 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 9.295 ns fa:bit7\|s~18 9 COMB LCCOMB_X4_Y14_N30 2 " "Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 9.295 ns; Loc. = LCCOMB_X4_Y14_N30; Fanout = 2; COMB Node = 'fa:bit7\|s~18'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { fa:bit6|co~14 fa:bit7|s~18 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.237 ns) + CELL(2.798 ns) 17.330 ns LEDR\[7\] 10 PIN PIN_AC21 0 " "Info: 10: + IC(5.237 ns) + CELL(2.798 ns) = 17.330 ns; Loc. = PIN_AC21; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.035 ns" { fa:bit7|s~18 LEDR[7] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.138 ns ( 29.65 % ) " "Info: Total cell delay = 5.138 ns ( 29.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.192 ns ( 70.35 % ) " "Info: Total interconnect delay = 12.192 ns ( 70.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "17.330 ns" { SW[16] fa:bit1|co~18 fa:bit1|co~19 fa:bit2|co~14 fa:bit3|co~14 fa:bit4|co~14 fa:bit5|co~14 fa:bit6|co~14 fa:bit7|s~18 LEDR[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "17.330 ns" { SW[16] SW[16]~combout fa:bit1|co~18 fa:bit1|co~19 fa:bit2|co~14 fa:bit3|co~14 fa:bit4|co~14 fa:bit5|co~14 fa:bit6|co~14 fa:bit7|s~18 LEDR[7] } { 0.000ns 0.000ns 5.159ns 0.257ns 0.255ns 0.258ns 0.259ns 0.257ns 0.256ns 0.254ns 5.237ns } { 0.000ns 0.852ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "regn:U_A\|Q\[4\] SW\[12\] KEY\[1\] 0.606 ns register " "Info: th for register \"regn:U_A\|Q\[4\]\" (data pin = \"SW\[12\]\", clock pin = \"KEY\[1\]\") is 0.606 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.600 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.600 ns regn:U_A\|Q\[4\] 4 REG LCFF_X4_Y14_N11 9 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 2.600 ns; Loc. = LCFF_X4_Y14_N11; Fanout = 9; REG Node = 'regn:U_A\|Q\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { KEY[1]~clkctrl regn:U_A|Q[4] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.00 % ) " "Info: Total cell delay = 1.534 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.066 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[4] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.025ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.260 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[12\] 1 PIN PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; PIN Node = 'SW\[12\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.366 ns) 2.260 ns regn:U_A\|Q\[4\] 2 REG LCFF_X4_Y14_N11 9 " "Info: 2: + IC(0.895 ns) + CELL(0.366 ns) = 2.260 ns; Loc. = LCFF_X4_Y14_N11; Fanout = 9; REG Node = 'regn:U_A\|Q\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { SW[12] regn:U_A|Q[4] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part2.VHDL/part2.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 60.40 % ) " "Info: Total cell delay = 1.365 ns ( 60.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.895 ns ( 39.60 % ) " "Info: Total interconnect delay = 0.895 ns ( 39.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.260 ns" { SW[12] regn:U_A|Q[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.260 ns" { SW[12] SW[12]~combout regn:U_A|Q[4] } { 0.000ns 0.000ns 0.895ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[4] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.025ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.260 ns" { SW[12] regn:U_A|Q[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.260 ns" { SW[12] SW[12]~combout regn:U_A|Q[4] } { 0.000ns 0.000ns 0.895ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 10:47:16 2007 " "Info: Processing ended: Thu May 03 10:47:16 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
