# m-n-Multiplier
m*n multiplier using Booth algorithm.
 max 32-bits
 
- using RT level component (Verilog gates).
- test benches
