<def f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='49' ll='239'/>
<size>16</size>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='47'>/// Scheduling dependency. This represents one direction of an edge in the
  /// scheduling DAG.</doc>
<mbr r='llvm::SDep::Dep' o='0' t='PointerIntPair&lt;llvm::SUnit *, 2, llvm::SDep::Kind&gt;'/>
<mbr r='llvm::SDep::Contents' o='64' t='union (anonymous union at /root/cheri/llvm-project/llvm/include/llvm/CodeGen/ScheduleDAG.h:83:5)'/>
<mbr r='llvm::SDep::Latency' o='96' t='unsigned int'/>
<fun r='_ZN4llvm4SDepC1Ev'/>
<fun r='_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj'/>
<fun r='_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE'/>
<fun r='_ZNK4llvm4SDep8overlapsERKS0_'/>
<fun r='_ZNK4llvm4SDepeqERKS0_'/>
<fun r='_ZNK4llvm4SDepneERKS0_'/>
<fun r='_ZNK4llvm4SDep10getLatencyEv'/>
<fun r='_ZN4llvm4SDep10setLatencyEj'/>
<fun r='_ZNK4llvm4SDep8getSUnitEv'/>
<fun r='_ZN4llvm4SDep8setSUnitEPNS_5SUnitE'/>
<fun r='_ZNK4llvm4SDep7getKindEv'/>
<fun r='_ZNK4llvm4SDep6isCtrlEv'/>
<fun r='_ZNK4llvm4SDep14isNormalMemoryEv'/>
<fun r='_ZNK4llvm4SDep9isBarrierEv'/>
<fun r='_ZNK4llvm4SDep23isNormalMemoryOrBarrierEv'/>
<fun r='_ZNK4llvm4SDep11isMustAliasEv'/>
<fun r='_ZNK4llvm4SDep6isWeakEv'/>
<fun r='_ZNK4llvm4SDep12isArtificialEv'/>
<fun r='_ZNK4llvm4SDep9isClusterEv'/>
<fun r='_ZNK4llvm4SDep16isAssignedRegDepEv'/>
<fun r='_ZNK4llvm4SDep6getRegEv'/>
<fun r='_ZN4llvm4SDep6setRegEj'/>
<fun r='_ZNK4llvm4SDep4dumpEPKNS_18TargetRegisterInfoE'/>
<fun r='_ZNK4llvm4SDep8overlapsERKS0_'/>
<fun r='_ZNK4llvm4SDep8getSUnitEv'/>
<fun r='_ZN4llvm4SDep8setSUnitEPNS_5SUnitE'/>
<fun r='_ZNK4llvm4SDep7getKindEv'/>
