// Seed: 487997117
module module_0 (
    input  wor   id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wire  id_3
);
  reg id_5;
  assign id_3 = 1;
  assign id_5 = 1;
  assign id_3 = id_2;
  wand id_6, id_7, id_8;
  initial id_5 <= 1;
  id_9 :
  assert property (@(posedge 1) 1)
  else;
  supply0 id_10;
  assign id_7 = id_9;
  assign id_8 = id_0;
  for (id_11 = 1; id_10 <-> id_9; id_8 = id_11) begin
    supply1 id_12 = 1;
  end
endmodule
module module_1 (
    output supply1 id_0
    , id_6,
    input supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    input tri0 id_4
);
  wire id_7;
  assign id_7 = id_7;
  assign id_6 = 1;
  module_0(
      id_3, id_1, id_4, id_0
  );
  assign id_6 = id_4 ^ 1;
  assign id_0 = 1'b0;
endmodule
