<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FreeNOS: lib/libarch/intel/IntelMP.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">FreeNOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_13895465283c43eed28fe5a799a5e070.html">libarch</a></li><li class="navelem"><a class="el" href="dir_284674cbefddc6e2ad20546d594f15d7.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">IntelMP.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="IntelMP_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015 Niek Linnenbank</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This program is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * it under the terms of the GNU General Public License as published by</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * This program is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * GNU General Public License for more details.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * You should have received a copy of the GNU General Public License</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * along with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;FreeNOS/System.h&gt;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="Log_8h.html">Log.h</a>&gt;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IntelConstant_8h.html">IntelConstant.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IntelMP_8h.html">IntelMP.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IntelBoot_8h.html">IntelBoot.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="classIntelMP.html#a6da3a65b392594eccdd2cdfc82611f4f">   24</a></span>&#160;<a class="code" href="classIntelMP.html#a6da3a65b392594eccdd2cdfc82611f4f">IntelMP::IntelMP</a>()</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    : <a class="code" href="classCoreManager.html">CoreManager</a>()</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;{</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    <a class="code" href="structSystemInformation.html">SystemInformation</a> info;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <a class="code" href="classIntelMP.html#a0433b5e3171ed5e19bbdf019be89dc73">m_bios</a>.<a class="code" href="classIO.html#a802a5b95b84e1877e08acc525568c4d3">map</a>(<a class="code" href="classIntelMP.html#af9a0a4d2ede46cd97a4be452221d4604">MPAreaAddr</a>, <a class="code" href="classIntelMP.html#acb9fb850ecfd7b7ebb4970fd55cb4bb4">MPAreaSize</a>);</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    <a class="code" href="classIntelMP.html#a06c1cf62e495b3516448e3f46c073001">m_lastMemory</a>.<a class="code" href="classIO.html#a802a5b95b84e1877e08acc525568c4d3">map</a>(info.<a class="code" href="structSystemInformation.html#a1f17f2ef5099991e26ca0836aafa97a0">memorySize</a> - <a class="code" href="group__libstd.html#ga40b8bbfc5e01793d035503272a7a8c4a">MegaByte</a>(1), <a class="code" href="group__libstd.html#ga40b8bbfc5e01793d035503272a7a8c4a">MegaByte</a>(1));</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    <a class="code" href="classIntelMP.html#a112942d1f8383bcea4c8e260bec669d9">m_apic</a>.<a class="code" href="classIntelAPIC.html#a9e44668f7a1a53562a3559d9dddea66c">getIO</a>().<a class="code" href="classIO.html#a802a5b95b84e1877e08acc525568c4d3">map</a>(<a class="code" href="classIntelAPIC.html#aaae8f794b0a18d6f07c22d7a8d1437ca">IntelAPIC::IOBase</a>, <a class="code" href="group__libarch__arm.html#ga519adc2af3ba06a8f0548b6690050a89">PAGESIZE</a>);</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;}</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classIntelMP.html#a6160c150670b671a0a5450ccf5af96a3">   35</a></span>&#160;<a class="code" href="structIntelMP_1_1MPConfig.html">IntelMP::MPConfig</a> * <a class="code" href="classIntelMP.html#a6160c150670b671a0a5450ccf5af96a3">IntelMP::scanMemory</a>(<a class="code" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a> addr)</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;{</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <a class="code" href="structIntelMP_1_1MPFloat.html">MPFloat</a> *mpf;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="comment">// Look for the Multiprocessor configuration</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="group__libstd.html#ga91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> i = 0; i &lt; <a class="code" href="classIntelMP.html#acb9fb850ecfd7b7ebb4970fd55cb4bb4">MPAreaSize</a> - <span class="keyword">sizeof</span>(<a class="code" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a>); i += <span class="keyword">sizeof</span>(<a class="code" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a>))</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        mpf = (<a class="code" href="structIntelMP_1_1MPFloat.html">MPFloat</a> *)(addr + i);</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        <span class="keywordflow">if</span> (mpf-&gt;<a class="code" href="structIntelMP_1_1MPFloat.html#a6851ce88e9b39bb04c9e8025ef7d6cc5">signature</a> == <a class="code" href="classIntelMP.html#a5621f31f135ed5aa15146959b1d0892e">MPFloatSignature</a>)</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;            <span class="keywordflow">return</span> (<a class="code" href="structIntelMP_1_1MPConfig.html">MPConfig</a> *) (mpf-&gt;<a class="code" href="structIntelMP_1_1MPFloat.html#ab225b16515a41b05642708887dd1fd06">configAddr</a> - <a class="code" href="classIntelMP.html#af9a0a4d2ede46cd97a4be452221d4604">MPAreaAddr</a> + addr);</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    }</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__libstd.html#gac328e551bde3d39b6d7b8cc9e048d941">ZERO</a>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;}</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classIntelMP.html#ac6aaee2844855b6964a24afe8a1daf4e">   50</a></span>&#160;<a class="code" href="classCoreManager.html#af88fd17eb7e8d64fe8a87ba96ec5311c">IntelMP::Result</a> <a class="code" href="classIntelMP.html#ac6aaee2844855b6964a24afe8a1daf4e">IntelMP::discover</a>()</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <a class="code" href="structIntelMP_1_1MPConfig.html">MPConfig</a> *mpc = 0;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <a class="code" href="structIntelMP_1_1MPEntry.html">MPEntry</a> *entry;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="comment">// Clear previous discoveries</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <a class="code" href="classCoreManager.html#add53a3165cfb21739f742baec1c15b52">m_cores</a>.<a class="code" href="classList.html#a6d5ac6e974aceab64e378d6c636a547a">clear</a>();</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="comment">// Try to find MPTable in the BIOS memory.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    mpc = <a class="code" href="classIntelMP.html#a6160c150670b671a0a5450ccf5af96a3">scanMemory</a>(<a class="code" href="classIntelMP.html#a0433b5e3171ed5e19bbdf019be89dc73">m_bios</a>.<a class="code" href="classIO.html#aa7928b1d2869033b7686e80f34d55bd5">getBase</a>());</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">// Retry in the last 1MB of physical memory if not found.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">if</span> (!mpc)</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        mpc = <a class="code" href="classIntelMP.html#a6160c150670b671a0a5450ccf5af96a3">scanMemory</a>(<a class="code" href="classIntelMP.html#a06c1cf62e495b3516448e3f46c073001">m_lastMemory</a>.<a class="code" href="classIO.html#aa7928b1d2869033b7686e80f34d55bd5">getBase</a>());</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <span class="keywordflow">if</span> (!mpc)</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;            <a class="code" href="group__libstd.html#ga435175024ad996b2a45d734fa9eea0e3">ERROR</a>(<span class="stringliteral">&quot;MP header not found&quot;</span>);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classCoreManager.html#af88fd17eb7e8d64fe8a87ba96ec5311ca1ca2f8944b7cb8717aab7869c7840ae2">NotFound</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        }</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    }</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="comment">// Found config</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="group__libstd.html#gaecc1f7a8a2493b9e021e5bff76a00a5b">DEBUG</a>(<span class="stringliteral">&quot;MP header found at &quot;</span> &lt;&lt; (<span class="keywordtype">void</span> *) mpc);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="group__libstd.html#gaecc1f7a8a2493b9e021e5bff76a00a5b">DEBUG</a>(<span class="stringliteral">&quot;Local APIC at &quot;</span> &lt;&lt; (<span class="keywordtype">void</span> *) mpc-&gt;apicAddr);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    entry = (<a class="code" href="structIntelMP_1_1MPEntry.html">MPEntry</a> *)(mpc + 1);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">// Search for multiprocessor entries</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="group__libstd.html#ga91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> i = 0; i &lt; mpc-&gt;count; i++)</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        entry = <a class="code" href="classIntelMP.html#a3d44b1d163f985152fa27011f066c149">parseEntry</a>(entry);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classCoreManager.html#af88fd17eb7e8d64fe8a87ba96ec5311cabfeb2de2f362f48de4a31396faf8ba57">Success</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classIntelMP.html#a81a1d25fd46d291f6fc0404e3973a733">   84</a></span>&#160;<a class="code" href="classCoreManager.html#af88fd17eb7e8d64fe8a87ba96ec5311c">IntelMP::Result</a> <a class="code" href="classIntelMP.html#a81a1d25fd46d291f6fc0404e3973a733">IntelMP::boot</a>(<a class="code" href="structCoreInfo.html">CoreInfo</a> *info)</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <a class="code" href="group__libstd.html#gaecc1f7a8a2493b9e021e5bff76a00a5b">DEBUG</a>(<span class="stringliteral">&quot;booting core&quot;</span> &lt;&lt; info-&gt;<a class="code" href="structCoreInfo.html#a57d25c32bbe951776ef1e0c319cf77ad">coreId</a> &lt;&lt; <span class="stringliteral">&quot; at &quot;</span> &lt;&lt;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            (<span class="keywordtype">void</span> *) info-&gt;<a class="code" href="structCoreInfo.html#a785d7a727ea7be35204110a1982aa939">memory</a>.<a class="code" href="structMemory_1_1Range.html#a66d9e1d60d6fb021a934f9e1471074a3">phys</a> &lt;&lt; <span class="stringliteral">&quot; with kernel: &quot;</span> &lt;&lt; info-&gt;<a class="code" href="structCoreInfo.html#aed3b6533a338521f3afa01acaff8f15e">kernelCommand</a>);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="comment">// Copy 16-bit realmode startup code</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="group__kernelapi.html#ga5be322040426be788bdc19a6ecf801a3">VMCopy</a>(<a class="code" href="group__kernelapi.html#ga6233123742aa307f2a5ce737acca67f0">SELF</a>, <a class="code" href="classAPI.html#ab458849e76e7c6f5b1788ffe74c6e0a8a981806f5c24e288326c36a390e471f86">API::Write</a>, (<a class="code" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a>) <a class="code" href="group__libarch__intel.html#ga4bbb46d485d82ab6400588424e97dad6">bootEntry16</a>, <a class="code" href="classIntelMP.html#aea26ef60817471af6738c26cc39b84c3">MPEntryAddr</a>, <a class="code" href="group__libarch__arm.html#ga519adc2af3ba06a8f0548b6690050a89">PAGESIZE</a>);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="comment">// Copy the CoreInfo structure</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="group__kernelapi.html#ga5be322040426be788bdc19a6ecf801a3">VMCopy</a>(<a class="code" href="group__kernelapi.html#ga6233123742aa307f2a5ce737acca67f0">SELF</a>, <a class="code" href="classAPI.html#ab458849e76e7c6f5b1788ffe74c6e0a8a981806f5c24e288326c36a390e471f86">API::Write</a>, (<a class="code" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a>) info, <a class="code" href="classIntelMP.html#ae57d86907972cefb1bc413fe6bdeb882">MPInfoAddr</a>, <span class="keyword">sizeof</span>(*info));</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="comment">// Send inter-processor-interrupt to wakeup the processor</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classIntelMP.html#a112942d1f8383bcea4c8e260bec669d9">m_apic</a>.<a class="code" href="classIntelAPIC.html#a79a225e1015c71bb0f197e1f7858f7b9">sendStartupIPI</a>(info-&gt;coreId, <a class="code" href="classIntelMP.html#aea26ef60817471af6738c26cc39b84c3">MPEntryAddr</a>) != <a class="code" href="classIntController.html#afde0dcd0aa641b0f70d321c27f50bccca0672510558f5c0ce79979cbda0bac343">IntController::Success</a>)</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classCoreManager.html#af88fd17eb7e8d64fe8a87ba96ec5311ca2b27cc7c925e022eb5f3aa7907aff576">IOError</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="comment">// Wait until the core raises the &#39;booted&#39; flag in CoreInfo</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">while</span> (1)</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <a class="code" href="structCoreInfo.html">CoreInfo</a> check;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <a class="code" href="group__kernelapi.html#ga5be322040426be788bdc19a6ecf801a3">VMCopy</a>(<a class="code" href="group__kernelapi.html#ga6233123742aa307f2a5ce737acca67f0">SELF</a>, <a class="code" href="classAPI.html#ab458849e76e7c6f5b1788ffe74c6e0a8a67497437968f3b4197b1aa301fcbd65c">API::Read</a>, (<a class="code" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a>) &amp;check, <a class="code" href="classIntelMP.html#ae57d86907972cefb1bc413fe6bdeb882">MPInfoAddr</a>, <span class="keyword">sizeof</span>(check));</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">if</span> (check.booted)</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    }</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classCoreManager.html#af88fd17eb7e8d64fe8a87ba96ec5311cabfeb2de2f362f48de4a31396faf8ba57">Success</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;}</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classIntelMP.html#a3d44b1d163f985152fa27011f066c149">  112</a></span>&#160;<a class="code" href="structIntelMP_1_1MPEntry.html">IntelMP::MPEntry</a> * <a class="code" href="classIntelMP.html#a3d44b1d163f985152fa27011f066c149">IntelMP::parseEntry</a>(<a class="code" href="structIntelMP_1_1MPEntry.html">IntelMP::MPEntry</a> *entry)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;{</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">if</span> (entry-&gt;<a class="code" href="structIntelMP_1_1MPEntry.html#a8456d1a4aee35f8269ba02e7fef9274d">type</a> == <a class="code" href="classIntelMP.html#a6e06ac8572266c94550a6939580d6038">MPEntryProc</a>)</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <a class="code" href="classCoreManager.html#add53a3165cfb21739f742baec1c15b52">m_cores</a>.<a class="code" href="classList.html#a1d98fead7daa6f5e58416552bad82941">append</a>(entry-&gt;<a class="code" href="structIntelMP_1_1MPEntry.html#ac21e6e2985e5d714334debd3bedd838f">apicId</a>);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <span class="keywordflow">return</span> entry + 1;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="structIntelMP_1_1MPEntry.html">MPEntry</a> *) (((<a class="code" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a>)(entry)) + 8);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;}</div><div class="ttc" id="classIntelAPIC_html_aaae8f794b0a18d6f07c22d7a8d1437ca"><div class="ttname"><a href="classIntelAPIC.html#aaae8f794b0a18d6f07c22d7a8d1437ca">IntelAPIC::IOBase</a></div><div class="ttdeci">static const uint IOBase</div><div class="ttdoc">APIC memory mapped I/O register base offset (physical address). </div><div class="ttdef"><b>Definition:</b> <a href="IntelAPIC_8h_source.html#l00052">IntelAPIC.h:52</a></div></div>
<div class="ttc" id="classList_html_a6d5ac6e974aceab64e378d6c636a547a"><div class="ttname"><a href="classList.html#a6d5ac6e974aceab64e378d6c636a547a">List::clear</a></div><div class="ttdeci">virtual void clear()</div><div class="ttdoc">Clears the entire List. </div><div class="ttdef"><b>Definition:</b> <a href="List_8h_source.html#l00239">List.h:239</a></div></div>
<div class="ttc" id="group__libstd_html_ga91ad9478d81a7aaf2593e8d9c3d06a14"><div class="ttname"><a href="group__libstd.html#ga91ad9478d81a7aaf2593e8d9c3d06a14">uint</a></div><div class="ttdeci">unsigned int uint</div><div class="ttdoc">Unsigned integer number. </div><div class="ttdef"><b>Definition:</b> <a href="Types_8h_source.html#l00044">Types.h:44</a></div></div>
<div class="ttc" id="classIntelMP_html_a6da3a65b392594eccdd2cdfc82611f4f"><div class="ttname"><a href="classIntelMP.html#a6da3a65b392594eccdd2cdfc82611f4f">IntelMP::IntelMP</a></div><div class="ttdeci">IntelMP()</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8cpp_source.html#l00024">IntelMP.cpp:24</a></div></div>
<div class="ttc" id="classCoreManager_html_af88fd17eb7e8d64fe8a87ba96ec5311cabfeb2de2f362f48de4a31396faf8ba57"><div class="ttname"><a href="classCoreManager.html#af88fd17eb7e8d64fe8a87ba96ec5311cabfeb2de2f362f48de4a31396faf8ba57">CoreManager::Success</a></div><div class="ttdef"><b>Definition:</b> <a href="CoreManager_8h_source.html#l00047">CoreManager.h:47</a></div></div>
<div class="ttc" id="classAPI_html_ab458849e76e7c6f5b1788ffe74c6e0a8a981806f5c24e288326c36a390e471f86"><div class="ttname"><a href="classAPI.html#ab458849e76e7c6f5b1788ffe74c6e0a8a981806f5c24e288326c36a390e471f86">API::Write</a></div><div class="ttdef"><b>Definition:</b> <a href="API_8h_source.html#l00095">API.h:95</a></div></div>
<div class="ttc" id="classIntelAPIC_html_a9e44668f7a1a53562a3559d9dddea66c"><div class="ttname"><a href="classIntelAPIC.html#a9e44668f7a1a53562a3559d9dddea66c">IntelAPIC::getIO</a></div><div class="ttdeci">IntelIO &amp; getIO()</div><div class="ttdoc">Get I/O object. </div><div class="ttdef"><b>Definition:</b> <a href="IntelAPIC_8cpp_source.html#l00044">IntelAPIC.cpp:44</a></div></div>
<div class="ttc" id="structCoreInfo_html_a57d25c32bbe951776ef1e0c319cf77ad"><div class="ttname"><a href="structCoreInfo.html#a57d25c32bbe951776ef1e0c319cf77ad">CoreInfo::coreId</a></div><div class="ttdeci">uint coreId</div><div class="ttdoc">Core identifier. </div><div class="ttdef"><b>Definition:</b> <a href="CoreInfo_8h_source.html#l00066">CoreInfo.h:66</a></div></div>
<div class="ttc" id="classIntelMP_html_a0433b5e3171ed5e19bbdf019be89dc73"><div class="ttname"><a href="classIntelMP.html#a0433b5e3171ed5e19bbdf019be89dc73">IntelMP::m_bios</a></div><div class="ttdeci">IntelIO m_bios</div><div class="ttdoc">I/O instance for BIOS memory. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00183">IntelMP.h:183</a></div></div>
<div class="ttc" id="group__libstd_html_ga153192b394630b5bbd32e3a430673674"><div class="ttname"><a href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a></div><div class="ttdeci">unsigned long Address</div><div class="ttdoc">A memory address. </div><div class="ttdef"><b>Definition:</b> <a href="Types_8h_source.html#l00131">Types.h:131</a></div></div>
<div class="ttc" id="group__libstd_html_ga40b8bbfc5e01793d035503272a7a8c4a"><div class="ttname"><a href="group__libstd.html#ga40b8bbfc5e01793d035503272a7a8c4a">MegaByte</a></div><div class="ttdeci">#define MegaByte(v)</div><div class="ttdoc">Convert megabytes to bytes. </div><div class="ttdef"><b>Definition:</b> <a href="Macros_8h_source.html#l00057">Macros.h:57</a></div></div>
<div class="ttc" id="classIntelMP_html_a3d44b1d163f985152fa27011f066c149"><div class="ttname"><a href="classIntelMP.html#a3d44b1d163f985152fa27011f066c149">IntelMP::parseEntry</a></div><div class="ttdeci">MPEntry * parseEntry(MPEntry *entry)</div><div class="ttdoc">Parse Multiprocessor Config entry. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8cpp_source.html#l00112">IntelMP.cpp:112</a></div></div>
<div class="ttc" id="classList_html_a1d98fead7daa6f5e58416552bad82941"><div class="ttname"><a href="classList.html#a1d98fead7daa6f5e58416552bad82941">List::append</a></div><div class="ttdeci">void append(T t)</div><div class="ttdoc">Insert an item at the end of the list. </div><div class="ttdef"><b>Definition:</b> <a href="List_8h_source.html#l00140">List.h:140</a></div></div>
<div class="ttc" id="classIntelMP_html_aea26ef60817471af6738c26cc39b84c3"><div class="ttname"><a href="classIntelMP.html#aea26ef60817471af6738c26cc39b84c3">IntelMP::MPEntryAddr</a></div><div class="ttdeci">static const Address MPEntryAddr</div><div class="ttdoc">Physical memory address at which cores start (bootEntry16). </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00081">IntelMP.h:81</a></div></div>
<div class="ttc" id="structIntelMP_1_1MPFloat_html"><div class="ttname"><a href="structIntelMP_1_1MPFloat.html">IntelMP::MPFloat</a></div><div class="ttdoc">Multiprocessor Floating Structure. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00095">IntelMP.h:95</a></div></div>
<div class="ttc" id="classIntelAPIC_html_a79a225e1015c71bb0f197e1f7858f7b9"><div class="ttname"><a href="classIntelAPIC.html#a79a225e1015c71bb0f197e1f7858f7b9">IntelAPIC::sendStartupIPI</a></div><div class="ttdeci">IntController::Result sendStartupIPI(uint cpuId, Address addr)</div><div class="ttdoc">Send startup Intercore-Processor-Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="IntelAPIC_8cpp_source.html#l00181">IntelAPIC.cpp:181</a></div></div>
<div class="ttc" id="classAPI_html_ab458849e76e7c6f5b1788ffe74c6e0a8a67497437968f3b4197b1aa301fcbd65c"><div class="ttname"><a href="classAPI.html#ab458849e76e7c6f5b1788ffe74c6e0a8a67497437968f3b4197b1aa301fcbd65c">API::Read</a></div><div class="ttdef"><b>Definition:</b> <a href="API_8h_source.html#l00094">API.h:94</a></div></div>
<div class="ttc" id="group__libstd_html_ga435175024ad996b2a45d734fa9eea0e3"><div class="ttname"><a href="group__libstd.html#ga435175024ad996b2a45d734fa9eea0e3">ERROR</a></div><div class="ttdeci">#define ERROR(msg)</div><div class="ttdoc">Output an error message. </div><div class="ttdef"><b>Definition:</b> <a href="Log_8h_source.html#l00058">Log.h:58</a></div></div>
<div class="ttc" id="classIO_html_a802a5b95b84e1877e08acc525568c4d3"><div class="ttname"><a href="classIO.html#a802a5b95b84e1877e08acc525568c4d3">IO::map</a></div><div class="ttdeci">Result map(Address phys, Size size=4096, Memory::Access access=Memory::Readable|Memory::Writable|Memory::User)</div><div class="ttdoc">Map I/O address space. </div><div class="ttdef"><b>Definition:</b> <a href="IO_8cpp_source.html#l00038">IO.cpp:38</a></div></div>
<div class="ttc" id="classIntelMP_html_a5621f31f135ed5aa15146959b1d0892e"><div class="ttname"><a href="classIntelMP.html#a5621f31f135ed5aa15146959b1d0892e">IntelMP::MPFloatSignature</a></div><div class="ttdeci">static const uint MPFloatSignature</div><div class="ttdoc">Multiprocessor Floating Structure Signature. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00075">IntelMP.h:75</a></div></div>
<div class="ttc" id="Log_8h_html"><div class="ttname"><a href="Log_8h.html">Log.h</a></div></div>
<div class="ttc" id="structCoreInfo_html_aed3b6533a338521f3afa01acaff8f15e"><div class="ttname"><a href="structCoreInfo.html#aed3b6533a338521f3afa01acaff8f15e">CoreInfo::kernelCommand</a></div><div class="ttdeci">char kernelCommand[KERNEL_PATHLEN]</div><div class="ttdoc">Kernel command. </div><div class="ttdef"><b>Definition:</b> <a href="CoreInfo_8h_source.html#l00078">CoreInfo.h:78</a></div></div>
<div class="ttc" id="structSystemInformation_html"><div class="ttname"><a href="structSystemInformation.html">SystemInformation</a></div><div class="ttdoc">System information structure. </div><div class="ttdef"><b>Definition:</b> <a href="SystemInfo_8h_source.html#l00077">SystemInfo.h:77</a></div></div>
<div class="ttc" id="group__kernelapi_html_ga5be322040426be788bdc19a6ecf801a3"><div class="ttname"><a href="group__kernelapi.html#ga5be322040426be788bdc19a6ecf801a3">VMCopy</a></div><div class="ttdeci">API::Result VMCopy(ProcessID proc, API::Operation how, Address ours, Address theirs, Size sz)</div><div class="ttdoc">Prototype for user applications. </div><div class="ttdef"><b>Definition:</b> <a href="VMCopy_8h_source.html#l00042">VMCopy.h:42</a></div></div>
<div class="ttc" id="structIntelMP_1_1MPFloat_html_a6851ce88e9b39bb04c9e8025ef7d6cc5"><div class="ttname"><a href="structIntelMP_1_1MPFloat.html#a6851ce88e9b39bb04c9e8025ef7d6cc5">IntelMP::MPFloat::signature</a></div><div class="ttdeci">unsigned long signature</div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00097">IntelMP.h:97</a></div></div>
<div class="ttc" id="classIntelMP_html_a6160c150670b671a0a5450ccf5af96a3"><div class="ttname"><a href="classIntelMP.html#a6160c150670b671a0a5450ccf5af96a3">IntelMP::scanMemory</a></div><div class="ttdeci">MPConfig * scanMemory(Address addr)</div><div class="ttdoc">Scan memory for a Multiprocessor Config structure. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8cpp_source.html#l00035">IntelMP.cpp:35</a></div></div>
<div class="ttc" id="IntelMP_8h_html"><div class="ttname"><a href="IntelMP_8h.html">IntelMP.h</a></div></div>
<div class="ttc" id="classCoreManager_html_af88fd17eb7e8d64fe8a87ba96ec5311ca2b27cc7c925e022eb5f3aa7907aff576"><div class="ttname"><a href="classCoreManager.html#af88fd17eb7e8d64fe8a87ba96ec5311ca2b27cc7c925e022eb5f3aa7907aff576">CoreManager::IOError</a></div><div class="ttdef"><b>Definition:</b> <a href="CoreManager_8h_source.html#l00048">CoreManager.h:48</a></div></div>
<div class="ttc" id="structIntelMP_1_1MPFloat_html_ab225b16515a41b05642708887dd1fd06"><div class="ttname"><a href="structIntelMP_1_1MPFloat.html#ab225b16515a41b05642708887dd1fd06">IntelMP::MPFloat::configAddr</a></div><div class="ttdeci">unsigned long configAddr</div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00098">IntelMP.h:98</a></div></div>
<div class="ttc" id="structCoreInfo_html"><div class="ttname"><a href="structCoreInfo.html">CoreInfo</a></div><div class="ttdoc">Per-Core information structure. </div><div class="ttdef"><b>Definition:</b> <a href="CoreInfo_8h_source.html#l00060">CoreInfo.h:60</a></div></div>
<div class="ttc" id="group__kernelapi_html_ga6233123742aa307f2a5ce737acca67f0"><div class="ttname"><a href="group__kernelapi.html#ga6233123742aa307f2a5ce737acca67f0">SELF</a></div><div class="ttdeci">#define SELF</div><div class="ttdef"><b>Definition:</b> <a href="ProcessID_8h_source.html#l00035">ProcessID.h:35</a></div></div>
<div class="ttc" id="classIntelMP_html_af9a0a4d2ede46cd97a4be452221d4604"><div class="ttname"><a href="classIntelMP.html#af9a0a4d2ede46cd97a4be452221d4604">IntelMP::MPAreaAddr</a></div><div class="ttdeci">static const Address MPAreaAddr</div><div class="ttdoc">BIOS memory area to search for MP tables. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00087">IntelMP.h:87</a></div></div>
<div class="ttc" id="classCoreManager_html_af88fd17eb7e8d64fe8a87ba96ec5311c"><div class="ttname"><a href="classCoreManager.html#af88fd17eb7e8d64fe8a87ba96ec5311c">CoreManager::Result</a></div><div class="ttdeci">Result</div><div class="ttdoc">Result codes. </div><div class="ttdef"><b>Definition:</b> <a href="CoreManager_8h_source.html#l00045">CoreManager.h:45</a></div></div>
<div class="ttc" id="classCoreManager_html_af88fd17eb7e8d64fe8a87ba96ec5311ca1ca2f8944b7cb8717aab7869c7840ae2"><div class="ttname"><a href="classCoreManager.html#af88fd17eb7e8d64fe8a87ba96ec5311ca1ca2f8944b7cb8717aab7869c7840ae2">CoreManager::NotFound</a></div><div class="ttdef"><b>Definition:</b> <a href="CoreManager_8h_source.html#l00049">CoreManager.h:49</a></div></div>
<div class="ttc" id="classIntController_html_afde0dcd0aa641b0f70d321c27f50bccca0672510558f5c0ce79979cbda0bac343"><div class="ttname"><a href="classIntController.html#afde0dcd0aa641b0f70d321c27f50bccca0672510558f5c0ce79979cbda0bac343">IntController::Success</a></div><div class="ttdef"><b>Definition:</b> <a href="IntController_8h_source.html#l00047">IntController.h:47</a></div></div>
<div class="ttc" id="structIntelMP_1_1MPConfig_html"><div class="ttname"><a href="structIntelMP_1_1MPConfig.html">IntelMP::MPConfig</a></div><div class="ttdoc">Multiprocessor Configuration Structure. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00110">IntelMP.h:110</a></div></div>
<div class="ttc" id="group__libstd_html_gac328e551bde3d39b6d7b8cc9e048d941"><div class="ttname"><a href="group__libstd.html#gac328e551bde3d39b6d7b8cc9e048d941">ZERO</a></div><div class="ttdeci">#define ZERO</div><div class="ttdoc">Zero value. </div><div class="ttdef"><b>Definition:</b> <a href="Macros_8h_source.html#l00043">Macros.h:43</a></div></div>
<div class="ttc" id="structIntelMP_1_1MPEntry_html"><div class="ttname"><a href="structIntelMP_1_1MPEntry.html">IntelMP::MPEntry</a></div><div class="ttdoc">Multiprocessor Configuration Entry. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00129">IntelMP.h:129</a></div></div>
<div class="ttc" id="classIntelMP_html_ac6aaee2844855b6964a24afe8a1daf4e"><div class="ttname"><a href="classIntelMP.html#ac6aaee2844855b6964a24afe8a1daf4e">IntelMP::discover</a></div><div class="ttdeci">virtual Result discover()</div><div class="ttdoc">Discover processors. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8cpp_source.html#l00050">IntelMP.cpp:50</a></div></div>
<div class="ttc" id="IntelBoot_8h_html"><div class="ttname"><a href="IntelBoot_8h.html">IntelBoot.h</a></div></div>
<div class="ttc" id="structSystemInformation_html_a1f17f2ef5099991e26ca0836aafa97a0"><div class="ttname"><a href="structSystemInformation.html#a1f17f2ef5099991e26ca0836aafa97a0">SystemInformation::memorySize</a></div><div class="ttdeci">Size memorySize</div><div class="ttdoc">Total and available memory in bytes. </div><div class="ttdef"><b>Definition:</b> <a href="SystemInfo_8h_source.html#l00094">SystemInfo.h:94</a></div></div>
<div class="ttc" id="classCoreManager_html_add53a3165cfb21739f742baec1c15b52"><div class="ttname"><a href="classCoreManager.html#add53a3165cfb21739f742baec1c15b52">CoreManager::m_cores</a></div><div class="ttdeci">List&lt; uint &gt; m_cores</div><div class="ttdoc">List of core ids found. </div><div class="ttdef"><b>Definition:</b> <a href="CoreManager_8h_source.html#l00083">CoreManager.h:83</a></div></div>
<div class="ttc" id="classIntelMP_html_a81a1d25fd46d291f6fc0404e3973a733"><div class="ttname"><a href="classIntelMP.html#a81a1d25fd46d291f6fc0404e3973a733">IntelMP::boot</a></div><div class="ttdeci">virtual Result boot(CoreInfo *info)</div><div class="ttdoc">Boot a processor. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8cpp_source.html#l00084">IntelMP.cpp:84</a></div></div>
<div class="ttc" id="structMemory_1_1Range_html_a66d9e1d60d6fb021a934f9e1471074a3"><div class="ttname"><a href="structMemory_1_1Range.html#a66d9e1d60d6fb021a934f9e1471074a3">Memory::Range::phys</a></div><div class="ttdeci">Address phys</div><div class="ttdoc">Physical address. </div><div class="ttdef"><b>Definition:</b> <a href="Memory_8h_source.html#l00057">Memory.h:57</a></div></div>
<div class="ttc" id="classIO_html_aa7928b1d2869033b7686e80f34d55bd5"><div class="ttname"><a href="classIO.html#aa7928b1d2869033b7686e80f34d55bd5">IO::getBase</a></div><div class="ttdeci">uint getBase() const</div><div class="ttdoc">Get I/O base offset. </div><div class="ttdef"><b>Definition:</b> <a href="IO_8cpp_source.html#l00028">IO.cpp:28</a></div></div>
<div class="ttc" id="structIntelMP_1_1MPEntry_html_ac21e6e2985e5d714334debd3bedd838f"><div class="ttname"><a href="structIntelMP_1_1MPEntry.html#ac21e6e2985e5d714334debd3bedd838f">IntelMP::MPEntry::apicId</a></div><div class="ttdeci">unsigned char apicId</div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00132">IntelMP.h:132</a></div></div>
<div class="ttc" id="classIntelMP_html_acb9fb850ecfd7b7ebb4970fd55cb4bb4"><div class="ttname"><a href="classIntelMP.html#acb9fb850ecfd7b7ebb4970fd55cb4bb4">IntelMP::MPAreaSize</a></div><div class="ttdeci">static const Size MPAreaSize</div><div class="ttdoc">BIOS memory area size to search for MP tables. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00090">IntelMP.h:90</a></div></div>
<div class="ttc" id="classIntelMP_html_a112942d1f8383bcea4c8e260bec669d9"><div class="ttname"><a href="classIntelMP.html#a112942d1f8383bcea4c8e260bec669d9">IntelMP::m_apic</a></div><div class="ttdeci">IntelAPIC m_apic</div><div class="ttdoc">APIC instance. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00189">IntelMP.h:189</a></div></div>
<div class="ttc" id="group__libstd_html_gaecc1f7a8a2493b9e021e5bff76a00a5b"><div class="ttname"><a href="group__libstd.html#gaecc1f7a8a2493b9e021e5bff76a00a5b">DEBUG</a></div><div class="ttdeci">#define DEBUG(msg)</div><div class="ttdoc">Output a debug message to standard output. </div><div class="ttdef"><b>Definition:</b> <a href="Log_8h_source.html#l00086">Log.h:86</a></div></div>
<div class="ttc" id="classIntelMP_html_ae57d86907972cefb1bc413fe6bdeb882"><div class="ttname"><a href="classIntelMP.html#ae57d86907972cefb1bc413fe6bdeb882">IntelMP::MPInfoAddr</a></div><div class="ttdeci">static const Address MPInfoAddr</div><div class="ttdoc">Physical memory address for the CoreInfo structure. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00084">IntelMP.h:84</a></div></div>
<div class="ttc" id="group__libarch__intel_html_ga4bbb46d485d82ab6400588424e97dad6"><div class="ttname"><a href="group__libarch__intel.html#ga4bbb46d485d82ab6400588424e97dad6">bootEntry16</a></div><div class="ttdeci">C void bootEntry16()</div><div class="ttdoc">Entry point in 16-bit real mode. </div></div>
<div class="ttc" id="group__libarch__arm_html_ga519adc2af3ba06a8f0548b6690050a89"><div class="ttname"><a href="group__libarch__arm.html#ga519adc2af3ba06a8f0548b6690050a89">PAGESIZE</a></div><div class="ttdeci">#define PAGESIZE</div><div class="ttdoc">ARM uses 4K pages. </div><div class="ttdef"><b>Definition:</b> <a href="ARMConstant_8h_source.html#l00100">ARMConstant.h:100</a></div></div>
<div class="ttc" id="classIntelMP_html_a6e06ac8572266c94550a6939580d6038"><div class="ttname"><a href="classIntelMP.html#a6e06ac8572266c94550a6939580d6038">IntelMP::MPEntryProc</a></div><div class="ttdeci">static const uint MPEntryProc</div><div class="ttdoc">Multiprocessor Configuration Type ID for processors. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00078">IntelMP.h:78</a></div></div>
<div class="ttc" id="structIntelMP_1_1MPEntry_html_a8456d1a4aee35f8269ba02e7fef9274d"><div class="ttname"><a href="structIntelMP_1_1MPEntry.html#a8456d1a4aee35f8269ba02e7fef9274d">IntelMP::MPEntry::type</a></div><div class="ttdeci">unsigned char type</div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00131">IntelMP.h:131</a></div></div>
<div class="ttc" id="classIntelMP_html_a06c1cf62e495b3516448e3f46c073001"><div class="ttname"><a href="classIntelMP.html#a06c1cf62e495b3516448e3f46c073001">IntelMP::m_lastMemory</a></div><div class="ttdeci">IntelIO m_lastMemory</div><div class="ttdoc">I/O instance for the last 1MB of physical memory. </div><div class="ttdef"><b>Definition:</b> <a href="IntelMP_8h_source.html#l00186">IntelMP.h:186</a></div></div>
<div class="ttc" id="classCoreManager_html"><div class="ttname"><a href="classCoreManager.html">CoreManager</a></div><div class="ttdoc">Generic Core Manager. </div><div class="ttdef"><b>Definition:</b> <a href="CoreManager_8h_source.html#l00036">CoreManager.h:36</a></div></div>
<div class="ttc" id="IntelConstant_8h_html"><div class="ttname"><a href="IntelConstant_8h.html">IntelConstant.h</a></div></div>
<div class="ttc" id="structCoreInfo_html_a785d7a727ea7be35204110a1982aa939"><div class="ttname"><a href="structCoreInfo.html#a785d7a727ea7be35204110a1982aa939">CoreInfo::memory</a></div><div class="ttdeci">Memory::Range memory</div><div class="ttdoc">Defines the physical memory available to the core. </div><div class="ttdef"><b>Definition:</b> <a href="CoreInfo_8h_source.html#l00069">CoreInfo.h:69</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
