<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail_because: 
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v</a>
defines: 
time_elapsed: 1.136s
ram usage: 39032 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp5q_zwde7/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:7</a>: No timescale set for &#34;lfsr&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:7</a>: Compile module &#34;work@lfsr&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:7</a>: Top level module &#34;work@lfsr&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp5q_zwde7/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_lfsr
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp5q_zwde7/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp5q_zwde7/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@lfsr)
 |vpiName:work@lfsr
 |uhdmallPackages:
 \_package: builtin, parent:work@lfsr
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@lfsr, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v</a>, line:7, parent:work@lfsr
   |vpiDefName:work@lfsr
   |vpiFullName:work@lfsr
   |vpiProcess:
   \_always: , line:25
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:25
       |vpiCondition:
       \_operation: , line:25
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:25
           |vpiName:clk
           |vpiFullName:work@lfsr.clk
       |vpiStmt:
       \_if_else: , line:26
         |vpiCondition:
         \_ref_obj: (reset), line:26
           |vpiName:reset
           |vpiFullName:work@lfsr.reset
         |vpiStmt:
         \_begin: , line:26
           |vpiFullName:work@lfsr
           |vpiStmt:
           \_assignment: , line:27
             |vpiLhs:
             \_ref_obj: (out), line:27
               |vpiName:out
               |vpiFullName:work@lfsr.out
             |vpiRhs:
             \_constant: , line:27
               |vpiConstType:3
               |vpiDecompile:8&#39;b0
               |vpiSize:8
               |BIN:8&#39;b0
         |vpiElseStmt:
         \_if_stmt: , line:28
           |vpiCondition:
           \_ref_obj: (enable), line:28
             |vpiName:enable
             |vpiFullName:work@lfsr.enable
           |vpiStmt:
           \_begin: , line:28
             |vpiFullName:work@lfsr
             |vpiStmt:
             \_assignment: , line:29
               |vpiLhs:
               \_ref_obj: (out), line:29
                 |vpiName:out
                 |vpiFullName:work@lfsr.out
               |vpiRhs:
               \_operation: , line:29
                 |vpiOpType:33
                 |vpiOperand:
                 \_bit_select: (out), line:29
                   |vpiName:out
                   |vpiIndex:
                   \_constant: , line:29
                     |vpiConstType:7
                     |vpiDecompile:6
                     |vpiSize:32
                     |INT:6
                 |vpiOperand:
                 \_bit_select: (out), line:29
                   |vpiName:out
                   |vpiIndex:
                   \_constant: , line:29
                     |vpiConstType:7
                     |vpiDecompile:5
                     |vpiSize:32
                     |INT:5
                 |vpiOperand:
                 \_bit_select: (out), line:30
                   |vpiName:out
                   |vpiIndex:
                   \_constant: , line:30
                     |vpiConstType:7
                     |vpiDecompile:4
                     |vpiSize:32
                     |INT:4
                 |vpiOperand:
                 \_bit_select: (out), line:30
                   |vpiName:out
                   |vpiIndex:
                   \_constant: , line:30
                     |vpiConstType:7
                     |vpiDecompile:3
                     |vpiSize:32
                     |INT:3
                 |vpiOperand:
                 \_bit_select: (out), line:31
                   |vpiName:out
                   |vpiIndex:
                   \_constant: , line:31
                     |vpiConstType:7
                     |vpiDecompile:2
                     |vpiSize:32
                     |INT:2
                 |vpiOperand:
                 \_bit_select: (out), line:31
                   |vpiName:out
                   |vpiIndex:
                   \_constant: , line:31
                     |vpiConstType:7
                     |vpiDecompile:1
                     |vpiSize:32
                     |INT:1
                 |vpiOperand:
                 \_bit_select: (out), line:32
                   |vpiName:out
                   |vpiIndex:
                   \_constant: , line:32
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
                 |vpiOperand:
                 \_ref_obj: (linear_feedback), line:32
                   |vpiName:linear_feedback
   |vpiPort:
   \_port: (out), line:8
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:19
         |vpiName:out
         |vpiFullName:work@lfsr.out
         |vpiNetType:48
   |vpiPort:
   \_port: (enable), line:9
     |vpiName:enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enable), line:9
         |vpiName:enable
         |vpiFullName:work@lfsr.enable
   |vpiPort:
   \_port: (clk), line:10
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:10
         |vpiName:clk
         |vpiFullName:work@lfsr.clk
   |vpiPort:
   \_port: (reset), line:11
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:11
         |vpiName:reset
         |vpiFullName:work@lfsr.reset
   |vpiContAssign:
   \_cont_assign: , line:23
     |vpiRhs:
     \_operation: , line:23
       |vpiOpType:3
       |vpiOperand:
       \_operation: , line:23
         |vpiOpType:30
         |vpiOperand:
         \_bit_select: (out), line:23
           |vpiName:out
           |vpiFullName:work@lfsr.out
           |vpiIndex:
           \_constant: , line:23
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
         |vpiOperand:
         \_bit_select: (out), line:23
           |vpiName:out
           |vpiFullName:work@lfsr.out
           |vpiIndex:
           \_constant: , line:23
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
     |vpiLhs:
     \_ref_obj: (linear_feedback), line:23
       |vpiName:linear_feedback
       |vpiFullName:work@lfsr.linear_feedback
       |vpiActual:
       \_logic_net: (linear_feedback), line:20
         |vpiName:linear_feedback
         |vpiFullName:work@lfsr.linear_feedback
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (out), line:19
   |vpiNet:
   \_logic_net: (linear_feedback), line:20
   |vpiNet:
   \_logic_net: (enable), line:9
   |vpiNet:
   \_logic_net: (clk), line:10
   |vpiNet:
   \_logic_net: (reset), line:11
 |uhdmtopModules:
 \_module: work@lfsr (work@lfsr), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v</a>, line:7
   |vpiDefName:work@lfsr
   |vpiName:work@lfsr
   |vpiPort:
   \_port: (out), line:8, parent:work@lfsr
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:19, parent:work@lfsr
         |vpiName:out
         |vpiFullName:work@lfsr.out
         |vpiNetType:48
         |vpiRange:
         \_range: , line:19
           |vpiLeftRange:
           \_constant: , line:19
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:19
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (enable), line:9, parent:work@lfsr
     |vpiName:enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enable), line:9, parent:work@lfsr
         |vpiName:enable
         |vpiFullName:work@lfsr.enable
   |vpiPort:
   \_port: (clk), line:10, parent:work@lfsr
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:10, parent:work@lfsr
         |vpiName:clk
         |vpiFullName:work@lfsr.clk
   |vpiPort:
   \_port: (reset), line:11, parent:work@lfsr
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:11, parent:work@lfsr
         |vpiName:reset
         |vpiFullName:work@lfsr.reset
   |vpiNet:
   \_logic_net: (out), line:19, parent:work@lfsr
   |vpiNet:
   \_logic_net: (linear_feedback), line:20, parent:work@lfsr
     |vpiName:linear_feedback
     |vpiFullName:work@lfsr.linear_feedback
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (enable), line:9, parent:work@lfsr
   |vpiNet:
   \_logic_net: (clk), line:10, parent:work@lfsr
   |vpiNet:
   \_logic_net: (reset), line:11, parent:work@lfsr
Object: \work_lfsr of type 3000
Object: \work_lfsr of type 32
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \enable of type 44
Object: \clk of type 44
Object: \reset of type 44
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \linear_feedback of type 36
Object: \enable of type 36
Object: \clk of type 36
Object: \reset of type 36
Object: \work_lfsr of type 32
Object:  of type 8
Object: \linear_feedback of type 608
Object: \linear_feedback of type 36
Object:  of type 39
Object:  of type 39
Object: \out of type 106
Object:  of type 7
Object: \out of type 106
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 23
Object: \reset of type 608
Object:  of type 4
Object:  of type 3
Object: \out of type 608
Object:  of type 7
Object:  of type 22
Object: \enable of type 608
Object:  of type 4
Object:  of type 3
Object: \out of type 608
Object:  of type 39
Object: \out of type 106
Object:  of type 7
Object: \out of type 106
Object:  of type 7
Object: \out of type 106
Object:  of type 7
Object: \out of type 106
Object:  of type 7
Object: \out of type 106
Object:  of type 7
Object: \out of type 106
Object:  of type 7
Object: \out of type 106
Object:  of type 7
Object: \linear_feedback of type 608
Object: \out of type 36
Object: \linear_feedback of type 36
Object: \enable of type 36
Object: \clk of type 36
Object: \reset of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_lfsr&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c62d70] str=&#39;\work_lfsr&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:8</a>.0-8.0&gt; [0x1c62fe0] str=&#39;\out&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:19</a>.0-19.0&gt; [0x1c63360]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:19</a>.0-19.0&gt; [0x1c638c0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:19</a>.0-19.0&gt; [0x1c773d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:9</a>.0-9.0&gt; [0x1c63ac0] str=&#39;\enable&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:10</a>.0-10.0&gt; [0x1c774f0] str=&#39;\clk&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:11</a>.0-11.0&gt; [0x1c77680] str=&#39;\reset&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:20</a>.0-20.0&gt; [0x1c77b20] str=&#39;\linear_feedback&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c77950]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c77810] str=&#39;\linear_feedback&#39;
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c78190]
          AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c790c0]
            AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c782b0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c78440] str=&#39;\out&#39;
                AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c78740]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c78920] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c78b90] str=&#39;\out&#39;
                AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c78cd0]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c78e80] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&gt; [0x1c791e0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&gt; [0x1c794e0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&gt; [0x1c79670] str=&#39;\clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&gt; [0x1c79350]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:26</a>.0-26.0&gt; [0x1c79870]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c79990]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:26</a>.0-26.0&gt; [0x1c79ab0] str=&#39;\reset&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c79cd0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c79df0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7a7f0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:26</a>.0-26.0&gt; [0x1c79f50]
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:27</a>.0-27.0&gt; [0x1c7a0d0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:27</a>.0-27.0&gt; [0x1c7a450] str=&#39;\out&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:27</a>.0-27.0&gt; [0x1c7a950] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7ab20]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7ac40]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7ebd0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:28</a>.0-28.0&gt; [0x1c7ad60]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7ae80]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:28</a>.0-28.0&gt; [0x1c7afa0] str=&#39;\enable&#39;
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7b1a0]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7b2c0] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7eab0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:28</a>.0-28.0&gt; [0x1c7b400]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7b580]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7b960] str=&#39;\out&#39;
                              AST_CONCAT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7bd30]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:32</a>.0-32.0&gt; [0x1c7e920] str=&#39;\linear_feedback&#39;
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:32</a>.0-32.0&gt; [0x1c7e410] str=&#39;\out&#39;
                                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:32</a>.0-32.0&gt; [0x1c7e530]
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:32</a>.0-32.0&gt; [0x1c7e6e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:31</a>.0-31.0&gt; [0x1c7df00] str=&#39;\out&#39;
                                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:31</a>.0-31.0&gt; [0x1c7e020]
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:31</a>.0-31.0&gt; [0x1c7e1d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:31</a>.0-31.0&gt; [0x1c7d9a0] str=&#39;\out&#39;
                                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:31</a>.0-31.0&gt; [0x1c7dac0]
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:31</a>.0-31.0&gt; [0x1c7dc70] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:30</a>.0-30.0&gt; [0x1c7d4b0] str=&#39;\out&#39;
                                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:30</a>.0-30.0&gt; [0x1c7d5d0]
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:30</a>.0-30.0&gt; [0x1c7d760] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:30</a>.0-30.0&gt; [0x1c7cfa0] str=&#39;\out&#39;
                                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:30</a>.0-30.0&gt; [0x1c7d0c0]
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:30</a>.0-30.0&gt; [0x1c7d270] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7ca70] str=&#39;\out&#39;
                                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7cbb0]
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7cd60] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7c060] str=&#39;\out&#39;
                                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7c620]
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7c800] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c62d70] str=&#39;\work_lfsr&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:8</a>.0-8.0&gt; [0x1c62fe0] str=&#39;\out&#39; output reg basic_prep port=1 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:19</a>.0-19.0&gt; [0x1c63360] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:19</a>.0-19.0&gt; [0x1c638c0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:19</a>.0-19.0&gt; [0x1c773d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:9</a>.0-9.0&gt; [0x1c63ac0] str=&#39;\enable&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:10</a>.0-10.0&gt; [0x1c774f0] str=&#39;\clk&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:11</a>.0-11.0&gt; [0x1c77680] str=&#39;\reset&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:20</a>.0-20.0&gt; [0x1c77b20] str=&#39;\linear_feedback&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c77950] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c77810 -&gt; 0x1c77b20] str=&#39;\linear_feedback&#39; basic_prep
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c78190] basic_prep
          AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c790c0] basic_prep
            AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c782b0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c78440 -&gt; 0x1c62fe0] str=&#39;\out&#39; basic_prep
                AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c78740] basic_prep range=[7:7]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c78920] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c78b90 -&gt; 0x1c62fe0] str=&#39;\out&#39; basic_prep
                AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c78cd0] basic_prep range=[3:3]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&gt; [0x1c78e80] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&gt; [0x1c791e0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&gt; [0x1c794e0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&gt; [0x1c79670 -&gt; 0x1c774f0] str=&#39;\clk&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&gt; [0x1c79350] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:26</a>.0-26.0&gt; [0x1c79870] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c79990] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:26</a>.0-26.0&gt; [0x1c79ab0 -&gt; 0x1c77680] str=&#39;\reset&#39; basic_prep
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c79cd0] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c79df0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7a7f0] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:26</a>.0-26.0&gt; [0x1c79f50] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:27</a>.0-27.0&gt; [0x1c7a0d0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:27</a>.0-27.0&gt; [0x1c7a450 -&gt; 0x1c62fe0] str=&#39;\out&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:27</a>.0-27.0&gt; [0x1c7a950] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7ab20] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7ac40] basic_prep
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7ebd0] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:28</a>.0-28.0&gt; [0x1c7ad60] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7ae80] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:28</a>.0-28.0&gt; [0x1c7afa0 -&gt; 0x1c63ac0] str=&#39;\enable&#39; basic_prep
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7b1a0] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7b2c0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c7eab0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:28</a>.0-28.0&gt; [0x1c7b400] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7b580] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7b960 -&gt; 0x1c62fe0] str=&#39;\out&#39; basic_prep
                              AST_CONCAT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7bd30] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:32</a>.0-32.0&gt; [0x1c7e920 -&gt; 0x1c77b20] str=&#39;\linear_feedback&#39; basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:32</a>.0-32.0&gt; [0x1c7e410 -&gt; 0x1c62fe0] str=&#39;\out&#39; basic_prep
                                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:32</a>.0-32.0&gt; [0x1c7e530] basic_prep range=[0:0]
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:32</a>.0-32.0&gt; [0x1c7e6e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:31</a>.0-31.0&gt; [0x1c7df00 -&gt; 0x1c62fe0] str=&#39;\out&#39; basic_prep
                                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:31</a>.0-31.0&gt; [0x1c7e020] basic_prep range=[1:1]
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:31</a>.0-31.0&gt; [0x1c7e1d0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:31</a>.0-31.0&gt; [0x1c7d9a0 -&gt; 0x1c62fe0] str=&#39;\out&#39; basic_prep
                                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:31</a>.0-31.0&gt; [0x1c7dac0] basic_prep range=[2:2]
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:31</a>.0-31.0&gt; [0x1c7dc70] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:30</a>.0-30.0&gt; [0x1c7d4b0 -&gt; 0x1c62fe0] str=&#39;\out&#39; basic_prep
                                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:30</a>.0-30.0&gt; [0x1c7d5d0] basic_prep range=[3:3]
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:30</a>.0-30.0&gt; [0x1c7d760] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:30</a>.0-30.0&gt; [0x1c7cfa0 -&gt; 0x1c62fe0] str=&#39;\out&#39; basic_prep
                                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:30</a>.0-30.0&gt; [0x1c7d0c0] basic_prep range=[4:4]
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:30</a>.0-30.0&gt; [0x1c7d270] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7ca70 -&gt; 0x1c62fe0] str=&#39;\out&#39; basic_prep
                                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7cbb0] basic_prep range=[5:5]
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7cd60] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7c060 -&gt; 0x1c62fe0] str=&#39;\out&#39; basic_prep
                                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7c620] basic_prep range=[6:6]
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:29</a>.0-29.0&gt; [0x1c7c800] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_lfsr

2.2. Analyzing design hierarchy..
Top module:  \work_lfsr
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>$3 in module work_lfsr.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_lfsr.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>$3&#39;.
     1/2: $2\out[7:0]
     2/2: $1\out[7:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_lfsr.\out&#39; using process `\work_lfsr.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>$3&#39;.
  created $dff cell `$procdff$13&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\work_lfsr.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>$3&#39;.
Removing empty process `work_lfsr.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>$3&#39;.
Cleaned up 2 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_lfsr..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_lfsr ===

   Number of wires:                 16
   Number of wire bits:             65
   Number of public wires:           5
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $logic_not                      1
     $mux                            3
     $xor                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_lfsr..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_lfsr&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        &#34;enable&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 10 ]
        },
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 11 ]
        },
        &#34;reset&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 12 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$logic_not$slpp_all/surelog.uhdm:0$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 13 ],
            &#34;Y&#34;: [ 14 ]
          }
        },
        &#34;$procdff$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 11 ],
            &#34;D&#34;: [ 15, 16, 17, 18, 19, 20, 21, 22 ],
            &#34;Q&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ]
          }
        },
        &#34;$procmux$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001000&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 23, 24, 25, 26, 27, 28, 29, 30 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 12 ],
            &#34;Y&#34;: [ 15, 16, 17, 18, 19, 20, 21, 22 ]
          }
        },
        &#34;$procmux$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001000&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
            &#34;B&#34;: [ 14, 2, 3, 4, 5, 6, 7, 8 ],
            &#34;S&#34;: [ 10 ],
            &#34;Y&#34;: [ 31, 32, 33, 34, 35, 36, 37, 38 ]
          }
        },
        &#34;$procmux$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001000&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 31, 32, 33, 34, 35, 36, 37, 38 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 12 ],
            &#34;Y&#34;: [ 23, 24, 25, 26, 27, 28, 29, 30 ]
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$xor&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 9 ],
            &#34;B&#34;: [ 5 ],
            &#34;Y&#34;: [ 13 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\out[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15, 16, 17, 18, 19, 20, 21, 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&#34;
          }
        },
        &#34;$1\\out[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15, 16, 17, 18, 19, 20, 21, 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&#34;
          }
        },
        &#34;$2\\out[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23, 24, 25, 26, 27, 28, 29, 30 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$procmux$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15, 16, 17, 18, 19, 20, 21, 22 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$12_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 31, 32, 33, 34, 35, 36, 37, 38 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$6_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23, 24, 25, 26, 27, 28, 29, 30 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$9_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&#34;
          }
        },
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:10</a>.0-10.0&#34;
          }
        },
        &#34;enable&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:9</a>.0-9.0&#34;
          }
        },
        &#34;linear_feedback&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:20</a>.0-20.0&#34;
          }
        },
        &#34;out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:8</a>.0-8.0&#34;
          }
        },
        &#34;reset&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:11</a>.0-11.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_lfsr&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_lfsr(out, enable, clk, reset);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&#34; *)
  wire [7:0] _00_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&#34; *)
  wire [7:0] _01_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:25</a>.0-25.0&#34; *)
  wire [7:0] _02_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _03_;
  wire [7:0] _04_;
  wire _05_;
  wire [7:0] _06_;
  wire _07_;
  wire [7:0] _08_;
  wire _09_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&#34; *)
  wire _10_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:10</a>.0-10.0&#34; *)
  input clk;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:9</a>.0-9.0&#34; *)
  input enable;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:20</a>.0-20.0&#34; *)
  wire linear_feedback;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:8</a>.0-8.0&#34; *)
  output [7:0] out;
  reg [7:0] out;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:11</a>.0-11.0&#34; *)
  input reset;
  assign _03_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _10_;
  always @(posedge clk)
      out &lt;= _04_;
  assign _04_ = _05_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 8&#39;h00 : _02_;
  assign _06_ = _07_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) { out[6:0], linear_feedback } : out;
  assign _08_ = _09_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 8&#39;hxx : _06_;
  assign _10_ = out[7] ^ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_lfsr.v:23</a>.0-23.0&#34; *) out[3];
  assign linear_feedback = _03_;
  assign _00_ = _01_;
  assign _07_ = enable;
  assign _09_ = reset;
  assign _02_ = _08_;
  assign _05_ = reset;
  assign _01_ = _04_;
endmodule

End of script. Logfile hash: 93cbc0b2f0, CPU: user 0.02s system 0.00s, MEM: 13.40 MB peak
Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x read_uhdm (0 sec), 24% 2x write_verilog (0 sec), ...

</pre>
</body>