<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/tests/generated/ivtest
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/br1029c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br1029c.v</a>
time_elapsed: 0.088s
ram usage: 11072 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/ivtest/ivltests/br1029c.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br1029c.v:3</a>: Expected integral (non-real) input to SIGNED
                                                                                : ... In instance test
%Warning-REALCVT: <a href="../../../../third_party/tests/ivtest/ivltests/br1029c.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br1029c.v:3</a>: Implicit conversion of real to integer
                  ... Use &#34;/* verilator lint_off REALCVT */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/br1029c.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br1029c.v:3</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 32 bits.
                                                                                        : ... In instance test
%Error: Exiting due to 1 error(s)

</pre>
</body>