

================================================================
== Vitis HLS Report for 'input_bucket_parallel_5'
================================================================
* Date:           Mon Apr 17 17:20:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.733 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       76|       76|  0.760 us|  0.760 us|   77|   77|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                     |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |input_bucket_5_1_U0  |input_bucket_5_1  |       76|       76|  0.760 us|  0.760 us|   76|   76|       no|
        |input_bucket_5_2_U0  |input_bucket_5_2  |       46|       46|  0.460 us|  0.460 us|   46|   46|       no|
        |input_bucket_5_3_U0  |input_bucket_5_3  |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       20|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      159|      750|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      162|      797|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+----+-----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------+------------------+---------+----+----+-----+-----+
    |input_bucket_5_1_U0  |input_bucket_5_1  |        0|   0|  53|  250|    0|
    |input_bucket_5_2_U0  |input_bucket_5_2  |        0|   0|  53|  250|    0|
    |input_bucket_5_3_U0  |input_bucket_5_3  |        0|   0|  53|  250|    0|
    +---------------------+------------------+---------+----+----+-----+-----+
    |Total                |                  |        0|   0| 159|  750|    0|
    +---------------------+------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                               |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                         |       and|   0|  0|   2|           1|           1|
    |input_bucket_5_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |input_bucket_5_2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |input_bucket_5_3_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_input_bucket_5_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_input_bucket_5_2_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_input_bucket_5_3_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|  20|          10|          10|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_input_bucket_5_1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_input_bucket_5_2_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_input_bucket_5_3_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  27|          6|    3|          6|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_input_bucket_5_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_input_bucket_5_2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_input_bucket_5_3_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     |  3|   0|    3|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------+-----+-----+------------+-------------------------+--------------+
|i                         |   in|    3|     ap_none|                        i|        scalar|
|i_ap_vld                  |   in|    1|     ap_none|                        i|        scalar|
|sorted_data0_address0     |  out|    4|   ap_memory|             sorted_data0|         array|
|sorted_data0_ce0          |  out|    1|   ap_memory|             sorted_data0|         array|
|sorted_data0_d0           |  out|   32|   ap_memory|             sorted_data0|         array|
|sorted_data0_q0           |   in|   32|   ap_memory|             sorted_data0|         array|
|sorted_data0_we0          |  out|    1|   ap_memory|             sorted_data0|         array|
|sorted_data0_address1     |  out|    4|   ap_memory|             sorted_data0|         array|
|sorted_data0_ce1          |  out|    1|   ap_memory|             sorted_data0|         array|
|sorted_data0_d1           |  out|   32|   ap_memory|             sorted_data0|         array|
|sorted_data0_q1           |   in|   32|   ap_memory|             sorted_data0|         array|
|sorted_data0_we1          |  out|    1|   ap_memory|             sorted_data0|         array|
|sorted_data1_address0     |  out|    4|   ap_memory|             sorted_data1|         array|
|sorted_data1_ce0          |  out|    1|   ap_memory|             sorted_data1|         array|
|sorted_data1_d0           |  out|   32|   ap_memory|             sorted_data1|         array|
|sorted_data1_q0           |   in|   32|   ap_memory|             sorted_data1|         array|
|sorted_data1_we0          |  out|    1|   ap_memory|             sorted_data1|         array|
|sorted_data1_address1     |  out|    4|   ap_memory|             sorted_data1|         array|
|sorted_data1_ce1          |  out|    1|   ap_memory|             sorted_data1|         array|
|sorted_data1_d1           |  out|   32|   ap_memory|             sorted_data1|         array|
|sorted_data1_q1           |   in|   32|   ap_memory|             sorted_data1|         array|
|sorted_data1_we1          |  out|    1|   ap_memory|             sorted_data1|         array|
|sorted_data2_address0     |  out|    4|   ap_memory|             sorted_data2|         array|
|sorted_data2_ce0          |  out|    1|   ap_memory|             sorted_data2|         array|
|sorted_data2_d0           |  out|   32|   ap_memory|             sorted_data2|         array|
|sorted_data2_q0           |   in|   32|   ap_memory|             sorted_data2|         array|
|sorted_data2_we0          |  out|    1|   ap_memory|             sorted_data2|         array|
|sorted_data2_address1     |  out|    4|   ap_memory|             sorted_data2|         array|
|sorted_data2_ce1          |  out|    1|   ap_memory|             sorted_data2|         array|
|sorted_data2_d1           |  out|   32|   ap_memory|             sorted_data2|         array|
|sorted_data2_q1           |   in|   32|   ap_memory|             sorted_data2|         array|
|sorted_data2_we1          |  out|    1|   ap_memory|             sorted_data2|         array|
|bucket0_address0          |  out|    8|   ap_memory|                  bucket0|         array|
|bucket0_ce0               |  out|    1|   ap_memory|                  bucket0|         array|
|bucket0_d0                |  out|   32|   ap_memory|                  bucket0|         array|
|bucket0_q0                |   in|   32|   ap_memory|                  bucket0|         array|
|bucket0_we0               |  out|    1|   ap_memory|                  bucket0|         array|
|bucket0_address1          |  out|    8|   ap_memory|                  bucket0|         array|
|bucket0_ce1               |  out|    1|   ap_memory|                  bucket0|         array|
|bucket0_d1                |  out|   32|   ap_memory|                  bucket0|         array|
|bucket0_q1                |   in|   32|   ap_memory|                  bucket0|         array|
|bucket0_we1               |  out|    1|   ap_memory|                  bucket0|         array|
|bucket1_address0          |  out|    8|   ap_memory|                  bucket1|         array|
|bucket1_ce0               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket1_d0                |  out|   32|   ap_memory|                  bucket1|         array|
|bucket1_q0                |   in|   32|   ap_memory|                  bucket1|         array|
|bucket1_we0               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket1_address1          |  out|    8|   ap_memory|                  bucket1|         array|
|bucket1_ce1               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket1_d1                |  out|   32|   ap_memory|                  bucket1|         array|
|bucket1_q1                |   in|   32|   ap_memory|                  bucket1|         array|
|bucket1_we1               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket2_address0          |  out|    8|   ap_memory|                  bucket2|         array|
|bucket2_ce0               |  out|    1|   ap_memory|                  bucket2|         array|
|bucket2_d0                |  out|   32|   ap_memory|                  bucket2|         array|
|bucket2_q0                |   in|   32|   ap_memory|                  bucket2|         array|
|bucket2_we0               |  out|    1|   ap_memory|                  bucket2|         array|
|bucket2_address1          |  out|    8|   ap_memory|                  bucket2|         array|
|bucket2_ce1               |  out|    1|   ap_memory|                  bucket2|         array|
|bucket2_d1                |  out|   32|   ap_memory|                  bucket2|         array|
|bucket2_q1                |   in|   32|   ap_memory|                  bucket2|         array|
|bucket2_we1               |  out|    1|   ap_memory|                  bucket2|         array|
|bucket_pointer0_address0  |  out|    4|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_ce0       |  out|    1|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_d0        |  out|   32|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_q0        |   in|   32|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_we0       |  out|    1|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_address1  |  out|    4|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_ce1       |  out|    1|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_d1        |  out|   32|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_q1        |   in|   32|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_we1       |  out|    1|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer1_address0  |  out|    4|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_ce0       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_d0        |  out|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_q0        |   in|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_we0       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_address1  |  out|    4|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_ce1       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_d1        |  out|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_q1        |   in|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_we1       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer2_address0  |  out|    4|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_ce0       |  out|    1|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_d0        |  out|   32|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_q0        |   in|   32|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_we0       |  out|    1|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_address1  |  out|    4|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_ce1       |  out|    1|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_d1        |  out|   32|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_q1        |   in|   32|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_we1       |  out|    1|   ap_memory|          bucket_pointer2|         array|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  input_bucket_parallel_5|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  input_bucket_parallel_5|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  input_bucket_parallel_5|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  input_bucket_parallel_5|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  input_bucket_parallel_5|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  input_bucket_parallel_5|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  input_bucket_parallel_5|  return value|
+--------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 3 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%call_ln40 = call void @input_bucket_5.1, i3 %i_read, i32 %sorted_data0, i32 %bucket0, i32 %bucket_pointer0" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:40]   --->   Operation 4 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln41 = call void @input_bucket_5.2, i3 %i_read, i32 %sorted_data1, i32 %bucket1, i32 %bucket_pointer1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:41]   --->   Operation 5 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln42 = call void @input_bucket_5.3, i3 %i_read, i32 %sorted_data2, i32 %bucket2, i32 %bucket_pointer2" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:42]   --->   Operation 6 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln36 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:36]   --->   Operation 7 'specdataflowpipeline' 'specdataflowpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln40 = call void @input_bucket_5.1, i3 %i_read, i32 %sorted_data0, i32 %bucket0, i32 %bucket_pointer0" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:40]   --->   Operation 8 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln41 = call void @input_bucket_5.2, i3 %i_read, i32 %sorted_data1, i32 %bucket1, i32 %bucket_pointer1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:41]   --->   Operation 9 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln42 = call void @input_bucket_5.3, i3 %i_read, i32 %sorted_data2, i32 %bucket2, i32 %bucket_pointer2" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:42]   --->   Operation 10 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:45]   --->   Operation 11 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sorted_data0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sorted_data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sorted_data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bucket0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bucket1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bucket2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bucket_pointer0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bucket_pointer1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bucket_pointer2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_read                    (read                ) [ 001]
specdataflowpipeline_ln36 (specdataflowpipeline) [ 000]
call_ln40                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln42                 (call                ) [ 000]
ret_ln45                  (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sorted_data0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sorted_data1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sorted_data2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bucket0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bucket1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bucket2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bucket_pointer0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_pointer0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bucket_pointer1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_pointer1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bucket_pointer2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_pointer2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_bucket_5.1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_bucket_5.2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_bucket_5.3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="3" slack="0"/>
<pin id="38" dir="0" index="1" bw="3" slack="0"/>
<pin id="39" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_input_bucket_5_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="3" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="0" index="3" bw="32" slack="0"/>
<pin id="47" dir="0" index="4" bw="32" slack="0"/>
<pin id="48" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_input_bucket_5_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="3" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="0" index="3" bw="32" slack="0"/>
<pin id="59" dir="0" index="4" bw="32" slack="0"/>
<pin id="60" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_input_bucket_5_3_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="3" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="0" index="3" bw="32" slack="0"/>
<pin id="71" dir="0" index="4" bw="32" slack="0"/>
<pin id="72" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="i_read_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="1"/>
<pin id="80" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="20" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="49"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="36" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="42" pin=3"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="42" pin=4"/></net>

<net id="61"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="36" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="36" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="81"><net_src comp="36" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="83"><net_src comp="78" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="84"><net_src comp="78" pin="1"/><net_sink comp="66" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bucket0 | {1 2 }
	Port: bucket1 | {1 2 }
	Port: bucket2 | {1 2 }
	Port: bucket_pointer0 | {1 2 }
	Port: bucket_pointer1 | {1 2 }
	Port: bucket_pointer2 | {1 2 }
 - Input state : 
	Port: input_bucket_parallel_5 : i | {1 }
	Port: input_bucket_parallel_5 : sorted_data0 | {1 2 }
	Port: input_bucket_parallel_5 : sorted_data1 | {1 2 }
	Port: input_bucket_parallel_5 : sorted_data2 | {1 2 }
	Port: input_bucket_parallel_5 : bucket_pointer0 | {1 2 }
	Port: input_bucket_parallel_5 : bucket_pointer1 | {1 2 }
	Port: input_bucket_parallel_5 : bucket_pointer2 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | grp_input_bucket_5_1_fu_42 |  0.774  |    81   |   205   |
|   call   | grp_input_bucket_5_2_fu_54 |  0.774  |    81   |   205   |
|          | grp_input_bucket_5_3_fu_66 |  0.774  |    81   |   205   |
|----------|----------------------------|---------|---------|---------|
|   read   |      i_read_read_fu_36     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |  2.322  |   243   |   615   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|i_read_reg_78|    3   |
+-------------+--------+
|    Total    |    3   |
+-------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
| grp_input_bucket_5_1_fu_42 |  p1  |   2  |   3  |    6   ||    9    |
| grp_input_bucket_5_2_fu_54 |  p1  |   2  |   3  |    6   ||    9    |
| grp_input_bucket_5_3_fu_66 |  p1  |   2  |   3  |    6   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   18   ||  1.161  ||    27   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |   243  |   615  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |    3   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   246  |   642  |
+-----------+--------+--------+--------+
