Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Aug  3 14:52:13 2023
| Host         : DESKTOP-OE2QKLR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file eth_icmp_test_timing_summary_routed.rpt -pb eth_icmp_test_timing_summary_routed.pb -rpx eth_icmp_test_timing_summary_routed.rpx -warn_on_violation
| Design       : eth_icmp_test
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.878        0.000                      0                 2277        0.049        0.000                      0                 2277        0.264        0.000                       0                  1132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
eth_rxc               {0.000 4.000}        8.000           125.000         
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rxc                     0.878        0.000                      0                 2226        0.049        0.000                      0                 2226        3.500        0.000                       0                  1125  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                    0.264        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  eth_rxc            eth_rxc                  5.280        0.000                      0                   51        0.405        0.000                      0                   51  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_icmp/u_icmp_tx/skip_en_reg/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 2.824ns (40.331%)  route 4.178ns (59.669%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.675     5.326    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X99Y106        FDCE                                         r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDCE (Prop_fdce_C_Q)         0.348     5.674 r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/Q
                         net (fo=7, routed)           0.987     6.661    u_icmp/u_icmp_tx/tx_data_num[9]
    SLICE_X100Y103       LUT6 (Prop_lut6_I1_O)        0.242     6.903 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_115/O
                         net (fo=1, routed)           0.361     7.263    u_icmp/u_icmp_tx/real_add_cnt[4]_i_115_n_0
    SLICE_X100Y103       LUT6 (Prop_lut6_I0_O)        0.105     7.368 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_101/O
                         net (fo=31, routed)          0.417     7.785    u_icmp/u_icmp_tx/real_tx_data_num1
    SLICE_X100Y103       LUT2 (Prop_lut2_I0_O)        0.105     7.890 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_106/O
                         net (fo=1, routed)           0.429     8.319    u_icmp/u_icmp_tx/real_tx_data_num[0]
    SLICE_X100Y104       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.813 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92_n_0
    SLICE_X100Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.075 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68/O[3]
                         net (fo=1, routed)           0.478     9.553    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68_n_4
    SLICE_X95Y106        LUT2 (Prop_lut2_I1_O)        0.250     9.803 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_47/O
                         net (fo=1, routed)           0.000     9.803    u_icmp/u_icmp_tx/real_add_cnt[4]_i_47_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.243 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.243    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.341 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8/CO[3]
                         net (fo=7, routed)           0.844    11.185    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8_n_0
    SLICE_X93Y105        LUT3 (Prop_lut3_I0_O)        0.108    11.293 r  u_icmp/u_icmp_tx/skip_en_i_14/O
                         net (fo=1, routed)           0.227    11.519    u_icmp/u_icmp_tx/skip_en_i_14_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I5_O)        0.267    11.786 r  u_icmp/u_icmp_tx/skip_en_i_4__0/O
                         net (fo=1, routed)           0.436    12.223    u_icmp/u_icmp_tx/skip_en_i_4__0_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I2_O)        0.105    12.328 r  u_icmp/u_icmp_tx/skip_en_i_1__1/O
                         net (fo=1, routed)           0.000    12.328    u_icmp/u_icmp_tx/skip_en0
    SLICE_X89Y106        FDCE                                         r  u_icmp/u_icmp_tx/skip_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.449    12.827    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X89Y106        FDCE                                         r  u_icmp/u_icmp_tx/skip_en_reg/C
                         clock pessimism              0.384    13.211    
                         clock uncertainty           -0.035    13.175    
    SLICE_X89Y106        FDCE (Setup_fdce_C_D)        0.030    13.205    u_icmp/u_icmp_tx/skip_en_reg
  -------------------------------------------------------------------
                         required time                         13.205    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_icmp/u_icmp_tx/data_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 2.449ns (38.276%)  route 3.949ns (61.724%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.675     5.326    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X99Y106        FDCE                                         r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDCE (Prop_fdce_C_Q)         0.348     5.674 r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/Q
                         net (fo=7, routed)           0.987     6.661    u_icmp/u_icmp_tx/tx_data_num[9]
    SLICE_X100Y103       LUT6 (Prop_lut6_I1_O)        0.242     6.903 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_115/O
                         net (fo=1, routed)           0.361     7.263    u_icmp/u_icmp_tx/real_add_cnt[4]_i_115_n_0
    SLICE_X100Y103       LUT6 (Prop_lut6_I0_O)        0.105     7.368 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_101/O
                         net (fo=31, routed)          0.417     7.785    u_icmp/u_icmp_tx/real_tx_data_num1
    SLICE_X100Y103       LUT2 (Prop_lut2_I0_O)        0.105     7.890 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_106/O
                         net (fo=1, routed)           0.429     8.319    u_icmp/u_icmp_tx/real_tx_data_num[0]
    SLICE_X100Y104       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.813 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92_n_0
    SLICE_X100Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.075 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68/O[3]
                         net (fo=1, routed)           0.478     9.553    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68_n_4
    SLICE_X95Y106        LUT2 (Prop_lut2_I1_O)        0.250     9.803 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_47/O
                         net (fo=1, routed)           0.000     9.803    u_icmp/u_icmp_tx/real_add_cnt[4]_i_47_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.243 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.243    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.341 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8/CO[3]
                         net (fo=7, routed)           0.672    11.013    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8_n_0
    SLICE_X92Y105        LUT6 (Prop_lut6_I3_O)        0.105    11.118 r  u_icmp/u_icmp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.606    11.724    u_icmp/u_icmp_tx/data_cnt0
    SLICE_X97Y109        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.500    12.878    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X97Y109        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[12]/C
                         clock pessimism              0.384    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X97Y109        FDCE (Setup_fdce_C_CE)      -0.168    13.058    u_icmp/u_icmp_tx/data_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_icmp/u_icmp_tx/data_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 2.449ns (38.276%)  route 3.949ns (61.724%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.675     5.326    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X99Y106        FDCE                                         r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDCE (Prop_fdce_C_Q)         0.348     5.674 r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/Q
                         net (fo=7, routed)           0.987     6.661    u_icmp/u_icmp_tx/tx_data_num[9]
    SLICE_X100Y103       LUT6 (Prop_lut6_I1_O)        0.242     6.903 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_115/O
                         net (fo=1, routed)           0.361     7.263    u_icmp/u_icmp_tx/real_add_cnt[4]_i_115_n_0
    SLICE_X100Y103       LUT6 (Prop_lut6_I0_O)        0.105     7.368 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_101/O
                         net (fo=31, routed)          0.417     7.785    u_icmp/u_icmp_tx/real_tx_data_num1
    SLICE_X100Y103       LUT2 (Prop_lut2_I0_O)        0.105     7.890 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_106/O
                         net (fo=1, routed)           0.429     8.319    u_icmp/u_icmp_tx/real_tx_data_num[0]
    SLICE_X100Y104       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.813 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92_n_0
    SLICE_X100Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.075 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68/O[3]
                         net (fo=1, routed)           0.478     9.553    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68_n_4
    SLICE_X95Y106        LUT2 (Prop_lut2_I1_O)        0.250     9.803 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_47/O
                         net (fo=1, routed)           0.000     9.803    u_icmp/u_icmp_tx/real_add_cnt[4]_i_47_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.243 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.243    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.341 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8/CO[3]
                         net (fo=7, routed)           0.672    11.013    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8_n_0
    SLICE_X92Y105        LUT6 (Prop_lut6_I3_O)        0.105    11.118 r  u_icmp/u_icmp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.606    11.724    u_icmp/u_icmp_tx/data_cnt0
    SLICE_X97Y109        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.500    12.878    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X97Y109        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[13]/C
                         clock pessimism              0.384    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X97Y109        FDCE (Setup_fdce_C_CE)      -0.168    13.058    u_icmp/u_icmp_tx/data_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_icmp/u_icmp_tx/data_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 2.449ns (38.276%)  route 3.949ns (61.724%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.675     5.326    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X99Y106        FDCE                                         r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDCE (Prop_fdce_C_Q)         0.348     5.674 r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/Q
                         net (fo=7, routed)           0.987     6.661    u_icmp/u_icmp_tx/tx_data_num[9]
    SLICE_X100Y103       LUT6 (Prop_lut6_I1_O)        0.242     6.903 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_115/O
                         net (fo=1, routed)           0.361     7.263    u_icmp/u_icmp_tx/real_add_cnt[4]_i_115_n_0
    SLICE_X100Y103       LUT6 (Prop_lut6_I0_O)        0.105     7.368 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_101/O
                         net (fo=31, routed)          0.417     7.785    u_icmp/u_icmp_tx/real_tx_data_num1
    SLICE_X100Y103       LUT2 (Prop_lut2_I0_O)        0.105     7.890 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_106/O
                         net (fo=1, routed)           0.429     8.319    u_icmp/u_icmp_tx/real_tx_data_num[0]
    SLICE_X100Y104       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.813 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92_n_0
    SLICE_X100Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.075 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68/O[3]
                         net (fo=1, routed)           0.478     9.553    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68_n_4
    SLICE_X95Y106        LUT2 (Prop_lut2_I1_O)        0.250     9.803 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_47/O
                         net (fo=1, routed)           0.000     9.803    u_icmp/u_icmp_tx/real_add_cnt[4]_i_47_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.243 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.243    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.341 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8/CO[3]
                         net (fo=7, routed)           0.672    11.013    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8_n_0
    SLICE_X92Y105        LUT6 (Prop_lut6_I3_O)        0.105    11.118 r  u_icmp/u_icmp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.606    11.724    u_icmp/u_icmp_tx/data_cnt0
    SLICE_X97Y109        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.500    12.878    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X97Y109        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[14]/C
                         clock pessimism              0.384    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X97Y109        FDCE (Setup_fdce_C_CE)      -0.168    13.058    u_icmp/u_icmp_tx/data_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_icmp/u_icmp_tx/data_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 2.449ns (38.276%)  route 3.949ns (61.724%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.675     5.326    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X99Y106        FDCE                                         r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDCE (Prop_fdce_C_Q)         0.348     5.674 r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/Q
                         net (fo=7, routed)           0.987     6.661    u_icmp/u_icmp_tx/tx_data_num[9]
    SLICE_X100Y103       LUT6 (Prop_lut6_I1_O)        0.242     6.903 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_115/O
                         net (fo=1, routed)           0.361     7.263    u_icmp/u_icmp_tx/real_add_cnt[4]_i_115_n_0
    SLICE_X100Y103       LUT6 (Prop_lut6_I0_O)        0.105     7.368 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_101/O
                         net (fo=31, routed)          0.417     7.785    u_icmp/u_icmp_tx/real_tx_data_num1
    SLICE_X100Y103       LUT2 (Prop_lut2_I0_O)        0.105     7.890 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_106/O
                         net (fo=1, routed)           0.429     8.319    u_icmp/u_icmp_tx/real_tx_data_num[0]
    SLICE_X100Y104       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.813 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92_n_0
    SLICE_X100Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.075 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68/O[3]
                         net (fo=1, routed)           0.478     9.553    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68_n_4
    SLICE_X95Y106        LUT2 (Prop_lut2_I1_O)        0.250     9.803 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_47/O
                         net (fo=1, routed)           0.000     9.803    u_icmp/u_icmp_tx/real_add_cnt[4]_i_47_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.243 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.243    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.341 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8/CO[3]
                         net (fo=7, routed)           0.672    11.013    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8_n_0
    SLICE_X92Y105        LUT6 (Prop_lut6_I3_O)        0.105    11.118 r  u_icmp/u_icmp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.606    11.724    u_icmp/u_icmp_tx/data_cnt0
    SLICE_X97Y109        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.500    12.878    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X97Y109        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[15]/C
                         clock pessimism              0.384    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X97Y109        FDCE (Setup_fdce_C_CE)      -0.168    13.058    u_icmp/u_icmp_tx/data_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_icmp/u_icmp_tx/data_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 2.449ns (38.442%)  route 3.922ns (61.558%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.675     5.326    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X99Y106        FDCE                                         r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDCE (Prop_fdce_C_Q)         0.348     5.674 r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/Q
                         net (fo=7, routed)           0.987     6.661    u_icmp/u_icmp_tx/tx_data_num[9]
    SLICE_X100Y103       LUT6 (Prop_lut6_I1_O)        0.242     6.903 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_115/O
                         net (fo=1, routed)           0.361     7.263    u_icmp/u_icmp_tx/real_add_cnt[4]_i_115_n_0
    SLICE_X100Y103       LUT6 (Prop_lut6_I0_O)        0.105     7.368 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_101/O
                         net (fo=31, routed)          0.417     7.785    u_icmp/u_icmp_tx/real_tx_data_num1
    SLICE_X100Y103       LUT2 (Prop_lut2_I0_O)        0.105     7.890 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_106/O
                         net (fo=1, routed)           0.429     8.319    u_icmp/u_icmp_tx/real_tx_data_num[0]
    SLICE_X100Y104       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.813 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92_n_0
    SLICE_X100Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.075 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68/O[3]
                         net (fo=1, routed)           0.478     9.553    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68_n_4
    SLICE_X95Y106        LUT2 (Prop_lut2_I1_O)        0.250     9.803 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_47/O
                         net (fo=1, routed)           0.000     9.803    u_icmp/u_icmp_tx/real_add_cnt[4]_i_47_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.243 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.243    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.341 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8/CO[3]
                         net (fo=7, routed)           0.672    11.013    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8_n_0
    SLICE_X92Y105        LUT6 (Prop_lut6_I3_O)        0.105    11.118 r  u_icmp/u_icmp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.579    11.696    u_icmp/u_icmp_tx/data_cnt0
    SLICE_X97Y108        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.500    12.878    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X97Y108        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[10]/C
                         clock pessimism              0.384    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X97Y108        FDCE (Setup_fdce_C_CE)      -0.168    13.058    u_icmp/u_icmp_tx/data_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_icmp/u_icmp_tx/data_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 2.449ns (38.442%)  route 3.922ns (61.558%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.675     5.326    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X99Y106        FDCE                                         r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDCE (Prop_fdce_C_Q)         0.348     5.674 r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/Q
                         net (fo=7, routed)           0.987     6.661    u_icmp/u_icmp_tx/tx_data_num[9]
    SLICE_X100Y103       LUT6 (Prop_lut6_I1_O)        0.242     6.903 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_115/O
                         net (fo=1, routed)           0.361     7.263    u_icmp/u_icmp_tx/real_add_cnt[4]_i_115_n_0
    SLICE_X100Y103       LUT6 (Prop_lut6_I0_O)        0.105     7.368 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_101/O
                         net (fo=31, routed)          0.417     7.785    u_icmp/u_icmp_tx/real_tx_data_num1
    SLICE_X100Y103       LUT2 (Prop_lut2_I0_O)        0.105     7.890 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_106/O
                         net (fo=1, routed)           0.429     8.319    u_icmp/u_icmp_tx/real_tx_data_num[0]
    SLICE_X100Y104       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.813 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92_n_0
    SLICE_X100Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.075 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68/O[3]
                         net (fo=1, routed)           0.478     9.553    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68_n_4
    SLICE_X95Y106        LUT2 (Prop_lut2_I1_O)        0.250     9.803 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_47/O
                         net (fo=1, routed)           0.000     9.803    u_icmp/u_icmp_tx/real_add_cnt[4]_i_47_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.243 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.243    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.341 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8/CO[3]
                         net (fo=7, routed)           0.672    11.013    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8_n_0
    SLICE_X92Y105        LUT6 (Prop_lut6_I3_O)        0.105    11.118 r  u_icmp/u_icmp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.579    11.696    u_icmp/u_icmp_tx/data_cnt0
    SLICE_X97Y108        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.500    12.878    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X97Y108        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[11]/C
                         clock pessimism              0.384    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X97Y108        FDCE (Setup_fdce_C_CE)      -0.168    13.058    u_icmp/u_icmp_tx/data_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_icmp/u_icmp_tx/data_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 2.449ns (38.442%)  route 3.922ns (61.558%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.675     5.326    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X99Y106        FDCE                                         r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDCE (Prop_fdce_C_Q)         0.348     5.674 r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/Q
                         net (fo=7, routed)           0.987     6.661    u_icmp/u_icmp_tx/tx_data_num[9]
    SLICE_X100Y103       LUT6 (Prop_lut6_I1_O)        0.242     6.903 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_115/O
                         net (fo=1, routed)           0.361     7.263    u_icmp/u_icmp_tx/real_add_cnt[4]_i_115_n_0
    SLICE_X100Y103       LUT6 (Prop_lut6_I0_O)        0.105     7.368 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_101/O
                         net (fo=31, routed)          0.417     7.785    u_icmp/u_icmp_tx/real_tx_data_num1
    SLICE_X100Y103       LUT2 (Prop_lut2_I0_O)        0.105     7.890 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_106/O
                         net (fo=1, routed)           0.429     8.319    u_icmp/u_icmp_tx/real_tx_data_num[0]
    SLICE_X100Y104       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.813 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92_n_0
    SLICE_X100Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.075 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68/O[3]
                         net (fo=1, routed)           0.478     9.553    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68_n_4
    SLICE_X95Y106        LUT2 (Prop_lut2_I1_O)        0.250     9.803 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_47/O
                         net (fo=1, routed)           0.000     9.803    u_icmp/u_icmp_tx/real_add_cnt[4]_i_47_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.243 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.243    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.341 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8/CO[3]
                         net (fo=7, routed)           0.672    11.013    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8_n_0
    SLICE_X92Y105        LUT6 (Prop_lut6_I3_O)        0.105    11.118 r  u_icmp/u_icmp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.579    11.696    u_icmp/u_icmp_tx/data_cnt0
    SLICE_X97Y108        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.500    12.878    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X97Y108        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[8]/C
                         clock pessimism              0.384    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X97Y108        FDCE (Setup_fdce_C_CE)      -0.168    13.058    u_icmp/u_icmp_tx/data_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_icmp/u_icmp_tx/data_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 2.449ns (38.442%)  route 3.922ns (61.558%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.675     5.326    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X99Y106        FDCE                                         r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDCE (Prop_fdce_C_Q)         0.348     5.674 r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/Q
                         net (fo=7, routed)           0.987     6.661    u_icmp/u_icmp_tx/tx_data_num[9]
    SLICE_X100Y103       LUT6 (Prop_lut6_I1_O)        0.242     6.903 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_115/O
                         net (fo=1, routed)           0.361     7.263    u_icmp/u_icmp_tx/real_add_cnt[4]_i_115_n_0
    SLICE_X100Y103       LUT6 (Prop_lut6_I0_O)        0.105     7.368 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_101/O
                         net (fo=31, routed)          0.417     7.785    u_icmp/u_icmp_tx/real_tx_data_num1
    SLICE_X100Y103       LUT2 (Prop_lut2_I0_O)        0.105     7.890 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_106/O
                         net (fo=1, routed)           0.429     8.319    u_icmp/u_icmp_tx/real_tx_data_num[0]
    SLICE_X100Y104       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.813 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92_n_0
    SLICE_X100Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.075 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68/O[3]
                         net (fo=1, routed)           0.478     9.553    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68_n_4
    SLICE_X95Y106        LUT2 (Prop_lut2_I1_O)        0.250     9.803 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_47/O
                         net (fo=1, routed)           0.000     9.803    u_icmp/u_icmp_tx/real_add_cnt[4]_i_47_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.243 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.243    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.341 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8/CO[3]
                         net (fo=7, routed)           0.672    11.013    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8_n_0
    SLICE_X92Y105        LUT6 (Prop_lut6_I3_O)        0.105    11.118 r  u_icmp/u_icmp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.579    11.696    u_icmp/u_icmp_tx/data_cnt0
    SLICE_X97Y108        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.500    12.878    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X97Y108        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[9]/C
                         clock pessimism              0.384    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X97Y108        FDCE (Setup_fdce_C_CE)      -0.168    13.058    u_icmp/u_icmp_tx/data_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_icmp/u_icmp_tx/data_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 2.449ns (38.711%)  route 3.877ns (61.289%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.675     5.326    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X99Y106        FDCE                                         r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDCE (Prop_fdce_C_Q)         0.348     5.674 r  u_icmp/u_icmp_tx/tx_data_num_reg[9]/Q
                         net (fo=7, routed)           0.987     6.661    u_icmp/u_icmp_tx/tx_data_num[9]
    SLICE_X100Y103       LUT6 (Prop_lut6_I1_O)        0.242     6.903 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_115/O
                         net (fo=1, routed)           0.361     7.263    u_icmp/u_icmp_tx/real_add_cnt[4]_i_115_n_0
    SLICE_X100Y103       LUT6 (Prop_lut6_I0_O)        0.105     7.368 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_101/O
                         net (fo=31, routed)          0.417     7.785    u_icmp/u_icmp_tx/real_tx_data_num1
    SLICE_X100Y103       LUT2 (Prop_lut2_I0_O)        0.105     7.890 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_106/O
                         net (fo=1, routed)           0.429     8.319    u_icmp/u_icmp_tx/real_tx_data_num[0]
    SLICE_X100Y104       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.813 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_92_n_0
    SLICE_X100Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.075 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68/O[3]
                         net (fo=1, routed)           0.478     9.553    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_68_n_4
    SLICE_X95Y106        LUT2 (Prop_lut2_I1_O)        0.250     9.803 r  u_icmp/u_icmp_tx/real_add_cnt[4]_i_47/O
                         net (fo=1, routed)           0.000     9.803    u_icmp/u_icmp_tx/real_add_cnt[4]_i_47_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.243 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.243    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_21_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.341 r  u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8/CO[3]
                         net (fo=7, routed)           0.672    11.013    u_icmp/u_icmp_tx/real_add_cnt_reg[4]_i_8_n_0
    SLICE_X92Y105        LUT6 (Prop_lut6_I3_O)        0.105    11.118 r  u_icmp/u_icmp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.534    11.652    u_icmp/u_icmp_tx/data_cnt0
    SLICE_X97Y107        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.501    12.879    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X97Y107        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[4]/C
                         clock pessimism              0.384    13.263    
                         clock uncertainty           -0.035    13.227    
    SLICE_X97Y107        FDCE (Setup_fdce_C_CE)      -0.168    13.059    u_icmp/u_icmp_tx/data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                  1.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_icmp/u_icmp_rx/icmp_seq_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.389ns (17.219%)  route 1.870ns (82.781%))
  Logic Levels:           0  
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.231     3.135    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y123        IDDR                                         r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        IDDR (Prop_iddr_C_Q1)        0.389     3.524 r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/Q1
                         net (fo=29, routed)          1.870     5.394    u_icmp/u_icmp_rx/D[2]
    SLICE_X105Y114       FDCE                                         r  u_icmp/u_icmp_rx/icmp_seq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.670     5.321    u_icmp/u_icmp_rx/eth_txc_OBUF
    SLICE_X105Y114       FDCE                                         r  u_icmp/u_icmp_rx/icmp_seq_reg[10]/C
                         clock pessimism             -0.066     5.255    
    SLICE_X105Y114       FDCE (Hold_fdce_C_D)         0.090     5.345    u_icmp/u_icmp_rx/icmp_seq_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.345    
                         arrival time                           5.394    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_arp/u_arp_rx/src_mac_t_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_arp/u_arp_rx/src_mac_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.520%)  route 0.126ns (43.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.689     1.799    u_arp/u_arp_rx/eth_txc_OBUF
    SLICE_X92Y100        FDCE                                         r  u_arp/u_arp_rx/src_mac_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDCE (Prop_fdce_C_Q)         0.164     1.963 r  u_arp/u_arp_rx/src_mac_t_reg[2]/Q
                         net (fo=2, routed)           0.126     2.090    u_arp/u_arp_rx/src_mac_t_reg_n_0_[2]
    SLICE_X90Y99         FDCE                                         r  u_arp/u_arp_rx/src_mac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.877     2.244    u_arp/u_arp_rx/eth_txc_OBUF
    SLICE_X90Y99         FDCE                                         r  u_arp/u_arp_rx/src_mac_reg[2]/C
                         clock pessimism             -0.261     1.982    
    SLICE_X90Y99         FDCE (Hold_fdce_C_D)         0.052     2.034    u_arp/u_arp_rx/src_mac_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_arp/u_arp_rx/des_mac_t_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_arp/u_arp_rx/des_mac_t_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.250ns (60.836%)  route 0.161ns (39.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.719     1.829    u_arp/u_arp_rx/eth_txc_OBUF
    SLICE_X112Y100       FDCE                                         r  u_arp/u_arp_rx/des_mac_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.148     1.977 r  u_arp/u_arp_rx/des_mac_t_reg[5]/Q
                         net (fo=2, routed)           0.161     2.138    u_arp/u_arp_rx/des_mac_t_reg_n_0_[5]
    SLICE_X112Y99        LUT2 (Prop_lut2_I1_O)        0.102     2.240 r  u_arp/u_arp_rx/des_mac_t[13]_i_1/O
                         net (fo=1, routed)           0.000     2.240    u_arp/u_arp_rx/des_mac_t[13]_i_1_n_0
    SLICE_X112Y99        FDCE                                         r  u_arp/u_arp_rx/des_mac_t_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.909     2.276    u_arp/u_arp_rx/eth_txc_OBUF
    SLICE_X112Y99        FDCE                                         r  u_arp/u_arp_rx/des_mac_t_reg[13]/C
                         clock pessimism             -0.261     2.014    
    SLICE_X112Y99        FDCE (Hold_fdce_C_D)         0.131     2.145    u_arp/u_arp_rx/des_mac_t_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_arp/u_arp_rx/des_mac_t_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_arp/u_arp_rx/des_mac_t_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.398%)  route 0.191ns (50.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.719     1.829    u_arp/u_arp_rx/eth_txc_OBUF
    SLICE_X110Y100       FDCE                                         r  u_arp/u_arp_rx/des_mac_t_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDCE (Prop_fdce_C_Q)         0.141     1.970 r  u_arp/u_arp_rx/des_mac_t_reg[14]/Q
                         net (fo=2, routed)           0.191     2.161    u_arp/u_arp_rx/des_mac_t_reg_n_0_[14]
    SLICE_X110Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.206 r  u_arp/u_arp_rx/des_mac_t[22]_i_1/O
                         net (fo=1, routed)           0.000     2.206    u_arp/u_arp_rx/des_mac_t[22]_i_1_n_0
    SLICE_X110Y99        FDCE                                         r  u_arp/u_arp_rx/des_mac_t_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.909     2.276    u_arp/u_arp_rx/eth_txc_OBUF
    SLICE_X110Y99        FDCE                                         r  u_arp/u_arp_rx/des_mac_t_reg[22]/C
                         clock pessimism             -0.261     2.014    
    SLICE_X110Y99        FDCE (Hold_fdce_C_D)         0.091     2.105    u_arp/u_arp_rx/des_mac_t_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_arp/u_arp_rx/src_mac_t_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_arp/u_arp_rx/src_mac_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.866%)  route 0.202ns (55.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.691     1.801    u_arp/u_arp_rx/eth_txc_OBUF
    SLICE_X98Y100        FDCE                                         r  u_arp/u_arp_rx/src_mac_t_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y100        FDCE (Prop_fdce_C_Q)         0.164     1.965 r  u_arp/u_arp_rx/src_mac_t_reg[47]/Q
                         net (fo=1, routed)           0.202     2.167    u_arp/u_arp_rx/src_mac_t_reg_n_0_[47]
    SLICE_X98Y97         FDCE                                         r  u_arp/u_arp_rx/src_mac_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.879     2.246    u_arp/u_arp_rx/eth_txc_OBUF
    SLICE_X98Y97         FDCE                                         r  u_arp/u_arp_rx/src_mac_reg[47]/C
                         clock pessimism             -0.261     1.984    
    SLICE_X98Y97         FDCE (Hold_fdce_C_D)         0.064     2.048    u_arp/u_arp_rx/src_mac_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.666     1.776    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.141     1.917 r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.973    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.939     2.306    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.529     1.776    
    SLICE_X85Y101        FDPE (Hold_fdpe_C_D)         0.075     1.851    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_icmp/u_icmp_rx/icmp_id_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.389ns (16.154%)  route 2.019ns (83.846%))
  Logic Levels:           0  
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.325ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.231     3.135    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y123        IDDR                                         r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        IDDR (Prop_iddr_C_Q1)        0.389     3.524 r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/Q1
                         net (fo=29, routed)          2.019     5.543    u_icmp/u_icmp_rx/D[2]
    SLICE_X102Y110       FDCE                                         r  u_icmp/u_icmp_rx/icmp_id_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.674     5.325    u_icmp/u_icmp_rx/eth_txc_OBUF
    SLICE_X102Y110       FDCE                                         r  u_icmp/u_icmp_rx/icmp_id_reg[10]/C
                         clock pessimism             -0.066     5.259    
    SLICE_X102Y110       FDCE (Hold_fdce_C_D)         0.158     5.417    u_icmp/u_icmp_rx/icmp_id_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.417    
                         arrival time                           5.543    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_icmp/u_icmp_rx/icmp_seq_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_icmp/u_icmp_tx/ip_head_reg[6][14]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (61.993%)  route 0.086ns (38.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.687     1.797    u_icmp/u_icmp_rx/eth_txc_OBUF
    SLICE_X105Y112       FDCE                                         r  u_icmp/u_icmp_rx/icmp_seq_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDCE (Prop_fdce_C_Q)         0.141     1.938 r  u_icmp/u_icmp_rx/icmp_seq_reg[14]/Q
                         net (fo=1, routed)           0.086     2.025    u_icmp/u_icmp_tx/ip_head_reg[6][31]_0[14]
    SLICE_X104Y112       FDRE                                         r  u_icmp/u_icmp_tx/ip_head_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.961     2.328    u_icmp/u_icmp_tx/eth_txc_OBUF
    SLICE_X104Y112       FDRE                                         r  u_icmp/u_icmp_tx/ip_head_reg[6][14]/C
                         clock pessimism             -0.517     1.810    
    SLICE_X104Y112       FDRE (Hold_fdre_C_D)         0.085     1.895    u_icmp/u_icmp_tx/ip_head_reg[6][14]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.666     1.776    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X84Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDPE (Prop_fdpe_C_Q)         0.141     1.917 r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.064     1.981    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X84Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.939     2.306    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X84Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.529     1.776    
    SLICE_X84Y101        FDPE (Hold_fdpe_C_D)         0.075     1.851    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_icmp/u_icmp_rx/des_ip_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_icmp/u_icmp_rx/des_ip_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.635     1.745    u_icmp/u_icmp_rx/eth_txc_OBUF
    SLICE_X107Y96        FDCE                                         r  u_icmp/u_icmp_rx/des_ip_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDCE (Prop_fdce_C_Q)         0.141     1.886 r  u_icmp/u_icmp_rx/des_ip_reg[10]/Q
                         net (fo=2, routed)           0.066     1.952    u_icmp/u_icmp_rx/des_ip_reg_n_0_[10]
    SLICE_X107Y96        FDCE                                         r  u_icmp/u_icmp_rx/des_ip_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.905     2.272    u_icmp/u_icmp_rx/eth_txc_OBUF
    SLICE_X107Y96        FDCE                                         r  u_icmp/u_icmp_rx/des_ip_reg[18]/C
                         clock pessimism             -0.526     1.745    
    SLICE_X107Y96        FDCE (Hold_fdce_C_D)         0.075     1.820    u_icmp/u_icmp_rx/des_ip_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X4Y40    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X4Y40    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y142   u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y141   u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[3].ODDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y146   u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y145   u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y123   u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y124   u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[3].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y144   u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X91Y98    u_arp/u_arp_rx/src_mac_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   u_icmp/u_icmp_tx/ip_head_reg[6][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   u_icmp/u_icmp_tx/ip_head_reg[6][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y110   u_icmp/u_icmp_tx/ip_head_reg[6][20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y110   u_icmp/u_icmp_tx/ip_head_reg[6][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X101Y110  u_icmp/u_icmp_tx/ip_head_reg[6][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y110   u_icmp/u_icmp_tx/ip_head_reg[6][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X93Y106   u_icmp/u_icmp_tx/crc_en_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X91Y99    u_arp/u_arp_rx/src_mac_t_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X90Y98    u_arp/u_arp_rx/src_mac_t_reg[17]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X84Y101   sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X84Y101   sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X84Y101   sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X83Y101   sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X83Y101   sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X83Y101   sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X83Y101   sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X85Y101   sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X85Y101   sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X107Y103  u_arp/u_arp_rx/arp_rx_done_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.590ns (25.732%)  route 1.703ns (74.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.621     5.272    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.348     5.620 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.681     6.301    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.242     6.543 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          1.022     7.565    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X87Y100        FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.449    12.827    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X87Y100        FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.384    13.211    
                         clock uncertainty           -0.035    13.175    
    SLICE_X87Y100        FDCE (Recov_fdce_C_CLR)     -0.331    12.844    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.590ns (25.732%)  route 1.703ns (74.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.621     5.272    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.348     5.620 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.681     6.301    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.242     6.543 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          1.022     7.565    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X87Y100        FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.449    12.827    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X87Y100        FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.384    13.211    
                         clock uncertainty           -0.035    13.175    
    SLICE_X87Y100        FDCE (Recov_fdce_C_CLR)     -0.331    12.844    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.590ns (25.732%)  route 1.703ns (74.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.621     5.272    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.348     5.620 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.681     6.301    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.242     6.543 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          1.022     7.565    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X86Y100        FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.449    12.827    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X86Y100        FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.384    13.211    
                         clock uncertainty           -0.035    13.175    
    SLICE_X86Y100        FDCE (Recov_fdce_C_CLR)     -0.292    12.883    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.590ns (25.732%)  route 1.703ns (74.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.621     5.272    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.348     5.620 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.681     6.301    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.242     6.543 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          1.022     7.565    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X86Y100        FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.449    12.827    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X86Y100        FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.384    13.211    
                         clock uncertainty           -0.035    13.175    
    SLICE_X86Y100        FDCE (Recov_fdce_C_CLR)     -0.292    12.883    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.590ns (25.732%)  route 1.703ns (74.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.621     5.272    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.348     5.620 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.681     6.301    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.242     6.543 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          1.022     7.565    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X86Y100        FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.449    12.827    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X86Y100        FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.384    13.211    
                         clock uncertainty           -0.035    13.175    
    SLICE_X86Y100        FDCE (Recov_fdce_C_CLR)     -0.292    12.883    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.590ns (25.732%)  route 1.703ns (74.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.621     5.272    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.348     5.620 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.681     6.301    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.242     6.543 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          1.022     7.565    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X86Y100        FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.449    12.827    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X86Y100        FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.384    13.211    
                         clock uncertainty           -0.035    13.175    
    SLICE_X86Y100        FDCE (Recov_fdce_C_CLR)     -0.258    12.917    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.590ns (25.732%)  route 1.703ns (74.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.621     5.272    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.348     5.620 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.681     6.301    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.242     6.543 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          1.022     7.565    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X86Y100        FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.449    12.827    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X86Y100        FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.384    13.211    
                         clock uncertainty           -0.035    13.175    
    SLICE_X86Y100        FDCE (Recov_fdce_C_CLR)     -0.258    12.917    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.590ns (25.732%)  route 1.703ns (74.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.621     5.272    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.348     5.620 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.681     6.301    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.242     6.543 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          1.022     7.565    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X86Y100        FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.449    12.827    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X86Y100        FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.384    13.211    
                         clock uncertainty           -0.035    13.175    
    SLICE_X86Y100        FDCE (Recov_fdce_C_CLR)     -0.258    12.917    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.590ns (25.732%)  route 1.703ns (74.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.621     5.272    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.348     5.620 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.681     6.301    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.242     6.543 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          1.022     7.565    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X86Y100        FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.449    12.827    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X86Y100        FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.384    13.211    
                         clock uncertainty           -0.035    13.175    
    SLICE_X86Y100        FDCE (Recov_fdce_C_CLR)     -0.258    12.917    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.590ns (27.151%)  route 1.583ns (72.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.621     5.272    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.348     5.620 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.681     6.301    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.242     6.543 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          0.902     7.445    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y101        FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        1.449    12.827    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X87Y101        FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.384    13.211    
                         clock uncertainty           -0.035    13.175    
    SLICE_X87Y101        FDCE (Recov_fdce_C_CLR)     -0.331    12.844    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  5.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.497%)  route 0.188ns (59.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.666     1.776    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X84Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDPE (Prop_fdpe_C_Q)         0.128     1.904 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188     2.093    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X86Y101        FDPE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.940     2.307    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X86Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.494     1.812    
    SLICE_X86Y101        FDPE (Remov_fdpe_C_PRE)     -0.125     1.687    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.497%)  route 0.188ns (59.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.666     1.776    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X84Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDPE (Prop_fdpe_C_Q)         0.128     1.904 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188     2.093    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X86Y101        FDPE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.940     2.307    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X86Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.494     1.812    
    SLICE_X86Y101        FDPE (Remov_fdpe_C_PRE)     -0.125     1.687    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.876%)  route 0.274ns (68.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.666     1.776    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.128     1.904 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.274     2.178    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X84Y101        FDPE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.939     2.306    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X84Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.516     1.789    
    SLICE_X84Y101        FDPE (Remov_fdpe_C_PRE)     -0.149     1.640    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.876%)  route 0.274ns (68.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.666     1.776    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.128     1.904 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.274     2.178    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X84Y101        FDPE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.939     2.306    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X84Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.516     1.789    
    SLICE_X84Y101        FDPE (Remov_fdpe_C_PRE)     -0.149     1.640    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.876%)  route 0.274ns (68.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.666     1.776    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.128     1.904 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.274     2.178    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X84Y101        FDPE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.939     2.306    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X84Y101        FDPE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.516     1.789    
    SLICE_X84Y101        FDPE (Remov_fdpe_C_PRE)     -0.149     1.640    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.947%)  route 0.531ns (74.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.666     1.776    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y101        FDRE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     1.917 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.230     2.148    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X83Y101        LUT3 (Prop_lut3_I0_O)        0.045     2.193 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          0.301     2.493    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X85Y99         FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.853     2.220    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X85Y99         FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.261     1.958    
    SLICE_X85Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.866    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.947%)  route 0.531ns (74.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.666     1.776    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y101        FDRE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     1.917 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.230     2.148    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X83Y101        LUT3 (Prop_lut3_I0_O)        0.045     2.193 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          0.301     2.493    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X85Y99         FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.853     2.220    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X85Y99         FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.261     1.958    
    SLICE_X85Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.866    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.947%)  route 0.531ns (74.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.666     1.776    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y101        FDRE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     1.917 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.230     2.148    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X83Y101        LUT3 (Prop_lut3_I0_O)        0.045     2.193 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          0.301     2.493    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X85Y99         FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.853     2.220    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X85Y99         FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism             -0.261     1.958    
    SLICE_X85Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.866    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.947%)  route 0.531ns (74.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.666     1.776    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y101        FDRE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     1.917 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.230     2.148    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X83Y101        LUT3 (Prop_lut3_I0_O)        0.045     2.193 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          0.301     2.493    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X85Y99         FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.853     2.220    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X85Y99         FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism             -0.261     1.958    
    SLICE_X85Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.866    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.812%)  route 0.535ns (74.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.666     1.776    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y101        FDRE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     1.917 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.230     2.148    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X83Y101        LUT3 (Prop_lut3_I0_O)        0.045     2.193 f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=47, routed)          0.305     2.497    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X84Y99         FDCE                                         f  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1119, routed)        0.853     2.220    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X84Y99         FDCE                                         r  sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.261     1.958    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.866    sync_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.631    





