
AM_KIT_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008dd8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08008f68  08008f68  00009f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090d0  080090d0  0000b05c  2**0
                  CONTENTS
  4 .ARM          00000008  080090d0  080090d0  0000a0d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090d8  080090d8  0000b05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090d8  080090d8  0000a0d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080090dc  080090dc  0000a0dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080090e0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b05c  2**0
                  CONTENTS
 10 .bss          00000374  2000005c  2000005c  0000b05c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200003d0  200003d0  0000b05c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b05c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000172cd  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000329c  00000000  00000000  00022359  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001598  00000000  00000000  000255f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010c5  00000000  00000000  00026b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024a01  00000000  00000000  00027c55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b54e  00000000  00000000  0004c656  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8f14  00000000  00000000  00067ba4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00140ab8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000605c  00000000  00000000  00140afc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000048  00000000  00000000  00146b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008f50 	.word	0x08008f50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08008f50 	.word	0x08008f50

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	f5ad 6d96 	sub.w	sp, sp, #1200	@ 0x4b0
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000578:	f000 fe54 	bl	8001224 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057c:	f000 f8d0 	bl	8000720 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000580:	f000 fa9a 	bl	8000ab8 <MX_GPIO_Init>
  MX_TIM7_Init();
 8000584:	f000 f9e4 	bl	8000950 <MX_TIM7_Init>
  MX_SDIO_SD_Init();
 8000588:	f000 f9c2 	bl	8000910 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 800058c:	f005 fbba 	bl	8005d04 <MX_FATFS_Init>
  MX_USART1_UART_Init();
 8000590:	f000 fa14 	bl	80009bc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000594:	f000 fa3c 	bl	8000a10 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000598:	f000 fa64 	bl	8000a64 <MX_USART3_UART_Init>
  MX_RTC_Init();
 800059c:	f000 f92c 	bl	80007f8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  // 타이머 인터럽트 모드로 시작 (TIM7은 이미 PSC/ARR로 1 kHz, 1 ms 인터럽트로 설정되어 있다고 가정)
  if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK)
 80005a0:	4859      	ldr	r0, [pc, #356]	@ (8000708 <main+0x198>)
 80005a2:	f003 fc0b 	bl	8003dbc <HAL_TIM_Base_Start_IT>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d001      	beq.n	80005b0 <main+0x40>
  {
    Error_Handler();
 80005ac:	f000 fbaa 	bl	8000d04 <Error_Handler>
  }

  // 1) 콜백 기반 수신을 시작 (1바이트)
  if (HAL_UART_Receive_IT(&huart1, &rxByte, 1) != HAL_OK)
 80005b0:	2201      	movs	r2, #1
 80005b2:	4956      	ldr	r1, [pc, #344]	@ (800070c <main+0x19c>)
 80005b4:	4856      	ldr	r0, [pc, #344]	@ (8000710 <main+0x1a0>)
 80005b6:	f003 ff45 	bl	8004444 <HAL_UART_Receive_IT>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <main+0x54>
  {
    // 수신 시작 실패 처리
    Error_Handler();
 80005c0:	f000 fba0 	bl	8000d04 <Error_Handler>
  FIL SDFile;     // SD 카드 파일 핸들
  FRESULT fres;   // FATFS 함수 결과
  UINT bw, br;    // 바이트 쓰기/읽기 변수

  /* 1) SD 카드 마운트 (SDPath는 fatfs.c 에 extern으로 선언됨) */
  fres = f_mount(&SDFatFS, SDPath, 1);    // SDPath는 "0:"으로 설정되어 있어야 함
 80005c4:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80005c8:	2201      	movs	r2, #1
 80005ca:	4952      	ldr	r1, [pc, #328]	@ (8000714 <main+0x1a4>)
 80005cc:	4618      	mov	r0, r3
 80005ce:	f007 fa53 	bl	8007a78 <f_mount>
 80005d2:	4603      	mov	r3, r0
 80005d4:	f887 34af 	strb.w	r3, [r7, #1199]	@ 0x4af
  if (fres != FR_OK)
 80005d8:	f897 34af 	ldrb.w	r3, [r7, #1199]	@ 0x4af
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d001      	beq.n	80005e4 <main+0x74>
  {
    // 마운트 실패 처리
    Error_Handler();
 80005e0:	f000 fb90 	bl	8000d04 <Error_Handler>
  }

  /* 2) 새 파일 생성(덮어쓰기) */
  fres = f_open(&SDFile, "test.txt", FA_CREATE_ALWAYS | FA_WRITE);
 80005e4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80005e8:	220a      	movs	r2, #10
 80005ea:	494b      	ldr	r1, [pc, #300]	@ (8000718 <main+0x1a8>)
 80005ec:	4618      	mov	r0, r3
 80005ee:	f007 fa89 	bl	8007b04 <f_open>
 80005f2:	4603      	mov	r3, r0
 80005f4:	f887 34af 	strb.w	r3, [r7, #1199]	@ 0x4af
  if (fres != FR_OK)
 80005f8:	f897 34af 	ldrb.w	r3, [r7, #1199]	@ 0x4af
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d001      	beq.n	8000604 <main+0x94>
  {
    // 파일 열기 실패 처리
    Error_Handler();
 8000600:	f000 fb80 	bl	8000d04 <Error_Handler>
  }
  /* 3) 파일에 데이터 쓰기 */
  const char *data = "Hello, STM32 SD Card! \n test";
 8000604:	4b45      	ldr	r3, [pc, #276]	@ (800071c <main+0x1ac>)
 8000606:	f8c7 34a8 	str.w	r3, [r7, #1192]	@ 0x4a8
  fres = f_write(&SDFile, data, strlen(data), &bw);
 800060a:	f8d7 04a8 	ldr.w	r0, [r7, #1192]	@ 0x4a8
 800060e:	f7ff fddf 	bl	80001d0 <strlen>
 8000612:	4602      	mov	r2, r0
 8000614:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000618:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 800061c:	f8d7 14a8 	ldr.w	r1, [r7, #1192]	@ 0x4a8
 8000620:	f007 fd69 	bl	80080f6 <f_write>
 8000624:	4603      	mov	r3, r0
 8000626:	f887 34af 	strb.w	r3, [r7, #1199]	@ 0x4af
  if (fres != FR_OK || bw < strlen(data))
 800062a:	f897 34af 	ldrb.w	r3, [r7, #1199]	@ 0x4af
 800062e:	2b00      	cmp	r3, #0
 8000630:	d10b      	bne.n	800064a <main+0xda>
 8000632:	f8d7 04a8 	ldr.w	r0, [r7, #1192]	@ 0x4a8
 8000636:	f7ff fdcb 	bl	80001d0 <strlen>
 800063a:	4602      	mov	r2, r0
 800063c:	f507 6396 	add.w	r3, r7, #1200	@ 0x4b0
 8000640:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	429a      	cmp	r2, r3
 8000648:	d906      	bls.n	8000658 <main+0xe8>
  {
    // 파일 쓰기 실패 처리
    f_close(&SDFile);
 800064a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800064e:	4618      	mov	r0, r3
 8000650:	f007 ff44 	bl	80084dc <f_close>
    Error_Handler();
 8000654:	f000 fb56 	bl	8000d04 <Error_Handler>
  }
  /* 4) 파일 닫기 */
  fres = f_close(&SDFile);
 8000658:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800065c:	4618      	mov	r0, r3
 800065e:	f007 ff3d 	bl	80084dc <f_close>
 8000662:	4603      	mov	r3, r0
 8000664:	f887 34af 	strb.w	r3, [r7, #1199]	@ 0x4af
  if (fres != FR_OK)
 8000668:	f897 34af 	ldrb.w	r3, [r7, #1199]	@ 0x4af
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <main+0x104>
  {
    // 파일 닫기 실패 처리
    Error_Handler();
 8000670:	f000 fb48 	bl	8000d04 <Error_Handler>
  }
  /* 5) 파일 읽기 */
  fres = f_open(&SDFile, "test.txt", FA_READ);
 8000674:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000678:	2201      	movs	r2, #1
 800067a:	4927      	ldr	r1, [pc, #156]	@ (8000718 <main+0x1a8>)
 800067c:	4618      	mov	r0, r3
 800067e:	f007 fa41 	bl	8007b04 <f_open>
 8000682:	4603      	mov	r3, r0
 8000684:	f887 34af 	strb.w	r3, [r7, #1199]	@ 0x4af
  if (fres != FR_OK)
 8000688:	f897 34af 	ldrb.w	r3, [r7, #1199]	@ 0x4af
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <main+0x124>
  {
    // 파일 열기 실패 처리
    Error_Handler();
 8000690:	f000 fb38 	bl	8000d04 <Error_Handler>
  }
  char readBuffer[64];    // 읽기 버퍼
  fres = f_read(&SDFile, readBuffer, sizeof(readBuffer) - 1, &br);
 8000694:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000698:	4639      	mov	r1, r7
 800069a:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 800069e:	223f      	movs	r2, #63	@ 0x3f
 80006a0:	f007 fbea 	bl	8007e78 <f_read>
 80006a4:	4603      	mov	r3, r0
 80006a6:	f887 34af 	strb.w	r3, [r7, #1199]	@ 0x4af
  if (fres != FR_OK || br == 0)
 80006aa:	f897 34af 	ldrb.w	r3, [r7, #1199]	@ 0x4af
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d106      	bne.n	80006c0 <main+0x150>
 80006b2:	f507 6396 	add.w	r3, r7, #1200	@ 0x4b0
 80006b6:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d106      	bne.n	80006ce <main+0x15e>
  {
    // 파일 읽기 실패 처리
    f_close(&SDFile);
 80006c0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80006c4:	4618      	mov	r0, r3
 80006c6:	f007 ff09 	bl	80084dc <f_close>
    Error_Handler();
 80006ca:	f000 fb1b 	bl	8000d04 <Error_Handler>
  }
  readBuffer[br] = '\0'; // 문자열 종료
 80006ce:	f507 6396 	add.w	r3, r7, #1200	@ 0x4b0
 80006d2:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	f507 6296 	add.w	r2, r7, #1200	@ 0x4b0
 80006dc:	f5a2 6296 	sub.w	r2, r2, #1200	@ 0x4b0
 80006e0:	2100      	movs	r1, #0
 80006e2:	54d1      	strb	r1, [r2, r3]
  /* 6) SD카드 언마운트*/
  fres = f_mount(NULL, SDPath, 1); // SDPath는 "0:"으로 설정되어 있어야 함 마운트 0, 언마운트 1
 80006e4:	2201      	movs	r2, #1
 80006e6:	490b      	ldr	r1, [pc, #44]	@ (8000714 <main+0x1a4>)
 80006e8:	2000      	movs	r0, #0
 80006ea:	f007 f9c5 	bl	8007a78 <f_mount>
 80006ee:	4603      	mov	r3, r0
 80006f0:	f887 34af 	strb.w	r3, [r7, #1199]	@ 0x4af
  if (fres != FR_OK)
 80006f4:	f897 34af 	ldrb.w	r3, [r7, #1199]	@ 0x4af
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d002      	beq.n	8000702 <main+0x192>
  {
    // 언마운트 실패 처리
    Error_Handler();
 80006fc:	f000 fb02 	bl	8000d04 <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000700:	bf00      	nop
 8000702:	bf00      	nop
 8000704:	e7fd      	b.n	8000702 <main+0x192>
 8000706:	bf00      	nop
 8000708:	2000011c 	.word	0x2000011c
 800070c:	20000240 	.word	0x20000240
 8000710:	20000164 	.word	0x20000164
 8000714:	20000250 	.word	0x20000250
 8000718:	08008f68 	.word	0x08008f68
 800071c:	08008f74 	.word	0x08008f74

08000720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b094      	sub	sp, #80	@ 0x50
 8000724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000726:	f107 0320 	add.w	r3, r7, #32
 800072a:	2230      	movs	r2, #48	@ 0x30
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f007 ff8e 	bl	8008650 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000734:	f107 030c 	add.w	r3, r7, #12
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]
 8000742:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000744:	2300      	movs	r3, #0
 8000746:	60bb      	str	r3, [r7, #8]
 8000748:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemClock_Config+0xd0>)
 800074a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800074c:	4a28      	ldr	r2, [pc, #160]	@ (80007f0 <SystemClock_Config+0xd0>)
 800074e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000752:	6413      	str	r3, [r2, #64]	@ 0x40
 8000754:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemClock_Config+0xd0>)
 8000756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000758:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800075c:	60bb      	str	r3, [r7, #8]
 800075e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000760:	2300      	movs	r3, #0
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	4b23      	ldr	r3, [pc, #140]	@ (80007f4 <SystemClock_Config+0xd4>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a22      	ldr	r2, [pc, #136]	@ (80007f4 <SystemClock_Config+0xd4>)
 800076a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800076e:	6013      	str	r3, [r2, #0]
 8000770:	4b20      	ldr	r3, [pc, #128]	@ (80007f4 <SystemClock_Config+0xd4>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000778:	607b      	str	r3, [r7, #4]
 800077a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800077c:	2306      	movs	r3, #6
 800077e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000780:	2301      	movs	r3, #1
 8000782:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000784:	2301      	movs	r3, #1
 8000786:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000788:	2310      	movs	r3, #16
 800078a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800078c:	2302      	movs	r3, #2
 800078e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000790:	2300      	movs	r3, #0
 8000792:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000794:	2308      	movs	r3, #8
 8000796:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000798:	23a8      	movs	r3, #168	@ 0xa8
 800079a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800079c:	2302      	movs	r3, #2
 800079e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007a0:	2307      	movs	r3, #7
 80007a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a4:	f107 0320 	add.w	r3, r7, #32
 80007a8:	4618      	mov	r0, r3
 80007aa:	f001 f945 	bl	8001a38 <HAL_RCC_OscConfig>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007b4:	f000 faa6 	bl	8000d04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b8:	230f      	movs	r3, #15
 80007ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007bc:	2302      	movs	r3, #2
 80007be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007c0:	2300      	movs	r3, #0
 80007c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007c4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007d0:	f107 030c 	add.w	r3, r7, #12
 80007d4:	2105      	movs	r1, #5
 80007d6:	4618      	mov	r0, r3
 80007d8:	f001 fba6 	bl	8001f28 <HAL_RCC_ClockConfig>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80007e2:	f000 fa8f 	bl	8000d04 <Error_Handler>
  }
}
 80007e6:	bf00      	nop
 80007e8:	3750      	adds	r7, #80	@ 0x50
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40023800 	.word	0x40023800
 80007f4:	40007000 	.word	0x40007000

080007f8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b090      	sub	sp, #64	@ 0x40
 80007fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80007fe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
 800080c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800080e:	2300      	movs	r3, #0
 8000810:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000812:	463b      	mov	r3, r7
 8000814:	2228      	movs	r2, #40	@ 0x28
 8000816:	2100      	movs	r1, #0
 8000818:	4618      	mov	r0, r3
 800081a:	f007 ff19 	bl	8008650 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800081e:	4b3a      	ldr	r3, [pc, #232]	@ (8000908 <MX_RTC_Init+0x110>)
 8000820:	4a3a      	ldr	r2, [pc, #232]	@ (800090c <MX_RTC_Init+0x114>)
 8000822:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000824:	4b38      	ldr	r3, [pc, #224]	@ (8000908 <MX_RTC_Init+0x110>)
 8000826:	2200      	movs	r2, #0
 8000828:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800082a:	4b37      	ldr	r3, [pc, #220]	@ (8000908 <MX_RTC_Init+0x110>)
 800082c:	227f      	movs	r2, #127	@ 0x7f
 800082e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000830:	4b35      	ldr	r3, [pc, #212]	@ (8000908 <MX_RTC_Init+0x110>)
 8000832:	22ff      	movs	r2, #255	@ 0xff
 8000834:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000836:	4b34      	ldr	r3, [pc, #208]	@ (8000908 <MX_RTC_Init+0x110>)
 8000838:	2200      	movs	r2, #0
 800083a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800083c:	4b32      	ldr	r3, [pc, #200]	@ (8000908 <MX_RTC_Init+0x110>)
 800083e:	2200      	movs	r2, #0
 8000840:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000842:	4b31      	ldr	r3, [pc, #196]	@ (8000908 <MX_RTC_Init+0x110>)
 8000844:	2200      	movs	r2, #0
 8000846:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000848:	482f      	ldr	r0, [pc, #188]	@ (8000908 <MX_RTC_Init+0x110>)
 800084a:	f001 fe2f 	bl	80024ac <HAL_RTC_Init>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000854:	f000 fa56 	bl	8000d04 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000858:	2300      	movs	r3, #0
 800085a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 800085e:	2300      	movs	r3, #0
 8000860:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000864:	2300      	movs	r3, #0
 8000866:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800086a:	2300      	movs	r3, #0
 800086c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800086e:	2300      	movs	r3, #0
 8000870:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000872:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000876:	2201      	movs	r2, #1
 8000878:	4619      	mov	r1, r3
 800087a:	4823      	ldr	r0, [pc, #140]	@ (8000908 <MX_RTC_Init+0x110>)
 800087c:	f001 fe97 	bl	80025ae <HAL_RTC_SetTime>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000886:	f000 fa3d 	bl	8000d04 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800088a:	2301      	movs	r3, #1
 800088c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000890:	2301      	movs	r3, #1
 8000892:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000896:	2301      	movs	r3, #1
 8000898:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 800089c:	2300      	movs	r3, #0
 800089e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80008a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008a6:	2201      	movs	r2, #1
 80008a8:	4619      	mov	r1, r3
 80008aa:	4817      	ldr	r0, [pc, #92]	@ (8000908 <MX_RTC_Init+0x110>)
 80008ac:	f001 ff77 	bl	800279e <HAL_RTC_SetDate>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 80008b6:	f000 fa25 	bl	8000d04 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80008ba:	2300      	movs	r3, #0
 80008bc:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80008be:	2300      	movs	r3, #0
 80008c0:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80008c2:	2300      	movs	r3, #0
 80008c4:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80008c6:	2300      	movs	r3, #0
 80008c8:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80008ca:	2300      	movs	r3, #0
 80008cc:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80008ce:	2300      	movs	r3, #0
 80008d0:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80008d2:	2300      	movs	r3, #0
 80008d4:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80008d6:	2300      	movs	r3, #0
 80008d8:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80008da:	2300      	movs	r3, #0
 80008dc:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80008de:	2301      	movs	r3, #1
 80008e0:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80008e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008e8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80008ea:	463b      	mov	r3, r7
 80008ec:	2201      	movs	r2, #1
 80008ee:	4619      	mov	r1, r3
 80008f0:	4805      	ldr	r0, [pc, #20]	@ (8000908 <MX_RTC_Init+0x110>)
 80008f2:	f002 f827 	bl	8002944 <HAL_RTC_SetAlarm_IT>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 80008fc:	f000 fa02 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000900:	bf00      	nop
 8000902:	3740      	adds	r7, #64	@ 0x40
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	20000078 	.word	0x20000078
 800090c:	40002800 	.word	0x40002800

08000910 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000914:	4b0c      	ldr	r3, [pc, #48]	@ (8000948 <MX_SDIO_SD_Init+0x38>)
 8000916:	4a0d      	ldr	r2, [pc, #52]	@ (800094c <MX_SDIO_SD_Init+0x3c>)
 8000918:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800091a:	4b0b      	ldr	r3, [pc, #44]	@ (8000948 <MX_SDIO_SD_Init+0x38>)
 800091c:	2200      	movs	r2, #0
 800091e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000920:	4b09      	ldr	r3, [pc, #36]	@ (8000948 <MX_SDIO_SD_Init+0x38>)
 8000922:	2200      	movs	r2, #0
 8000924:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000926:	4b08      	ldr	r3, [pc, #32]	@ (8000948 <MX_SDIO_SD_Init+0x38>)
 8000928:	2200      	movs	r2, #0
 800092a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800092c:	4b06      	ldr	r3, [pc, #24]	@ (8000948 <MX_SDIO_SD_Init+0x38>)
 800092e:	2200      	movs	r2, #0
 8000930:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000932:	4b05      	ldr	r3, [pc, #20]	@ (8000948 <MX_SDIO_SD_Init+0x38>)
 8000934:	2200      	movs	r2, #0
 8000936:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000938:	4b03      	ldr	r3, [pc, #12]	@ (8000948 <MX_SDIO_SD_Init+0x38>)
 800093a:	2200      	movs	r2, #0
 800093c:	619a      	str	r2, [r3, #24]



  /* USER CODE END SDIO_Init 2 */

}
 800093e:	bf00      	nop
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr
 8000948:	20000098 	.word	0x20000098
 800094c:	40012c00 	.word	0x40012c00

08000950 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000956:	463b      	mov	r3, r7
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
 800095c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800095e:	4b15      	ldr	r3, [pc, #84]	@ (80009b4 <MX_TIM7_Init+0x64>)
 8000960:	4a15      	ldr	r2, [pc, #84]	@ (80009b8 <MX_TIM7_Init+0x68>)
 8000962:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 100-1;
 8000964:	4b13      	ldr	r3, [pc, #76]	@ (80009b4 <MX_TIM7_Init+0x64>)
 8000966:	2263      	movs	r2, #99	@ 0x63
 8000968:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800096a:	4b12      	ldr	r3, [pc, #72]	@ (80009b4 <MX_TIM7_Init+0x64>)
 800096c:	2200      	movs	r2, #0
 800096e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 840-1;
 8000970:	4b10      	ldr	r3, [pc, #64]	@ (80009b4 <MX_TIM7_Init+0x64>)
 8000972:	f240 3247 	movw	r2, #839	@ 0x347
 8000976:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000978:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <MX_TIM7_Init+0x64>)
 800097a:	2200      	movs	r2, #0
 800097c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800097e:	480d      	ldr	r0, [pc, #52]	@ (80009b4 <MX_TIM7_Init+0x64>)
 8000980:	f003 f9cc 	bl	8003d1c <HAL_TIM_Base_Init>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800098a:	f000 f9bb 	bl	8000d04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800098e:	2300      	movs	r3, #0
 8000990:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000992:	2300      	movs	r3, #0
 8000994:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000996:	463b      	mov	r3, r7
 8000998:	4619      	mov	r1, r3
 800099a:	4806      	ldr	r0, [pc, #24]	@ (80009b4 <MX_TIM7_Init+0x64>)
 800099c:	f003 fc3c 	bl	8004218 <HAL_TIMEx_MasterConfigSynchronization>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80009a6:	f000 f9ad 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80009aa:	bf00      	nop
 80009ac:	3708      	adds	r7, #8
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	2000011c 	.word	0x2000011c
 80009b8:	40001400 	.word	0x40001400

080009bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009c0:	4b11      	ldr	r3, [pc, #68]	@ (8000a08 <MX_USART1_UART_Init+0x4c>)
 80009c2:	4a12      	ldr	r2, [pc, #72]	@ (8000a0c <MX_USART1_UART_Init+0x50>)
 80009c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009c6:	4b10      	ldr	r3, [pc, #64]	@ (8000a08 <MX_USART1_UART_Init+0x4c>)
 80009c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000a08 <MX_USART1_UART_Init+0x4c>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000a08 <MX_USART1_UART_Init+0x4c>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009da:	4b0b      	ldr	r3, [pc, #44]	@ (8000a08 <MX_USART1_UART_Init+0x4c>)
 80009dc:	2200      	movs	r2, #0
 80009de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009e0:	4b09      	ldr	r3, [pc, #36]	@ (8000a08 <MX_USART1_UART_Init+0x4c>)
 80009e2:	220c      	movs	r2, #12
 80009e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009e6:	4b08      	ldr	r3, [pc, #32]	@ (8000a08 <MX_USART1_UART_Init+0x4c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009ec:	4b06      	ldr	r3, [pc, #24]	@ (8000a08 <MX_USART1_UART_Init+0x4c>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009f2:	4805      	ldr	r0, [pc, #20]	@ (8000a08 <MX_USART1_UART_Init+0x4c>)
 80009f4:	f003 fca0 	bl	8004338 <HAL_UART_Init>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009fe:	f000 f981 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a02:	bf00      	nop
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	20000164 	.word	0x20000164
 8000a0c:	40011000 	.word	0x40011000

08000a10 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a14:	4b11      	ldr	r3, [pc, #68]	@ (8000a5c <MX_USART2_UART_Init+0x4c>)
 8000a16:	4a12      	ldr	r2, [pc, #72]	@ (8000a60 <MX_USART2_UART_Init+0x50>)
 8000a18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a1a:	4b10      	ldr	r3, [pc, #64]	@ (8000a5c <MX_USART2_UART_Init+0x4c>)
 8000a1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a22:	4b0e      	ldr	r3, [pc, #56]	@ (8000a5c <MX_USART2_UART_Init+0x4c>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a28:	4b0c      	ldr	r3, [pc, #48]	@ (8000a5c <MX_USART2_UART_Init+0x4c>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a5c <MX_USART2_UART_Init+0x4c>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a34:	4b09      	ldr	r3, [pc, #36]	@ (8000a5c <MX_USART2_UART_Init+0x4c>)
 8000a36:	220c      	movs	r2, #12
 8000a38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a3a:	4b08      	ldr	r3, [pc, #32]	@ (8000a5c <MX_USART2_UART_Init+0x4c>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a40:	4b06      	ldr	r3, [pc, #24]	@ (8000a5c <MX_USART2_UART_Init+0x4c>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a46:	4805      	ldr	r0, [pc, #20]	@ (8000a5c <MX_USART2_UART_Init+0x4c>)
 8000a48:	f003 fc76 	bl	8004338 <HAL_UART_Init>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a52:	f000 f957 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a56:	bf00      	nop
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	200001ac 	.word	0x200001ac
 8000a60:	40004400 	.word	0x40004400

08000a64 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a68:	4b11      	ldr	r3, [pc, #68]	@ (8000ab0 <MX_USART3_UART_Init+0x4c>)
 8000a6a:	4a12      	ldr	r2, [pc, #72]	@ (8000ab4 <MX_USART3_UART_Init+0x50>)
 8000a6c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a6e:	4b10      	ldr	r3, [pc, #64]	@ (8000ab0 <MX_USART3_UART_Init+0x4c>)
 8000a70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a74:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a76:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab0 <MX_USART3_UART_Init+0x4c>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab0 <MX_USART3_UART_Init+0x4c>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a82:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab0 <MX_USART3_UART_Init+0x4c>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a88:	4b09      	ldr	r3, [pc, #36]	@ (8000ab0 <MX_USART3_UART_Init+0x4c>)
 8000a8a:	220c      	movs	r2, #12
 8000a8c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a8e:	4b08      	ldr	r3, [pc, #32]	@ (8000ab0 <MX_USART3_UART_Init+0x4c>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a94:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <MX_USART3_UART_Init+0x4c>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a9a:	4805      	ldr	r0, [pc, #20]	@ (8000ab0 <MX_USART3_UART_Init+0x4c>)
 8000a9c:	f003 fc4c 	bl	8004338 <HAL_UART_Init>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000aa6:	f000 f92d 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	200001f4 	.word	0x200001f4
 8000ab4:	40004800 	.word	0x40004800

08000ab8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b08c      	sub	sp, #48	@ 0x30
 8000abc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abe:	f107 031c 	add.w	r3, r7, #28
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
 8000ac8:	609a      	str	r2, [r3, #8]
 8000aca:	60da      	str	r2, [r3, #12]
 8000acc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61bb      	str	r3, [r7, #24]
 8000ad2:	4b43      	ldr	r3, [pc, #268]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	4a42      	ldr	r2, [pc, #264]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000ad8:	f043 0304 	orr.w	r3, r3, #4
 8000adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ade:	4b40      	ldr	r3, [pc, #256]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	f003 0304 	and.w	r3, r3, #4
 8000ae6:	61bb      	str	r3, [r7, #24]
 8000ae8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	617b      	str	r3, [r7, #20]
 8000aee:	4b3c      	ldr	r3, [pc, #240]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	4a3b      	ldr	r2, [pc, #236]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000af4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000afa:	4b39      	ldr	r3, [pc, #228]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b02:	617b      	str	r3, [r7, #20]
 8000b04:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	613b      	str	r3, [r7, #16]
 8000b0a:	4b35      	ldr	r3, [pc, #212]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	4a34      	ldr	r2, [pc, #208]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000b10:	f043 0301 	orr.w	r3, r3, #1
 8000b14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b16:	4b32      	ldr	r3, [pc, #200]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	f003 0301 	and.w	r3, r3, #1
 8000b1e:	613b      	str	r3, [r7, #16]
 8000b20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	4b2e      	ldr	r3, [pc, #184]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	4a2d      	ldr	r2, [pc, #180]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000b2c:	f043 0310 	orr.w	r3, r3, #16
 8000b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b32:	4b2b      	ldr	r3, [pc, #172]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	f003 0310 	and.w	r3, r3, #16
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b3e:	2300      	movs	r3, #0
 8000b40:	60bb      	str	r3, [r7, #8]
 8000b42:	4b27      	ldr	r3, [pc, #156]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	4a26      	ldr	r2, [pc, #152]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000b48:	f043 0302 	orr.w	r3, r3, #2
 8000b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b4e:	4b24      	ldr	r3, [pc, #144]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b52:	f003 0302 	and.w	r3, r3, #2
 8000b56:	60bb      	str	r3, [r7, #8]
 8000b58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	607b      	str	r3, [r7, #4]
 8000b5e:	4b20      	ldr	r3, [pc, #128]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	4a1f      	ldr	r2, [pc, #124]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000b64:	f043 0308 	orr.w	r3, r3, #8
 8000b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b6a:	4b1d      	ldr	r3, [pc, #116]	@ (8000be0 <MX_GPIO_Init+0x128>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	f003 0308 	and.w	r3, r3, #8
 8000b72:	607b      	str	r3, [r7, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RX_LED_Pin|TX_LED_Pin|STATUS_LED_Pin|ESP_EN_Pin
 8000b76:	2200      	movs	r2, #0
 8000b78:	f44f 4177 	mov.w	r1, #63232	@ 0xf700
 8000b7c:	4819      	ldr	r0, [pc, #100]	@ (8000be4 <MX_GPIO_Init+0x12c>)
 8000b7e:	f000 ff27 	bl	80019d0 <HAL_GPIO_WritePin>
                          |USIM_RESET_Pin|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : RX_LED_Pin TX_LED_Pin STATUS_LED_Pin ESP_EN_Pin
                           USIM_RESET_Pin PE14 PE15 */
  GPIO_InitStruct.Pin = RX_LED_Pin|TX_LED_Pin|STATUS_LED_Pin|ESP_EN_Pin
 8000b82:	f44f 4377 	mov.w	r3, #63232	@ 0xf700
 8000b86:	61fb      	str	r3, [r7, #28]
                          |USIM_RESET_Pin|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b90:	2300      	movs	r3, #0
 8000b92:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b94:	f107 031c 	add.w	r3, r7, #28
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4812      	ldr	r0, [pc, #72]	@ (8000be4 <MX_GPIO_Init+0x12c>)
 8000b9c:	f000 fd7c 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pin : M_PWR_KEY_Pin */
  GPIO_InitStruct.Pin = M_PWR_KEY_Pin;
 8000ba0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000ba4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ba6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000baa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bac:	2300      	movs	r3, #0
 8000bae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(M_PWR_KEY_GPIO_Port, &GPIO_InitStruct);
 8000bb0:	f107 031c 	add.w	r3, r7, #28
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	480b      	ldr	r0, [pc, #44]	@ (8000be4 <MX_GPIO_Init+0x12c>)
 8000bb8:	f000 fd6e 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000bbc:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8000bc0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bca:	f107 031c 	add.w	r3, r7, #28
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4805      	ldr	r0, [pc, #20]	@ (8000be8 <MX_GPIO_Init+0x130>)
 8000bd2:	f000 fd61 	bl	8001698 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bd6:	bf00      	nop
 8000bd8:	3730      	adds	r7, #48	@ 0x30
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40023800 	.word	0x40023800
 8000be4:	40021000 	.word	0x40021000
 8000be8:	40020c00 	.word	0x40020c00

08000bec <HAL_TIM_PeriodElapsedCallback>:
// =======================================================================================================
// =======================================================================================================
/* tim 7 인터럽트 처리부 */
/* TIM7 업데이트 인터럽트 콜백 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b09c      	sub	sp, #112	@ 0x70
 8000bf0:	af02      	add	r7, sp, #8
 8000bf2:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM7)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a27      	ldr	r2, [pc, #156]	@ (8000c98 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d147      	bne.n	8000c8e <HAL_TIM_PeriodElapsedCallback+0xa2>
  {
    ms_tick_1++;
 8000bfe:	4b27      	ldr	r3, [pc, #156]	@ (8000c9c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000c00:	881b      	ldrh	r3, [r3, #0]
 8000c02:	3301      	adds	r3, #1
 8000c04:	b29a      	uxth	r2, r3
 8000c06:	4b25      	ldr	r3, [pc, #148]	@ (8000c9c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000c08:	801a      	strh	r2, [r3, #0]
    alive_counter++;
 8000c0a:	4b25      	ldr	r3, [pc, #148]	@ (8000ca0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000c0c:	881b      	ldrh	r3, [r3, #0]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	b29a      	uxth	r2, r3
 8000c12:	4b23      	ldr	r3, [pc, #140]	@ (8000ca0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000c14:	801a      	strh	r2, [r3, #0]

    if (ms_tick_1 >= 200)         // 200 ms 경과 체크
 8000c16:	4b21      	ldr	r3, [pc, #132]	@ (8000c9c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000c18:	881b      	ldrh	r3, [r3, #0]
 8000c1a:	2bc7      	cmp	r3, #199	@ 0xc7
 8000c1c:	d907      	bls.n	8000c2e <HAL_TIM_PeriodElapsedCallback+0x42>
    {
      ms_tick_1 = 0;
 8000c1e:	4b1f      	ldr	r3, [pc, #124]	@ (8000c9c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	801a      	strh	r2, [r3, #0]
      HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 8000c24:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c28:	481e      	ldr	r0, [pc, #120]	@ (8000ca4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000c2a:	f000 feea 	bl	8001a02 <HAL_GPIO_TogglePin>
    }

    if (alive_counter >= 10000)    // 10 s 경과 체크
 8000c2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000c30:	881b      	ldrh	r3, [r3, #0]
 8000c32:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d929      	bls.n	8000c8e <HAL_TIM_PeriodElapsedCallback+0xa2>
    {
      alive_counter = 0;
 8000c3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ca0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	801a      	strh	r2, [r3, #0]

      /* 1) RTC에서 현재 시간 읽기 */
      RTC_TimeTypeDef sTime;
      RTC_DateTypeDef sDate;
      HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000c40:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000c44:	2200      	movs	r2, #0
 8000c46:	4619      	mov	r1, r3
 8000c48:	4817      	ldr	r0, [pc, #92]	@ (8000ca8 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000c4a:	f001 fd4a 	bl	80026e2 <HAL_RTC_GetTime>
      HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000c4e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000c52:	2200      	movs	r2, #0
 8000c54:	4619      	mov	r1, r3
 8000c56:	4814      	ldr	r0, [pc, #80]	@ (8000ca8 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000c58:	f001 fe25 	bl	80028a6 <HAL_RTC_GetDate>
      // int len = snprintf(buf, sizeof(buf), "ALIVE: %02d:%02d:%02d %02d/%02d/%04d\n",
      //                   sTime.Hours, sTime.Minutes, sTime.Seconds,
      //                   sDate.Date, sDate.Month, 2000 + sDate.Year);

      int len = snprintf(buf, sizeof(buf), "ALIVE: %02d:%02d:%02d\n",
                        sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000c5c:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
      int len = snprintf(buf, sizeof(buf), "ALIVE: %02d:%02d:%02d\n",
 8000c60:	4619      	mov	r1, r3
                        sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000c62:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8000c66:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
      int len = snprintf(buf, sizeof(buf), "ALIVE: %02d:%02d:%02d\n",
 8000c6a:	f107 000c 	add.w	r0, r7, #12
 8000c6e:	9201      	str	r2, [sp, #4]
 8000c70:	9300      	str	r3, [sp, #0]
 8000c72:	460b      	mov	r3, r1
 8000c74:	4a0d      	ldr	r2, [pc, #52]	@ (8000cac <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000c76:	2140      	movs	r1, #64	@ 0x40
 8000c78:	f007 fcb6 	bl	80085e8 <sniprintf>
 8000c7c:	6678      	str	r0, [r7, #100]	@ 0x64
      //HAL_UART_Transmit_IT(&huart2, txAlive, sizeof(txAlive) - 1);
      //HAL_UART_Transmit_IT(&huart3, txAlive, sizeof(txAlive) - 1);

      /* 3) UART로 시간 전송 */
      // UART1로 현재 시간 전송
      HAL_UART_Transmit_IT(&huart1, (uint8_t *)buf, len);
 8000c7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000c80:	b29a      	uxth	r2, r3
 8000c82:	f107 030c 	add.w	r3, r7, #12
 8000c86:	4619      	mov	r1, r3
 8000c88:	4809      	ldr	r0, [pc, #36]	@ (8000cb0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8000c8a:	f003 fba5 	bl	80043d8 <HAL_UART_Transmit_IT>
    }
  }
}
 8000c8e:	bf00      	nop
 8000c90:	3768      	adds	r7, #104	@ 0x68
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	40001400 	.word	0x40001400
 8000c9c:	2000023c 	.word	0x2000023c
 8000ca0:	2000023e 	.word	0x2000023e
 8000ca4:	40021000 	.word	0x40021000
 8000ca8:	20000078 	.word	0x20000078
 8000cac:	08008f94 	.word	0x08008f94
 8000cb0:	20000164 	.word	0x20000164

08000cb4 <HAL_UART_RxCpltCallback>:
// =======================================================================================================
// =======================================================================================================
/* uart 1 처리부 */
/* UART Rx Complete 콜백 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a08      	ldr	r2, [pc, #32]	@ (8000ce4 <HAL_UART_RxCpltCallback+0x30>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d109      	bne.n	8000cda <HAL_UART_RxCpltCallback+0x26>
  {
    // 1) 에코: 받은 바이트를 바로 송신
    HAL_UART_Transmit_IT(&huart1, &rxByte, 1);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	4907      	ldr	r1, [pc, #28]	@ (8000ce8 <HAL_UART_RxCpltCallback+0x34>)
 8000cca:	4808      	ldr	r0, [pc, #32]	@ (8000cec <HAL_UART_RxCpltCallback+0x38>)
 8000ccc:	f003 fb84 	bl	80043d8 <HAL_UART_Transmit_IT>

    // 2) 다시 수신 대기
    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	4905      	ldr	r1, [pc, #20]	@ (8000ce8 <HAL_UART_RxCpltCallback+0x34>)
 8000cd4:	4805      	ldr	r0, [pc, #20]	@ (8000cec <HAL_UART_RxCpltCallback+0x38>)
 8000cd6:	f003 fbb5 	bl	8004444 <HAL_UART_Receive_IT>
  }
}
 8000cda:	bf00      	nop
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40011000 	.word	0x40011000
 8000ce8:	20000240 	.word	0x20000240
 8000cec:	20000164 	.word	0x20000164

08000cf0 <HAL_UART_TxCpltCallback>:

/* UART 전송 완료 콜백 (필요 시..) */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  // 전송 완료 후 다른 처리가 필요하면 여기에…
}
 8000cf8:	bf00      	nop
 8000cfa:	370c      	adds	r7, #12
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr

08000d04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d08:	b672      	cpsid	i
}
 8000d0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <Error_Handler+0x8>

08000d10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	607b      	str	r3, [r7, #4]
 8000d1a:	4b10      	ldr	r3, [pc, #64]	@ (8000d5c <HAL_MspInit+0x4c>)
 8000d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d1e:	4a0f      	ldr	r2, [pc, #60]	@ (8000d5c <HAL_MspInit+0x4c>)
 8000d20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d24:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d26:	4b0d      	ldr	r3, [pc, #52]	@ (8000d5c <HAL_MspInit+0x4c>)
 8000d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d2e:	607b      	str	r3, [r7, #4]
 8000d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	603b      	str	r3, [r7, #0]
 8000d36:	4b09      	ldr	r3, [pc, #36]	@ (8000d5c <HAL_MspInit+0x4c>)
 8000d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d3a:	4a08      	ldr	r2, [pc, #32]	@ (8000d5c <HAL_MspInit+0x4c>)
 8000d3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d40:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d42:	4b06      	ldr	r3, [pc, #24]	@ (8000d5c <HAL_MspInit+0x4c>)
 8000d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d4a:	603b      	str	r3, [r7, #0]
 8000d4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	370c      	adds	r7, #12
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	40023800 	.word	0x40023800

08000d60 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b086      	sub	sp, #24
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d68:	f107 0308 	add.w	r3, r7, #8
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	601a      	str	r2, [r3, #0]
 8000d70:	605a      	str	r2, [r3, #4]
 8000d72:	609a      	str	r2, [r3, #8]
 8000d74:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a10      	ldr	r2, [pc, #64]	@ (8000dbc <HAL_RTC_MspInit+0x5c>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d119      	bne.n	8000db4 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000d80:	2302      	movs	r3, #2
 8000d82:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000d84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d88:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d8a:	f107 0308 	add.w	r3, r7, #8
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f001 faaa 	bl	80022e8 <HAL_RCCEx_PeriphCLKConfig>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000d9a:	f7ff ffb3 	bl	8000d04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000d9e:	4b08      	ldr	r3, [pc, #32]	@ (8000dc0 <HAL_RTC_MspInit+0x60>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000da4:	2200      	movs	r2, #0
 8000da6:	2100      	movs	r1, #0
 8000da8:	2029      	movs	r0, #41	@ 0x29
 8000daa:	f000 fbac 	bl	8001506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000dae:	2029      	movs	r0, #41	@ 0x29
 8000db0:	f000 fbc5 	bl	800153e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000db4:	bf00      	nop
 8000db6:	3718      	adds	r7, #24
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	40002800 	.word	0x40002800
 8000dc0:	42470e3c 	.word	0x42470e3c

08000dc4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08a      	sub	sp, #40	@ 0x28
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dcc:	f107 0314 	add.w	r3, r7, #20
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	605a      	str	r2, [r3, #4]
 8000dd6:	609a      	str	r2, [r3, #8]
 8000dd8:	60da      	str	r2, [r3, #12]
 8000dda:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a28      	ldr	r2, [pc, #160]	@ (8000e84 <HAL_SD_MspInit+0xc0>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d14a      	bne.n	8000e7c <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	613b      	str	r3, [r7, #16]
 8000dea:	4b27      	ldr	r3, [pc, #156]	@ (8000e88 <HAL_SD_MspInit+0xc4>)
 8000dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dee:	4a26      	ldr	r2, [pc, #152]	@ (8000e88 <HAL_SD_MspInit+0xc4>)
 8000df0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000df4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000df6:	4b24      	ldr	r3, [pc, #144]	@ (8000e88 <HAL_SD_MspInit+0xc4>)
 8000df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dfa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000dfe:	613b      	str	r3, [r7, #16]
 8000e00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e02:	2300      	movs	r3, #0
 8000e04:	60fb      	str	r3, [r7, #12]
 8000e06:	4b20      	ldr	r3, [pc, #128]	@ (8000e88 <HAL_SD_MspInit+0xc4>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0a:	4a1f      	ldr	r2, [pc, #124]	@ (8000e88 <HAL_SD_MspInit+0xc4>)
 8000e0c:	f043 0304 	orr.w	r3, r3, #4
 8000e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e12:	4b1d      	ldr	r3, [pc, #116]	@ (8000e88 <HAL_SD_MspInit+0xc4>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e16:	f003 0304 	and.w	r3, r3, #4
 8000e1a:	60fb      	str	r3, [r7, #12]
 8000e1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e1e:	2300      	movs	r3, #0
 8000e20:	60bb      	str	r3, [r7, #8]
 8000e22:	4b19      	ldr	r3, [pc, #100]	@ (8000e88 <HAL_SD_MspInit+0xc4>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e26:	4a18      	ldr	r2, [pc, #96]	@ (8000e88 <HAL_SD_MspInit+0xc4>)
 8000e28:	f043 0308 	orr.w	r3, r3, #8
 8000e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e2e:	4b16      	ldr	r3, [pc, #88]	@ (8000e88 <HAL_SD_MspInit+0xc4>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e32:	f003 0308 	and.w	r3, r3, #8
 8000e36:	60bb      	str	r3, [r7, #8]
 8000e38:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8000e3a:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8000e3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e40:	2302      	movs	r3, #2
 8000e42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	2300      	movs	r3, #0
 8000e46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000e4c:	230c      	movs	r3, #12
 8000e4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e50:	f107 0314 	add.w	r3, r7, #20
 8000e54:	4619      	mov	r1, r3
 8000e56:	480d      	ldr	r0, [pc, #52]	@ (8000e8c <HAL_SD_MspInit+0xc8>)
 8000e58:	f000 fc1e 	bl	8001698 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e5c:	2304      	movs	r3, #4
 8000e5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e60:	2302      	movs	r3, #2
 8000e62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e68:	2303      	movs	r3, #3
 8000e6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000e6c:	230c      	movs	r3, #12
 8000e6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e70:	f107 0314 	add.w	r3, r7, #20
 8000e74:	4619      	mov	r1, r3
 8000e76:	4806      	ldr	r0, [pc, #24]	@ (8000e90 <HAL_SD_MspInit+0xcc>)
 8000e78:	f000 fc0e 	bl	8001698 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8000e7c:	bf00      	nop
 8000e7e:	3728      	adds	r7, #40	@ 0x28
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	40012c00 	.word	0x40012c00
 8000e88:	40023800 	.word	0x40023800
 8000e8c:	40020800 	.word	0x40020800
 8000e90:	40020c00 	.word	0x40020c00

08000e94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a0e      	ldr	r2, [pc, #56]	@ (8000edc <HAL_TIM_Base_MspInit+0x48>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d115      	bne.n	8000ed2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	60fb      	str	r3, [r7, #12]
 8000eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee0 <HAL_TIM_Base_MspInit+0x4c>)
 8000eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eae:	4a0c      	ldr	r2, [pc, #48]	@ (8000ee0 <HAL_TIM_Base_MspInit+0x4c>)
 8000eb0:	f043 0320 	orr.w	r3, r3, #32
 8000eb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee0 <HAL_TIM_Base_MspInit+0x4c>)
 8000eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eba:	f003 0320 	and.w	r3, r3, #32
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	2037      	movs	r0, #55	@ 0x37
 8000ec8:	f000 fb1d 	bl	8001506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000ecc:	2037      	movs	r0, #55	@ 0x37
 8000ece:	f000 fb36 	bl	800153e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8000ed2:	bf00      	nop
 8000ed4:	3710      	adds	r7, #16
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40001400 	.word	0x40001400
 8000ee0:	40023800 	.word	0x40023800

08000ee4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08e      	sub	sp, #56	@ 0x38
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]
 8000efa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a58      	ldr	r2, [pc, #352]	@ (8001064 <HAL_UART_MspInit+0x180>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d135      	bne.n	8000f72 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	623b      	str	r3, [r7, #32]
 8000f0a:	4b57      	ldr	r3, [pc, #348]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8000f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0e:	4a56      	ldr	r2, [pc, #344]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8000f10:	f043 0310 	orr.w	r3, r3, #16
 8000f14:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f16:	4b54      	ldr	r3, [pc, #336]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8000f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f1a:	f003 0310 	and.w	r3, r3, #16
 8000f1e:	623b      	str	r3, [r7, #32]
 8000f20:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	61fb      	str	r3, [r7, #28]
 8000f26:	4b50      	ldr	r3, [pc, #320]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2a:	4a4f      	ldr	r2, [pc, #316]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8000f2c:	f043 0301 	orr.w	r3, r3, #1
 8000f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f32:	4b4d      	ldr	r3, [pc, #308]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	61fb      	str	r3, [r7, #28]
 8000f3c:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8000f3e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000f42:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f44:	2302      	movs	r3, #2
 8000f46:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f50:	2307      	movs	r3, #7
 8000f52:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4844      	ldr	r0, [pc, #272]	@ (800106c <HAL_UART_MspInit+0x188>)
 8000f5c:	f000 fb9c 	bl	8001698 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f60:	2200      	movs	r2, #0
 8000f62:	2100      	movs	r1, #0
 8000f64:	2025      	movs	r0, #37	@ 0x25
 8000f66:	f000 face 	bl	8001506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f6a:	2025      	movs	r0, #37	@ 0x25
 8000f6c:	f000 fae7 	bl	800153e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f70:	e073      	b.n	800105a <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART2)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a3e      	ldr	r2, [pc, #248]	@ (8001070 <HAL_UART_MspInit+0x18c>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d134      	bne.n	8000fe6 <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	61bb      	str	r3, [r7, #24]
 8000f80:	4b39      	ldr	r3, [pc, #228]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8000f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f84:	4a38      	ldr	r2, [pc, #224]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8000f86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f8c:	4b36      	ldr	r3, [pc, #216]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8000f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f94:	61bb      	str	r3, [r7, #24]
 8000f96:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]
 8000f9c:	4b32      	ldr	r3, [pc, #200]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8000f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa0:	4a31      	ldr	r2, [pc, #196]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8000fa2:	f043 0301 	orr.w	r3, r3, #1
 8000fa6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fa8:	4b2f      	ldr	r3, [pc, #188]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8000faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fac:	f003 0301 	and.w	r3, r3, #1
 8000fb0:	617b      	str	r3, [r7, #20]
 8000fb2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ESP_TX_Pin|ESP_RX_Pin;
 8000fb4:	230c      	movs	r3, #12
 8000fb6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb8:	2302      	movs	r3, #2
 8000fba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fc4:	2307      	movs	r3, #7
 8000fc6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4827      	ldr	r0, [pc, #156]	@ (800106c <HAL_UART_MspInit+0x188>)
 8000fd0:	f000 fb62 	bl	8001698 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	2026      	movs	r0, #38	@ 0x26
 8000fda:	f000 fa94 	bl	8001506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000fde:	2026      	movs	r0, #38	@ 0x26
 8000fe0:	f000 faad 	bl	800153e <HAL_NVIC_EnableIRQ>
}
 8000fe4:	e039      	b.n	800105a <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a22      	ldr	r2, [pc, #136]	@ (8001074 <HAL_UART_MspInit+0x190>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d134      	bne.n	800105a <HAL_UART_MspInit+0x176>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	613b      	str	r3, [r7, #16]
 8000ff4:	4b1c      	ldr	r3, [pc, #112]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8000ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff8:	4a1b      	ldr	r2, [pc, #108]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8000ffa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ffe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001000:	4b19      	ldr	r3, [pc, #100]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8001002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001004:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001008:	613b      	str	r3, [r7, #16]
 800100a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800100c:	2300      	movs	r3, #0
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	4b15      	ldr	r3, [pc, #84]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8001012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001014:	4a14      	ldr	r2, [pc, #80]	@ (8001068 <HAL_UART_MspInit+0x184>)
 8001016:	f043 0302 	orr.w	r3, r3, #2
 800101a:	6313      	str	r3, [r2, #48]	@ 0x30
 800101c:	4b12      	ldr	r3, [pc, #72]	@ (8001068 <HAL_UART_MspInit+0x184>)
 800101e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001020:	f003 0302 	and.w	r3, r3, #2
 8001024:	60fb      	str	r3, [r7, #12]
 8001026:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SIM_TX_Pin|SIM_RX_Pin;
 8001028:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102e:	2302      	movs	r3, #2
 8001030:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001036:	2303      	movs	r3, #3
 8001038:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800103a:	2307      	movs	r3, #7
 800103c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001042:	4619      	mov	r1, r3
 8001044:	480c      	ldr	r0, [pc, #48]	@ (8001078 <HAL_UART_MspInit+0x194>)
 8001046:	f000 fb27 	bl	8001698 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800104a:	2200      	movs	r2, #0
 800104c:	2100      	movs	r1, #0
 800104e:	2027      	movs	r0, #39	@ 0x27
 8001050:	f000 fa59 	bl	8001506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001054:	2027      	movs	r0, #39	@ 0x27
 8001056:	f000 fa72 	bl	800153e <HAL_NVIC_EnableIRQ>
}
 800105a:	bf00      	nop
 800105c:	3738      	adds	r7, #56	@ 0x38
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40011000 	.word	0x40011000
 8001068:	40023800 	.word	0x40023800
 800106c:	40020000 	.word	0x40020000
 8001070:	40004400 	.word	0x40004400
 8001074:	40004800 	.word	0x40004800
 8001078:	40020400 	.word	0x40020400

0800107c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <NMI_Handler+0x4>

08001084 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001088:	bf00      	nop
 800108a:	e7fd      	b.n	8001088 <HardFault_Handler+0x4>

0800108c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001090:	bf00      	nop
 8001092:	e7fd      	b.n	8001090 <MemManage_Handler+0x4>

08001094 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001098:	bf00      	nop
 800109a:	e7fd      	b.n	8001098 <BusFault_Handler+0x4>

0800109c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <UsageFault_Handler+0x4>

080010a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr

080010b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010b2:	b480      	push	{r7}
 80010b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ce:	b580      	push	{r7, lr}
 80010d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010d2:	f000 f8f9 	bl	80012c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
	...

080010dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010e0:	4802      	ldr	r0, [pc, #8]	@ (80010ec <USART1_IRQHandler+0x10>)
 80010e2:	f003 f9d5 	bl	8004490 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000164 	.word	0x20000164

080010f0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010f4:	4802      	ldr	r0, [pc, #8]	@ (8001100 <USART2_IRQHandler+0x10>)
 80010f6:	f003 f9cb 	bl	8004490 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	200001ac 	.word	0x200001ac

08001104 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001108:	4802      	ldr	r0, [pc, #8]	@ (8001114 <USART3_IRQHandler+0x10>)
 800110a:	f003 f9c1 	bl	8004490 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	200001f4 	.word	0x200001f4

08001118 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800111c:	4802      	ldr	r0, [pc, #8]	@ (8001128 <RTC_Alarm_IRQHandler+0x10>)
 800111e:	f001 fd55 	bl	8002bcc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20000078 	.word	0x20000078

0800112c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001130:	4802      	ldr	r0, [pc, #8]	@ (800113c <TIM7_IRQHandler+0x10>)
 8001132:	f002 feb3 	bl	8003e9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	2000011c 	.word	0x2000011c

08001140 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001148:	4a14      	ldr	r2, [pc, #80]	@ (800119c <_sbrk+0x5c>)
 800114a:	4b15      	ldr	r3, [pc, #84]	@ (80011a0 <_sbrk+0x60>)
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001154:	4b13      	ldr	r3, [pc, #76]	@ (80011a4 <_sbrk+0x64>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d102      	bne.n	8001162 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800115c:	4b11      	ldr	r3, [pc, #68]	@ (80011a4 <_sbrk+0x64>)
 800115e:	4a12      	ldr	r2, [pc, #72]	@ (80011a8 <_sbrk+0x68>)
 8001160:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001162:	4b10      	ldr	r3, [pc, #64]	@ (80011a4 <_sbrk+0x64>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4413      	add	r3, r2
 800116a:	693a      	ldr	r2, [r7, #16]
 800116c:	429a      	cmp	r2, r3
 800116e:	d207      	bcs.n	8001180 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001170:	f007 fa76 	bl	8008660 <__errno>
 8001174:	4603      	mov	r3, r0
 8001176:	220c      	movs	r2, #12
 8001178:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800117a:	f04f 33ff 	mov.w	r3, #4294967295
 800117e:	e009      	b.n	8001194 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001180:	4b08      	ldr	r3, [pc, #32]	@ (80011a4 <_sbrk+0x64>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001186:	4b07      	ldr	r3, [pc, #28]	@ (80011a4 <_sbrk+0x64>)
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4413      	add	r3, r2
 800118e:	4a05      	ldr	r2, [pc, #20]	@ (80011a4 <_sbrk+0x64>)
 8001190:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001192:	68fb      	ldr	r3, [r7, #12]
}
 8001194:	4618      	mov	r0, r3
 8001196:	3718      	adds	r7, #24
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20020000 	.word	0x20020000
 80011a0:	00000400 	.word	0x00000400
 80011a4:	20000244 	.word	0x20000244
 80011a8:	200003d0 	.word	0x200003d0

080011ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011b0:	4b06      	ldr	r3, [pc, #24]	@ (80011cc <SystemInit+0x20>)
 80011b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011b6:	4a05      	ldr	r2, [pc, #20]	@ (80011cc <SystemInit+0x20>)
 80011b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80011d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001208 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80011d4:	f7ff ffea 	bl	80011ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011d8:	480c      	ldr	r0, [pc, #48]	@ (800120c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011da:	490d      	ldr	r1, [pc, #52]	@ (8001210 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001214 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011e0:	e002      	b.n	80011e8 <LoopCopyDataInit>

080011e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011e6:	3304      	adds	r3, #4

080011e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011ec:	d3f9      	bcc.n	80011e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001218 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011f0:	4c0a      	ldr	r4, [pc, #40]	@ (800121c <LoopFillZerobss+0x22>)
  movs r3, #0
 80011f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011f4:	e001      	b.n	80011fa <LoopFillZerobss>

080011f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011f8:	3204      	adds	r2, #4

080011fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011fc:	d3fb      	bcc.n	80011f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011fe:	f007 fa35 	bl	800866c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001202:	f7ff f9b5 	bl	8000570 <main>
  bx  lr    
 8001206:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001208:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800120c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001210:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001214:	080090e0 	.word	0x080090e0
  ldr r2, =_sbss
 8001218:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800121c:	200003d0 	.word	0x200003d0

08001220 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001220:	e7fe      	b.n	8001220 <ADC_IRQHandler>
	...

08001224 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001228:	4b0e      	ldr	r3, [pc, #56]	@ (8001264 <HAL_Init+0x40>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a0d      	ldr	r2, [pc, #52]	@ (8001264 <HAL_Init+0x40>)
 800122e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001232:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001234:	4b0b      	ldr	r3, [pc, #44]	@ (8001264 <HAL_Init+0x40>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a0a      	ldr	r2, [pc, #40]	@ (8001264 <HAL_Init+0x40>)
 800123a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800123e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001240:	4b08      	ldr	r3, [pc, #32]	@ (8001264 <HAL_Init+0x40>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a07      	ldr	r2, [pc, #28]	@ (8001264 <HAL_Init+0x40>)
 8001246:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800124a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800124c:	2003      	movs	r0, #3
 800124e:	f000 f94f 	bl	80014f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001252:	200f      	movs	r0, #15
 8001254:	f000 f808 	bl	8001268 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001258:	f7ff fd5a 	bl	8000d10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800125c:	2300      	movs	r3, #0
}
 800125e:	4618      	mov	r0, r3
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40023c00 	.word	0x40023c00

08001268 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001270:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <HAL_InitTick+0x54>)
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	4b12      	ldr	r3, [pc, #72]	@ (80012c0 <HAL_InitTick+0x58>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	4619      	mov	r1, r3
 800127a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800127e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001282:	fbb2 f3f3 	udiv	r3, r2, r3
 8001286:	4618      	mov	r0, r3
 8001288:	f000 f967 	bl	800155a <HAL_SYSTICK_Config>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e00e      	b.n	80012b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2b0f      	cmp	r3, #15
 800129a:	d80a      	bhi.n	80012b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800129c:	2200      	movs	r2, #0
 800129e:	6879      	ldr	r1, [r7, #4]
 80012a0:	f04f 30ff 	mov.w	r0, #4294967295
 80012a4:	f000 f92f 	bl	8001506 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012a8:	4a06      	ldr	r2, [pc, #24]	@ (80012c4 <HAL_InitTick+0x5c>)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012ae:	2300      	movs	r3, #0
 80012b0:	e000      	b.n	80012b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000000 	.word	0x20000000
 80012c0:	20000008 	.word	0x20000008
 80012c4:	20000004 	.word	0x20000004

080012c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012cc:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <HAL_IncTick+0x20>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	461a      	mov	r2, r3
 80012d2:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <HAL_IncTick+0x24>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4413      	add	r3, r2
 80012d8:	4a04      	ldr	r2, [pc, #16]	@ (80012ec <HAL_IncTick+0x24>)
 80012da:	6013      	str	r3, [r2, #0]
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	20000008 	.word	0x20000008
 80012ec:	20000248 	.word	0x20000248

080012f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  return uwTick;
 80012f4:	4b03      	ldr	r3, [pc, #12]	@ (8001304 <HAL_GetTick+0x14>)
 80012f6:	681b      	ldr	r3, [r3, #0]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20000248 	.word	0x20000248

08001308 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001310:	f7ff ffee 	bl	80012f0 <HAL_GetTick>
 8001314:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001320:	d005      	beq.n	800132e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001322:	4b0a      	ldr	r3, [pc, #40]	@ (800134c <HAL_Delay+0x44>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	461a      	mov	r2, r3
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	4413      	add	r3, r2
 800132c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800132e:	bf00      	nop
 8001330:	f7ff ffde 	bl	80012f0 <HAL_GetTick>
 8001334:	4602      	mov	r2, r0
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	68fa      	ldr	r2, [r7, #12]
 800133c:	429a      	cmp	r2, r3
 800133e:	d8f7      	bhi.n	8001330 <HAL_Delay+0x28>
  {
  }
}
 8001340:	bf00      	nop
 8001342:	bf00      	nop
 8001344:	3710      	adds	r7, #16
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20000008 	.word	0x20000008

08001350 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001350:	b480      	push	{r7}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f003 0307 	and.w	r3, r3, #7
 800135e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001360:	4b0c      	ldr	r3, [pc, #48]	@ (8001394 <__NVIC_SetPriorityGrouping+0x44>)
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001366:	68ba      	ldr	r2, [r7, #8]
 8001368:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800136c:	4013      	ands	r3, r2
 800136e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001378:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800137c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001380:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001382:	4a04      	ldr	r2, [pc, #16]	@ (8001394 <__NVIC_SetPriorityGrouping+0x44>)
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	60d3      	str	r3, [r2, #12]
}
 8001388:	bf00      	nop
 800138a:	3714      	adds	r7, #20
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	e000ed00 	.word	0xe000ed00

08001398 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800139c:	4b04      	ldr	r3, [pc, #16]	@ (80013b0 <__NVIC_GetPriorityGrouping+0x18>)
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	0a1b      	lsrs	r3, r3, #8
 80013a2:	f003 0307 	and.w	r3, r3, #7
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	e000ed00 	.word	0xe000ed00

080013b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	db0b      	blt.n	80013de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013c6:	79fb      	ldrb	r3, [r7, #7]
 80013c8:	f003 021f 	and.w	r2, r3, #31
 80013cc:	4907      	ldr	r1, [pc, #28]	@ (80013ec <__NVIC_EnableIRQ+0x38>)
 80013ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d2:	095b      	lsrs	r3, r3, #5
 80013d4:	2001      	movs	r0, #1
 80013d6:	fa00 f202 	lsl.w	r2, r0, r2
 80013da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	e000e100 	.word	0xe000e100

080013f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	6039      	str	r1, [r7, #0]
 80013fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001400:	2b00      	cmp	r3, #0
 8001402:	db0a      	blt.n	800141a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	b2da      	uxtb	r2, r3
 8001408:	490c      	ldr	r1, [pc, #48]	@ (800143c <__NVIC_SetPriority+0x4c>)
 800140a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140e:	0112      	lsls	r2, r2, #4
 8001410:	b2d2      	uxtb	r2, r2
 8001412:	440b      	add	r3, r1
 8001414:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001418:	e00a      	b.n	8001430 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	b2da      	uxtb	r2, r3
 800141e:	4908      	ldr	r1, [pc, #32]	@ (8001440 <__NVIC_SetPriority+0x50>)
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	f003 030f 	and.w	r3, r3, #15
 8001426:	3b04      	subs	r3, #4
 8001428:	0112      	lsls	r2, r2, #4
 800142a:	b2d2      	uxtb	r2, r2
 800142c:	440b      	add	r3, r1
 800142e:	761a      	strb	r2, [r3, #24]
}
 8001430:	bf00      	nop
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	e000e100 	.word	0xe000e100
 8001440:	e000ed00 	.word	0xe000ed00

08001444 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001444:	b480      	push	{r7}
 8001446:	b089      	sub	sp, #36	@ 0x24
 8001448:	af00      	add	r7, sp, #0
 800144a:	60f8      	str	r0, [r7, #12]
 800144c:	60b9      	str	r1, [r7, #8]
 800144e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	f003 0307 	and.w	r3, r3, #7
 8001456:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	f1c3 0307 	rsb	r3, r3, #7
 800145e:	2b04      	cmp	r3, #4
 8001460:	bf28      	it	cs
 8001462:	2304      	movcs	r3, #4
 8001464:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	3304      	adds	r3, #4
 800146a:	2b06      	cmp	r3, #6
 800146c:	d902      	bls.n	8001474 <NVIC_EncodePriority+0x30>
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	3b03      	subs	r3, #3
 8001472:	e000      	b.n	8001476 <NVIC_EncodePriority+0x32>
 8001474:	2300      	movs	r3, #0
 8001476:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001478:	f04f 32ff 	mov.w	r2, #4294967295
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	43da      	mvns	r2, r3
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	401a      	ands	r2, r3
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800148c:	f04f 31ff 	mov.w	r1, #4294967295
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	fa01 f303 	lsl.w	r3, r1, r3
 8001496:	43d9      	mvns	r1, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800149c:	4313      	orrs	r3, r2
         );
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3724      	adds	r7, #36	@ 0x24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
	...

080014ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	3b01      	subs	r3, #1
 80014b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014bc:	d301      	bcc.n	80014c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014be:	2301      	movs	r3, #1
 80014c0:	e00f      	b.n	80014e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014c2:	4a0a      	ldr	r2, [pc, #40]	@ (80014ec <SysTick_Config+0x40>)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3b01      	subs	r3, #1
 80014c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014ca:	210f      	movs	r1, #15
 80014cc:	f04f 30ff 	mov.w	r0, #4294967295
 80014d0:	f7ff ff8e 	bl	80013f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014d4:	4b05      	ldr	r3, [pc, #20]	@ (80014ec <SysTick_Config+0x40>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014da:	4b04      	ldr	r3, [pc, #16]	@ (80014ec <SysTick_Config+0x40>)
 80014dc:	2207      	movs	r2, #7
 80014de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	e000e010 	.word	0xe000e010

080014f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f7ff ff29 	bl	8001350 <__NVIC_SetPriorityGrouping>
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001506:	b580      	push	{r7, lr}
 8001508:	b086      	sub	sp, #24
 800150a:	af00      	add	r7, sp, #0
 800150c:	4603      	mov	r3, r0
 800150e:	60b9      	str	r1, [r7, #8]
 8001510:	607a      	str	r2, [r7, #4]
 8001512:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001518:	f7ff ff3e 	bl	8001398 <__NVIC_GetPriorityGrouping>
 800151c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	68b9      	ldr	r1, [r7, #8]
 8001522:	6978      	ldr	r0, [r7, #20]
 8001524:	f7ff ff8e 	bl	8001444 <NVIC_EncodePriority>
 8001528:	4602      	mov	r2, r0
 800152a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800152e:	4611      	mov	r1, r2
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff ff5d 	bl	80013f0 <__NVIC_SetPriority>
}
 8001536:	bf00      	nop
 8001538:	3718      	adds	r7, #24
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	b082      	sub	sp, #8
 8001542:	af00      	add	r7, sp, #0
 8001544:	4603      	mov	r3, r0
 8001546:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ff31 	bl	80013b4 <__NVIC_EnableIRQ>
}
 8001552:	bf00      	nop
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b082      	sub	sp, #8
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f7ff ffa2 	bl	80014ac <SysTick_Config>
 8001568:	4603      	mov	r3, r0
}
 800156a:	4618      	mov	r0, r3
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b084      	sub	sp, #16
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800157e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001580:	f7ff feb6 	bl	80012f0 <HAL_GetTick>
 8001584:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800158c:	b2db      	uxtb	r3, r3
 800158e:	2b02      	cmp	r3, #2
 8001590:	d008      	beq.n	80015a4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2280      	movs	r2, #128	@ 0x80
 8001596:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2200      	movs	r2, #0
 800159c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80015a0:	2301      	movs	r3, #1
 80015a2:	e052      	b.n	800164a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f022 0216 	bic.w	r2, r2, #22
 80015b2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	695a      	ldr	r2, [r3, #20]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80015c2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d103      	bne.n	80015d4 <HAL_DMA_Abort+0x62>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d007      	beq.n	80015e4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f022 0208 	bic.w	r2, r2, #8
 80015e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f022 0201 	bic.w	r2, r2, #1
 80015f2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015f4:	e013      	b.n	800161e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80015f6:	f7ff fe7b 	bl	80012f0 <HAL_GetTick>
 80015fa:	4602      	mov	r2, r0
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	2b05      	cmp	r3, #5
 8001602:	d90c      	bls.n	800161e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2220      	movs	r2, #32
 8001608:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2203      	movs	r2, #3
 800160e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2200      	movs	r2, #0
 8001616:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e015      	b.n	800164a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 0301 	and.w	r3, r3, #1
 8001628:	2b00      	cmp	r3, #0
 800162a:	d1e4      	bne.n	80015f6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001630:	223f      	movs	r2, #63	@ 0x3f
 8001632:	409a      	lsls	r2, r3
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2201      	movs	r2, #1
 800163c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2200      	movs	r2, #0
 8001644:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001648:	2300      	movs	r3, #0
}
 800164a:	4618      	mov	r0, r3
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}

08001652 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001652:	b480      	push	{r7}
 8001654:	b083      	sub	sp, #12
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001660:	b2db      	uxtb	r3, r3
 8001662:	2b02      	cmp	r3, #2
 8001664:	d004      	beq.n	8001670 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2280      	movs	r2, #128	@ 0x80
 800166a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e00c      	b.n	800168a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2205      	movs	r2, #5
 8001674:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f022 0201 	bic.w	r2, r2, #1
 8001686:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
	...

08001698 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001698:	b480      	push	{r7}
 800169a:	b089      	sub	sp, #36	@ 0x24
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80016a2:	2300      	movs	r3, #0
 80016a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016a6:	2300      	movs	r3, #0
 80016a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016aa:	2300      	movs	r3, #0
 80016ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016ae:	2300      	movs	r3, #0
 80016b0:	61fb      	str	r3, [r7, #28]
 80016b2:	e16b      	b.n	800198c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80016b4:	2201      	movs	r2, #1
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	fa02 f303 	lsl.w	r3, r2, r3
 80016bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	697a      	ldr	r2, [r7, #20]
 80016c4:	4013      	ands	r3, r2
 80016c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016c8:	693a      	ldr	r2, [r7, #16]
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	f040 815a 	bne.w	8001986 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f003 0303 	and.w	r3, r3, #3
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d005      	beq.n	80016ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d130      	bne.n	800174c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	005b      	lsls	r3, r3, #1
 80016f4:	2203      	movs	r2, #3
 80016f6:	fa02 f303 	lsl.w	r3, r2, r3
 80016fa:	43db      	mvns	r3, r3
 80016fc:	69ba      	ldr	r2, [r7, #24]
 80016fe:	4013      	ands	r3, r2
 8001700:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	68da      	ldr	r2, [r3, #12]
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	fa02 f303 	lsl.w	r3, r2, r3
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	4313      	orrs	r3, r2
 8001712:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001720:	2201      	movs	r2, #1
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	43db      	mvns	r3, r3
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	4013      	ands	r3, r2
 800172e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	091b      	lsrs	r3, r3, #4
 8001736:	f003 0201 	and.w	r2, r3, #1
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	fa02 f303 	lsl.w	r3, r2, r3
 8001740:	69ba      	ldr	r2, [r7, #24]
 8001742:	4313      	orrs	r3, r2
 8001744:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	69ba      	ldr	r2, [r7, #24]
 800174a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f003 0303 	and.w	r3, r3, #3
 8001754:	2b03      	cmp	r3, #3
 8001756:	d017      	beq.n	8001788 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	2203      	movs	r2, #3
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	43db      	mvns	r3, r3
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	4013      	ands	r3, r2
 800176e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	689a      	ldr	r2, [r3, #8]
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	4313      	orrs	r3, r2
 8001780:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	69ba      	ldr	r2, [r7, #24]
 8001786:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f003 0303 	and.w	r3, r3, #3
 8001790:	2b02      	cmp	r3, #2
 8001792:	d123      	bne.n	80017dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	08da      	lsrs	r2, r3, #3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	3208      	adds	r2, #8
 800179c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	f003 0307 	and.w	r3, r3, #7
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	220f      	movs	r2, #15
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	43db      	mvns	r3, r3
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	4013      	ands	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	691a      	ldr	r2, [r3, #16]
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	f003 0307 	and.w	r3, r3, #7
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	fa02 f303 	lsl.w	r3, r2, r3
 80017c8:	69ba      	ldr	r2, [r7, #24]
 80017ca:	4313      	orrs	r3, r2
 80017cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	08da      	lsrs	r2, r3, #3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	3208      	adds	r2, #8
 80017d6:	69b9      	ldr	r1, [r7, #24]
 80017d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	2203      	movs	r2, #3
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	43db      	mvns	r3, r3
 80017ee:	69ba      	ldr	r2, [r7, #24]
 80017f0:	4013      	ands	r3, r2
 80017f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f003 0203 	and.w	r2, r3, #3
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	4313      	orrs	r3, r2
 8001808:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	69ba      	ldr	r2, [r7, #24]
 800180e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001818:	2b00      	cmp	r3, #0
 800181a:	f000 80b4 	beq.w	8001986 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800181e:	2300      	movs	r3, #0
 8001820:	60fb      	str	r3, [r7, #12]
 8001822:	4b60      	ldr	r3, [pc, #384]	@ (80019a4 <HAL_GPIO_Init+0x30c>)
 8001824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001826:	4a5f      	ldr	r2, [pc, #380]	@ (80019a4 <HAL_GPIO_Init+0x30c>)
 8001828:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800182c:	6453      	str	r3, [r2, #68]	@ 0x44
 800182e:	4b5d      	ldr	r3, [pc, #372]	@ (80019a4 <HAL_GPIO_Init+0x30c>)
 8001830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001832:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800183a:	4a5b      	ldr	r2, [pc, #364]	@ (80019a8 <HAL_GPIO_Init+0x310>)
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	089b      	lsrs	r3, r3, #2
 8001840:	3302      	adds	r3, #2
 8001842:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001846:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	f003 0303 	and.w	r3, r3, #3
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	220f      	movs	r2, #15
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	43db      	mvns	r3, r3
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	4013      	ands	r3, r2
 800185c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a52      	ldr	r2, [pc, #328]	@ (80019ac <HAL_GPIO_Init+0x314>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d02b      	beq.n	80018be <HAL_GPIO_Init+0x226>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a51      	ldr	r2, [pc, #324]	@ (80019b0 <HAL_GPIO_Init+0x318>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d025      	beq.n	80018ba <HAL_GPIO_Init+0x222>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a50      	ldr	r2, [pc, #320]	@ (80019b4 <HAL_GPIO_Init+0x31c>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d01f      	beq.n	80018b6 <HAL_GPIO_Init+0x21e>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a4f      	ldr	r2, [pc, #316]	@ (80019b8 <HAL_GPIO_Init+0x320>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d019      	beq.n	80018b2 <HAL_GPIO_Init+0x21a>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a4e      	ldr	r2, [pc, #312]	@ (80019bc <HAL_GPIO_Init+0x324>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d013      	beq.n	80018ae <HAL_GPIO_Init+0x216>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4a4d      	ldr	r2, [pc, #308]	@ (80019c0 <HAL_GPIO_Init+0x328>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d00d      	beq.n	80018aa <HAL_GPIO_Init+0x212>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a4c      	ldr	r2, [pc, #304]	@ (80019c4 <HAL_GPIO_Init+0x32c>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d007      	beq.n	80018a6 <HAL_GPIO_Init+0x20e>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a4b      	ldr	r2, [pc, #300]	@ (80019c8 <HAL_GPIO_Init+0x330>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d101      	bne.n	80018a2 <HAL_GPIO_Init+0x20a>
 800189e:	2307      	movs	r3, #7
 80018a0:	e00e      	b.n	80018c0 <HAL_GPIO_Init+0x228>
 80018a2:	2308      	movs	r3, #8
 80018a4:	e00c      	b.n	80018c0 <HAL_GPIO_Init+0x228>
 80018a6:	2306      	movs	r3, #6
 80018a8:	e00a      	b.n	80018c0 <HAL_GPIO_Init+0x228>
 80018aa:	2305      	movs	r3, #5
 80018ac:	e008      	b.n	80018c0 <HAL_GPIO_Init+0x228>
 80018ae:	2304      	movs	r3, #4
 80018b0:	e006      	b.n	80018c0 <HAL_GPIO_Init+0x228>
 80018b2:	2303      	movs	r3, #3
 80018b4:	e004      	b.n	80018c0 <HAL_GPIO_Init+0x228>
 80018b6:	2302      	movs	r3, #2
 80018b8:	e002      	b.n	80018c0 <HAL_GPIO_Init+0x228>
 80018ba:	2301      	movs	r3, #1
 80018bc:	e000      	b.n	80018c0 <HAL_GPIO_Init+0x228>
 80018be:	2300      	movs	r3, #0
 80018c0:	69fa      	ldr	r2, [r7, #28]
 80018c2:	f002 0203 	and.w	r2, r2, #3
 80018c6:	0092      	lsls	r2, r2, #2
 80018c8:	4093      	lsls	r3, r2
 80018ca:	69ba      	ldr	r2, [r7, #24]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018d0:	4935      	ldr	r1, [pc, #212]	@ (80019a8 <HAL_GPIO_Init+0x310>)
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	089b      	lsrs	r3, r3, #2
 80018d6:	3302      	adds	r3, #2
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018de:	4b3b      	ldr	r3, [pc, #236]	@ (80019cc <HAL_GPIO_Init+0x334>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	43db      	mvns	r3, r3
 80018e8:	69ba      	ldr	r2, [r7, #24]
 80018ea:	4013      	ands	r3, r2
 80018ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d003      	beq.n	8001902 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80018fa:	69ba      	ldr	r2, [r7, #24]
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	4313      	orrs	r3, r2
 8001900:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001902:	4a32      	ldr	r2, [pc, #200]	@ (80019cc <HAL_GPIO_Init+0x334>)
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001908:	4b30      	ldr	r3, [pc, #192]	@ (80019cc <HAL_GPIO_Init+0x334>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	43db      	mvns	r3, r3
 8001912:	69ba      	ldr	r2, [r7, #24]
 8001914:	4013      	ands	r3, r2
 8001916:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001920:	2b00      	cmp	r3, #0
 8001922:	d003      	beq.n	800192c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001924:	69ba      	ldr	r2, [r7, #24]
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	4313      	orrs	r3, r2
 800192a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800192c:	4a27      	ldr	r2, [pc, #156]	@ (80019cc <HAL_GPIO_Init+0x334>)
 800192e:	69bb      	ldr	r3, [r7, #24]
 8001930:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001932:	4b26      	ldr	r3, [pc, #152]	@ (80019cc <HAL_GPIO_Init+0x334>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	43db      	mvns	r3, r3
 800193c:	69ba      	ldr	r2, [r7, #24]
 800193e:	4013      	ands	r3, r2
 8001940:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d003      	beq.n	8001956 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	4313      	orrs	r3, r2
 8001954:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001956:	4a1d      	ldr	r2, [pc, #116]	@ (80019cc <HAL_GPIO_Init+0x334>)
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800195c:	4b1b      	ldr	r3, [pc, #108]	@ (80019cc <HAL_GPIO_Init+0x334>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	43db      	mvns	r3, r3
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	4013      	ands	r3, r2
 800196a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d003      	beq.n	8001980 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	4313      	orrs	r3, r2
 800197e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001980:	4a12      	ldr	r2, [pc, #72]	@ (80019cc <HAL_GPIO_Init+0x334>)
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	3301      	adds	r3, #1
 800198a:	61fb      	str	r3, [r7, #28]
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	2b0f      	cmp	r3, #15
 8001990:	f67f ae90 	bls.w	80016b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001994:	bf00      	nop
 8001996:	bf00      	nop
 8001998:	3724      	adds	r7, #36	@ 0x24
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	40023800 	.word	0x40023800
 80019a8:	40013800 	.word	0x40013800
 80019ac:	40020000 	.word	0x40020000
 80019b0:	40020400 	.word	0x40020400
 80019b4:	40020800 	.word	0x40020800
 80019b8:	40020c00 	.word	0x40020c00
 80019bc:	40021000 	.word	0x40021000
 80019c0:	40021400 	.word	0x40021400
 80019c4:	40021800 	.word	0x40021800
 80019c8:	40021c00 	.word	0x40021c00
 80019cc:	40013c00 	.word	0x40013c00

080019d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	460b      	mov	r3, r1
 80019da:	807b      	strh	r3, [r7, #2]
 80019dc:	4613      	mov	r3, r2
 80019de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019e0:	787b      	ldrb	r3, [r7, #1]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d003      	beq.n	80019ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019e6:	887a      	ldrh	r2, [r7, #2]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80019ec:	e003      	b.n	80019f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80019ee:	887b      	ldrh	r3, [r7, #2]
 80019f0:	041a      	lsls	r2, r3, #16
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	619a      	str	r2, [r3, #24]
}
 80019f6:	bf00      	nop
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr

08001a02 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a02:	b480      	push	{r7}
 8001a04:	b085      	sub	sp, #20
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	695b      	ldr	r3, [r3, #20]
 8001a12:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a14:	887a      	ldrh	r2, [r7, #2]
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	041a      	lsls	r2, r3, #16
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	43d9      	mvns	r1, r3
 8001a20:	887b      	ldrh	r3, [r7, #2]
 8001a22:	400b      	ands	r3, r1
 8001a24:	431a      	orrs	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	619a      	str	r2, [r3, #24]
}
 8001a2a:	bf00      	nop
 8001a2c:	3714      	adds	r7, #20
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
	...

08001a38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e267      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d075      	beq.n	8001b42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001a56:	4b88      	ldr	r3, [pc, #544]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	f003 030c 	and.w	r3, r3, #12
 8001a5e:	2b04      	cmp	r3, #4
 8001a60:	d00c      	beq.n	8001a7c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a62:	4b85      	ldr	r3, [pc, #532]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001a6a:	2b08      	cmp	r3, #8
 8001a6c:	d112      	bne.n	8001a94 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a6e:	4b82      	ldr	r3, [pc, #520]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a76:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a7a:	d10b      	bne.n	8001a94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a7c:	4b7e      	ldr	r3, [pc, #504]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d05b      	beq.n	8001b40 <HAL_RCC_OscConfig+0x108>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d157      	bne.n	8001b40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e242      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a9c:	d106      	bne.n	8001aac <HAL_RCC_OscConfig+0x74>
 8001a9e:	4b76      	ldr	r3, [pc, #472]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a75      	ldr	r2, [pc, #468]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aa8:	6013      	str	r3, [r2, #0]
 8001aaa:	e01d      	b.n	8001ae8 <HAL_RCC_OscConfig+0xb0>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ab4:	d10c      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x98>
 8001ab6:	4b70      	ldr	r3, [pc, #448]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a6f      	ldr	r2, [pc, #444]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001abc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ac0:	6013      	str	r3, [r2, #0]
 8001ac2:	4b6d      	ldr	r3, [pc, #436]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a6c      	ldr	r2, [pc, #432]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001ac8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001acc:	6013      	str	r3, [r2, #0]
 8001ace:	e00b      	b.n	8001ae8 <HAL_RCC_OscConfig+0xb0>
 8001ad0:	4b69      	ldr	r3, [pc, #420]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a68      	ldr	r2, [pc, #416]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001ad6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ada:	6013      	str	r3, [r2, #0]
 8001adc:	4b66      	ldr	r3, [pc, #408]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a65      	ldr	r2, [pc, #404]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001ae2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ae6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d013      	beq.n	8001b18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af0:	f7ff fbfe 	bl	80012f0 <HAL_GetTick>
 8001af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001af6:	e008      	b.n	8001b0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001af8:	f7ff fbfa 	bl	80012f0 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b64      	cmp	r3, #100	@ 0x64
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e207      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b0a:	4b5b      	ldr	r3, [pc, #364]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d0f0      	beq.n	8001af8 <HAL_RCC_OscConfig+0xc0>
 8001b16:	e014      	b.n	8001b42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b18:	f7ff fbea 	bl	80012f0 <HAL_GetTick>
 8001b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b1e:	e008      	b.n	8001b32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b20:	f7ff fbe6 	bl	80012f0 <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	2b64      	cmp	r3, #100	@ 0x64
 8001b2c:	d901      	bls.n	8001b32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e1f3      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b32:	4b51      	ldr	r3, [pc, #324]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d1f0      	bne.n	8001b20 <HAL_RCC_OscConfig+0xe8>
 8001b3e:	e000      	b.n	8001b42 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d063      	beq.n	8001c16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001b4e:	4b4a      	ldr	r3, [pc, #296]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	f003 030c 	and.w	r3, r3, #12
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d00b      	beq.n	8001b72 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b5a:	4b47      	ldr	r3, [pc, #284]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001b62:	2b08      	cmp	r3, #8
 8001b64:	d11c      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b66:	4b44      	ldr	r3, [pc, #272]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d116      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b72:	4b41      	ldr	r3, [pc, #260]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d005      	beq.n	8001b8a <HAL_RCC_OscConfig+0x152>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d001      	beq.n	8001b8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e1c7      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b8a:	4b3b      	ldr	r3, [pc, #236]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	691b      	ldr	r3, [r3, #16]
 8001b96:	00db      	lsls	r3, r3, #3
 8001b98:	4937      	ldr	r1, [pc, #220]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b9e:	e03a      	b.n	8001c16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d020      	beq.n	8001bea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ba8:	4b34      	ldr	r3, [pc, #208]	@ (8001c7c <HAL_RCC_OscConfig+0x244>)
 8001baa:	2201      	movs	r2, #1
 8001bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bae:	f7ff fb9f 	bl	80012f0 <HAL_GetTick>
 8001bb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bb4:	e008      	b.n	8001bc8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bb6:	f7ff fb9b 	bl	80012f0 <HAL_GetTick>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d901      	bls.n	8001bc8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e1a8      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bc8:	4b2b      	ldr	r3, [pc, #172]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 0302 	and.w	r3, r3, #2
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d0f0      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bd4:	4b28      	ldr	r3, [pc, #160]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	691b      	ldr	r3, [r3, #16]
 8001be0:	00db      	lsls	r3, r3, #3
 8001be2:	4925      	ldr	r1, [pc, #148]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001be4:	4313      	orrs	r3, r2
 8001be6:	600b      	str	r3, [r1, #0]
 8001be8:	e015      	b.n	8001c16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bea:	4b24      	ldr	r3, [pc, #144]	@ (8001c7c <HAL_RCC_OscConfig+0x244>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf0:	f7ff fb7e 	bl	80012f0 <HAL_GetTick>
 8001bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bf8:	f7ff fb7a 	bl	80012f0 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e187      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d1f0      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0308 	and.w	r3, r3, #8
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d036      	beq.n	8001c90 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	695b      	ldr	r3, [r3, #20]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d016      	beq.n	8001c58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c2a:	4b15      	ldr	r3, [pc, #84]	@ (8001c80 <HAL_RCC_OscConfig+0x248>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c30:	f7ff fb5e 	bl	80012f0 <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c38:	f7ff fb5a 	bl	80012f0 <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e167      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c78 <HAL_RCC_OscConfig+0x240>)
 8001c4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c4e:	f003 0302 	and.w	r3, r3, #2
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d0f0      	beq.n	8001c38 <HAL_RCC_OscConfig+0x200>
 8001c56:	e01b      	b.n	8001c90 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c58:	4b09      	ldr	r3, [pc, #36]	@ (8001c80 <HAL_RCC_OscConfig+0x248>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c5e:	f7ff fb47 	bl	80012f0 <HAL_GetTick>
 8001c62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c64:	e00e      	b.n	8001c84 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c66:	f7ff fb43 	bl	80012f0 <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d907      	bls.n	8001c84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e150      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	42470000 	.word	0x42470000
 8001c80:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c84:	4b88      	ldr	r3, [pc, #544]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001c86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c88:	f003 0302 	and.w	r3, r3, #2
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d1ea      	bne.n	8001c66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	f000 8097 	beq.w	8001dcc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ca2:	4b81      	ldr	r3, [pc, #516]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d10f      	bne.n	8001cce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	4b7d      	ldr	r3, [pc, #500]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb6:	4a7c      	ldr	r2, [pc, #496]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001cb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cbe:	4b7a      	ldr	r3, [pc, #488]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cc6:	60bb      	str	r3, [r7, #8]
 8001cc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cce:	4b77      	ldr	r3, [pc, #476]	@ (8001eac <HAL_RCC_OscConfig+0x474>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d118      	bne.n	8001d0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cda:	4b74      	ldr	r3, [pc, #464]	@ (8001eac <HAL_RCC_OscConfig+0x474>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a73      	ldr	r2, [pc, #460]	@ (8001eac <HAL_RCC_OscConfig+0x474>)
 8001ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ce4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ce6:	f7ff fb03 	bl	80012f0 <HAL_GetTick>
 8001cea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cec:	e008      	b.n	8001d00 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cee:	f7ff faff 	bl	80012f0 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e10c      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d00:	4b6a      	ldr	r3, [pc, #424]	@ (8001eac <HAL_RCC_OscConfig+0x474>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d0f0      	beq.n	8001cee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d106      	bne.n	8001d22 <HAL_RCC_OscConfig+0x2ea>
 8001d14:	4b64      	ldr	r3, [pc, #400]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001d16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d18:	4a63      	ldr	r2, [pc, #396]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001d1a:	f043 0301 	orr.w	r3, r3, #1
 8001d1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d20:	e01c      	b.n	8001d5c <HAL_RCC_OscConfig+0x324>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	2b05      	cmp	r3, #5
 8001d28:	d10c      	bne.n	8001d44 <HAL_RCC_OscConfig+0x30c>
 8001d2a:	4b5f      	ldr	r3, [pc, #380]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d2e:	4a5e      	ldr	r2, [pc, #376]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001d30:	f043 0304 	orr.w	r3, r3, #4
 8001d34:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d36:	4b5c      	ldr	r3, [pc, #368]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d3a:	4a5b      	ldr	r2, [pc, #364]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001d3c:	f043 0301 	orr.w	r3, r3, #1
 8001d40:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d42:	e00b      	b.n	8001d5c <HAL_RCC_OscConfig+0x324>
 8001d44:	4b58      	ldr	r3, [pc, #352]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001d46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d48:	4a57      	ldr	r2, [pc, #348]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001d4a:	f023 0301 	bic.w	r3, r3, #1
 8001d4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d50:	4b55      	ldr	r3, [pc, #340]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001d52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d54:	4a54      	ldr	r2, [pc, #336]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001d56:	f023 0304 	bic.w	r3, r3, #4
 8001d5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d015      	beq.n	8001d90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d64:	f7ff fac4 	bl	80012f0 <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d6a:	e00a      	b.n	8001d82 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d6c:	f7ff fac0 	bl	80012f0 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e0cb      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d82:	4b49      	ldr	r3, [pc, #292]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d0ee      	beq.n	8001d6c <HAL_RCC_OscConfig+0x334>
 8001d8e:	e014      	b.n	8001dba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d90:	f7ff faae 	bl	80012f0 <HAL_GetTick>
 8001d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d96:	e00a      	b.n	8001dae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d98:	f7ff faaa 	bl	80012f0 <HAL_GetTick>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e0b5      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dae:	4b3e      	ldr	r3, [pc, #248]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001db0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1ee      	bne.n	8001d98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001dba:	7dfb      	ldrb	r3, [r7, #23]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d105      	bne.n	8001dcc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dc0:	4b39      	ldr	r3, [pc, #228]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc4:	4a38      	ldr	r2, [pc, #224]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001dc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001dca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f000 80a1 	beq.w	8001f18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001dd6:	4b34      	ldr	r3, [pc, #208]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f003 030c 	and.w	r3, r3, #12
 8001dde:	2b08      	cmp	r3, #8
 8001de0:	d05c      	beq.n	8001e9c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d141      	bne.n	8001e6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dea:	4b31      	ldr	r3, [pc, #196]	@ (8001eb0 <HAL_RCC_OscConfig+0x478>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df0:	f7ff fa7e 	bl	80012f0 <HAL_GetTick>
 8001df4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001df6:	e008      	b.n	8001e0a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001df8:	f7ff fa7a 	bl	80012f0 <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e087      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e0a:	4b27      	ldr	r3, [pc, #156]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1f0      	bne.n	8001df8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	69da      	ldr	r2, [r3, #28]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6a1b      	ldr	r3, [r3, #32]
 8001e1e:	431a      	orrs	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e24:	019b      	lsls	r3, r3, #6
 8001e26:	431a      	orrs	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e2c:	085b      	lsrs	r3, r3, #1
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	041b      	lsls	r3, r3, #16
 8001e32:	431a      	orrs	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e38:	061b      	lsls	r3, r3, #24
 8001e3a:	491b      	ldr	r1, [pc, #108]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e40:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb0 <HAL_RCC_OscConfig+0x478>)
 8001e42:	2201      	movs	r2, #1
 8001e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e46:	f7ff fa53 	bl	80012f0 <HAL_GetTick>
 8001e4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e4e:	f7ff fa4f 	bl	80012f0 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e05c      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e60:	4b11      	ldr	r3, [pc, #68]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0f0      	beq.n	8001e4e <HAL_RCC_OscConfig+0x416>
 8001e6c:	e054      	b.n	8001f18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e6e:	4b10      	ldr	r3, [pc, #64]	@ (8001eb0 <HAL_RCC_OscConfig+0x478>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e74:	f7ff fa3c 	bl	80012f0 <HAL_GetTick>
 8001e78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e7a:	e008      	b.n	8001e8e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e7c:	f7ff fa38 	bl	80012f0 <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e045      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ea8 <HAL_RCC_OscConfig+0x470>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d1f0      	bne.n	8001e7c <HAL_RCC_OscConfig+0x444>
 8001e9a:	e03d      	b.n	8001f18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d107      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e038      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
 8001ea8:	40023800 	.word	0x40023800
 8001eac:	40007000 	.word	0x40007000
 8001eb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001eb4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f24 <HAL_RCC_OscConfig+0x4ec>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d028      	beq.n	8001f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d121      	bne.n	8001f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d11a      	bne.n	8001f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ede:	68fa      	ldr	r2, [r7, #12]
 8001ee0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001eea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d111      	bne.n	8001f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001efa:	085b      	lsrs	r3, r3, #1
 8001efc:	3b01      	subs	r3, #1
 8001efe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d107      	bne.n	8001f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d001      	beq.n	8001f18 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e000      	b.n	8001f1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3718      	adds	r7, #24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40023800 	.word	0x40023800

08001f28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d101      	bne.n	8001f3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e0cc      	b.n	80020d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f3c:	4b68      	ldr	r3, [pc, #416]	@ (80020e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0307 	and.w	r3, r3, #7
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d90c      	bls.n	8001f64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f4a:	4b65      	ldr	r3, [pc, #404]	@ (80020e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f4c:	683a      	ldr	r2, [r7, #0]
 8001f4e:	b2d2      	uxtb	r2, r2
 8001f50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f52:	4b63      	ldr	r3, [pc, #396]	@ (80020e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 0307 	and.w	r3, r3, #7
 8001f5a:	683a      	ldr	r2, [r7, #0]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d001      	beq.n	8001f64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	e0b8      	b.n	80020d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 0302 	and.w	r3, r3, #2
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d020      	beq.n	8001fb2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 0304 	and.w	r3, r3, #4
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d005      	beq.n	8001f88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f7c:	4b59      	ldr	r3, [pc, #356]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	4a58      	ldr	r2, [pc, #352]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f82:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001f86:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0308 	and.w	r3, r3, #8
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d005      	beq.n	8001fa0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f94:	4b53      	ldr	r3, [pc, #332]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	4a52      	ldr	r2, [pc, #328]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f9a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001f9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fa0:	4b50      	ldr	r3, [pc, #320]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	494d      	ldr	r1, [pc, #308]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d044      	beq.n	8002048 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d107      	bne.n	8001fd6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fc6:	4b47      	ldr	r3, [pc, #284]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d119      	bne.n	8002006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e07f      	b.n	80020d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d003      	beq.n	8001fe6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001fe2:	2b03      	cmp	r3, #3
 8001fe4:	d107      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fe6:	4b3f      	ldr	r3, [pc, #252]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d109      	bne.n	8002006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e06f      	b.n	80020d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff6:	4b3b      	ldr	r3, [pc, #236]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d101      	bne.n	8002006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e067      	b.n	80020d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002006:	4b37      	ldr	r3, [pc, #220]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	f023 0203 	bic.w	r2, r3, #3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	4934      	ldr	r1, [pc, #208]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002014:	4313      	orrs	r3, r2
 8002016:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002018:	f7ff f96a 	bl	80012f0 <HAL_GetTick>
 800201c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800201e:	e00a      	b.n	8002036 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002020:	f7ff f966 	bl	80012f0 <HAL_GetTick>
 8002024:	4602      	mov	r2, r0
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800202e:	4293      	cmp	r3, r2
 8002030:	d901      	bls.n	8002036 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002032:	2303      	movs	r3, #3
 8002034:	e04f      	b.n	80020d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002036:	4b2b      	ldr	r3, [pc, #172]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f003 020c 	and.w	r2, r3, #12
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	429a      	cmp	r2, r3
 8002046:	d1eb      	bne.n	8002020 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002048:	4b25      	ldr	r3, [pc, #148]	@ (80020e0 <HAL_RCC_ClockConfig+0x1b8>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0307 	and.w	r3, r3, #7
 8002050:	683a      	ldr	r2, [r7, #0]
 8002052:	429a      	cmp	r2, r3
 8002054:	d20c      	bcs.n	8002070 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002056:	4b22      	ldr	r3, [pc, #136]	@ (80020e0 <HAL_RCC_ClockConfig+0x1b8>)
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	b2d2      	uxtb	r2, r2
 800205c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800205e:	4b20      	ldr	r3, [pc, #128]	@ (80020e0 <HAL_RCC_ClockConfig+0x1b8>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0307 	and.w	r3, r3, #7
 8002066:	683a      	ldr	r2, [r7, #0]
 8002068:	429a      	cmp	r2, r3
 800206a:	d001      	beq.n	8002070 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e032      	b.n	80020d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0304 	and.w	r3, r3, #4
 8002078:	2b00      	cmp	r3, #0
 800207a:	d008      	beq.n	800208e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800207c:	4b19      	ldr	r3, [pc, #100]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	4916      	ldr	r1, [pc, #88]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 800208a:	4313      	orrs	r3, r2
 800208c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0308 	and.w	r3, r3, #8
 8002096:	2b00      	cmp	r3, #0
 8002098:	d009      	beq.n	80020ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800209a:	4b12      	ldr	r3, [pc, #72]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	00db      	lsls	r3, r3, #3
 80020a8:	490e      	ldr	r1, [pc, #56]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020ae:	f000 f821 	bl	80020f4 <HAL_RCC_GetSysClockFreq>
 80020b2:	4602      	mov	r2, r0
 80020b4:	4b0b      	ldr	r3, [pc, #44]	@ (80020e4 <HAL_RCC_ClockConfig+0x1bc>)
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	091b      	lsrs	r3, r3, #4
 80020ba:	f003 030f 	and.w	r3, r3, #15
 80020be:	490a      	ldr	r1, [pc, #40]	@ (80020e8 <HAL_RCC_ClockConfig+0x1c0>)
 80020c0:	5ccb      	ldrb	r3, [r1, r3]
 80020c2:	fa22 f303 	lsr.w	r3, r2, r3
 80020c6:	4a09      	ldr	r2, [pc, #36]	@ (80020ec <HAL_RCC_ClockConfig+0x1c4>)
 80020c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80020ca:	4b09      	ldr	r3, [pc, #36]	@ (80020f0 <HAL_RCC_ClockConfig+0x1c8>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7ff f8ca 	bl	8001268 <HAL_InitTick>

  return HAL_OK;
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3710      	adds	r7, #16
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	40023c00 	.word	0x40023c00
 80020e4:	40023800 	.word	0x40023800
 80020e8:	08008ff0 	.word	0x08008ff0
 80020ec:	20000000 	.word	0x20000000
 80020f0:	20000004 	.word	0x20000004

080020f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020f8:	b090      	sub	sp, #64	@ 0x40
 80020fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80020fc:	2300      	movs	r3, #0
 80020fe:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002100:	2300      	movs	r3, #0
 8002102:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002104:	2300      	movs	r3, #0
 8002106:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002108:	2300      	movs	r3, #0
 800210a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800210c:	4b59      	ldr	r3, [pc, #356]	@ (8002274 <HAL_RCC_GetSysClockFreq+0x180>)
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f003 030c 	and.w	r3, r3, #12
 8002114:	2b08      	cmp	r3, #8
 8002116:	d00d      	beq.n	8002134 <HAL_RCC_GetSysClockFreq+0x40>
 8002118:	2b08      	cmp	r3, #8
 800211a:	f200 80a1 	bhi.w	8002260 <HAL_RCC_GetSysClockFreq+0x16c>
 800211e:	2b00      	cmp	r3, #0
 8002120:	d002      	beq.n	8002128 <HAL_RCC_GetSysClockFreq+0x34>
 8002122:	2b04      	cmp	r3, #4
 8002124:	d003      	beq.n	800212e <HAL_RCC_GetSysClockFreq+0x3a>
 8002126:	e09b      	b.n	8002260 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002128:	4b53      	ldr	r3, [pc, #332]	@ (8002278 <HAL_RCC_GetSysClockFreq+0x184>)
 800212a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800212c:	e09b      	b.n	8002266 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800212e:	4b53      	ldr	r3, [pc, #332]	@ (800227c <HAL_RCC_GetSysClockFreq+0x188>)
 8002130:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002132:	e098      	b.n	8002266 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002134:	4b4f      	ldr	r3, [pc, #316]	@ (8002274 <HAL_RCC_GetSysClockFreq+0x180>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800213c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800213e:	4b4d      	ldr	r3, [pc, #308]	@ (8002274 <HAL_RCC_GetSysClockFreq+0x180>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d028      	beq.n	800219c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800214a:	4b4a      	ldr	r3, [pc, #296]	@ (8002274 <HAL_RCC_GetSysClockFreq+0x180>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	099b      	lsrs	r3, r3, #6
 8002150:	2200      	movs	r2, #0
 8002152:	623b      	str	r3, [r7, #32]
 8002154:	627a      	str	r2, [r7, #36]	@ 0x24
 8002156:	6a3b      	ldr	r3, [r7, #32]
 8002158:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800215c:	2100      	movs	r1, #0
 800215e:	4b47      	ldr	r3, [pc, #284]	@ (800227c <HAL_RCC_GetSysClockFreq+0x188>)
 8002160:	fb03 f201 	mul.w	r2, r3, r1
 8002164:	2300      	movs	r3, #0
 8002166:	fb00 f303 	mul.w	r3, r0, r3
 800216a:	4413      	add	r3, r2
 800216c:	4a43      	ldr	r2, [pc, #268]	@ (800227c <HAL_RCC_GetSysClockFreq+0x188>)
 800216e:	fba0 1202 	umull	r1, r2, r0, r2
 8002172:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002174:	460a      	mov	r2, r1
 8002176:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002178:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800217a:	4413      	add	r3, r2
 800217c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800217e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002180:	2200      	movs	r2, #0
 8002182:	61bb      	str	r3, [r7, #24]
 8002184:	61fa      	str	r2, [r7, #28]
 8002186:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800218a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800218e:	f7fe f877 	bl	8000280 <__aeabi_uldivmod>
 8002192:	4602      	mov	r2, r0
 8002194:	460b      	mov	r3, r1
 8002196:	4613      	mov	r3, r2
 8002198:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800219a:	e053      	b.n	8002244 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800219c:	4b35      	ldr	r3, [pc, #212]	@ (8002274 <HAL_RCC_GetSysClockFreq+0x180>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	099b      	lsrs	r3, r3, #6
 80021a2:	2200      	movs	r2, #0
 80021a4:	613b      	str	r3, [r7, #16]
 80021a6:	617a      	str	r2, [r7, #20]
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80021ae:	f04f 0b00 	mov.w	fp, #0
 80021b2:	4652      	mov	r2, sl
 80021b4:	465b      	mov	r3, fp
 80021b6:	f04f 0000 	mov.w	r0, #0
 80021ba:	f04f 0100 	mov.w	r1, #0
 80021be:	0159      	lsls	r1, r3, #5
 80021c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021c4:	0150      	lsls	r0, r2, #5
 80021c6:	4602      	mov	r2, r0
 80021c8:	460b      	mov	r3, r1
 80021ca:	ebb2 080a 	subs.w	r8, r2, sl
 80021ce:	eb63 090b 	sbc.w	r9, r3, fp
 80021d2:	f04f 0200 	mov.w	r2, #0
 80021d6:	f04f 0300 	mov.w	r3, #0
 80021da:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80021de:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80021e2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80021e6:	ebb2 0408 	subs.w	r4, r2, r8
 80021ea:	eb63 0509 	sbc.w	r5, r3, r9
 80021ee:	f04f 0200 	mov.w	r2, #0
 80021f2:	f04f 0300 	mov.w	r3, #0
 80021f6:	00eb      	lsls	r3, r5, #3
 80021f8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021fc:	00e2      	lsls	r2, r4, #3
 80021fe:	4614      	mov	r4, r2
 8002200:	461d      	mov	r5, r3
 8002202:	eb14 030a 	adds.w	r3, r4, sl
 8002206:	603b      	str	r3, [r7, #0]
 8002208:	eb45 030b 	adc.w	r3, r5, fp
 800220c:	607b      	str	r3, [r7, #4]
 800220e:	f04f 0200 	mov.w	r2, #0
 8002212:	f04f 0300 	mov.w	r3, #0
 8002216:	e9d7 4500 	ldrd	r4, r5, [r7]
 800221a:	4629      	mov	r1, r5
 800221c:	028b      	lsls	r3, r1, #10
 800221e:	4621      	mov	r1, r4
 8002220:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002224:	4621      	mov	r1, r4
 8002226:	028a      	lsls	r2, r1, #10
 8002228:	4610      	mov	r0, r2
 800222a:	4619      	mov	r1, r3
 800222c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800222e:	2200      	movs	r2, #0
 8002230:	60bb      	str	r3, [r7, #8]
 8002232:	60fa      	str	r2, [r7, #12]
 8002234:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002238:	f7fe f822 	bl	8000280 <__aeabi_uldivmod>
 800223c:	4602      	mov	r2, r0
 800223e:	460b      	mov	r3, r1
 8002240:	4613      	mov	r3, r2
 8002242:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002244:	4b0b      	ldr	r3, [pc, #44]	@ (8002274 <HAL_RCC_GetSysClockFreq+0x180>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	0c1b      	lsrs	r3, r3, #16
 800224a:	f003 0303 	and.w	r3, r3, #3
 800224e:	3301      	adds	r3, #1
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002254:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002258:	fbb2 f3f3 	udiv	r3, r2, r3
 800225c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800225e:	e002      	b.n	8002266 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002260:	4b05      	ldr	r3, [pc, #20]	@ (8002278 <HAL_RCC_GetSysClockFreq+0x184>)
 8002262:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002264:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002268:	4618      	mov	r0, r3
 800226a:	3740      	adds	r7, #64	@ 0x40
 800226c:	46bd      	mov	sp, r7
 800226e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002272:	bf00      	nop
 8002274:	40023800 	.word	0x40023800
 8002278:	00f42400 	.word	0x00f42400
 800227c:	017d7840 	.word	0x017d7840

08002280 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002284:	4b03      	ldr	r3, [pc, #12]	@ (8002294 <HAL_RCC_GetHCLKFreq+0x14>)
 8002286:	681b      	ldr	r3, [r3, #0]
}
 8002288:	4618      	mov	r0, r3
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	20000000 	.word	0x20000000

08002298 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800229c:	f7ff fff0 	bl	8002280 <HAL_RCC_GetHCLKFreq>
 80022a0:	4602      	mov	r2, r0
 80022a2:	4b05      	ldr	r3, [pc, #20]	@ (80022b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	0a9b      	lsrs	r3, r3, #10
 80022a8:	f003 0307 	and.w	r3, r3, #7
 80022ac:	4903      	ldr	r1, [pc, #12]	@ (80022bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80022ae:	5ccb      	ldrb	r3, [r1, r3]
 80022b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	40023800 	.word	0x40023800
 80022bc:	08009000 	.word	0x08009000

080022c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022c4:	f7ff ffdc 	bl	8002280 <HAL_RCC_GetHCLKFreq>
 80022c8:	4602      	mov	r2, r0
 80022ca:	4b05      	ldr	r3, [pc, #20]	@ (80022e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	0b5b      	lsrs	r3, r3, #13
 80022d0:	f003 0307 	and.w	r3, r3, #7
 80022d4:	4903      	ldr	r1, [pc, #12]	@ (80022e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022d6:	5ccb      	ldrb	r3, [r1, r3]
 80022d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022dc:	4618      	mov	r0, r3
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40023800 	.word	0x40023800
 80022e4:	08009000 	.word	0x08009000

080022e8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022f0:	2300      	movs	r3, #0
 80022f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b00      	cmp	r3, #0
 8002302:	d105      	bne.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800230c:	2b00      	cmp	r3, #0
 800230e:	d035      	beq.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002310:	4b62      	ldr	r3, [pc, #392]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002316:	f7fe ffeb 	bl	80012f0 <HAL_GetTick>
 800231a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800231c:	e008      	b.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800231e:	f7fe ffe7 	bl	80012f0 <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	2b02      	cmp	r3, #2
 800232a:	d901      	bls.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e0b0      	b.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002330:	4b5b      	ldr	r3, [pc, #364]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002338:	2b00      	cmp	r3, #0
 800233a:	d1f0      	bne.n	800231e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	019a      	lsls	r2, r3, #6
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	071b      	lsls	r3, r3, #28
 8002348:	4955      	ldr	r1, [pc, #340]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800234a:	4313      	orrs	r3, r2
 800234c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002350:	4b52      	ldr	r3, [pc, #328]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002352:	2201      	movs	r2, #1
 8002354:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002356:	f7fe ffcb 	bl	80012f0 <HAL_GetTick>
 800235a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800235c:	e008      	b.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800235e:	f7fe ffc7 	bl	80012f0 <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	2b02      	cmp	r3, #2
 800236a:	d901      	bls.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e090      	b.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002370:	4b4b      	ldr	r3, [pc, #300]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002378:	2b00      	cmp	r3, #0
 800237a:	d0f0      	beq.n	800235e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0302 	and.w	r3, r3, #2
 8002384:	2b00      	cmp	r3, #0
 8002386:	f000 8083 	beq.w	8002490 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	60fb      	str	r3, [r7, #12]
 800238e:	4b44      	ldr	r3, [pc, #272]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002392:	4a43      	ldr	r2, [pc, #268]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002394:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002398:	6413      	str	r3, [r2, #64]	@ 0x40
 800239a:	4b41      	ldr	r3, [pc, #260]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80023a6:	4b3f      	ldr	r3, [pc, #252]	@ (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a3e      	ldr	r2, [pc, #248]	@ (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023b0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80023b2:	f7fe ff9d 	bl	80012f0 <HAL_GetTick>
 80023b6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80023b8:	e008      	b.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023ba:	f7fe ff99 	bl	80012f0 <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d901      	bls.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e062      	b.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80023cc:	4b35      	ldr	r3, [pc, #212]	@ (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d0f0      	beq.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80023d8:	4b31      	ldr	r3, [pc, #196]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80023da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023e0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d02f      	beq.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d028      	beq.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023f6:	4b2a      	ldr	r3, [pc, #168]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80023f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023fe:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002400:	4b29      	ldr	r3, [pc, #164]	@ (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002402:	2201      	movs	r2, #1
 8002404:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002406:	4b28      	ldr	r3, [pc, #160]	@ (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800240c:	4a24      	ldr	r2, [pc, #144]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002412:	4b23      	ldr	r3, [pc, #140]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002416:	f003 0301 	and.w	r3, r3, #1
 800241a:	2b01      	cmp	r3, #1
 800241c:	d114      	bne.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800241e:	f7fe ff67 	bl	80012f0 <HAL_GetTick>
 8002422:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002424:	e00a      	b.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002426:	f7fe ff63 	bl	80012f0 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002434:	4293      	cmp	r3, r2
 8002436:	d901      	bls.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e02a      	b.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800243c:	4b18      	ldr	r3, [pc, #96]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800243e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002440:	f003 0302 	and.w	r3, r3, #2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d0ee      	beq.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002450:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002454:	d10d      	bne.n	8002472 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002456:	4b12      	ldr	r3, [pc, #72]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002466:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800246a:	490d      	ldr	r1, [pc, #52]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800246c:	4313      	orrs	r3, r2
 800246e:	608b      	str	r3, [r1, #8]
 8002470:	e005      	b.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002472:	4b0b      	ldr	r3, [pc, #44]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	4a0a      	ldr	r2, [pc, #40]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002478:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800247c:	6093      	str	r3, [r2, #8]
 800247e:	4b08      	ldr	r3, [pc, #32]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002480:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800248a:	4905      	ldr	r1, [pc, #20]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800248c:	4313      	orrs	r3, r2
 800248e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3718      	adds	r7, #24
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	42470068 	.word	0x42470068
 80024a0:	40023800 	.word	0x40023800
 80024a4:	40007000 	.word	0x40007000
 80024a8:	42470e40 	.word	0x42470e40

080024ac <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e073      	b.n	80025a6 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	7f5b      	ldrb	r3, [r3, #29]
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d105      	bne.n	80024d4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f7fe fc46 	bl	8000d60 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2202      	movs	r2, #2
 80024d8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	f003 0310 	and.w	r3, r3, #16
 80024e4:	2b10      	cmp	r3, #16
 80024e6:	d055      	beq.n	8002594 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	22ca      	movs	r2, #202	@ 0xca
 80024ee:	625a      	str	r2, [r3, #36]	@ 0x24
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2253      	movs	r2, #83	@ 0x53
 80024f6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f000 fbdd 	bl	8002cb8 <RTC_EnterInitMode>
 80024fe:	4603      	mov	r3, r0
 8002500:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8002502:	7bfb      	ldrb	r3, [r7, #15]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d12c      	bne.n	8002562 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	6812      	ldr	r2, [r2, #0]
 8002512:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8002516:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800251a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	6899      	ldr	r1, [r3, #8]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685a      	ldr	r2, [r3, #4]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	431a      	orrs	r2, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	695b      	ldr	r3, [r3, #20]
 8002530:	431a      	orrs	r2, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	430a      	orrs	r2, r1
 8002538:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	68d2      	ldr	r2, [r2, #12]
 8002542:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6919      	ldr	r1, [r3, #16]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	041a      	lsls	r2, r3, #16
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	430a      	orrs	r2, r1
 8002556:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f000 fbe4 	bl	8002d26 <RTC_ExitInitMode>
 800255e:	4603      	mov	r3, r0
 8002560:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002562:	7bfb      	ldrb	r3, [r7, #15]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d110      	bne.n	800258a <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002576:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	699a      	ldr	r2, [r3, #24]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	430a      	orrs	r2, r1
 8002588:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	22ff      	movs	r2, #255	@ 0xff
 8002590:	625a      	str	r2, [r3, #36]	@ 0x24
 8002592:	e001      	b.n	8002598 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002594:	2300      	movs	r3, #0
 8002596:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002598:	7bfb      	ldrb	r3, [r7, #15]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d102      	bne.n	80025a4 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2201      	movs	r2, #1
 80025a2:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3710      	adds	r7, #16
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80025ae:	b590      	push	{r4, r7, lr}
 80025b0:	b087      	sub	sp, #28
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	60f8      	str	r0, [r7, #12]
 80025b6:	60b9      	str	r1, [r7, #8]
 80025b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80025ba:	2300      	movs	r3, #0
 80025bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	7f1b      	ldrb	r3, [r3, #28]
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d101      	bne.n	80025ca <HAL_RTC_SetTime+0x1c>
 80025c6:	2302      	movs	r3, #2
 80025c8:	e087      	b.n	80026da <HAL_RTC_SetTime+0x12c>
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2201      	movs	r2, #1
 80025ce:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2202      	movs	r2, #2
 80025d4:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d126      	bne.n	800262a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d102      	bne.n	80025f0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	2200      	movs	r2, #0
 80025ee:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f000 fbbb 	bl	8002d70 <RTC_ByteToBcd2>
 80025fa:	4603      	mov	r3, r0
 80025fc:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	785b      	ldrb	r3, [r3, #1]
 8002602:	4618      	mov	r0, r3
 8002604:	f000 fbb4 	bl	8002d70 <RTC_ByteToBcd2>
 8002608:	4603      	mov	r3, r0
 800260a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800260c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	789b      	ldrb	r3, [r3, #2]
 8002612:	4618      	mov	r0, r3
 8002614:	f000 fbac 	bl	8002d70 <RTC_ByteToBcd2>
 8002618:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800261a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	78db      	ldrb	r3, [r3, #3]
 8002622:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002624:	4313      	orrs	r3, r2
 8002626:	617b      	str	r3, [r7, #20]
 8002628:	e018      	b.n	800265c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002634:	2b00      	cmp	r3, #0
 8002636:	d102      	bne.n	800263e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	2200      	movs	r2, #0
 800263c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	785b      	ldrb	r3, [r3, #1]
 8002648:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800264a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800264c:	68ba      	ldr	r2, [r7, #8]
 800264e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002650:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	78db      	ldrb	r3, [r3, #3]
 8002656:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002658:	4313      	orrs	r3, r2
 800265a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	22ca      	movs	r2, #202	@ 0xca
 8002662:	625a      	str	r2, [r3, #36]	@ 0x24
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2253      	movs	r2, #83	@ 0x53
 800266a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f000 fb23 	bl	8002cb8 <RTC_EnterInitMode>
 8002672:	4603      	mov	r3, r0
 8002674:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002676:	7cfb      	ldrb	r3, [r7, #19]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d120      	bne.n	80026be <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002686:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800268a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	689a      	ldr	r2, [r3, #8]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800269a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6899      	ldr	r1, [r3, #8]
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	68da      	ldr	r2, [r3, #12]
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	431a      	orrs	r2, r3
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	430a      	orrs	r2, r1
 80026b2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80026b4:	68f8      	ldr	r0, [r7, #12]
 80026b6:	f000 fb36 	bl	8002d26 <RTC_ExitInitMode>
 80026ba:	4603      	mov	r3, r0
 80026bc:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80026be:	7cfb      	ldrb	r3, [r7, #19]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d102      	bne.n	80026ca <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2201      	movs	r2, #1
 80026c8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	22ff      	movs	r2, #255	@ 0xff
 80026d0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	771a      	strb	r2, [r3, #28]

  return status;
 80026d8:	7cfb      	ldrb	r3, [r7, #19]
}
 80026da:	4618      	mov	r0, r3
 80026dc:	371c      	adds	r7, #28
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd90      	pop	{r4, r7, pc}

080026e2 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b086      	sub	sp, #24
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	60f8      	str	r0, [r7, #12]
 80026ea:	60b9      	str	r1, [r7, #8]
 80026ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80026ee:	2300      	movs	r3, #0
 80026f0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	691b      	ldr	r3, [r3, #16]
 8002702:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002714:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002718:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	0c1b      	lsrs	r3, r3, #16
 800271e:	b2db      	uxtb	r3, r3
 8002720:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002724:	b2da      	uxtb	r2, r3
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	0a1b      	lsrs	r3, r3, #8
 800272e:	b2db      	uxtb	r3, r3
 8002730:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002734:	b2da      	uxtb	r2, r3
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	b2db      	uxtb	r3, r3
 800273e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002742:	b2da      	uxtb	r2, r3
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	0d9b      	lsrs	r3, r3, #22
 800274c:	b2db      	uxtb	r3, r3
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	b2da      	uxtb	r2, r3
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d11a      	bne.n	8002794 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	4618      	mov	r0, r3
 8002764:	f000 fb22 	bl	8002dac <RTC_Bcd2ToByte>
 8002768:	4603      	mov	r3, r0
 800276a:	461a      	mov	r2, r3
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	785b      	ldrb	r3, [r3, #1]
 8002774:	4618      	mov	r0, r3
 8002776:	f000 fb19 	bl	8002dac <RTC_Bcd2ToByte>
 800277a:	4603      	mov	r3, r0
 800277c:	461a      	mov	r2, r3
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	789b      	ldrb	r3, [r3, #2]
 8002786:	4618      	mov	r0, r3
 8002788:	f000 fb10 	bl	8002dac <RTC_Bcd2ToByte>
 800278c:	4603      	mov	r3, r0
 800278e:	461a      	mov	r2, r3
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002794:	2300      	movs	r3, #0
}
 8002796:	4618      	mov	r0, r3
 8002798:	3718      	adds	r7, #24
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800279e:	b590      	push	{r4, r7, lr}
 80027a0:	b087      	sub	sp, #28
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	60f8      	str	r0, [r7, #12]
 80027a6:	60b9      	str	r1, [r7, #8]
 80027a8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80027aa:	2300      	movs	r3, #0
 80027ac:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	7f1b      	ldrb	r3, [r3, #28]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d101      	bne.n	80027ba <HAL_RTC_SetDate+0x1c>
 80027b6:	2302      	movs	r3, #2
 80027b8:	e071      	b.n	800289e <HAL_RTC_SetDate+0x100>
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2201      	movs	r2, #1
 80027be:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2202      	movs	r2, #2
 80027c4:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d10e      	bne.n	80027ea <HAL_RTC_SetDate+0x4c>
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	785b      	ldrb	r3, [r3, #1]
 80027d0:	f003 0310 	and.w	r3, r3, #16
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d008      	beq.n	80027ea <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	785b      	ldrb	r3, [r3, #1]
 80027dc:	f023 0310 	bic.w	r3, r3, #16
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	330a      	adds	r3, #10
 80027e4:	b2da      	uxtb	r2, r3
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d11c      	bne.n	800282a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	78db      	ldrb	r3, [r3, #3]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f000 fabb 	bl	8002d70 <RTC_ByteToBcd2>
 80027fa:	4603      	mov	r3, r0
 80027fc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	785b      	ldrb	r3, [r3, #1]
 8002802:	4618      	mov	r0, r3
 8002804:	f000 fab4 	bl	8002d70 <RTC_ByteToBcd2>
 8002808:	4603      	mov	r3, r0
 800280a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800280c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	789b      	ldrb	r3, [r3, #2]
 8002812:	4618      	mov	r0, r3
 8002814:	f000 faac 	bl	8002d70 <RTC_ByteToBcd2>
 8002818:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800281a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002824:	4313      	orrs	r3, r2
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	e00e      	b.n	8002848 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	78db      	ldrb	r3, [r3, #3]
 800282e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	785b      	ldrb	r3, [r3, #1]
 8002834:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002836:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002838:	68ba      	ldr	r2, [r7, #8]
 800283a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800283c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002844:	4313      	orrs	r3, r2
 8002846:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	22ca      	movs	r2, #202	@ 0xca
 800284e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2253      	movs	r2, #83	@ 0x53
 8002856:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f000 fa2d 	bl	8002cb8 <RTC_EnterInitMode>
 800285e:	4603      	mov	r3, r0
 8002860:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002862:	7cfb      	ldrb	r3, [r7, #19]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d10c      	bne.n	8002882 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002872:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002876:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002878:	68f8      	ldr	r0, [r7, #12]
 800287a:	f000 fa54 	bl	8002d26 <RTC_ExitInitMode>
 800287e:	4603      	mov	r3, r0
 8002880:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002882:	7cfb      	ldrb	r3, [r7, #19]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d102      	bne.n	800288e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2201      	movs	r2, #1
 800288c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	22ff      	movs	r2, #255	@ 0xff
 8002894:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2200      	movs	r2, #0
 800289a:	771a      	strb	r2, [r3, #28]

  return status;
 800289c:	7cfb      	ldrb	r3, [r7, #19]
}
 800289e:	4618      	mov	r0, r3
 80028a0:	371c      	adds	r7, #28
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd90      	pop	{r4, r7, pc}

080028a6 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b086      	sub	sp, #24
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	60f8      	str	r0, [r7, #12]
 80028ae:	60b9      	str	r1, [r7, #8]
 80028b0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80028b2:	2300      	movs	r3, #0
 80028b4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80028c0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80028c4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	0c1b      	lsrs	r3, r3, #16
 80028ca:	b2da      	uxtb	r2, r3
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	0a1b      	lsrs	r3, r3, #8
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	f003 031f 	and.w	r3, r3, #31
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028e8:	b2da      	uxtb	r2, r3
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	0b5b      	lsrs	r3, r3, #13
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	f003 0307 	and.w	r3, r3, #7
 80028f8:	b2da      	uxtb	r2, r3
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d11a      	bne.n	800293a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	78db      	ldrb	r3, [r3, #3]
 8002908:	4618      	mov	r0, r3
 800290a:	f000 fa4f 	bl	8002dac <RTC_Bcd2ToByte>
 800290e:	4603      	mov	r3, r0
 8002910:	461a      	mov	r2, r3
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	785b      	ldrb	r3, [r3, #1]
 800291a:	4618      	mov	r0, r3
 800291c:	f000 fa46 	bl	8002dac <RTC_Bcd2ToByte>
 8002920:	4603      	mov	r3, r0
 8002922:	461a      	mov	r2, r3
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	789b      	ldrb	r3, [r3, #2]
 800292c:	4618      	mov	r0, r3
 800292e:	f000 fa3d 	bl	8002dac <RTC_Bcd2ToByte>
 8002932:	4603      	mov	r3, r0
 8002934:	461a      	mov	r2, r3
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3718      	adds	r7, #24
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8002944:	b590      	push	{r4, r7, lr}
 8002946:	b089      	sub	sp, #36	@ 0x24
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8002950:	4b9b      	ldr	r3, [pc, #620]	@ (8002bc0 <HAL_RTC_SetAlarm_IT+0x27c>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a9b      	ldr	r2, [pc, #620]	@ (8002bc4 <HAL_RTC_SetAlarm_IT+0x280>)
 8002956:	fba2 2303 	umull	r2, r3, r2, r3
 800295a:	0adb      	lsrs	r3, r3, #11
 800295c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002960:	fb02 f303 	mul.w	r3, r2, r3
 8002964:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8002966:	2300      	movs	r3, #0
 8002968:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 800296a:	2300      	movs	r3, #0
 800296c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	7f1b      	ldrb	r3, [r3, #28]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d101      	bne.n	800297a <HAL_RTC_SetAlarm_IT+0x36>
 8002976:	2302      	movs	r3, #2
 8002978:	e11e      	b.n	8002bb8 <HAL_RTC_SetAlarm_IT+0x274>
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2201      	movs	r2, #1
 800297e:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2202      	movs	r2, #2
 8002984:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d137      	bne.n	80029fc <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002996:	2b00      	cmp	r3, #0
 8002998:	d102      	bne.n	80029a0 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	2200      	movs	r2, #0
 800299e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f000 f9e3 	bl	8002d70 <RTC_ByteToBcd2>
 80029aa:	4603      	mov	r3, r0
 80029ac:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	785b      	ldrb	r3, [r3, #1]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f000 f9dc 	bl	8002d70 <RTC_ByteToBcd2>
 80029b8:	4603      	mov	r3, r0
 80029ba:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80029bc:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	789b      	ldrb	r3, [r3, #2]
 80029c2:	4618      	mov	r0, r3
 80029c4:	f000 f9d4 	bl	8002d70 <RTC_ByteToBcd2>
 80029c8:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80029ca:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	78db      	ldrb	r3, [r3, #3]
 80029d2:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80029d4:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029de:	4618      	mov	r0, r3
 80029e0:	f000 f9c6 	bl	8002d70 <RTC_ByteToBcd2>
 80029e4:	4603      	mov	r3, r0
 80029e6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 80029e8:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80029f0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80029f6:	4313      	orrs	r3, r2
 80029f8:	61fb      	str	r3, [r7, #28]
 80029fa:	e023      	b.n	8002a44 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d102      	bne.n	8002a10 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	785b      	ldrb	r3, [r3, #1]
 8002a1a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002a1c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8002a22:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	78db      	ldrb	r3, [r3, #3]
 8002a28:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8002a2a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a32:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8002a34:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8002a3a:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002a40:	4313      	orrs	r3, r2
 8002a42:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	22ca      	movs	r2, #202	@ 0xca
 8002a56:	625a      	str	r2, [r3, #36]	@ 0x24
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2253      	movs	r2, #83	@ 0x53
 8002a5e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a68:	d142      	bne.n	8002af0 <HAL_RTC_SetAlarm_IT+0x1ac>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a78:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8002a8a:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d10b      	bne.n	8002ab0 <HAL_RTC_SetAlarm_IT+0x16c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	22ff      	movs	r2, #255	@ 0xff
 8002a9e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2203      	movs	r2, #3
 8002aa4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e083      	b.n	8002bb8 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d0e6      	beq.n	8002a8c <HAL_RTC_SetAlarm_IT+0x148>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	69fa      	ldr	r2, [r7, #28]
 8002ac4:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	69ba      	ldr	r2, [r7, #24]
 8002acc:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	689a      	ldr	r2, [r3, #8]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002adc:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689a      	ldr	r2, [r3, #8]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002aec:	609a      	str	r2, [r3, #8]
 8002aee:	e04c      	b.n	8002b8a <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	689a      	ldr	r2, [r3, #8]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002afe:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	b2da      	uxtb	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8002b10:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8002b12:	4b2b      	ldr	r3, [pc, #172]	@ (8002bc0 <HAL_RTC_SetAlarm_IT+0x27c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a2b      	ldr	r2, [pc, #172]	@ (8002bc4 <HAL_RTC_SetAlarm_IT+0x280>)
 8002b18:	fba2 2303 	umull	r2, r3, r2, r3
 8002b1c:	0adb      	lsrs	r3, r3, #11
 8002b1e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b22:	fb02 f303 	mul.w	r3, r2, r3
 8002b26:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	3b01      	subs	r3, #1
 8002b2c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d10b      	bne.n	8002b4c <HAL_RTC_SetAlarm_IT+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	22ff      	movs	r2, #255	@ 0xff
 8002b3a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2203      	movs	r2, #3
 8002b40:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2200      	movs	r2, #0
 8002b46:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e035      	b.n	8002bb8 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d0e6      	beq.n	8002b28 <HAL_RTC_SetAlarm_IT+0x1e4>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	69fa      	ldr	r2, [r7, #28]
 8002b60:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b78:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b88:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc8 <HAL_RTC_SetAlarm_IT+0x284>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a0e      	ldr	r2, [pc, #56]	@ (8002bc8 <HAL_RTC_SetAlarm_IT+0x284>)
 8002b90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b94:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8002b96:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc8 <HAL_RTC_SetAlarm_IT+0x284>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	4a0b      	ldr	r2, [pc, #44]	@ (8002bc8 <HAL_RTC_SetAlarm_IT+0x284>)
 8002b9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ba0:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	22ff      	movs	r2, #255	@ 0xff
 8002ba8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2201      	movs	r2, #1
 8002bae:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3724      	adds	r7, #36	@ 0x24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd90      	pop	{r4, r7, pc}
 8002bc0:	20000000 	.word	0x20000000
 8002bc4:	10624dd3 	.word	0x10624dd3
 8002bc8:	40013c00 	.word	0x40013c00

08002bcc <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002bd4:	4b1f      	ldr	r3, [pc, #124]	@ (8002c54 <HAL_RTC_AlarmIRQHandler+0x88>)
 8002bd6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002bda:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d012      	beq.n	8002c10 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00b      	beq.n	8002c10 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	b2da      	uxtb	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8002c08:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f000 f824 	bl	8002c58 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d012      	beq.n	8002c44 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d00b      	beq.n	8002c44 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8002c3c:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 f8d2 	bl	8002de8 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2201      	movs	r2, #1
 8002c48:	775a      	strb	r2, [r3, #29]
}
 8002c4a:	bf00      	nop
 8002c4c:	3708      	adds	r7, #8
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	40013c00 	.word	0x40013c00

08002c58 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8002c60:	bf00      	nop
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c74:	2300      	movs	r3, #0
 8002c76:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a0d      	ldr	r2, [pc, #52]	@ (8002cb4 <HAL_RTC_WaitForSynchro+0x48>)
 8002c7e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c80:	f7fe fb36 	bl	80012f0 <HAL_GetTick>
 8002c84:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002c86:	e009      	b.n	8002c9c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002c88:	f7fe fb32 	bl	80012f0 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c96:	d901      	bls.n	8002c9c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e007      	b.n	8002cac <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	f003 0320 	and.w	r3, r3, #32
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d0ee      	beq.n	8002c88 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	00017f5f 	.word	0x00017f5f

08002cb8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d122      	bne.n	8002d1c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68da      	ldr	r2, [r3, #12]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002ce4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002ce6:	f7fe fb03 	bl	80012f0 <HAL_GetTick>
 8002cea:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002cec:	e00c      	b.n	8002d08 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002cee:	f7fe faff 	bl	80012f0 <HAL_GetTick>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002cfc:	d904      	bls.n	8002d08 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2204      	movs	r2, #4
 8002d02:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d102      	bne.n	8002d1c <RTC_EnterInitMode+0x64>
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d1e8      	bne.n	8002cee <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3710      	adds	r7, #16
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b084      	sub	sp, #16
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	68da      	ldr	r2, [r3, #12]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d40:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f003 0320 	and.w	r3, r3, #32
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d10a      	bne.n	8002d66 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f7ff ff8b 	bl	8002c6c <HAL_RTC_WaitForSynchro>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d004      	beq.n	8002d66 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2204      	movs	r2, #4
 8002d60:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3710      	adds	r7, #16
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b085      	sub	sp, #20
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	4603      	mov	r3, r0
 8002d78:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002d7e:	e005      	b.n	8002d8c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	3301      	adds	r3, #1
 8002d84:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8002d86:	79fb      	ldrb	r3, [r7, #7]
 8002d88:	3b0a      	subs	r3, #10
 8002d8a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8002d8c:	79fb      	ldrb	r3, [r7, #7]
 8002d8e:	2b09      	cmp	r3, #9
 8002d90:	d8f6      	bhi.n	8002d80 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	011b      	lsls	r3, r3, #4
 8002d98:	b2da      	uxtb	r2, r3
 8002d9a:	79fb      	ldrb	r3, [r7, #7]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	b2db      	uxtb	r3, r3
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3714      	adds	r7, #20
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b085      	sub	sp, #20
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4603      	mov	r3, r0
 8002db4:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8002db6:	2300      	movs	r3, #0
 8002db8:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8002dba:	79fb      	ldrb	r3, [r7, #7]
 8002dbc:	091b      	lsrs	r3, r3, #4
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	4413      	add	r3, r2
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	b2da      	uxtb	r2, r3
 8002dd0:	79fb      	ldrb	r3, [r7, #7]
 8002dd2:	f003 030f 	and.w	r3, r3, #15
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	4413      	add	r3, r2
 8002dda:	b2db      	uxtb	r3, r3
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d101      	bne.n	8002e0e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e022      	b.n	8002e54 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d105      	bne.n	8002e26 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f7fd ffcf 	bl	8000dc4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2203      	movs	r2, #3
 8002e2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f000 f814 	bl	8002e5c <HAL_SD_InitCard>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e00a      	b.n	8002e54 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3708      	adds	r7, #8
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8002e5c:	b5b0      	push	{r4, r5, r7, lr}
 8002e5e:	b08e      	sub	sp, #56	@ 0x38
 8002e60:	af04      	add	r7, sp, #16
 8002e62:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8002e64:	2300      	movs	r3, #0
 8002e66:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8002e70:	2300      	movs	r3, #0
 8002e72:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002e74:	2300      	movs	r3, #0
 8002e76:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8002e78:	2376      	movs	r3, #118	@ 0x76
 8002e7a:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681d      	ldr	r5, [r3, #0]
 8002e80:	466c      	mov	r4, sp
 8002e82:	f107 0318 	add.w	r3, r7, #24
 8002e86:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002e8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002e8e:	f107 030c 	add.w	r3, r7, #12
 8002e92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e94:	4628      	mov	r0, r5
 8002e96:	f002 fa03 	bl	80052a0 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8002e9a:	4b2a      	ldr	r3, [pc, #168]	@ (8002f44 <HAL_SD_InitCard+0xe8>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f002 fa44 	bl	8005332 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8002eaa:	4b26      	ldr	r3, [pc, #152]	@ (8002f44 <HAL_SD_InitCard+0xe8>)
 8002eac:	2201      	movs	r2, #1
 8002eae:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8002eb0:	2002      	movs	r0, #2
 8002eb2:	f7fe fa29 	bl	8001308 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f000 fe7a 	bl	8003bb0 <SD_PowerON>
 8002ebc:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d00b      	beq.n	8002edc <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e02e      	b.n	8002f3a <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f000 fd99 	bl	8003a14 <SD_InitCard>
 8002ee2:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8002ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00b      	beq.n	8002f02 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2201      	movs	r2, #1
 8002eee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef8:	431a      	orrs	r2, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e01b      	b.n	8002f3a <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f002 faa3 	bl	8005456 <SDMMC_CmdBlockLength>
 8002f10:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8002f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d00f      	beq.n	8002f38 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a0a      	ldr	r2, [pc, #40]	@ (8002f48 <HAL_SD_InitCard+0xec>)
 8002f1e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f26:	431a      	orrs	r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e000      	b.n	8002f3a <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3728      	adds	r7, #40	@ 0x28
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bdb0      	pop	{r4, r5, r7, pc}
 8002f42:	bf00      	nop
 8002f44:	422580a0 	.word	0x422580a0
 8002f48:	004005ff 	.word	0x004005ff

08002f4c <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b092      	sub	sp, #72	@ 0x48
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	607a      	str	r2, [r7, #4]
 8002f58:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8002f5a:	f7fe f9c9 	bl	80012f0 <HAL_GetTick>
 8002f5e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d107      	bne.n	8002f7e <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f72:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e1c5      	b.n	800330a <HAL_SD_ReadBlocks+0x3be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	f040 81b8 	bne.w	80032fc <HAL_SD_ReadBlocks+0x3b0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002f92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	441a      	add	r2, r3
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d907      	bls.n	8002fb0 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fa4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e1ac      	b.n	800330a <HAL_SD_ReadBlocks+0x3be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2203      	movs	r2, #3
 8002fb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d002      	beq.n	8002fce <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8002fc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fca:	025b      	lsls	r3, r3, #9
 8002fcc:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002fce:	f04f 33ff 	mov.w	r3, #4294967295
 8002fd2:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	025b      	lsls	r3, r3, #9
 8002fd8:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002fda:	2390      	movs	r3, #144	@ 0x90
 8002fdc:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8002fde:	2302      	movs	r3, #2
 8002fe0:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f107 0214 	add.w	r2, r7, #20
 8002ff2:	4611      	mov	r1, r2
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f002 fa02 	bl	80053fe <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d90a      	bls.n	8003016 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2202      	movs	r2, #2
 8003004:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800300c:	4618      	mov	r0, r3
 800300e:	f002 fa66 	bl	80054de <SDMMC_CmdReadMultiBlock>
 8003012:	6478      	str	r0, [r7, #68]	@ 0x44
 8003014:	e009      	b.n	800302a <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2201      	movs	r2, #1
 800301a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003022:	4618      	mov	r0, r3
 8003024:	f002 fa39 	bl	800549a <SDMMC_CmdReadSingleBlock>
 8003028:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800302a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800302c:	2b00      	cmp	r3, #0
 800302e:	d012      	beq.n	8003056 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a7e      	ldr	r2, [pc, #504]	@ (8003230 <HAL_SD_ReadBlocks+0x2e4>)
 8003036:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800303c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800303e:	431a      	orrs	r2, r3
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e159      	b.n	800330a <HAL_SD_ReadBlocks+0x3be>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800305a:	e061      	b.n	8003120 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003062:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d03c      	beq.n	80030e4 <HAL_SD_ReadBlocks+0x198>
 800306a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800306c:	2b00      	cmp	r3, #0
 800306e:	d039      	beq.n	80030e4 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8003070:	2300      	movs	r3, #0
 8003072:	643b      	str	r3, [r7, #64]	@ 0x40
 8003074:	e033      	b.n	80030de <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4618      	mov	r0, r3
 800307c:	f002 f93b 	bl	80052f6 <SDIO_ReadFIFO>
 8003080:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8003082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003084:	b2da      	uxtb	r2, r3
 8003086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003088:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800308a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800308c:	3301      	adds	r3, #1
 800308e:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8003090:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003092:	3b01      	subs	r3, #1
 8003094:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003098:	0a1b      	lsrs	r3, r3, #8
 800309a:	b2da      	uxtb	r2, r3
 800309c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800309e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80030a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030a2:	3301      	adds	r3, #1
 80030a4:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80030a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030a8:	3b01      	subs	r3, #1
 80030aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80030ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ae:	0c1b      	lsrs	r3, r3, #16
 80030b0:	b2da      	uxtb	r2, r3
 80030b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030b4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80030b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030b8:	3301      	adds	r3, #1
 80030ba:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80030bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030be:	3b01      	subs	r3, #1
 80030c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80030c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030c4:	0e1b      	lsrs	r3, r3, #24
 80030c6:	b2da      	uxtb	r2, r3
 80030c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030ca:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80030cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030ce:	3301      	adds	r3, #1
 80030d0:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80030d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030d4:	3b01      	subs	r3, #1
 80030d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 80030d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030da:	3301      	adds	r3, #1
 80030dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80030de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030e0:	2b07      	cmp	r3, #7
 80030e2:	d9c8      	bls.n	8003076 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80030e4:	f7fe f904 	bl	80012f0 <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d902      	bls.n	80030fa <HAL_SD_ReadBlocks+0x1ae>
 80030f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d112      	bne.n	8003120 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a4c      	ldr	r2, [pc, #304]	@ (8003230 <HAL_SD_ReadBlocks+0x2e4>)
 8003100:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003106:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2201      	movs	r2, #1
 8003112:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2200      	movs	r2, #0
 800311a:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800311c:	2303      	movs	r3, #3
 800311e:	e0f4      	b.n	800330a <HAL_SD_ReadBlocks+0x3be>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003126:	f240 332a 	movw	r3, #810	@ 0x32a
 800312a:	4013      	ands	r3, r2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d095      	beq.n	800305c <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800313a:	2b00      	cmp	r3, #0
 800313c:	d022      	beq.n	8003184 <HAL_SD_ReadBlocks+0x238>
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	2b01      	cmp	r3, #1
 8003142:	d91f      	bls.n	8003184 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003148:	2b03      	cmp	r3, #3
 800314a:	d01b      	beq.n	8003184 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4618      	mov	r0, r3
 8003152:	f002 fa2b 	bl	80055ac <SDMMC_CmdStopTransfer>
 8003156:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8003158:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800315a:	2b00      	cmp	r3, #0
 800315c:	d012      	beq.n	8003184 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a33      	ldr	r2, [pc, #204]	@ (8003230 <HAL_SD_ReadBlocks+0x2e4>)
 8003164:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800316a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800316c:	431a      	orrs	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2201      	movs	r2, #1
 8003176:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e0c2      	b.n	800330a <HAL_SD_ReadBlocks+0x3be>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800318a:	f003 0308 	and.w	r3, r3, #8
 800318e:	2b00      	cmp	r3, #0
 8003190:	d106      	bne.n	80031a0 <HAL_SD_ReadBlocks+0x254>
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003198:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800319c:	2b00      	cmp	r3, #0
 800319e:	d012      	beq.n	80031c6 <HAL_SD_ReadBlocks+0x27a>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a22      	ldr	r2, [pc, #136]	@ (8003230 <HAL_SD_ReadBlocks+0x2e4>)
 80031a6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ac:	f043 0208 	orr.w	r2, r3, #8
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e0a1      	b.n	800330a <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d012      	beq.n	80031fa <HAL_SD_ReadBlocks+0x2ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a15      	ldr	r2, [pc, #84]	@ (8003230 <HAL_SD_ReadBlocks+0x2e4>)
 80031da:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e0:	f043 0202 	orr.w	r2, r3, #2
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2200      	movs	r2, #0
 80031f4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e087      	b.n	800330a <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003200:	f003 0320 	and.w	r3, r3, #32
 8003204:	2b00      	cmp	r3, #0
 8003206:	d064      	beq.n	80032d2 <HAL_SD_ReadBlocks+0x386>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a08      	ldr	r2, [pc, #32]	@ (8003230 <HAL_SD_ReadBlocks+0x2e4>)
 800320e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003214:	f043 0220 	orr.w	r2, r3, #32
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e06d      	b.n	800330a <HAL_SD_ReadBlocks+0x3be>
 800322e:	bf00      	nop
 8003230:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4618      	mov	r0, r3
 800323a:	f002 f85c 	bl	80052f6 <SDIO_ReadFIFO>
 800323e:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8003240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003242:	b2da      	uxtb	r2, r3
 8003244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003246:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800324a:	3301      	adds	r3, #1
 800324c:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800324e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003250:	3b01      	subs	r3, #1
 8003252:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003256:	0a1b      	lsrs	r3, r3, #8
 8003258:	b2da      	uxtb	r2, r3
 800325a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800325c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800325e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003260:	3301      	adds	r3, #1
 8003262:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8003264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003266:	3b01      	subs	r3, #1
 8003268:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800326a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800326c:	0c1b      	lsrs	r3, r3, #16
 800326e:	b2da      	uxtb	r2, r3
 8003270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003272:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003276:	3301      	adds	r3, #1
 8003278:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800327a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800327c:	3b01      	subs	r3, #1
 800327e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003282:	0e1b      	lsrs	r3, r3, #24
 8003284:	b2da      	uxtb	r2, r3
 8003286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003288:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800328a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800328c:	3301      	adds	r3, #1
 800328e:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8003290:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003292:	3b01      	subs	r3, #1
 8003294:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003296:	f7fe f82b 	bl	80012f0 <HAL_GetTick>
 800329a:	4602      	mov	r2, r0
 800329c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d902      	bls.n	80032ac <HAL_SD_ReadBlocks+0x360>
 80032a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d112      	bne.n	80032d2 <HAL_SD_ReadBlocks+0x386>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a18      	ldr	r2, [pc, #96]	@ (8003314 <HAL_SD_ReadBlocks+0x3c8>)
 80032b2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2201      	movs	r2, #1
 80032c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e01b      	b.n	800330a <HAL_SD_ReadBlocks+0x3be>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d002      	beq.n	80032e6 <HAL_SD_ReadBlocks+0x39a>
 80032e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1a6      	bne.n	8003234 <HAL_SD_ReadBlocks+0x2e8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f240 523a 	movw	r2, #1338	@ 0x53a
 80032ee:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 80032f8:	2300      	movs	r3, #0
 80032fa:	e006      	b.n	800330a <HAL_SD_ReadBlocks+0x3be>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003300:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
  }
}
 800330a:	4618      	mov	r0, r3
 800330c:	3748      	adds	r7, #72	@ 0x48
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	004005ff 	.word	0x004005ff

08003318 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b092      	sub	sp, #72	@ 0x48
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
 8003324:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003326:	f7fd ffe3 	bl	80012f0 <HAL_GetTick>
 800332a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d107      	bne.n	800334a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800333e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e16d      	b.n	8003626 <HAL_SD_WriteBlocks+0x30e>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b01      	cmp	r3, #1
 8003354:	f040 8160 	bne.w	8003618 <HAL_SD_WriteBlocks+0x300>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2200      	movs	r2, #0
 800335c:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800335e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	441a      	add	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003368:	429a      	cmp	r2, r3
 800336a:	d907      	bls.n	800337c <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003370:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e154      	b.n	8003626 <HAL_SD_WriteBlocks+0x30e>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2203      	movs	r2, #3
 8003380:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2200      	movs	r2, #0
 800338a:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003390:	2b01      	cmp	r3, #1
 8003392:	d002      	beq.n	800339a <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8003394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003396:	025b      	lsls	r3, r3, #9
 8003398:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800339a:	f04f 33ff 	mov.w	r3, #4294967295
 800339e:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	025b      	lsls	r3, r3, #9
 80033a4:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80033a6:	2390      	movs	r3, #144	@ 0x90
 80033a8:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80033aa:	2300      	movs	r3, #0
 80033ac:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80033ae:	2300      	movs	r3, #0
 80033b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80033b2:	2301      	movs	r3, #1
 80033b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f107 0218 	add.w	r2, r7, #24
 80033be:	4611      	mov	r1, r2
 80033c0:	4618      	mov	r0, r3
 80033c2:	f002 f81c 	bl	80053fe <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d90a      	bls.n	80033e2 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2220      	movs	r2, #32
 80033d0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80033d8:	4618      	mov	r0, r3
 80033da:	f002 f8c4 	bl	8005566 <SDMMC_CmdWriteMultiBlock>
 80033de:	6478      	str	r0, [r7, #68]	@ 0x44
 80033e0:	e009      	b.n	80033f6 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2210      	movs	r2, #16
 80033e6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80033ee:	4618      	mov	r0, r3
 80033f0:	f002 f897 	bl	8005522 <SDMMC_CmdWriteSingleBlock>
 80033f4:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80033f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d012      	beq.n	8003422 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a8b      	ldr	r2, [pc, #556]	@ (8003630 <HAL_SD_WriteBlocks+0x318>)
 8003402:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003408:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800340a:	431a      	orrs	r2, r3
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2200      	movs	r2, #0
 800341c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e101      	b.n	8003626 <HAL_SD_WriteBlocks+0x30e>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8003426:	e065      	b.n	80034f4 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800342e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d040      	beq.n	80034b8 <HAL_SD_WriteBlocks+0x1a0>
 8003436:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003438:	2b00      	cmp	r3, #0
 800343a:	d03d      	beq.n	80034b8 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800343c:	2300      	movs	r3, #0
 800343e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003440:	e037      	b.n	80034b2 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8003442:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800344a:	3301      	adds	r3, #1
 800344c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800344e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003450:	3b01      	subs	r3, #1
 8003452:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8003454:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	021a      	lsls	r2, r3, #8
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	4313      	orrs	r3, r2
 800345e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003462:	3301      	adds	r3, #1
 8003464:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8003466:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003468:	3b01      	subs	r3, #1
 800346a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800346c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	041a      	lsls	r2, r3, #16
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	4313      	orrs	r3, r2
 8003476:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800347a:	3301      	adds	r3, #1
 800347c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800347e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003480:	3b01      	subs	r3, #1
 8003482:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8003484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	061a      	lsls	r2, r3, #24
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	4313      	orrs	r3, r2
 800348e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003492:	3301      	adds	r3, #1
 8003494:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8003496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003498:	3b01      	subs	r3, #1
 800349a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f107 0214 	add.w	r2, r7, #20
 80034a4:	4611      	mov	r1, r2
 80034a6:	4618      	mov	r0, r3
 80034a8:	f001 ff32 	bl	8005310 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80034ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034ae:	3301      	adds	r3, #1
 80034b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80034b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034b4:	2b07      	cmp	r3, #7
 80034b6:	d9c4      	bls.n	8003442 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80034b8:	f7fd ff1a 	bl	80012f0 <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d902      	bls.n	80034ce <HAL_SD_WriteBlocks+0x1b6>
 80034c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d112      	bne.n	80034f4 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a57      	ldr	r2, [pc, #348]	@ (8003630 <HAL_SD_WriteBlocks+0x318>)
 80034d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034dc:	431a      	orrs	r2, r3
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2201      	movs	r2, #1
 80034e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e098      	b.n	8003626 <HAL_SD_WriteBlocks+0x30e>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034fa:	f240 331a 	movw	r3, #794	@ 0x31a
 80034fe:	4013      	ands	r3, r2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d091      	beq.n	8003428 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800350a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800350e:	2b00      	cmp	r3, #0
 8003510:	d022      	beq.n	8003558 <HAL_SD_WriteBlocks+0x240>
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	2b01      	cmp	r3, #1
 8003516:	d91f      	bls.n	8003558 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800351c:	2b03      	cmp	r3, #3
 800351e:	d01b      	beq.n	8003558 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4618      	mov	r0, r3
 8003526:	f002 f841 	bl	80055ac <SDMMC_CmdStopTransfer>
 800352a:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800352c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800352e:	2b00      	cmp	r3, #0
 8003530:	d012      	beq.n	8003558 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a3e      	ldr	r2, [pc, #248]	@ (8003630 <HAL_SD_WriteBlocks+0x318>)
 8003538:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800353e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003540:	431a      	orrs	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2201      	movs	r2, #1
 800354a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e066      	b.n	8003626 <HAL_SD_WriteBlocks+0x30e>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800355e:	f003 0308 	and.w	r3, r3, #8
 8003562:	2b00      	cmp	r3, #0
 8003564:	d106      	bne.n	8003574 <HAL_SD_WriteBlocks+0x25c>
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800356c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003570:	2b00      	cmp	r3, #0
 8003572:	d012      	beq.n	800359a <HAL_SD_WriteBlocks+0x282>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */		
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a2d      	ldr	r2, [pc, #180]	@ (8003630 <HAL_SD_WriteBlocks+0x318>)
 800357a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003580:	f043 0208 	orr.w	r2, r3, #8
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2200      	movs	r2, #0
 8003594:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e045      	b.n	8003626 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d012      	beq.n	80035ce <HAL_SD_WriteBlocks+0x2b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a20      	ldr	r2, [pc, #128]	@ (8003630 <HAL_SD_WriteBlocks+0x318>)
 80035ae:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b4:	f043 0202 	orr.w	r2, r3, #2
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2201      	movs	r2, #1
 80035c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2200      	movs	r2, #0
 80035c8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e02b      	b.n	8003626 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035d4:	f003 0310 	and.w	r3, r3, #16
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d012      	beq.n	8003602 <HAL_SD_WriteBlocks+0x2ea>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a13      	ldr	r2, [pc, #76]	@ (8003630 <HAL_SD_WriteBlocks+0x318>)
 80035e2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035e8:	f043 0210 	orr.w	r2, r3, #16
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2200      	movs	r2, #0
 80035fc:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e011      	b.n	8003626 <HAL_SD_WriteBlocks+0x30e>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f240 523a 	movw	r2, #1338	@ 0x53a
 800360a:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8003614:	2300      	movs	r3, #0
 8003616:	e006      	b.n	8003626 <HAL_SD_WriteBlocks+0x30e>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800361c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
  }
}
 8003626:	4618      	mov	r0, r3
 8003628:	3748      	adds	r7, #72	@ 0x48
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	004005ff 	.word	0x004005ff

08003634 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003642:	0f9b      	lsrs	r3, r3, #30
 8003644:	b2da      	uxtb	r2, r3
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800364e:	0e9b      	lsrs	r3, r3, #26
 8003650:	b2db      	uxtb	r3, r3
 8003652:	f003 030f 	and.w	r3, r3, #15
 8003656:	b2da      	uxtb	r2, r3
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003660:	0e1b      	lsrs	r3, r3, #24
 8003662:	b2db      	uxtb	r3, r3
 8003664:	f003 0303 	and.w	r3, r3, #3
 8003668:	b2da      	uxtb	r2, r3
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003672:	0c1b      	lsrs	r3, r3, #16
 8003674:	b2da      	uxtb	r2, r3
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800367e:	0a1b      	lsrs	r3, r3, #8
 8003680:	b2da      	uxtb	r2, r3
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800368a:	b2da      	uxtb	r2, r3
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003694:	0d1b      	lsrs	r3, r3, #20
 8003696:	b29a      	uxth	r2, r3
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036a0:	0c1b      	lsrs	r3, r3, #16
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	f003 030f 	and.w	r3, r3, #15
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036b2:	0bdb      	lsrs	r3, r3, #15
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	f003 0301 	and.w	r3, r3, #1
 80036ba:	b2da      	uxtb	r2, r3
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036c4:	0b9b      	lsrs	r3, r3, #14
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	f003 0301 	and.w	r3, r3, #1
 80036cc:	b2da      	uxtb	r2, r3
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036d6:	0b5b      	lsrs	r3, r3, #13
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	f003 0301 	and.w	r3, r3, #1
 80036de:	b2da      	uxtb	r2, r3
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036e8:	0b1b      	lsrs	r3, r3, #12
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	f003 0301 	and.w	r3, r3, #1
 80036f0:	b2da      	uxtb	r2, r3
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	2200      	movs	r2, #0
 80036fa:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003700:	2b00      	cmp	r3, #0
 8003702:	d163      	bne.n	80037cc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003708:	009a      	lsls	r2, r3, #2
 800370a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800370e:	4013      	ands	r3, r2
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8003714:	0f92      	lsrs	r2, r2, #30
 8003716:	431a      	orrs	r2, r3
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003720:	0edb      	lsrs	r3, r3, #27
 8003722:	b2db      	uxtb	r3, r3
 8003724:	f003 0307 	and.w	r3, r3, #7
 8003728:	b2da      	uxtb	r2, r3
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003732:	0e1b      	lsrs	r3, r3, #24
 8003734:	b2db      	uxtb	r3, r3
 8003736:	f003 0307 	and.w	r3, r3, #7
 800373a:	b2da      	uxtb	r2, r3
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003744:	0d5b      	lsrs	r3, r3, #21
 8003746:	b2db      	uxtb	r3, r3
 8003748:	f003 0307 	and.w	r3, r3, #7
 800374c:	b2da      	uxtb	r2, r3
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003756:	0c9b      	lsrs	r3, r3, #18
 8003758:	b2db      	uxtb	r3, r3
 800375a:	f003 0307 	and.w	r3, r3, #7
 800375e:	b2da      	uxtb	r2, r3
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003768:	0bdb      	lsrs	r3, r3, #15
 800376a:	b2db      	uxtb	r3, r3
 800376c:	f003 0307 	and.w	r3, r3, #7
 8003770:	b2da      	uxtb	r2, r3
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	1c5a      	adds	r2, r3, #1
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	7e1b      	ldrb	r3, [r3, #24]
 8003784:	b2db      	uxtb	r3, r3
 8003786:	f003 0307 	and.w	r3, r3, #7
 800378a:	3302      	adds	r3, #2
 800378c:	2201      	movs	r2, #1
 800378e:	fa02 f303 	lsl.w	r3, r2, r3
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003796:	fb03 f202 	mul.w	r2, r3, r2
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	7a1b      	ldrb	r3, [r3, #8]
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	f003 030f 	and.w	r3, r3, #15
 80037a8:	2201      	movs	r2, #1
 80037aa:	409a      	lsls	r2, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80037b8:	0a52      	lsrs	r2, r2, #9
 80037ba:	fb03 f202 	mul.w	r2, r3, r2
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037c8:	661a      	str	r2, [r3, #96]	@ 0x60
 80037ca:	e031      	b.n	8003830 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d11d      	bne.n	8003810 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037d8:	041b      	lsls	r3, r3, #16
 80037da:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037e2:	0c1b      	lsrs	r3, r3, #16
 80037e4:	431a      	orrs	r2, r3
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	3301      	adds	r3, #1
 80037f0:	029a      	lsls	r2, r3, #10
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003804:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	661a      	str	r2, [r3, #96]	@ 0x60
 800380e:	e00f      	b.n	8003830 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a58      	ldr	r2, [pc, #352]	@ (8003978 <HAL_SD_GetCardCSD+0x344>)
 8003816:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800381c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e09d      	b.n	800396c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003834:	0b9b      	lsrs	r3, r3, #14
 8003836:	b2db      	uxtb	r3, r3
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	b2da      	uxtb	r2, r3
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003846:	09db      	lsrs	r3, r3, #7
 8003848:	b2db      	uxtb	r3, r3
 800384a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800384e:	b2da      	uxtb	r2, r3
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003858:	b2db      	uxtb	r3, r3
 800385a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800385e:	b2da      	uxtb	r2, r3
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003868:	0fdb      	lsrs	r3, r3, #31
 800386a:	b2da      	uxtb	r2, r3
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003874:	0f5b      	lsrs	r3, r3, #29
 8003876:	b2db      	uxtb	r3, r3
 8003878:	f003 0303 	and.w	r3, r3, #3
 800387c:	b2da      	uxtb	r2, r3
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003886:	0e9b      	lsrs	r3, r3, #26
 8003888:	b2db      	uxtb	r3, r3
 800388a:	f003 0307 	and.w	r3, r3, #7
 800388e:	b2da      	uxtb	r2, r3
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003898:	0d9b      	lsrs	r3, r3, #22
 800389a:	b2db      	uxtb	r3, r3
 800389c:	f003 030f 	and.w	r3, r3, #15
 80038a0:	b2da      	uxtb	r2, r3
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038aa:	0d5b      	lsrs	r3, r3, #21
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	b2da      	uxtb	r2, r3
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038c6:	0c1b      	lsrs	r3, r3, #16
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	f003 0301 	and.w	r3, r3, #1
 80038ce:	b2da      	uxtb	r2, r3
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038da:	0bdb      	lsrs	r3, r3, #15
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	b2da      	uxtb	r2, r3
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ee:	0b9b      	lsrs	r3, r3, #14
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	b2da      	uxtb	r2, r3
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003902:	0b5b      	lsrs	r3, r3, #13
 8003904:	b2db      	uxtb	r3, r3
 8003906:	f003 0301 	and.w	r3, r3, #1
 800390a:	b2da      	uxtb	r2, r3
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003916:	0b1b      	lsrs	r3, r3, #12
 8003918:	b2db      	uxtb	r3, r3
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	b2da      	uxtb	r2, r3
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800392a:	0a9b      	lsrs	r3, r3, #10
 800392c:	b2db      	uxtb	r3, r3
 800392e:	f003 0303 	and.w	r3, r3, #3
 8003932:	b2da      	uxtb	r2, r3
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800393e:	0a1b      	lsrs	r3, r3, #8
 8003940:	b2db      	uxtb	r3, r3
 8003942:	f003 0303 	and.w	r3, r3, #3
 8003946:	b2da      	uxtb	r2, r3
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003952:	085b      	lsrs	r3, r3, #1
 8003954:	b2db      	uxtb	r3, r3
 8003956:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800395a:	b2da      	uxtb	r2, r3
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	2201      	movs	r2, #1
 8003966:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr
 8003978:	004005ff 	.word	0x004005ff

0800397c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	370c      	adds	r7, #12
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr

080039d4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b086      	sub	sp, #24
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80039dc:	2300      	movs	r3, #0
 80039de:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80039e0:	f107 030c 	add.w	r3, r7, #12
 80039e4:	4619      	mov	r1, r3
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f000 f970 	bl	8003ccc <SD_SendStatus>
 80039ec:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d005      	beq.n	8003a00 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	431a      	orrs	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	0a5b      	lsrs	r3, r3, #9
 8003a04:	f003 030f 	and.w	r3, r3, #15
 8003a08:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8003a0a:	693b      	ldr	r3, [r7, #16]
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3718      	adds	r7, #24
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003a14:	b5b0      	push	{r4, r5, r7, lr}
 8003a16:	b094      	sub	sp, #80	@ 0x50
 8003a18:	af04      	add	r7, sp, #16
 8003a1a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f001 fc92 	bl	800534e <SDIO_GetPowerState>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d102      	bne.n	8003a36 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003a30:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003a34:	e0b8      	b.n	8003ba8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3a:	2b03      	cmp	r3, #3
 8003a3c:	d02f      	beq.n	8003a9e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f001 fe79 	bl	800573a <SDMMC_CmdSendCID>
 8003a48:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003a4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d001      	beq.n	8003a54 <SD_InitCard+0x40>
    {
      return errorstate;
 8003a50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a52:	e0a9      	b.n	8003ba8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2100      	movs	r1, #0
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f001 fcbc 	bl	80053d8 <SDIO_GetResponse>
 8003a60:	4602      	mov	r2, r0
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2104      	movs	r1, #4
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f001 fcb3 	bl	80053d8 <SDIO_GetResponse>
 8003a72:	4602      	mov	r2, r0
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2108      	movs	r1, #8
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f001 fcaa 	bl	80053d8 <SDIO_GetResponse>
 8003a84:	4602      	mov	r2, r0
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	210c      	movs	r1, #12
 8003a90:	4618      	mov	r0, r3
 8003a92:	f001 fca1 	bl	80053d8 <SDIO_GetResponse>
 8003a96:	4602      	mov	r2, r0
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aa2:	2b03      	cmp	r3, #3
 8003aa4:	d00d      	beq.n	8003ac2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f107 020e 	add.w	r2, r7, #14
 8003aae:	4611      	mov	r1, r2
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f001 fe7f 	bl	80057b4 <SDMMC_CmdSetRelAdd>
 8003ab6:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003ab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d001      	beq.n	8003ac2 <SD_InitCard+0xae>
    {
      return errorstate;
 8003abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ac0:	e072      	b.n	8003ba8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac6:	2b03      	cmp	r3, #3
 8003ac8:	d036      	beq.n	8003b38 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8003aca:	89fb      	ldrh	r3, [r7, #14]
 8003acc:	461a      	mov	r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ada:	041b      	lsls	r3, r3, #16
 8003adc:	4619      	mov	r1, r3
 8003ade:	4610      	mov	r0, r2
 8003ae0:	f001 fe49 	bl	8005776 <SDMMC_CmdSendCSD>
 8003ae4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003ae6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d001      	beq.n	8003af0 <SD_InitCard+0xdc>
    {
      return errorstate;
 8003aec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003aee:	e05b      	b.n	8003ba8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2100      	movs	r1, #0
 8003af6:	4618      	mov	r0, r3
 8003af8:	f001 fc6e 	bl	80053d8 <SDIO_GetResponse>
 8003afc:	4602      	mov	r2, r0
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2104      	movs	r1, #4
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f001 fc65 	bl	80053d8 <SDIO_GetResponse>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2108      	movs	r1, #8
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f001 fc5c 	bl	80053d8 <SDIO_GetResponse>
 8003b20:	4602      	mov	r2, r0
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	210c      	movs	r1, #12
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f001 fc53 	bl	80053d8 <SDIO_GetResponse>
 8003b32:	4602      	mov	r2, r0
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2104      	movs	r1, #4
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f001 fc4a 	bl	80053d8 <SDIO_GetResponse>
 8003b44:	4603      	mov	r3, r0
 8003b46:	0d1a      	lsrs	r2, r3, #20
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8003b4c:	f107 0310 	add.w	r3, r7, #16
 8003b50:	4619      	mov	r1, r3
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7ff fd6e 	bl	8003634 <HAL_SD_GetCardCSD>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d002      	beq.n	8003b64 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003b5e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003b62:	e021      	b.n	8003ba8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6819      	ldr	r1, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b6c:	041b      	lsls	r3, r3, #16
 8003b6e:	2200      	movs	r2, #0
 8003b70:	461c      	mov	r4, r3
 8003b72:	4615      	mov	r5, r2
 8003b74:	4622      	mov	r2, r4
 8003b76:	462b      	mov	r3, r5
 8003b78:	4608      	mov	r0, r1
 8003b7a:	f001 fd39 	bl	80055f0 <SDMMC_CmdSelDesel>
 8003b7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d001      	beq.n	8003b8a <SD_InitCard+0x176>
  {
    return errorstate;
 8003b86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b88:	e00e      	b.n	8003ba8 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681d      	ldr	r5, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	466c      	mov	r4, sp
 8003b92:	f103 0210 	add.w	r2, r3, #16
 8003b96:	ca07      	ldmia	r2, {r0, r1, r2}
 8003b98:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003b9c:	3304      	adds	r3, #4
 8003b9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ba0:	4628      	mov	r0, r5
 8003ba2:	f001 fb7d 	bl	80052a0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3740      	adds	r7, #64	@ 0x40
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bdb0      	pop	{r4, r5, r7, pc}

08003bb0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b086      	sub	sp, #24
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	617b      	str	r3, [r7, #20]
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f001 fd34 	bl	8005636 <SDMMC_CmdGoIdleState>
 8003bce:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <SD_PowerON+0x2a>
  {
    return errorstate;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	e072      	b.n	8003cc0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4618      	mov	r0, r3
 8003be0:	f001 fd47 	bl	8005672 <SDMMC_CmdOperCond>
 8003be4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00d      	beq.n	8003c08 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f001 fd1d 	bl	8005636 <SDMMC_CmdGoIdleState>
 8003bfc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d004      	beq.n	8003c0e <SD_PowerON+0x5e>
    {
      return errorstate;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	e05b      	b.n	8003cc0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d137      	bne.n	8003c86 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2100      	movs	r1, #0
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f001 fd47 	bl	80056b0 <SDMMC_CmdAppCommand>
 8003c22:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d02d      	beq.n	8003c86 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003c2a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003c2e:	e047      	b.n	8003cc0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2100      	movs	r1, #0
 8003c36:	4618      	mov	r0, r3
 8003c38:	f001 fd3a 	bl	80056b0 <SDMMC_CmdAppCommand>
 8003c3c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d001      	beq.n	8003c48 <SD_PowerON+0x98>
    {
      return errorstate;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	e03b      	b.n	8003cc0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	491e      	ldr	r1, [pc, #120]	@ (8003cc8 <SD_PowerON+0x118>)
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f001 fd50 	bl	80056f4 <SDMMC_CmdAppOperCommand>
 8003c54:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d002      	beq.n	8003c62 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003c5c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003c60:	e02e      	b.n	8003cc0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2100      	movs	r1, #0
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f001 fbb5 	bl	80053d8 <SDIO_GetResponse>
 8003c6e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	0fdb      	lsrs	r3, r3, #31
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d101      	bne.n	8003c7c <SD_PowerON+0xcc>
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e000      	b.n	8003c7e <SD_PowerON+0xce>
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	613b      	str	r3, [r7, #16]

    count++;
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	3301      	adds	r3, #1
 8003c84:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d802      	bhi.n	8003c96 <SD_PowerON+0xe6>
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d0cc      	beq.n	8003c30 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d902      	bls.n	8003ca6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8003ca0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ca4:	e00c      	b.n	8003cc0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d003      	beq.n	8003cb8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	645a      	str	r2, [r3, #68]	@ 0x44
 8003cb6:	e002      	b.n	8003cbe <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3718      	adds	r7, #24
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	c1100000 	.word	0xc1100000

08003ccc <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d102      	bne.n	8003ce2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8003cdc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003ce0:	e018      	b.n	8003d14 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cea:	041b      	lsls	r3, r3, #16
 8003cec:	4619      	mov	r1, r3
 8003cee:	4610      	mov	r0, r2
 8003cf0:	f001 fd81 	bl	80057f6 <SDMMC_CmdSendStatus>
 8003cf4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d001      	beq.n	8003d00 <SD_SendStatus+0x34>
  {
    return errorstate;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	e009      	b.n	8003d14 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2100      	movs	r1, #0
 8003d06:	4618      	mov	r0, r3
 8003d08:	f001 fb66 	bl	80053d8 <SDIO_GetResponse>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3710      	adds	r7, #16
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d101      	bne.n	8003d2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e041      	b.n	8003db2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d106      	bne.n	8003d48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f7fd f8a6 	bl	8000e94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2202      	movs	r2, #2
 8003d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	3304      	adds	r3, #4
 8003d58:	4619      	mov	r1, r3
 8003d5a:	4610      	mov	r0, r2
 8003d5c:	f000 f9b6 	bl	80040cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3708      	adds	r7, #8
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
	...

08003dbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b085      	sub	sp, #20
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d001      	beq.n	8003dd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e04e      	b.n	8003e72 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	68da      	ldr	r2, [r3, #12]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0201 	orr.w	r2, r2, #1
 8003dea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a23      	ldr	r2, [pc, #140]	@ (8003e80 <HAL_TIM_Base_Start_IT+0xc4>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d022      	beq.n	8003e3c <HAL_TIM_Base_Start_IT+0x80>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dfe:	d01d      	beq.n	8003e3c <HAL_TIM_Base_Start_IT+0x80>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a1f      	ldr	r2, [pc, #124]	@ (8003e84 <HAL_TIM_Base_Start_IT+0xc8>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d018      	beq.n	8003e3c <HAL_TIM_Base_Start_IT+0x80>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a1e      	ldr	r2, [pc, #120]	@ (8003e88 <HAL_TIM_Base_Start_IT+0xcc>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d013      	beq.n	8003e3c <HAL_TIM_Base_Start_IT+0x80>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a1c      	ldr	r2, [pc, #112]	@ (8003e8c <HAL_TIM_Base_Start_IT+0xd0>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d00e      	beq.n	8003e3c <HAL_TIM_Base_Start_IT+0x80>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a1b      	ldr	r2, [pc, #108]	@ (8003e90 <HAL_TIM_Base_Start_IT+0xd4>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d009      	beq.n	8003e3c <HAL_TIM_Base_Start_IT+0x80>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a19      	ldr	r2, [pc, #100]	@ (8003e94 <HAL_TIM_Base_Start_IT+0xd8>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d004      	beq.n	8003e3c <HAL_TIM_Base_Start_IT+0x80>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a18      	ldr	r2, [pc, #96]	@ (8003e98 <HAL_TIM_Base_Start_IT+0xdc>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d111      	bne.n	8003e60 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f003 0307 	and.w	r3, r3, #7
 8003e46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2b06      	cmp	r3, #6
 8003e4c:	d010      	beq.n	8003e70 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f042 0201 	orr.w	r2, r2, #1
 8003e5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e5e:	e007      	b.n	8003e70 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f042 0201 	orr.w	r2, r2, #1
 8003e6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3714      	adds	r7, #20
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	40010000 	.word	0x40010000
 8003e84:	40000400 	.word	0x40000400
 8003e88:	40000800 	.word	0x40000800
 8003e8c:	40000c00 	.word	0x40000c00
 8003e90:	40010400 	.word	0x40010400
 8003e94:	40014000 	.word	0x40014000
 8003e98:	40001800 	.word	0x40001800

08003e9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d020      	beq.n	8003f00 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	f003 0302 	and.w	r3, r3, #2
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d01b      	beq.n	8003f00 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f06f 0202 	mvn.w	r2, #2
 8003ed0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	699b      	ldr	r3, [r3, #24]
 8003ede:	f003 0303 	and.w	r3, r3, #3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d003      	beq.n	8003eee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 f8d2 	bl	8004090 <HAL_TIM_IC_CaptureCallback>
 8003eec:	e005      	b.n	8003efa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 f8c4 	bl	800407c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 f8d5 	bl	80040a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	f003 0304 	and.w	r3, r3, #4
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d020      	beq.n	8003f4c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f003 0304 	and.w	r3, r3, #4
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d01b      	beq.n	8003f4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f06f 0204 	mvn.w	r2, #4
 8003f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2202      	movs	r2, #2
 8003f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d003      	beq.n	8003f3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f000 f8ac 	bl	8004090 <HAL_TIM_IC_CaptureCallback>
 8003f38:	e005      	b.n	8003f46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f89e 	bl	800407c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 f8af 	bl	80040a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	f003 0308 	and.w	r3, r3, #8
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d020      	beq.n	8003f98 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	f003 0308 	and.w	r3, r3, #8
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d01b      	beq.n	8003f98 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f06f 0208 	mvn.w	r2, #8
 8003f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2204      	movs	r2, #4
 8003f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	69db      	ldr	r3, [r3, #28]
 8003f76:	f003 0303 	and.w	r3, r3, #3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d003      	beq.n	8003f86 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 f886 	bl	8004090 <HAL_TIM_IC_CaptureCallback>
 8003f84:	e005      	b.n	8003f92 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f000 f878 	bl	800407c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f000 f889 	bl	80040a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	f003 0310 	and.w	r3, r3, #16
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d020      	beq.n	8003fe4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f003 0310 	and.w	r3, r3, #16
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d01b      	beq.n	8003fe4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f06f 0210 	mvn.w	r2, #16
 8003fb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2208      	movs	r2, #8
 8003fba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	69db      	ldr	r3, [r3, #28]
 8003fc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d003      	beq.n	8003fd2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 f860 	bl	8004090 <HAL_TIM_IC_CaptureCallback>
 8003fd0:	e005      	b.n	8003fde <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 f852 	bl	800407c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f000 f863 	bl	80040a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	f003 0301 	and.w	r3, r3, #1
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00c      	beq.n	8004008 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f003 0301 	and.w	r3, r3, #1
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d007      	beq.n	8004008 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f06f 0201 	mvn.w	r2, #1
 8004000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7fc fdf2 	bl	8000bec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800400e:	2b00      	cmp	r3, #0
 8004010:	d00c      	beq.n	800402c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004018:	2b00      	cmp	r3, #0
 800401a:	d007      	beq.n	800402c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004024:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f000 f97c 	bl	8004324 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00c      	beq.n	8004050 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800403c:	2b00      	cmp	r3, #0
 800403e:	d007      	beq.n	8004050 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f000 f834 	bl	80040b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	f003 0320 	and.w	r3, r3, #32
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00c      	beq.n	8004074 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f003 0320 	and.w	r3, r3, #32
 8004060:	2b00      	cmp	r3, #0
 8004062:	d007      	beq.n	8004074 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f06f 0220 	mvn.w	r2, #32
 800406c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f94e 	bl	8004310 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004074:	bf00      	nop
 8004076:	3710      	adds	r7, #16
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040ac:	bf00      	nop
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr

080040cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b085      	sub	sp, #20
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a43      	ldr	r2, [pc, #268]	@ (80041ec <TIM_Base_SetConfig+0x120>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d013      	beq.n	800410c <TIM_Base_SetConfig+0x40>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040ea:	d00f      	beq.n	800410c <TIM_Base_SetConfig+0x40>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a40      	ldr	r2, [pc, #256]	@ (80041f0 <TIM_Base_SetConfig+0x124>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d00b      	beq.n	800410c <TIM_Base_SetConfig+0x40>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a3f      	ldr	r2, [pc, #252]	@ (80041f4 <TIM_Base_SetConfig+0x128>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d007      	beq.n	800410c <TIM_Base_SetConfig+0x40>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4a3e      	ldr	r2, [pc, #248]	@ (80041f8 <TIM_Base_SetConfig+0x12c>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d003      	beq.n	800410c <TIM_Base_SetConfig+0x40>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a3d      	ldr	r2, [pc, #244]	@ (80041fc <TIM_Base_SetConfig+0x130>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d108      	bne.n	800411e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004112:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	4313      	orrs	r3, r2
 800411c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a32      	ldr	r2, [pc, #200]	@ (80041ec <TIM_Base_SetConfig+0x120>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d02b      	beq.n	800417e <TIM_Base_SetConfig+0xb2>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800412c:	d027      	beq.n	800417e <TIM_Base_SetConfig+0xb2>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a2f      	ldr	r2, [pc, #188]	@ (80041f0 <TIM_Base_SetConfig+0x124>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d023      	beq.n	800417e <TIM_Base_SetConfig+0xb2>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a2e      	ldr	r2, [pc, #184]	@ (80041f4 <TIM_Base_SetConfig+0x128>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d01f      	beq.n	800417e <TIM_Base_SetConfig+0xb2>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a2d      	ldr	r2, [pc, #180]	@ (80041f8 <TIM_Base_SetConfig+0x12c>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d01b      	beq.n	800417e <TIM_Base_SetConfig+0xb2>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a2c      	ldr	r2, [pc, #176]	@ (80041fc <TIM_Base_SetConfig+0x130>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d017      	beq.n	800417e <TIM_Base_SetConfig+0xb2>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a2b      	ldr	r2, [pc, #172]	@ (8004200 <TIM_Base_SetConfig+0x134>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d013      	beq.n	800417e <TIM_Base_SetConfig+0xb2>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	4a2a      	ldr	r2, [pc, #168]	@ (8004204 <TIM_Base_SetConfig+0x138>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d00f      	beq.n	800417e <TIM_Base_SetConfig+0xb2>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a29      	ldr	r2, [pc, #164]	@ (8004208 <TIM_Base_SetConfig+0x13c>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d00b      	beq.n	800417e <TIM_Base_SetConfig+0xb2>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a28      	ldr	r2, [pc, #160]	@ (800420c <TIM_Base_SetConfig+0x140>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d007      	beq.n	800417e <TIM_Base_SetConfig+0xb2>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a27      	ldr	r2, [pc, #156]	@ (8004210 <TIM_Base_SetConfig+0x144>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d003      	beq.n	800417e <TIM_Base_SetConfig+0xb2>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4a26      	ldr	r2, [pc, #152]	@ (8004214 <TIM_Base_SetConfig+0x148>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d108      	bne.n	8004190 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004184:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	68fa      	ldr	r2, [r7, #12]
 800418c:	4313      	orrs	r3, r2
 800418e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	4313      	orrs	r3, r2
 800419c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	689a      	ldr	r2, [r3, #8]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a0e      	ldr	r2, [pc, #56]	@ (80041ec <TIM_Base_SetConfig+0x120>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d003      	beq.n	80041be <TIM_Base_SetConfig+0xf2>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a10      	ldr	r2, [pc, #64]	@ (80041fc <TIM_Base_SetConfig+0x130>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d103      	bne.n	80041c6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	691a      	ldr	r2, [r3, #16]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f043 0204 	orr.w	r2, r3, #4
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2201      	movs	r2, #1
 80041d6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	601a      	str	r2, [r3, #0]
}
 80041de:	bf00      	nop
 80041e0:	3714      	adds	r7, #20
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	40010000 	.word	0x40010000
 80041f0:	40000400 	.word	0x40000400
 80041f4:	40000800 	.word	0x40000800
 80041f8:	40000c00 	.word	0x40000c00
 80041fc:	40010400 	.word	0x40010400
 8004200:	40014000 	.word	0x40014000
 8004204:	40014400 	.word	0x40014400
 8004208:	40014800 	.word	0x40014800
 800420c:	40001800 	.word	0x40001800
 8004210:	40001c00 	.word	0x40001c00
 8004214:	40002000 	.word	0x40002000

08004218 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004218:	b480      	push	{r7}
 800421a:	b085      	sub	sp, #20
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004228:	2b01      	cmp	r3, #1
 800422a:	d101      	bne.n	8004230 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800422c:	2302      	movs	r3, #2
 800422e:	e05a      	b.n	80042e6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2202      	movs	r2, #2
 800423c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004256:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68fa      	ldr	r2, [r7, #12]
 800425e:	4313      	orrs	r3, r2
 8004260:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a21      	ldr	r2, [pc, #132]	@ (80042f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d022      	beq.n	80042ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800427c:	d01d      	beq.n	80042ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a1d      	ldr	r2, [pc, #116]	@ (80042f8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d018      	beq.n	80042ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a1b      	ldr	r2, [pc, #108]	@ (80042fc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d013      	beq.n	80042ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a1a      	ldr	r2, [pc, #104]	@ (8004300 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d00e      	beq.n	80042ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a18      	ldr	r2, [pc, #96]	@ (8004304 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d009      	beq.n	80042ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a17      	ldr	r2, [pc, #92]	@ (8004308 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d004      	beq.n	80042ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a15      	ldr	r2, [pc, #84]	@ (800430c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d10c      	bne.n	80042d4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68ba      	ldr	r2, [r7, #8]
 80042d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3714      	adds	r7, #20
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	40010000 	.word	0x40010000
 80042f8:	40000400 	.word	0x40000400
 80042fc:	40000800 	.word	0x40000800
 8004300:	40000c00 	.word	0x40000c00
 8004304:	40010400 	.word	0x40010400
 8004308:	40014000 	.word	0x40014000
 800430c:	40001800 	.word	0x40001800

08004310 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004318:	bf00      	nop
 800431a:	370c      	adds	r7, #12
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800432c:	bf00      	nop
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr

08004338 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d101      	bne.n	800434a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e042      	b.n	80043d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d106      	bne.n	8004364 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f7fc fdc0 	bl	8000ee4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2224      	movs	r2, #36	@ 0x24
 8004368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	68da      	ldr	r2, [r3, #12]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800437a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	f000 fd1b 	bl	8004db8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	691a      	ldr	r2, [r3, #16]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004390:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	695a      	ldr	r2, [r3, #20]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80043a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68da      	ldr	r2, [r3, #12]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2220      	movs	r2, #32
 80043bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2220      	movs	r2, #32
 80043c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80043ce:	2300      	movs	r3, #0
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3708      	adds	r7, #8
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80043d8:	b480      	push	{r7}
 80043da:	b085      	sub	sp, #20
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	4613      	mov	r3, r2
 80043e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b20      	cmp	r3, #32
 80043f0:	d121      	bne.n	8004436 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d002      	beq.n	80043fe <HAL_UART_Transmit_IT+0x26>
 80043f8:	88fb      	ldrh	r3, [r7, #6]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d101      	bne.n	8004402 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e01a      	b.n	8004438 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	68ba      	ldr	r2, [r7, #8]
 8004406:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	88fa      	ldrh	r2, [r7, #6]
 800440c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	88fa      	ldrh	r2, [r7, #6]
 8004412:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2200      	movs	r2, #0
 8004418:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2221      	movs	r2, #33	@ 0x21
 800441e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	68da      	ldr	r2, [r3, #12]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004430:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004432:	2300      	movs	r3, #0
 8004434:	e000      	b.n	8004438 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8004436:	2302      	movs	r3, #2
  }
}
 8004438:	4618      	mov	r0, r3
 800443a:	3714      	adds	r7, #20
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	4613      	mov	r3, r2
 8004450:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b20      	cmp	r3, #32
 800445c:	d112      	bne.n	8004484 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <HAL_UART_Receive_IT+0x26>
 8004464:	88fb      	ldrh	r3, [r7, #6]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d101      	bne.n	800446e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e00b      	b.n	8004486 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2200      	movs	r2, #0
 8004472:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004474:	88fb      	ldrh	r3, [r7, #6]
 8004476:	461a      	mov	r2, r3
 8004478:	68b9      	ldr	r1, [r7, #8]
 800447a:	68f8      	ldr	r0, [r7, #12]
 800447c:	f000 fac8 	bl	8004a10 <UART_Start_Receive_IT>
 8004480:	4603      	mov	r3, r0
 8004482:	e000      	b.n	8004486 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004484:	2302      	movs	r3, #2
  }
}
 8004486:	4618      	mov	r0, r3
 8004488:	3710      	adds	r7, #16
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
	...

08004490 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b0ba      	sub	sp, #232	@ 0xe8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80044b6:	2300      	movs	r3, #0
 80044b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80044bc:	2300      	movs	r3, #0
 80044be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80044c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044c6:	f003 030f 	and.w	r3, r3, #15
 80044ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80044ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d10f      	bne.n	80044f6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044da:	f003 0320 	and.w	r3, r3, #32
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d009      	beq.n	80044f6 <HAL_UART_IRQHandler+0x66>
 80044e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044e6:	f003 0320 	and.w	r3, r3, #32
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d003      	beq.n	80044f6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f000 fba4 	bl	8004c3c <UART_Receive_IT>
      return;
 80044f4:	e273      	b.n	80049de <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80044f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	f000 80de 	beq.w	80046bc <HAL_UART_IRQHandler+0x22c>
 8004500:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004504:	f003 0301 	and.w	r3, r3, #1
 8004508:	2b00      	cmp	r3, #0
 800450a:	d106      	bne.n	800451a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800450c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004510:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004514:	2b00      	cmp	r3, #0
 8004516:	f000 80d1 	beq.w	80046bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800451a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00b      	beq.n	800453e <HAL_UART_IRQHandler+0xae>
 8004526:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800452a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800452e:	2b00      	cmp	r3, #0
 8004530:	d005      	beq.n	800453e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004536:	f043 0201 	orr.w	r2, r3, #1
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800453e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004542:	f003 0304 	and.w	r3, r3, #4
 8004546:	2b00      	cmp	r3, #0
 8004548:	d00b      	beq.n	8004562 <HAL_UART_IRQHandler+0xd2>
 800454a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b00      	cmp	r3, #0
 8004554:	d005      	beq.n	8004562 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800455a:	f043 0202 	orr.w	r2, r3, #2
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004562:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00b      	beq.n	8004586 <HAL_UART_IRQHandler+0xf6>
 800456e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	2b00      	cmp	r3, #0
 8004578:	d005      	beq.n	8004586 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800457e:	f043 0204 	orr.w	r2, r3, #4
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b00      	cmp	r3, #0
 8004590:	d011      	beq.n	80045b6 <HAL_UART_IRQHandler+0x126>
 8004592:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004596:	f003 0320 	and.w	r3, r3, #32
 800459a:	2b00      	cmp	r3, #0
 800459c:	d105      	bne.n	80045aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800459e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d005      	beq.n	80045b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ae:	f043 0208 	orr.w	r2, r3, #8
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	f000 820a 	beq.w	80049d4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80045c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045c4:	f003 0320 	and.w	r3, r3, #32
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d008      	beq.n	80045de <HAL_UART_IRQHandler+0x14e>
 80045cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045d0:	f003 0320 	and.w	r3, r3, #32
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d002      	beq.n	80045de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 fb2f 	bl	8004c3c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	695b      	ldr	r3, [r3, #20]
 80045e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e8:	2b40      	cmp	r3, #64	@ 0x40
 80045ea:	bf0c      	ite	eq
 80045ec:	2301      	moveq	r3, #1
 80045ee:	2300      	movne	r3, #0
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045fa:	f003 0308 	and.w	r3, r3, #8
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d103      	bne.n	800460a <HAL_UART_IRQHandler+0x17a>
 8004602:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004606:	2b00      	cmp	r3, #0
 8004608:	d04f      	beq.n	80046aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 fa3a 	bl	8004a84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800461a:	2b40      	cmp	r3, #64	@ 0x40
 800461c:	d141      	bne.n	80046a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	3314      	adds	r3, #20
 8004624:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004628:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800462c:	e853 3f00 	ldrex	r3, [r3]
 8004630:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004634:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004638:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800463c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	3314      	adds	r3, #20
 8004646:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800464a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800464e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004652:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004656:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800465a:	e841 2300 	strex	r3, r2, [r1]
 800465e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004662:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1d9      	bne.n	800461e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800466e:	2b00      	cmp	r3, #0
 8004670:	d013      	beq.n	800469a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004676:	4a8a      	ldr	r2, [pc, #552]	@ (80048a0 <HAL_UART_IRQHandler+0x410>)
 8004678:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800467e:	4618      	mov	r0, r3
 8004680:	f7fc ffe7 	bl	8001652 <HAL_DMA_Abort_IT>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d016      	beq.n	80046b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800468e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004694:	4610      	mov	r0, r2
 8004696:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004698:	e00e      	b.n	80046b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f000 f9a2 	bl	80049e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046a0:	e00a      	b.n	80046b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 f99e 	bl	80049e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046a8:	e006      	b.n	80046b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 f99a 	bl	80049e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80046b6:	e18d      	b.n	80049d4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046b8:	bf00      	nop
    return;
 80046ba:	e18b      	b.n	80049d4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	f040 8167 	bne.w	8004994 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80046c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ca:	f003 0310 	and.w	r3, r3, #16
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f000 8160 	beq.w	8004994 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80046d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046d8:	f003 0310 	and.w	r3, r3, #16
 80046dc:	2b00      	cmp	r3, #0
 80046de:	f000 8159 	beq.w	8004994 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80046e2:	2300      	movs	r3, #0
 80046e4:	60bb      	str	r3, [r7, #8]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	60bb      	str	r3, [r7, #8]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	60bb      	str	r3, [r7, #8]
 80046f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	695b      	ldr	r3, [r3, #20]
 80046fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004702:	2b40      	cmp	r3, #64	@ 0x40
 8004704:	f040 80ce 	bne.w	80048a4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004714:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004718:	2b00      	cmp	r3, #0
 800471a:	f000 80a9 	beq.w	8004870 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004722:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004726:	429a      	cmp	r2, r3
 8004728:	f080 80a2 	bcs.w	8004870 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004732:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004738:	69db      	ldr	r3, [r3, #28]
 800473a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800473e:	f000 8088 	beq.w	8004852 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	330c      	adds	r3, #12
 8004748:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800474c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004750:	e853 3f00 	ldrex	r3, [r3]
 8004754:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004758:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800475c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004760:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	330c      	adds	r3, #12
 800476a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800476e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004772:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004776:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800477a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800477e:	e841 2300 	strex	r3, r2, [r1]
 8004782:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004786:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800478a:	2b00      	cmp	r3, #0
 800478c:	d1d9      	bne.n	8004742 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	3314      	adds	r3, #20
 8004794:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004796:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004798:	e853 3f00 	ldrex	r3, [r3]
 800479c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800479e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80047a0:	f023 0301 	bic.w	r3, r3, #1
 80047a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	3314      	adds	r3, #20
 80047ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80047b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80047b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80047ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80047be:	e841 2300 	strex	r3, r2, [r1]
 80047c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80047c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1e1      	bne.n	800478e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	3314      	adds	r3, #20
 80047d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80047d4:	e853 3f00 	ldrex	r3, [r3]
 80047d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80047da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80047dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	3314      	adds	r3, #20
 80047ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80047ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80047f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80047f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80047f6:	e841 2300 	strex	r3, r2, [r1]
 80047fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80047fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1e3      	bne.n	80047ca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2220      	movs	r2, #32
 8004806:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	330c      	adds	r3, #12
 8004816:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004818:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800481a:	e853 3f00 	ldrex	r3, [r3]
 800481e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004820:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004822:	f023 0310 	bic.w	r3, r3, #16
 8004826:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	330c      	adds	r3, #12
 8004830:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004834:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004836:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004838:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800483a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800483c:	e841 2300 	strex	r3, r2, [r1]
 8004840:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004842:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1e3      	bne.n	8004810 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800484c:	4618      	mov	r0, r3
 800484e:	f7fc fe90 	bl	8001572 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2202      	movs	r2, #2
 8004856:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004860:	b29b      	uxth	r3, r3
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	b29b      	uxth	r3, r3
 8004866:	4619      	mov	r1, r3
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f000 f8c5 	bl	80049f8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800486e:	e0b3      	b.n	80049d8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004874:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004878:	429a      	cmp	r2, r3
 800487a:	f040 80ad 	bne.w	80049d8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004882:	69db      	ldr	r3, [r3, #28]
 8004884:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004888:	f040 80a6 	bne.w	80049d8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004896:	4619      	mov	r1, r3
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 f8ad 	bl	80049f8 <HAL_UARTEx_RxEventCallback>
      return;
 800489e:	e09b      	b.n	80049d8 <HAL_UART_IRQHandler+0x548>
 80048a0:	08004b4b 	.word	0x08004b4b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	f000 808e 	beq.w	80049dc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80048c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f000 8089 	beq.w	80049dc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	330c      	adds	r3, #12
 80048d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048d4:	e853 3f00 	ldrex	r3, [r3]
 80048d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80048da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	330c      	adds	r3, #12
 80048ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80048ee:	647a      	str	r2, [r7, #68]	@ 0x44
 80048f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80048f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80048f6:	e841 2300 	strex	r3, r2, [r1]
 80048fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80048fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d1e3      	bne.n	80048ca <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	3314      	adds	r3, #20
 8004908:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800490a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490c:	e853 3f00 	ldrex	r3, [r3]
 8004910:	623b      	str	r3, [r7, #32]
   return(result);
 8004912:	6a3b      	ldr	r3, [r7, #32]
 8004914:	f023 0301 	bic.w	r3, r3, #1
 8004918:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	3314      	adds	r3, #20
 8004922:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004926:	633a      	str	r2, [r7, #48]	@ 0x30
 8004928:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800492c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800492e:	e841 2300 	strex	r3, r2, [r1]
 8004932:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004936:	2b00      	cmp	r3, #0
 8004938:	d1e3      	bne.n	8004902 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2220      	movs	r2, #32
 800493e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	330c      	adds	r3, #12
 800494e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	e853 3f00 	ldrex	r3, [r3]
 8004956:	60fb      	str	r3, [r7, #12]
   return(result);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f023 0310 	bic.w	r3, r3, #16
 800495e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	330c      	adds	r3, #12
 8004968:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800496c:	61fa      	str	r2, [r7, #28]
 800496e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004970:	69b9      	ldr	r1, [r7, #24]
 8004972:	69fa      	ldr	r2, [r7, #28]
 8004974:	e841 2300 	strex	r3, r2, [r1]
 8004978:	617b      	str	r3, [r7, #20]
   return(result);
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d1e3      	bne.n	8004948 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2202      	movs	r2, #2
 8004984:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004986:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800498a:	4619      	mov	r1, r3
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f000 f833 	bl	80049f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004992:	e023      	b.n	80049dc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004994:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004998:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800499c:	2b00      	cmp	r3, #0
 800499e:	d009      	beq.n	80049b4 <HAL_UART_IRQHandler+0x524>
 80049a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d003      	beq.n	80049b4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f000 f8dd 	bl	8004b6c <UART_Transmit_IT>
    return;
 80049b2:	e014      	b.n	80049de <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80049b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00e      	beq.n	80049de <HAL_UART_IRQHandler+0x54e>
 80049c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d008      	beq.n	80049de <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 f91d 	bl	8004c0c <UART_EndTransmit_IT>
    return;
 80049d2:	e004      	b.n	80049de <HAL_UART_IRQHandler+0x54e>
    return;
 80049d4:	bf00      	nop
 80049d6:	e002      	b.n	80049de <HAL_UART_IRQHandler+0x54e>
      return;
 80049d8:	bf00      	nop
 80049da:	e000      	b.n	80049de <HAL_UART_IRQHandler+0x54e>
      return;
 80049dc:	bf00      	nop
  }
}
 80049de:	37e8      	adds	r7, #232	@ 0xe8
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80049ec:	bf00      	nop
 80049ee:	370c      	adds	r7, #12
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr

080049f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	460b      	mov	r3, r1
 8004a02:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004a04:	bf00      	nop
 8004a06:	370c      	adds	r7, #12
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr

08004a10 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b085      	sub	sp, #20
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	68ba      	ldr	r2, [r7, #8]
 8004a22:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	88fa      	ldrh	r2, [r7, #6]
 8004a28:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	88fa      	ldrh	r2, [r7, #6]
 8004a2e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2222      	movs	r2, #34	@ 0x22
 8004a3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d007      	beq.n	8004a56 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	68da      	ldr	r2, [r3, #12]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a54:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	695a      	ldr	r2, [r3, #20]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f042 0201 	orr.w	r2, r2, #1
 8004a64:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	68da      	ldr	r2, [r3, #12]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f042 0220 	orr.w	r2, r2, #32
 8004a74:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3714      	adds	r7, #20
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr

08004a84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b095      	sub	sp, #84	@ 0x54
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	330c      	adds	r3, #12
 8004a92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a96:	e853 3f00 	ldrex	r3, [r3]
 8004a9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004aa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	330c      	adds	r3, #12
 8004aaa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004aac:	643a      	str	r2, [r7, #64]	@ 0x40
 8004aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004ab2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ab4:	e841 2300 	strex	r3, r2, [r1]
 8004ab8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d1e5      	bne.n	8004a8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	3314      	adds	r3, #20
 8004ac6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac8:	6a3b      	ldr	r3, [r7, #32]
 8004aca:	e853 3f00 	ldrex	r3, [r3]
 8004ace:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	f023 0301 	bic.w	r3, r3, #1
 8004ad6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	3314      	adds	r3, #20
 8004ade:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ae0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ae2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ae6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ae8:	e841 2300 	strex	r3, r2, [r1]
 8004aec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d1e5      	bne.n	8004ac0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	d119      	bne.n	8004b30 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	330c      	adds	r3, #12
 8004b02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	e853 3f00 	ldrex	r3, [r3]
 8004b0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	f023 0310 	bic.w	r3, r3, #16
 8004b12:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	330c      	adds	r3, #12
 8004b1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b1c:	61ba      	str	r2, [r7, #24]
 8004b1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b20:	6979      	ldr	r1, [r7, #20]
 8004b22:	69ba      	ldr	r2, [r7, #24]
 8004b24:	e841 2300 	strex	r3, r2, [r1]
 8004b28:	613b      	str	r3, [r7, #16]
   return(result);
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d1e5      	bne.n	8004afc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2220      	movs	r2, #32
 8004b34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004b3e:	bf00      	nop
 8004b40:	3754      	adds	r7, #84	@ 0x54
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr

08004b4a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b4a:	b580      	push	{r7, lr}
 8004b4c:	b084      	sub	sp, #16
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b56:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b5e:	68f8      	ldr	r0, [r7, #12]
 8004b60:	f7ff ff40 	bl	80049e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b64:	bf00      	nop
 8004b66:	3710      	adds	r7, #16
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b085      	sub	sp, #20
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	2b21      	cmp	r3, #33	@ 0x21
 8004b7e:	d13e      	bne.n	8004bfe <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b88:	d114      	bne.n	8004bb4 <UART_Transmit_IT+0x48>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d110      	bne.n	8004bb4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	881b      	ldrh	r3, [r3, #0]
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ba6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	1c9a      	adds	r2, r3, #2
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	621a      	str	r2, [r3, #32]
 8004bb2:	e008      	b.n	8004bc6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6a1b      	ldr	r3, [r3, #32]
 8004bb8:	1c59      	adds	r1, r3, #1
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	6211      	str	r1, [r2, #32]
 8004bbe:	781a      	ldrb	r2, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	3b01      	subs	r3, #1
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d10f      	bne.n	8004bfa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68da      	ldr	r2, [r3, #12]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004be8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68da      	ldr	r2, [r3, #12]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bf8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	e000      	b.n	8004c00 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004bfe:	2302      	movs	r3, #2
  }
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3714      	adds	r7, #20
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b082      	sub	sp, #8
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	68da      	ldr	r2, [r3, #12]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c22:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2220      	movs	r2, #32
 8004c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f7fc f85f 	bl	8000cf0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3708      	adds	r7, #8
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b08c      	sub	sp, #48	@ 0x30
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004c44:	2300      	movs	r3, #0
 8004c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	2b22      	cmp	r3, #34	@ 0x22
 8004c56:	f040 80aa 	bne.w	8004dae <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c62:	d115      	bne.n	8004c90 <UART_Receive_IT+0x54>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d111      	bne.n	8004c90 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c70:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c82:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c88:	1c9a      	adds	r2, r3, #2
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c8e:	e024      	b.n	8004cda <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c9e:	d007      	beq.n	8004cb0 <UART_Receive_IT+0x74>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d10a      	bne.n	8004cbe <UART_Receive_IT+0x82>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	691b      	ldr	r3, [r3, #16]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d106      	bne.n	8004cbe <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	b2da      	uxtb	r2, r3
 8004cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cba:	701a      	strb	r2, [r3, #0]
 8004cbc:	e008      	b.n	8004cd0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cca:	b2da      	uxtb	r2, r3
 8004ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cce:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd4:	1c5a      	adds	r2, r3, #1
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d15d      	bne.n	8004daa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68da      	ldr	r2, [r3, #12]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f022 0220 	bic.w	r2, r2, #32
 8004cfc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68da      	ldr	r2, [r3, #12]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d0c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	695a      	ldr	r2, [r3, #20]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f022 0201 	bic.w	r2, r2, #1
 8004d1c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2220      	movs	r2, #32
 8004d22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d135      	bne.n	8004da0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	330c      	adds	r3, #12
 8004d40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	e853 3f00 	ldrex	r3, [r3]
 8004d48:	613b      	str	r3, [r7, #16]
   return(result);
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	f023 0310 	bic.w	r3, r3, #16
 8004d50:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	330c      	adds	r3, #12
 8004d58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d5a:	623a      	str	r2, [r7, #32]
 8004d5c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d5e:	69f9      	ldr	r1, [r7, #28]
 8004d60:	6a3a      	ldr	r2, [r7, #32]
 8004d62:	e841 2300 	strex	r3, r2, [r1]
 8004d66:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d68:	69bb      	ldr	r3, [r7, #24]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1e5      	bne.n	8004d3a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0310 	and.w	r3, r3, #16
 8004d78:	2b10      	cmp	r3, #16
 8004d7a:	d10a      	bne.n	8004d92 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	60fb      	str	r3, [r7, #12]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	60fb      	str	r3, [r7, #12]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	60fb      	str	r3, [r7, #12]
 8004d90:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d96:	4619      	mov	r1, r3
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	f7ff fe2d 	bl	80049f8 <HAL_UARTEx_RxEventCallback>
 8004d9e:	e002      	b.n	8004da6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f7fb ff87 	bl	8000cb4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004da6:	2300      	movs	r3, #0
 8004da8:	e002      	b.n	8004db0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004daa:	2300      	movs	r3, #0
 8004dac:	e000      	b.n	8004db0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004dae:	2302      	movs	r3, #2
  }
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3730      	adds	r7, #48	@ 0x30
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004db8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004dbc:	b0c0      	sub	sp, #256	@ 0x100
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dd4:	68d9      	ldr	r1, [r3, #12]
 8004dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	ea40 0301 	orr.w	r3, r0, r1
 8004de0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004de2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004de6:	689a      	ldr	r2, [r3, #8]
 8004de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	431a      	orrs	r2, r3
 8004df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df4:	695b      	ldr	r3, [r3, #20]
 8004df6:	431a      	orrs	r2, r3
 8004df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dfc:	69db      	ldr	r3, [r3, #28]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004e10:	f021 010c 	bic.w	r1, r1, #12
 8004e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004e1e:	430b      	orrs	r3, r1
 8004e20:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	695b      	ldr	r3, [r3, #20]
 8004e2a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e32:	6999      	ldr	r1, [r3, #24]
 8004e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	ea40 0301 	orr.w	r3, r0, r1
 8004e3e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	4b8f      	ldr	r3, [pc, #572]	@ (8005084 <UART_SetConfig+0x2cc>)
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d005      	beq.n	8004e58 <UART_SetConfig+0xa0>
 8004e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	4b8d      	ldr	r3, [pc, #564]	@ (8005088 <UART_SetConfig+0x2d0>)
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d104      	bne.n	8004e62 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e58:	f7fd fa32 	bl	80022c0 <HAL_RCC_GetPCLK2Freq>
 8004e5c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004e60:	e003      	b.n	8004e6a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e62:	f7fd fa19 	bl	8002298 <HAL_RCC_GetPCLK1Freq>
 8004e66:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e6e:	69db      	ldr	r3, [r3, #28]
 8004e70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e74:	f040 810c 	bne.w	8005090 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004e82:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004e86:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004e8a:	4622      	mov	r2, r4
 8004e8c:	462b      	mov	r3, r5
 8004e8e:	1891      	adds	r1, r2, r2
 8004e90:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004e92:	415b      	adcs	r3, r3
 8004e94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e96:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004e9a:	4621      	mov	r1, r4
 8004e9c:	eb12 0801 	adds.w	r8, r2, r1
 8004ea0:	4629      	mov	r1, r5
 8004ea2:	eb43 0901 	adc.w	r9, r3, r1
 8004ea6:	f04f 0200 	mov.w	r2, #0
 8004eaa:	f04f 0300 	mov.w	r3, #0
 8004eae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004eb2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004eb6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004eba:	4690      	mov	r8, r2
 8004ebc:	4699      	mov	r9, r3
 8004ebe:	4623      	mov	r3, r4
 8004ec0:	eb18 0303 	adds.w	r3, r8, r3
 8004ec4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ec8:	462b      	mov	r3, r5
 8004eca:	eb49 0303 	adc.w	r3, r9, r3
 8004ece:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004ede:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004ee2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004ee6:	460b      	mov	r3, r1
 8004ee8:	18db      	adds	r3, r3, r3
 8004eea:	653b      	str	r3, [r7, #80]	@ 0x50
 8004eec:	4613      	mov	r3, r2
 8004eee:	eb42 0303 	adc.w	r3, r2, r3
 8004ef2:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ef4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004ef8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004efc:	f7fb f9c0 	bl	8000280 <__aeabi_uldivmod>
 8004f00:	4602      	mov	r2, r0
 8004f02:	460b      	mov	r3, r1
 8004f04:	4b61      	ldr	r3, [pc, #388]	@ (800508c <UART_SetConfig+0x2d4>)
 8004f06:	fba3 2302 	umull	r2, r3, r3, r2
 8004f0a:	095b      	lsrs	r3, r3, #5
 8004f0c:	011c      	lsls	r4, r3, #4
 8004f0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f12:	2200      	movs	r2, #0
 8004f14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f18:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004f1c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004f20:	4642      	mov	r2, r8
 8004f22:	464b      	mov	r3, r9
 8004f24:	1891      	adds	r1, r2, r2
 8004f26:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004f28:	415b      	adcs	r3, r3
 8004f2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f2c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004f30:	4641      	mov	r1, r8
 8004f32:	eb12 0a01 	adds.w	sl, r2, r1
 8004f36:	4649      	mov	r1, r9
 8004f38:	eb43 0b01 	adc.w	fp, r3, r1
 8004f3c:	f04f 0200 	mov.w	r2, #0
 8004f40:	f04f 0300 	mov.w	r3, #0
 8004f44:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f48:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f50:	4692      	mov	sl, r2
 8004f52:	469b      	mov	fp, r3
 8004f54:	4643      	mov	r3, r8
 8004f56:	eb1a 0303 	adds.w	r3, sl, r3
 8004f5a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f5e:	464b      	mov	r3, r9
 8004f60:	eb4b 0303 	adc.w	r3, fp, r3
 8004f64:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004f74:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004f78:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	18db      	adds	r3, r3, r3
 8004f80:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f82:	4613      	mov	r3, r2
 8004f84:	eb42 0303 	adc.w	r3, r2, r3
 8004f88:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f8a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004f8e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004f92:	f7fb f975 	bl	8000280 <__aeabi_uldivmod>
 8004f96:	4602      	mov	r2, r0
 8004f98:	460b      	mov	r3, r1
 8004f9a:	4611      	mov	r1, r2
 8004f9c:	4b3b      	ldr	r3, [pc, #236]	@ (800508c <UART_SetConfig+0x2d4>)
 8004f9e:	fba3 2301 	umull	r2, r3, r3, r1
 8004fa2:	095b      	lsrs	r3, r3, #5
 8004fa4:	2264      	movs	r2, #100	@ 0x64
 8004fa6:	fb02 f303 	mul.w	r3, r2, r3
 8004faa:	1acb      	subs	r3, r1, r3
 8004fac:	00db      	lsls	r3, r3, #3
 8004fae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004fb2:	4b36      	ldr	r3, [pc, #216]	@ (800508c <UART_SetConfig+0x2d4>)
 8004fb4:	fba3 2302 	umull	r2, r3, r3, r2
 8004fb8:	095b      	lsrs	r3, r3, #5
 8004fba:	005b      	lsls	r3, r3, #1
 8004fbc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004fc0:	441c      	add	r4, r3
 8004fc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004fcc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004fd0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004fd4:	4642      	mov	r2, r8
 8004fd6:	464b      	mov	r3, r9
 8004fd8:	1891      	adds	r1, r2, r2
 8004fda:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004fdc:	415b      	adcs	r3, r3
 8004fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004fe0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004fe4:	4641      	mov	r1, r8
 8004fe6:	1851      	adds	r1, r2, r1
 8004fe8:	6339      	str	r1, [r7, #48]	@ 0x30
 8004fea:	4649      	mov	r1, r9
 8004fec:	414b      	adcs	r3, r1
 8004fee:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ff0:	f04f 0200 	mov.w	r2, #0
 8004ff4:	f04f 0300 	mov.w	r3, #0
 8004ff8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004ffc:	4659      	mov	r1, fp
 8004ffe:	00cb      	lsls	r3, r1, #3
 8005000:	4651      	mov	r1, sl
 8005002:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005006:	4651      	mov	r1, sl
 8005008:	00ca      	lsls	r2, r1, #3
 800500a:	4610      	mov	r0, r2
 800500c:	4619      	mov	r1, r3
 800500e:	4603      	mov	r3, r0
 8005010:	4642      	mov	r2, r8
 8005012:	189b      	adds	r3, r3, r2
 8005014:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005018:	464b      	mov	r3, r9
 800501a:	460a      	mov	r2, r1
 800501c:	eb42 0303 	adc.w	r3, r2, r3
 8005020:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005030:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005034:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005038:	460b      	mov	r3, r1
 800503a:	18db      	adds	r3, r3, r3
 800503c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800503e:	4613      	mov	r3, r2
 8005040:	eb42 0303 	adc.w	r3, r2, r3
 8005044:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005046:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800504a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800504e:	f7fb f917 	bl	8000280 <__aeabi_uldivmod>
 8005052:	4602      	mov	r2, r0
 8005054:	460b      	mov	r3, r1
 8005056:	4b0d      	ldr	r3, [pc, #52]	@ (800508c <UART_SetConfig+0x2d4>)
 8005058:	fba3 1302 	umull	r1, r3, r3, r2
 800505c:	095b      	lsrs	r3, r3, #5
 800505e:	2164      	movs	r1, #100	@ 0x64
 8005060:	fb01 f303 	mul.w	r3, r1, r3
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	00db      	lsls	r3, r3, #3
 8005068:	3332      	adds	r3, #50	@ 0x32
 800506a:	4a08      	ldr	r2, [pc, #32]	@ (800508c <UART_SetConfig+0x2d4>)
 800506c:	fba2 2303 	umull	r2, r3, r2, r3
 8005070:	095b      	lsrs	r3, r3, #5
 8005072:	f003 0207 	and.w	r2, r3, #7
 8005076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4422      	add	r2, r4
 800507e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005080:	e106      	b.n	8005290 <UART_SetConfig+0x4d8>
 8005082:	bf00      	nop
 8005084:	40011000 	.word	0x40011000
 8005088:	40011400 	.word	0x40011400
 800508c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005090:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005094:	2200      	movs	r2, #0
 8005096:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800509a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800509e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80050a2:	4642      	mov	r2, r8
 80050a4:	464b      	mov	r3, r9
 80050a6:	1891      	adds	r1, r2, r2
 80050a8:	6239      	str	r1, [r7, #32]
 80050aa:	415b      	adcs	r3, r3
 80050ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80050ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80050b2:	4641      	mov	r1, r8
 80050b4:	1854      	adds	r4, r2, r1
 80050b6:	4649      	mov	r1, r9
 80050b8:	eb43 0501 	adc.w	r5, r3, r1
 80050bc:	f04f 0200 	mov.w	r2, #0
 80050c0:	f04f 0300 	mov.w	r3, #0
 80050c4:	00eb      	lsls	r3, r5, #3
 80050c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050ca:	00e2      	lsls	r2, r4, #3
 80050cc:	4614      	mov	r4, r2
 80050ce:	461d      	mov	r5, r3
 80050d0:	4643      	mov	r3, r8
 80050d2:	18e3      	adds	r3, r4, r3
 80050d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80050d8:	464b      	mov	r3, r9
 80050da:	eb45 0303 	adc.w	r3, r5, r3
 80050de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80050e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80050ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80050f2:	f04f 0200 	mov.w	r2, #0
 80050f6:	f04f 0300 	mov.w	r3, #0
 80050fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80050fe:	4629      	mov	r1, r5
 8005100:	008b      	lsls	r3, r1, #2
 8005102:	4621      	mov	r1, r4
 8005104:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005108:	4621      	mov	r1, r4
 800510a:	008a      	lsls	r2, r1, #2
 800510c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005110:	f7fb f8b6 	bl	8000280 <__aeabi_uldivmod>
 8005114:	4602      	mov	r2, r0
 8005116:	460b      	mov	r3, r1
 8005118:	4b60      	ldr	r3, [pc, #384]	@ (800529c <UART_SetConfig+0x4e4>)
 800511a:	fba3 2302 	umull	r2, r3, r3, r2
 800511e:	095b      	lsrs	r3, r3, #5
 8005120:	011c      	lsls	r4, r3, #4
 8005122:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005126:	2200      	movs	r2, #0
 8005128:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800512c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005130:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005134:	4642      	mov	r2, r8
 8005136:	464b      	mov	r3, r9
 8005138:	1891      	adds	r1, r2, r2
 800513a:	61b9      	str	r1, [r7, #24]
 800513c:	415b      	adcs	r3, r3
 800513e:	61fb      	str	r3, [r7, #28]
 8005140:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005144:	4641      	mov	r1, r8
 8005146:	1851      	adds	r1, r2, r1
 8005148:	6139      	str	r1, [r7, #16]
 800514a:	4649      	mov	r1, r9
 800514c:	414b      	adcs	r3, r1
 800514e:	617b      	str	r3, [r7, #20]
 8005150:	f04f 0200 	mov.w	r2, #0
 8005154:	f04f 0300 	mov.w	r3, #0
 8005158:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800515c:	4659      	mov	r1, fp
 800515e:	00cb      	lsls	r3, r1, #3
 8005160:	4651      	mov	r1, sl
 8005162:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005166:	4651      	mov	r1, sl
 8005168:	00ca      	lsls	r2, r1, #3
 800516a:	4610      	mov	r0, r2
 800516c:	4619      	mov	r1, r3
 800516e:	4603      	mov	r3, r0
 8005170:	4642      	mov	r2, r8
 8005172:	189b      	adds	r3, r3, r2
 8005174:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005178:	464b      	mov	r3, r9
 800517a:	460a      	mov	r2, r1
 800517c:	eb42 0303 	adc.w	r3, r2, r3
 8005180:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	2200      	movs	r2, #0
 800518c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800518e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005190:	f04f 0200 	mov.w	r2, #0
 8005194:	f04f 0300 	mov.w	r3, #0
 8005198:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800519c:	4649      	mov	r1, r9
 800519e:	008b      	lsls	r3, r1, #2
 80051a0:	4641      	mov	r1, r8
 80051a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051a6:	4641      	mov	r1, r8
 80051a8:	008a      	lsls	r2, r1, #2
 80051aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80051ae:	f7fb f867 	bl	8000280 <__aeabi_uldivmod>
 80051b2:	4602      	mov	r2, r0
 80051b4:	460b      	mov	r3, r1
 80051b6:	4611      	mov	r1, r2
 80051b8:	4b38      	ldr	r3, [pc, #224]	@ (800529c <UART_SetConfig+0x4e4>)
 80051ba:	fba3 2301 	umull	r2, r3, r3, r1
 80051be:	095b      	lsrs	r3, r3, #5
 80051c0:	2264      	movs	r2, #100	@ 0x64
 80051c2:	fb02 f303 	mul.w	r3, r2, r3
 80051c6:	1acb      	subs	r3, r1, r3
 80051c8:	011b      	lsls	r3, r3, #4
 80051ca:	3332      	adds	r3, #50	@ 0x32
 80051cc:	4a33      	ldr	r2, [pc, #204]	@ (800529c <UART_SetConfig+0x4e4>)
 80051ce:	fba2 2303 	umull	r2, r3, r2, r3
 80051d2:	095b      	lsrs	r3, r3, #5
 80051d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051d8:	441c      	add	r4, r3
 80051da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051de:	2200      	movs	r2, #0
 80051e0:	673b      	str	r3, [r7, #112]	@ 0x70
 80051e2:	677a      	str	r2, [r7, #116]	@ 0x74
 80051e4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80051e8:	4642      	mov	r2, r8
 80051ea:	464b      	mov	r3, r9
 80051ec:	1891      	adds	r1, r2, r2
 80051ee:	60b9      	str	r1, [r7, #8]
 80051f0:	415b      	adcs	r3, r3
 80051f2:	60fb      	str	r3, [r7, #12]
 80051f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051f8:	4641      	mov	r1, r8
 80051fa:	1851      	adds	r1, r2, r1
 80051fc:	6039      	str	r1, [r7, #0]
 80051fe:	4649      	mov	r1, r9
 8005200:	414b      	adcs	r3, r1
 8005202:	607b      	str	r3, [r7, #4]
 8005204:	f04f 0200 	mov.w	r2, #0
 8005208:	f04f 0300 	mov.w	r3, #0
 800520c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005210:	4659      	mov	r1, fp
 8005212:	00cb      	lsls	r3, r1, #3
 8005214:	4651      	mov	r1, sl
 8005216:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800521a:	4651      	mov	r1, sl
 800521c:	00ca      	lsls	r2, r1, #3
 800521e:	4610      	mov	r0, r2
 8005220:	4619      	mov	r1, r3
 8005222:	4603      	mov	r3, r0
 8005224:	4642      	mov	r2, r8
 8005226:	189b      	adds	r3, r3, r2
 8005228:	66bb      	str	r3, [r7, #104]	@ 0x68
 800522a:	464b      	mov	r3, r9
 800522c:	460a      	mov	r2, r1
 800522e:	eb42 0303 	adc.w	r3, r2, r3
 8005232:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	663b      	str	r3, [r7, #96]	@ 0x60
 800523e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005240:	f04f 0200 	mov.w	r2, #0
 8005244:	f04f 0300 	mov.w	r3, #0
 8005248:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800524c:	4649      	mov	r1, r9
 800524e:	008b      	lsls	r3, r1, #2
 8005250:	4641      	mov	r1, r8
 8005252:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005256:	4641      	mov	r1, r8
 8005258:	008a      	lsls	r2, r1, #2
 800525a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800525e:	f7fb f80f 	bl	8000280 <__aeabi_uldivmod>
 8005262:	4602      	mov	r2, r0
 8005264:	460b      	mov	r3, r1
 8005266:	4b0d      	ldr	r3, [pc, #52]	@ (800529c <UART_SetConfig+0x4e4>)
 8005268:	fba3 1302 	umull	r1, r3, r3, r2
 800526c:	095b      	lsrs	r3, r3, #5
 800526e:	2164      	movs	r1, #100	@ 0x64
 8005270:	fb01 f303 	mul.w	r3, r1, r3
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	011b      	lsls	r3, r3, #4
 8005278:	3332      	adds	r3, #50	@ 0x32
 800527a:	4a08      	ldr	r2, [pc, #32]	@ (800529c <UART_SetConfig+0x4e4>)
 800527c:	fba2 2303 	umull	r2, r3, r2, r3
 8005280:	095b      	lsrs	r3, r3, #5
 8005282:	f003 020f 	and.w	r2, r3, #15
 8005286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4422      	add	r2, r4
 800528e:	609a      	str	r2, [r3, #8]
}
 8005290:	bf00      	nop
 8005292:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005296:	46bd      	mov	sp, r7
 8005298:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800529c:	51eb851f 	.word	0x51eb851f

080052a0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80052a0:	b084      	sub	sp, #16
 80052a2:	b480      	push	{r7}
 80052a4:	b085      	sub	sp, #20
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
 80052aa:	f107 001c 	add.w	r0, r7, #28
 80052ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80052b2:	2300      	movs	r3, #0
 80052b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80052b6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80052b8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80052ba:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80052bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80052be:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80052c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80052c2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80052c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80052c6:	431a      	orrs	r2, r3
             Init.ClockDiv
 80052c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80052ca:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80052cc:	68fa      	ldr	r2, [r7, #12]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 80052da:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80052de:	68fa      	ldr	r2, [r7, #12]
 80052e0:	431a      	orrs	r2, r3
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80052e6:	2300      	movs	r3, #0
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3714      	adds	r7, #20
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	b004      	add	sp, #16
 80052f4:	4770      	bx	lr

080052f6 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80052f6:	b480      	push	{r7}
 80052f8:	b083      	sub	sp, #12
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8005304:	4618      	mov	r0, r3
 8005306:	370c      	adds	r7, #12
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr

08005310 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8005324:	2300      	movs	r3, #0
}
 8005326:	4618      	mov	r0, r3
 8005328:	370c      	adds	r7, #12
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr

08005332 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8005332:	b480      	push	{r7}
 8005334:	b083      	sub	sp, #12
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2203      	movs	r2, #3
 800533e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	370c      	adds	r7, #12
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr

0800534e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800534e:	b480      	push	{r7}
 8005350:	b083      	sub	sp, #12
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0303 	and.w	r3, r3, #3
}
 800535e:	4618      	mov	r0, r3
 8005360:	370c      	adds	r7, #12
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr

0800536a <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800536a:	b480      	push	{r7}
 800536c:	b085      	sub	sp, #20
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
 8005372:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005374:	2300      	movs	r3, #0
 8005376:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005388:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800538e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8005394:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4313      	orrs	r3, r2
 800539a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80053a4:	f023 030f 	bic.w	r3, r3, #15
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	431a      	orrs	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80053b0:	2300      	movs	r3, #0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3714      	adds	r7, #20
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr

080053be <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80053be:	b480      	push	{r7}
 80053c0:	b083      	sub	sp, #12
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	b2db      	uxtb	r3, r3
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	3314      	adds	r3, #20
 80053e6:	461a      	mov	r2, r3
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	4413      	add	r3, r2
 80053ec:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
}  
 80053f2:	4618      	mov	r0, r3
 80053f4:	3714      	adds	r7, #20
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr

080053fe <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80053fe:	b480      	push	{r7}
 8005400:	b085      	sub	sp, #20
 8005402:	af00      	add	r7, sp, #0
 8005404:	6078      	str	r0, [r7, #4]
 8005406:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005408:	2300      	movs	r3, #0
 800540a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	685a      	ldr	r2, [r3, #4]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005424:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800542a:	431a      	orrs	r2, r3
                       Data->DPSM);
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8005430:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	4313      	orrs	r3, r2
 8005436:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800543c:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	431a      	orrs	r2, r3
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8005448:	2300      	movs	r3, #0

}
 800544a:	4618      	mov	r0, r3
 800544c:	3714      	adds	r7, #20
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr

08005456 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8005456:	b580      	push	{r7, lr}
 8005458:	b088      	sub	sp, #32
 800545a:	af00      	add	r7, sp, #0
 800545c:	6078      	str	r0, [r7, #4]
 800545e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8005464:	2310      	movs	r3, #16
 8005466:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005468:	2340      	movs	r3, #64	@ 0x40
 800546a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800546c:	2300      	movs	r3, #0
 800546e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005470:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005474:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005476:	f107 0308 	add.w	r3, r7, #8
 800547a:	4619      	mov	r1, r3
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f7ff ff74 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8005482:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005486:	2110      	movs	r1, #16
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 f9d7 	bl	800583c <SDMMC_GetCmdResp1>
 800548e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005490:	69fb      	ldr	r3, [r7, #28]
}
 8005492:	4618      	mov	r0, r3
 8005494:	3720      	adds	r7, #32
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}

0800549a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800549a:	b580      	push	{r7, lr}
 800549c:	b088      	sub	sp, #32
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
 80054a2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80054a8:	2311      	movs	r3, #17
 80054aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80054ac:	2340      	movs	r3, #64	@ 0x40
 80054ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80054b0:	2300      	movs	r3, #0
 80054b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80054b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054b8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80054ba:	f107 0308 	add.w	r3, r7, #8
 80054be:	4619      	mov	r1, r3
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f7ff ff52 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80054c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054ca:	2111      	movs	r1, #17
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f000 f9b5 	bl	800583c <SDMMC_GetCmdResp1>
 80054d2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80054d4:	69fb      	ldr	r3, [r7, #28]
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3720      	adds	r7, #32
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}

080054de <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80054de:	b580      	push	{r7, lr}
 80054e0:	b088      	sub	sp, #32
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
 80054e6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80054ec:	2312      	movs	r3, #18
 80054ee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80054f0:	2340      	movs	r3, #64	@ 0x40
 80054f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80054f4:	2300      	movs	r3, #0
 80054f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80054f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054fc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80054fe:	f107 0308 	add.w	r3, r7, #8
 8005502:	4619      	mov	r1, r3
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f7ff ff30 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800550a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800550e:	2112      	movs	r1, #18
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f000 f993 	bl	800583c <SDMMC_GetCmdResp1>
 8005516:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005518:	69fb      	ldr	r3, [r7, #28]
}
 800551a:	4618      	mov	r0, r3
 800551c:	3720      	adds	r7, #32
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}

08005522 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8005522:	b580      	push	{r7, lr}
 8005524:	b088      	sub	sp, #32
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
 800552a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8005530:	2318      	movs	r3, #24
 8005532:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005534:	2340      	movs	r3, #64	@ 0x40
 8005536:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005538:	2300      	movs	r3, #0
 800553a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800553c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005540:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005542:	f107 0308 	add.w	r3, r7, #8
 8005546:	4619      	mov	r1, r3
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f7ff ff0e 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800554e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005552:	2118      	movs	r1, #24
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 f971 	bl	800583c <SDMMC_GetCmdResp1>
 800555a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800555c:	69fb      	ldr	r3, [r7, #28]
}
 800555e:	4618      	mov	r0, r3
 8005560:	3720      	adds	r7, #32
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}

08005566 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8005566:	b580      	push	{r7, lr}
 8005568:	b088      	sub	sp, #32
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
 800556e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8005574:	2319      	movs	r3, #25
 8005576:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005578:	2340      	movs	r3, #64	@ 0x40
 800557a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800557c:	2300      	movs	r3, #0
 800557e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005580:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005584:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005586:	f107 0308 	add.w	r3, r7, #8
 800558a:	4619      	mov	r1, r3
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f7ff feec 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8005592:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005596:	2119      	movs	r1, #25
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f000 f94f 	bl	800583c <SDMMC_GetCmdResp1>
 800559e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80055a0:	69fb      	ldr	r3, [r7, #28]
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3720      	adds	r7, #32
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
	...

080055ac <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b088      	sub	sp, #32
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80055b4:	2300      	movs	r3, #0
 80055b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80055b8:	230c      	movs	r3, #12
 80055ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80055bc:	2340      	movs	r3, #64	@ 0x40
 80055be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80055c0:	2300      	movs	r3, #0
 80055c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80055c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80055c8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80055ca:	f107 0308 	add.w	r3, r7, #8
 80055ce:	4619      	mov	r1, r3
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f7ff feca 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80055d6:	4a05      	ldr	r2, [pc, #20]	@ (80055ec <SDMMC_CmdStopTransfer+0x40>)
 80055d8:	210c      	movs	r1, #12
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 f92e 	bl	800583c <SDMMC_GetCmdResp1>
 80055e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80055e2:	69fb      	ldr	r3, [r7, #28]
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3720      	adds	r7, #32
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}
 80055ec:	05f5e100 	.word	0x05f5e100

080055f0 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b08a      	sub	sp, #40	@ 0x28
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8005600:	2307      	movs	r3, #7
 8005602:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005604:	2340      	movs	r3, #64	@ 0x40
 8005606:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005608:	2300      	movs	r3, #0
 800560a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800560c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005610:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005612:	f107 0310 	add.w	r3, r7, #16
 8005616:	4619      	mov	r1, r3
 8005618:	68f8      	ldr	r0, [r7, #12]
 800561a:	f7ff fea6 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800561e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005622:	2107      	movs	r1, #7
 8005624:	68f8      	ldr	r0, [r7, #12]
 8005626:	f000 f909 	bl	800583c <SDMMC_GetCmdResp1>
 800562a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800562c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800562e:	4618      	mov	r0, r3
 8005630:	3728      	adds	r7, #40	@ 0x28
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8005636:	b580      	push	{r7, lr}
 8005638:	b088      	sub	sp, #32
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800563e:	2300      	movs	r3, #0
 8005640:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8005642:	2300      	movs	r3, #0
 8005644:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8005646:	2300      	movs	r3, #0
 8005648:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800564a:	2300      	movs	r3, #0
 800564c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800564e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005652:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005654:	f107 0308 	add.w	r3, r7, #8
 8005658:	4619      	mov	r1, r3
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f7ff fe85 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f000 fb23 	bl	8005cac <SDMMC_GetCmdError>
 8005666:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005668:	69fb      	ldr	r3, [r7, #28]
}
 800566a:	4618      	mov	r0, r3
 800566c:	3720      	adds	r7, #32
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8005672:	b580      	push	{r7, lr}
 8005674:	b088      	sub	sp, #32
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800567a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800567e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8005680:	2308      	movs	r3, #8
 8005682:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005684:	2340      	movs	r3, #64	@ 0x40
 8005686:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005688:	2300      	movs	r3, #0
 800568a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800568c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005690:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005692:	f107 0308 	add.w	r3, r7, #8
 8005696:	4619      	mov	r1, r3
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f7ff fe66 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f000 fab6 	bl	8005c10 <SDMMC_GetCmdResp7>
 80056a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80056a6:	69fb      	ldr	r3, [r7, #28]
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3720      	adds	r7, #32
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b088      	sub	sp, #32
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80056be:	2337      	movs	r3, #55	@ 0x37
 80056c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80056c2:	2340      	movs	r3, #64	@ 0x40
 80056c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80056c6:	2300      	movs	r3, #0
 80056c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80056ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80056ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80056d0:	f107 0308 	add.w	r3, r7, #8
 80056d4:	4619      	mov	r1, r3
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f7ff fe47 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80056dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056e0:	2137      	movs	r1, #55	@ 0x37
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 f8aa 	bl	800583c <SDMMC_GetCmdResp1>
 80056e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80056ea:	69fb      	ldr	r3, [r7, #28]
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3720      	adds	r7, #32
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b088      	sub	sp, #32
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005704:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005708:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800570a:	2329      	movs	r3, #41	@ 0x29
 800570c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800570e:	2340      	movs	r3, #64	@ 0x40
 8005710:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005712:	2300      	movs	r3, #0
 8005714:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005716:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800571a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800571c:	f107 0308 	add.w	r3, r7, #8
 8005720:	4619      	mov	r1, r3
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f7ff fe21 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 f9bd 	bl	8005aa8 <SDMMC_GetCmdResp3>
 800572e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005730:	69fb      	ldr	r3, [r7, #28]
}
 8005732:	4618      	mov	r0, r3
 8005734:	3720      	adds	r7, #32
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}

0800573a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800573a:	b580      	push	{r7, lr}
 800573c:	b088      	sub	sp, #32
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8005742:	2300      	movs	r3, #0
 8005744:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8005746:	2302      	movs	r3, #2
 8005748:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800574a:	23c0      	movs	r3, #192	@ 0xc0
 800574c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800574e:	2300      	movs	r3, #0
 8005750:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005752:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005756:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005758:	f107 0308 	add.w	r3, r7, #8
 800575c:	4619      	mov	r1, r3
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f7ff fe03 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f000 f957 	bl	8005a18 <SDMMC_GetCmdResp2>
 800576a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800576c:	69fb      	ldr	r3, [r7, #28]
}
 800576e:	4618      	mov	r0, r3
 8005770:	3720      	adds	r7, #32
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}

08005776 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005776:	b580      	push	{r7, lr}
 8005778:	b088      	sub	sp, #32
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
 800577e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8005784:	2309      	movs	r3, #9
 8005786:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8005788:	23c0      	movs	r3, #192	@ 0xc0
 800578a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800578c:	2300      	movs	r3, #0
 800578e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005790:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005794:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005796:	f107 0308 	add.w	r3, r7, #8
 800579a:	4619      	mov	r1, r3
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f7ff fde4 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f938 	bl	8005a18 <SDMMC_GetCmdResp2>
 80057a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80057aa:	69fb      	ldr	r3, [r7, #28]
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3720      	adds	r7, #32
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b088      	sub	sp, #32
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80057be:	2300      	movs	r3, #0
 80057c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80057c2:	2303      	movs	r3, #3
 80057c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80057c6:	2340      	movs	r3, #64	@ 0x40
 80057c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80057ca:	2300      	movs	r3, #0
 80057cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80057ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80057d2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80057d4:	f107 0308 	add.w	r3, r7, #8
 80057d8:	4619      	mov	r1, r3
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f7ff fdc5 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80057e0:	683a      	ldr	r2, [r7, #0]
 80057e2:	2103      	movs	r1, #3
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 f99d 	bl	8005b24 <SDMMC_GetCmdResp6>
 80057ea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80057ec:	69fb      	ldr	r3, [r7, #28]
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3720      	adds	r7, #32
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b088      	sub	sp, #32
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
 80057fe:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8005804:	230d      	movs	r3, #13
 8005806:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005808:	2340      	movs	r3, #64	@ 0x40
 800580a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800580c:	2300      	movs	r3, #0
 800580e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005810:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005814:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005816:	f107 0308 	add.w	r3, r7, #8
 800581a:	4619      	mov	r1, r3
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f7ff fda4 	bl	800536a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8005822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005826:	210d      	movs	r1, #13
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f000 f807 	bl	800583c <SDMMC_GetCmdResp1>
 800582e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005830:	69fb      	ldr	r3, [r7, #28]
}
 8005832:	4618      	mov	r0, r3
 8005834:	3720      	adds	r7, #32
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
	...

0800583c <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b088      	sub	sp, #32
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	460b      	mov	r3, r1
 8005846:	607a      	str	r2, [r7, #4]
 8005848:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800584a:	4b70      	ldr	r3, [pc, #448]	@ (8005a0c <SDMMC_GetCmdResp1+0x1d0>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a70      	ldr	r2, [pc, #448]	@ (8005a10 <SDMMC_GetCmdResp1+0x1d4>)
 8005850:	fba2 2303 	umull	r2, r3, r2, r3
 8005854:	0a5a      	lsrs	r2, r3, #9
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	fb02 f303 	mul.w	r3, r2, r3
 800585c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	1e5a      	subs	r2, r3, #1
 8005862:	61fa      	str	r2, [r7, #28]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d102      	bne.n	800586e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005868:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800586c:	e0c9      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005872:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005874:	69bb      	ldr	r3, [r7, #24]
 8005876:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800587a:	2b00      	cmp	r3, #0
 800587c:	d0ef      	beq.n	800585e <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005884:	2b00      	cmp	r3, #0
 8005886:	d1ea      	bne.n	800585e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800588c:	f003 0304 	and.w	r3, r3, #4
 8005890:	2b00      	cmp	r3, #0
 8005892:	d004      	beq.n	800589e <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2204      	movs	r2, #4
 8005898:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800589a:	2304      	movs	r3, #4
 800589c:	e0b1      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058a2:	f003 0301 	and.w	r3, r3, #1
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d004      	beq.n	80058b4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2201      	movs	r2, #1
 80058ae:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80058b0:	2301      	movs	r3, #1
 80058b2:	e0a6      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	22c5      	movs	r2, #197	@ 0xc5
 80058b8:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f7ff fd7f 	bl	80053be <SDIO_GetCommandResponse>
 80058c0:	4603      	mov	r3, r0
 80058c2:	461a      	mov	r2, r3
 80058c4:	7afb      	ldrb	r3, [r7, #11]
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d001      	beq.n	80058ce <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e099      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80058ce:	2100      	movs	r1, #0
 80058d0:	68f8      	ldr	r0, [r7, #12]
 80058d2:	f7ff fd81 	bl	80053d8 <SDIO_GetResponse>
 80058d6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80058d8:	697a      	ldr	r2, [r7, #20]
 80058da:	4b4e      	ldr	r3, [pc, #312]	@ (8005a14 <SDMMC_GetCmdResp1+0x1d8>)
 80058dc:	4013      	ands	r3, r2
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d101      	bne.n	80058e6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80058e2:	2300      	movs	r3, #0
 80058e4:	e08d      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	da02      	bge.n	80058f2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80058ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80058f0:	e087      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d001      	beq.n	8005900 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80058fc:	2340      	movs	r3, #64	@ 0x40
 80058fe:	e080      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005906:	2b00      	cmp	r3, #0
 8005908:	d001      	beq.n	800590e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800590a:	2380      	movs	r3, #128	@ 0x80
 800590c:	e079      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005914:	2b00      	cmp	r3, #0
 8005916:	d002      	beq.n	800591e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8005918:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800591c:	e071      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005924:	2b00      	cmp	r3, #0
 8005926:	d002      	beq.n	800592e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8005928:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800592c:	e069      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005934:	2b00      	cmp	r3, #0
 8005936:	d002      	beq.n	800593e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8005938:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800593c:	e061      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005944:	2b00      	cmp	r3, #0
 8005946:	d002      	beq.n	800594e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8005948:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800594c:	e059      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005954:	2b00      	cmp	r3, #0
 8005956:	d002      	beq.n	800595e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005958:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800595c:	e051      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005964:	2b00      	cmp	r3, #0
 8005966:	d002      	beq.n	800596e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005968:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800596c:	e049      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d002      	beq.n	800597e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8005978:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800597c:	e041      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d002      	beq.n	800598e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8005988:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800598c:	e039      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d002      	beq.n	800599e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8005998:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800599c:	e031      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d002      	beq.n	80059ae <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80059a8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80059ac:	e029      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d002      	beq.n	80059be <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80059b8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80059bc:	e021      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d002      	beq.n	80059ce <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80059c8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80059cc:	e019      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d002      	beq.n	80059de <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80059d8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80059dc:	e011      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d002      	beq.n	80059ee <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80059e8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80059ec:	e009      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	f003 0308 	and.w	r3, r3, #8
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d002      	beq.n	80059fe <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80059f8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80059fc:	e001      	b.n	8005a02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80059fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3720      	adds	r7, #32
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	20000000 	.word	0x20000000
 8005a10:	10624dd3 	.word	0x10624dd3
 8005a14:	fdffe008 	.word	0xfdffe008

08005a18 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b085      	sub	sp, #20
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005a20:	4b1f      	ldr	r3, [pc, #124]	@ (8005aa0 <SDMMC_GetCmdResp2+0x88>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a1f      	ldr	r2, [pc, #124]	@ (8005aa4 <SDMMC_GetCmdResp2+0x8c>)
 8005a26:	fba2 2303 	umull	r2, r3, r2, r3
 8005a2a:	0a5b      	lsrs	r3, r3, #9
 8005a2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a30:	fb02 f303 	mul.w	r3, r2, r3
 8005a34:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	1e5a      	subs	r2, r3, #1
 8005a3a:	60fa      	str	r2, [r7, #12]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d102      	bne.n	8005a46 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005a40:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005a44:	e026      	b.n	8005a94 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a4a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d0ef      	beq.n	8005a36 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d1ea      	bne.n	8005a36 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a64:	f003 0304 	and.w	r3, r3, #4
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d004      	beq.n	8005a76 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2204      	movs	r2, #4
 8005a70:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005a72:	2304      	movs	r3, #4
 8005a74:	e00e      	b.n	8005a94 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a7a:	f003 0301 	and.w	r3, r3, #1
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d004      	beq.n	8005a8c <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2201      	movs	r2, #1
 8005a86:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e003      	b.n	8005a94 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	22c5      	movs	r2, #197	@ 0xc5
 8005a90:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8005a92:	2300      	movs	r3, #0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3714      	adds	r7, #20
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr
 8005aa0:	20000000 	.word	0x20000000
 8005aa4:	10624dd3 	.word	0x10624dd3

08005aa8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005ab0:	4b1a      	ldr	r3, [pc, #104]	@ (8005b1c <SDMMC_GetCmdResp3+0x74>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a1a      	ldr	r2, [pc, #104]	@ (8005b20 <SDMMC_GetCmdResp3+0x78>)
 8005ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8005aba:	0a5b      	lsrs	r3, r3, #9
 8005abc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ac0:	fb02 f303 	mul.w	r3, r2, r3
 8005ac4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	1e5a      	subs	r2, r3, #1
 8005aca:	60fa      	str	r2, [r7, #12]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d102      	bne.n	8005ad6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005ad0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005ad4:	e01b      	b.n	8005b0e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ada:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d0ef      	beq.n	8005ac6 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d1ea      	bne.n	8005ac6 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005af4:	f003 0304 	and.w	r3, r3, #4
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d004      	beq.n	8005b06 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2204      	movs	r2, #4
 8005b00:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005b02:	2304      	movs	r3, #4
 8005b04:	e003      	b.n	8005b0e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	22c5      	movs	r2, #197	@ 0xc5
 8005b0a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3714      	adds	r7, #20
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	20000000 	.word	0x20000000
 8005b20:	10624dd3 	.word	0x10624dd3

08005b24 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b088      	sub	sp, #32
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	60f8      	str	r0, [r7, #12]
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	607a      	str	r2, [r7, #4]
 8005b30:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005b32:	4b35      	ldr	r3, [pc, #212]	@ (8005c08 <SDMMC_GetCmdResp6+0xe4>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a35      	ldr	r2, [pc, #212]	@ (8005c0c <SDMMC_GetCmdResp6+0xe8>)
 8005b38:	fba2 2303 	umull	r2, r3, r2, r3
 8005b3c:	0a5b      	lsrs	r3, r3, #9
 8005b3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b42:	fb02 f303 	mul.w	r3, r2, r3
 8005b46:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8005b48:	69fb      	ldr	r3, [r7, #28]
 8005b4a:	1e5a      	subs	r2, r3, #1
 8005b4c:	61fa      	str	r2, [r7, #28]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d102      	bne.n	8005b58 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005b52:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005b56:	e052      	b.n	8005bfe <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b5c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d0ef      	beq.n	8005b48 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005b68:	69bb      	ldr	r3, [r7, #24]
 8005b6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1ea      	bne.n	8005b48 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b76:	f003 0304 	and.w	r3, r3, #4
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d004      	beq.n	8005b88 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2204      	movs	r2, #4
 8005b82:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005b84:	2304      	movs	r3, #4
 8005b86:	e03a      	b.n	8005bfe <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b8c:	f003 0301 	and.w	r3, r3, #1
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d004      	beq.n	8005b9e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2201      	movs	r2, #1
 8005b98:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e02f      	b.n	8005bfe <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	f7ff fc0d 	bl	80053be <SDIO_GetCommandResponse>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	7afb      	ldrb	r3, [r7, #11]
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d001      	beq.n	8005bb2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e025      	b.n	8005bfe <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	22c5      	movs	r2, #197	@ 0xc5
 8005bb6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005bb8:	2100      	movs	r1, #0
 8005bba:	68f8      	ldr	r0, [r7, #12]
 8005bbc:	f7ff fc0c 	bl	80053d8 <SDIO_GetResponse>
 8005bc0:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d106      	bne.n	8005bda <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	0c1b      	lsrs	r3, r3, #16
 8005bd0:	b29a      	uxth	r2, r3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	e011      	b.n	8005bfe <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d002      	beq.n	8005bea <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005be4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005be8:	e009      	b.n	8005bfe <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d002      	beq.n	8005bfa <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005bf4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005bf8:	e001      	b.n	8005bfe <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005bfa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3720      	adds	r7, #32
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	20000000 	.word	0x20000000
 8005c0c:	10624dd3 	.word	0x10624dd3

08005c10 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b085      	sub	sp, #20
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005c18:	4b22      	ldr	r3, [pc, #136]	@ (8005ca4 <SDMMC_GetCmdResp7+0x94>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a22      	ldr	r2, [pc, #136]	@ (8005ca8 <SDMMC_GetCmdResp7+0x98>)
 8005c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c22:	0a5b      	lsrs	r3, r3, #9
 8005c24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c28:	fb02 f303 	mul.w	r3, r2, r3
 8005c2c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	1e5a      	subs	r2, r3, #1
 8005c32:	60fa      	str	r2, [r7, #12]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d102      	bne.n	8005c3e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005c38:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005c3c:	e02c      	b.n	8005c98 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c42:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d0ef      	beq.n	8005c2e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1ea      	bne.n	8005c2e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c5c:	f003 0304 	and.w	r3, r3, #4
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d004      	beq.n	8005c6e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2204      	movs	r2, #4
 8005c68:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005c6a:	2304      	movs	r3, #4
 8005c6c:	e014      	b.n	8005c98 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c72:	f003 0301 	and.w	r3, r3, #1
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d004      	beq.n	8005c84 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005c80:	2301      	movs	r3, #1
 8005c82:	e009      	b.n	8005c98 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d002      	beq.n	8005c96 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2240      	movs	r2, #64	@ 0x40
 8005c94:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005c96:	2300      	movs	r3, #0
  
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3714      	adds	r7, #20
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr
 8005ca4:	20000000 	.word	0x20000000
 8005ca8:	10624dd3 	.word	0x10624dd3

08005cac <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b085      	sub	sp, #20
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005cb4:	4b11      	ldr	r3, [pc, #68]	@ (8005cfc <SDMMC_GetCmdError+0x50>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a11      	ldr	r2, [pc, #68]	@ (8005d00 <SDMMC_GetCmdError+0x54>)
 8005cba:	fba2 2303 	umull	r2, r3, r2, r3
 8005cbe:	0a5b      	lsrs	r3, r3, #9
 8005cc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cc4:	fb02 f303 	mul.w	r3, r2, r3
 8005cc8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	1e5a      	subs	r2, r3, #1
 8005cce:	60fa      	str	r2, [r7, #12]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d102      	bne.n	8005cda <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005cd4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005cd8:	e009      	b.n	8005cee <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d0f1      	beq.n	8005cca <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	22c5      	movs	r2, #197	@ 0xc5
 8005cea:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3714      	adds	r7, #20
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr
 8005cfa:	bf00      	nop
 8005cfc:	20000000 	.word	0x20000000
 8005d00:	10624dd3 	.word	0x10624dd3

08005d04 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8005d08:	4904      	ldr	r1, [pc, #16]	@ (8005d1c <MX_FATFS_Init+0x18>)
 8005d0a:	4805      	ldr	r0, [pc, #20]	@ (8005d20 <MX_FATFS_Init+0x1c>)
 8005d0c:	f002 fc5c 	bl	80085c8 <FATFS_LinkDriver>
 8005d10:	4603      	mov	r3, r0
 8005d12:	461a      	mov	r2, r3
 8005d14:	4b03      	ldr	r3, [pc, #12]	@ (8005d24 <MX_FATFS_Init+0x20>)
 8005d16:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005d18:	bf00      	nop
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	20000250 	.word	0x20000250
 8005d20:	08009008 	.word	0x08009008
 8005d24:	2000024c 	.word	0x2000024c

08005d28 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005d2c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8005d42:	f000 f86b 	bl	8005e1c <BSP_SD_IsDetected>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d001      	beq.n	8005d50 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e005      	b.n	8005d5c <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8005d50:	4804      	ldr	r0, [pc, #16]	@ (8005d64 <BSP_SD_Init+0x2c>)
 8005d52:	f7fd f853 	bl	8002dfc <HAL_SD_Init>
 8005d56:	4603      	mov	r3, r0
 8005d58:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 8005d5a:	79fb      	ldrb	r3, [r7, #7]
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3708      	adds	r7, #8
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	20000098 	.word	0x20000098

08005d68 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b088      	sub	sp, #32
 8005d6c:	af02      	add	r7, sp, #8
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	607a      	str	r2, [r7, #4]
 8005d74:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8005d76:	2300      	movs	r3, #0
 8005d78:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	9300      	str	r3, [sp, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	68ba      	ldr	r2, [r7, #8]
 8005d82:	68f9      	ldr	r1, [r7, #12]
 8005d84:	4806      	ldr	r0, [pc, #24]	@ (8005da0 <BSP_SD_ReadBlocks+0x38>)
 8005d86:	f7fd f8e1 	bl	8002f4c <HAL_SD_ReadBlocks>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d001      	beq.n	8005d94 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005d94:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3718      	adds	r7, #24
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}
 8005d9e:	bf00      	nop
 8005da0:	20000098 	.word	0x20000098

08005da4 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b088      	sub	sp, #32
 8005da8:	af02      	add	r7, sp, #8
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	607a      	str	r2, [r7, #4]
 8005db0:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8005db2:	2300      	movs	r3, #0
 8005db4:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	9300      	str	r3, [sp, #0]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	68ba      	ldr	r2, [r7, #8]
 8005dbe:	68f9      	ldr	r1, [r7, #12]
 8005dc0:	4806      	ldr	r0, [pc, #24]	@ (8005ddc <BSP_SD_WriteBlocks+0x38>)
 8005dc2:	f7fd faa9 	bl	8003318 <HAL_SD_WriteBlocks>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d001      	beq.n	8005dd0 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005dd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3718      	adds	r7, #24
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}
 8005dda:	bf00      	nop
 8005ddc:	20000098 	.word	0x20000098

08005de0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8005de4:	4805      	ldr	r0, [pc, #20]	@ (8005dfc <BSP_SD_GetCardState+0x1c>)
 8005de6:	f7fd fdf5 	bl	80039d4 <HAL_SD_GetCardState>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b04      	cmp	r3, #4
 8005dee:	bf14      	ite	ne
 8005df0:	2301      	movne	r3, #1
 8005df2:	2300      	moveq	r3, #0
 8005df4:	b2db      	uxtb	r3, r3
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	20000098 	.word	0x20000098

08005e00 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b082      	sub	sp, #8
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8005e08:	6879      	ldr	r1, [r7, #4]
 8005e0a:	4803      	ldr	r0, [pc, #12]	@ (8005e18 <BSP_SD_GetCardInfo+0x18>)
 8005e0c:	f7fd fdb6 	bl	800397c <HAL_SD_GetCardInfo>
}
 8005e10:	bf00      	nop
 8005e12:	3708      	adds	r7, #8
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}
 8005e18:	20000098 	.word	0x20000098

08005e1c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b083      	sub	sp, #12
 8005e20:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8005e22:	2301      	movs	r3, #1
 8005e24:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 8005e26:	79fb      	ldrb	r3, [r7, #7]
 8005e28:	b2db      	uxtb	r3, r3
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	370c      	adds	r7, #12
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e34:	4770      	bx	lr
	...

08005e38 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b082      	sub	sp, #8
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	4603      	mov	r3, r0
 8005e40:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8005e42:	4b0b      	ldr	r3, [pc, #44]	@ (8005e70 <SD_CheckStatus+0x38>)
 8005e44:	2201      	movs	r2, #1
 8005e46:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8005e48:	f7ff ffca 	bl	8005de0 <BSP_SD_GetCardState>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d107      	bne.n	8005e62 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8005e52:	4b07      	ldr	r3, [pc, #28]	@ (8005e70 <SD_CheckStatus+0x38>)
 8005e54:	781b      	ldrb	r3, [r3, #0]
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	f023 0301 	bic.w	r3, r3, #1
 8005e5c:	b2da      	uxtb	r2, r3
 8005e5e:	4b04      	ldr	r3, [pc, #16]	@ (8005e70 <SD_CheckStatus+0x38>)
 8005e60:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8005e62:	4b03      	ldr	r3, [pc, #12]	@ (8005e70 <SD_CheckStatus+0x38>)
 8005e64:	781b      	ldrb	r3, [r3, #0]
 8005e66:	b2db      	uxtb	r3, r3
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3708      	adds	r7, #8
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}
 8005e70:	20000009 	.word	0x20000009

08005e74 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b082      	sub	sp, #8
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8005e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8005eac <SD_initialize+0x38>)
 8005e80:	2201      	movs	r2, #1
 8005e82:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8005e84:	f7ff ff58 	bl	8005d38 <BSP_SD_Init>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d107      	bne.n	8005e9e <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8005e8e:	79fb      	ldrb	r3, [r7, #7]
 8005e90:	4618      	mov	r0, r3
 8005e92:	f7ff ffd1 	bl	8005e38 <SD_CheckStatus>
 8005e96:	4603      	mov	r3, r0
 8005e98:	461a      	mov	r2, r3
 8005e9a:	4b04      	ldr	r3, [pc, #16]	@ (8005eac <SD_initialize+0x38>)
 8005e9c:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8005e9e:	4b03      	ldr	r3, [pc, #12]	@ (8005eac <SD_initialize+0x38>)
 8005ea0:	781b      	ldrb	r3, [r3, #0]
 8005ea2:	b2db      	uxtb	r3, r3
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3708      	adds	r7, #8
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	20000009 	.word	0x20000009

08005eb0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b082      	sub	sp, #8
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8005eba:	79fb      	ldrb	r3, [r7, #7]
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f7ff ffbb 	bl	8005e38 <SD_CheckStatus>
 8005ec2:	4603      	mov	r3, r0
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3708      	adds	r7, #8
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b086      	sub	sp, #24
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60b9      	str	r1, [r7, #8]
 8005ed4:	607a      	str	r2, [r7, #4]
 8005ed6:	603b      	str	r3, [r7, #0]
 8005ed8:	4603      	mov	r3, r0
 8005eda:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8005ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	6879      	ldr	r1, [r7, #4]
 8005ee8:	68b8      	ldr	r0, [r7, #8]
 8005eea:	f7ff ff3d 	bl	8005d68 <BSP_SD_ReadBlocks>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d107      	bne.n	8005f04 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8005ef4:	bf00      	nop
 8005ef6:	f7ff ff73 	bl	8005de0 <BSP_SD_GetCardState>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d1fa      	bne.n	8005ef6 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8005f00:	2300      	movs	r3, #0
 8005f02:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8005f04:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3718      	adds	r7, #24
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b086      	sub	sp, #24
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	607a      	str	r2, [r7, #4]
 8005f18:	603b      	str	r3, [r7, #0]
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8005f22:	f04f 33ff 	mov.w	r3, #4294967295
 8005f26:	683a      	ldr	r2, [r7, #0]
 8005f28:	6879      	ldr	r1, [r7, #4]
 8005f2a:	68b8      	ldr	r0, [r7, #8]
 8005f2c:	f7ff ff3a 	bl	8005da4 <BSP_SD_WriteBlocks>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d107      	bne.n	8005f46 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8005f36:	bf00      	nop
 8005f38:	f7ff ff52 	bl	8005de0 <BSP_SD_GetCardState>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1fa      	bne.n	8005f38 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8005f42:	2300      	movs	r3, #0
 8005f44:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8005f46:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3718      	adds	r7, #24
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b08c      	sub	sp, #48	@ 0x30
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	4603      	mov	r3, r0
 8005f58:	603a      	str	r2, [r7, #0]
 8005f5a:	71fb      	strb	r3, [r7, #7]
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005f66:	4b25      	ldr	r3, [pc, #148]	@ (8005ffc <SD_ioctl+0xac>)
 8005f68:	781b      	ldrb	r3, [r3, #0]
 8005f6a:	b2db      	uxtb	r3, r3
 8005f6c:	f003 0301 	and.w	r3, r3, #1
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d001      	beq.n	8005f78 <SD_ioctl+0x28>
 8005f74:	2303      	movs	r3, #3
 8005f76:	e03c      	b.n	8005ff2 <SD_ioctl+0xa2>

  switch (cmd)
 8005f78:	79bb      	ldrb	r3, [r7, #6]
 8005f7a:	2b03      	cmp	r3, #3
 8005f7c:	d834      	bhi.n	8005fe8 <SD_ioctl+0x98>
 8005f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8005f84 <SD_ioctl+0x34>)
 8005f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f84:	08005f95 	.word	0x08005f95
 8005f88:	08005f9d 	.word	0x08005f9d
 8005f8c:	08005fb5 	.word	0x08005fb5
 8005f90:	08005fcf 	.word	0x08005fcf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8005f94:	2300      	movs	r3, #0
 8005f96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8005f9a:	e028      	b.n	8005fee <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8005f9c:	f107 030c 	add.w	r3, r7, #12
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f7ff ff2d 	bl	8005e00 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8005fa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8005fac:	2300      	movs	r3, #0
 8005fae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8005fb2:	e01c      	b.n	8005fee <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8005fb4:	f107 030c 	add.w	r3, r7, #12
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f7ff ff21 	bl	8005e00 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8005fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fc0:	b29a      	uxth	r2, r3
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8005fcc:	e00f      	b.n	8005fee <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8005fce:	f107 030c 	add.w	r3, r7, #12
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f7ff ff14 	bl	8005e00 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8005fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fda:	0a5a      	lsrs	r2, r3, #9
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8005fe6:	e002      	b.n	8005fee <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8005fe8:	2304      	movs	r3, #4
 8005fea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8005fee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3730      	adds	r7, #48	@ 0x30
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	20000009 	.word	0x20000009

08006000 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	4603      	mov	r3, r0
 8006008:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800600a:	79fb      	ldrb	r3, [r7, #7]
 800600c:	4a08      	ldr	r2, [pc, #32]	@ (8006030 <disk_status+0x30>)
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	4413      	add	r3, r2
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	79fa      	ldrb	r2, [r7, #7]
 8006018:	4905      	ldr	r1, [pc, #20]	@ (8006030 <disk_status+0x30>)
 800601a:	440a      	add	r2, r1
 800601c:	7a12      	ldrb	r2, [r2, #8]
 800601e:	4610      	mov	r0, r2
 8006020:	4798      	blx	r3
 8006022:	4603      	mov	r3, r0
 8006024:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006026:	7bfb      	ldrb	r3, [r7, #15]
}
 8006028:	4618      	mov	r0, r3
 800602a:	3710      	adds	r7, #16
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}
 8006030:	2000027c 	.word	0x2000027c

08006034 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b084      	sub	sp, #16
 8006038:	af00      	add	r7, sp, #0
 800603a:	4603      	mov	r3, r0
 800603c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800603e:	2300      	movs	r3, #0
 8006040:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006042:	79fb      	ldrb	r3, [r7, #7]
 8006044:	4a0e      	ldr	r2, [pc, #56]	@ (8006080 <disk_initialize+0x4c>)
 8006046:	5cd3      	ldrb	r3, [r2, r3]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d114      	bne.n	8006076 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800604c:	79fb      	ldrb	r3, [r7, #7]
 800604e:	4a0c      	ldr	r2, [pc, #48]	@ (8006080 <disk_initialize+0x4c>)
 8006050:	009b      	lsls	r3, r3, #2
 8006052:	4413      	add	r3, r2
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	79fa      	ldrb	r2, [r7, #7]
 800605a:	4909      	ldr	r1, [pc, #36]	@ (8006080 <disk_initialize+0x4c>)
 800605c:	440a      	add	r2, r1
 800605e:	7a12      	ldrb	r2, [r2, #8]
 8006060:	4610      	mov	r0, r2
 8006062:	4798      	blx	r3
 8006064:	4603      	mov	r3, r0
 8006066:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8006068:	7bfb      	ldrb	r3, [r7, #15]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d103      	bne.n	8006076 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800606e:	79fb      	ldrb	r3, [r7, #7]
 8006070:	4a03      	ldr	r2, [pc, #12]	@ (8006080 <disk_initialize+0x4c>)
 8006072:	2101      	movs	r1, #1
 8006074:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8006076:	7bfb      	ldrb	r3, [r7, #15]
}
 8006078:	4618      	mov	r0, r3
 800607a:	3710      	adds	r7, #16
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}
 8006080:	2000027c 	.word	0x2000027c

08006084 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006084:	b590      	push	{r4, r7, lr}
 8006086:	b087      	sub	sp, #28
 8006088:	af00      	add	r7, sp, #0
 800608a:	60b9      	str	r1, [r7, #8]
 800608c:	607a      	str	r2, [r7, #4]
 800608e:	603b      	str	r3, [r7, #0]
 8006090:	4603      	mov	r3, r0
 8006092:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006094:	7bfb      	ldrb	r3, [r7, #15]
 8006096:	4a0a      	ldr	r2, [pc, #40]	@ (80060c0 <disk_read+0x3c>)
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	4413      	add	r3, r2
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	689c      	ldr	r4, [r3, #8]
 80060a0:	7bfb      	ldrb	r3, [r7, #15]
 80060a2:	4a07      	ldr	r2, [pc, #28]	@ (80060c0 <disk_read+0x3c>)
 80060a4:	4413      	add	r3, r2
 80060a6:	7a18      	ldrb	r0, [r3, #8]
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	687a      	ldr	r2, [r7, #4]
 80060ac:	68b9      	ldr	r1, [r7, #8]
 80060ae:	47a0      	blx	r4
 80060b0:	4603      	mov	r3, r0
 80060b2:	75fb      	strb	r3, [r7, #23]
  return res;
 80060b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	371c      	adds	r7, #28
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd90      	pop	{r4, r7, pc}
 80060be:	bf00      	nop
 80060c0:	2000027c 	.word	0x2000027c

080060c4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80060c4:	b590      	push	{r4, r7, lr}
 80060c6:	b087      	sub	sp, #28
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60b9      	str	r1, [r7, #8]
 80060cc:	607a      	str	r2, [r7, #4]
 80060ce:	603b      	str	r3, [r7, #0]
 80060d0:	4603      	mov	r3, r0
 80060d2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80060d4:	7bfb      	ldrb	r3, [r7, #15]
 80060d6:	4a0a      	ldr	r2, [pc, #40]	@ (8006100 <disk_write+0x3c>)
 80060d8:	009b      	lsls	r3, r3, #2
 80060da:	4413      	add	r3, r2
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	68dc      	ldr	r4, [r3, #12]
 80060e0:	7bfb      	ldrb	r3, [r7, #15]
 80060e2:	4a07      	ldr	r2, [pc, #28]	@ (8006100 <disk_write+0x3c>)
 80060e4:	4413      	add	r3, r2
 80060e6:	7a18      	ldrb	r0, [r3, #8]
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	687a      	ldr	r2, [r7, #4]
 80060ec:	68b9      	ldr	r1, [r7, #8]
 80060ee:	47a0      	blx	r4
 80060f0:	4603      	mov	r3, r0
 80060f2:	75fb      	strb	r3, [r7, #23]
  return res;
 80060f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	371c      	adds	r7, #28
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd90      	pop	{r4, r7, pc}
 80060fe:	bf00      	nop
 8006100:	2000027c 	.word	0x2000027c

08006104 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	4603      	mov	r3, r0
 800610c:	603a      	str	r2, [r7, #0]
 800610e:	71fb      	strb	r3, [r7, #7]
 8006110:	460b      	mov	r3, r1
 8006112:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006114:	79fb      	ldrb	r3, [r7, #7]
 8006116:	4a09      	ldr	r2, [pc, #36]	@ (800613c <disk_ioctl+0x38>)
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4413      	add	r3, r2
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	691b      	ldr	r3, [r3, #16]
 8006120:	79fa      	ldrb	r2, [r7, #7]
 8006122:	4906      	ldr	r1, [pc, #24]	@ (800613c <disk_ioctl+0x38>)
 8006124:	440a      	add	r2, r1
 8006126:	7a10      	ldrb	r0, [r2, #8]
 8006128:	79b9      	ldrb	r1, [r7, #6]
 800612a:	683a      	ldr	r2, [r7, #0]
 800612c:	4798      	blx	r3
 800612e:	4603      	mov	r3, r0
 8006130:	73fb      	strb	r3, [r7, #15]
  return res;
 8006132:	7bfb      	ldrb	r3, [r7, #15]
}
 8006134:	4618      	mov	r0, r3
 8006136:	3710      	adds	r7, #16
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}
 800613c:	2000027c 	.word	0x2000027c

08006140 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006140:	b480      	push	{r7}
 8006142:	b085      	sub	sp, #20
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	3301      	adds	r3, #1
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006150:	89fb      	ldrh	r3, [r7, #14]
 8006152:	021b      	lsls	r3, r3, #8
 8006154:	b21a      	sxth	r2, r3
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	b21b      	sxth	r3, r3
 800615c:	4313      	orrs	r3, r2
 800615e:	b21b      	sxth	r3, r3
 8006160:	81fb      	strh	r3, [r7, #14]
	return rv;
 8006162:	89fb      	ldrh	r3, [r7, #14]
}
 8006164:	4618      	mov	r0, r3
 8006166:	3714      	adds	r7, #20
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006170:	b480      	push	{r7}
 8006172:	b085      	sub	sp, #20
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	3303      	adds	r3, #3
 800617c:	781b      	ldrb	r3, [r3, #0]
 800617e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	021b      	lsls	r3, r3, #8
 8006184:	687a      	ldr	r2, [r7, #4]
 8006186:	3202      	adds	r2, #2
 8006188:	7812      	ldrb	r2, [r2, #0]
 800618a:	4313      	orrs	r3, r2
 800618c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	021b      	lsls	r3, r3, #8
 8006192:	687a      	ldr	r2, [r7, #4]
 8006194:	3201      	adds	r2, #1
 8006196:	7812      	ldrb	r2, [r2, #0]
 8006198:	4313      	orrs	r3, r2
 800619a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	021b      	lsls	r3, r3, #8
 80061a0:	687a      	ldr	r2, [r7, #4]
 80061a2:	7812      	ldrb	r2, [r2, #0]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	60fb      	str	r3, [r7, #12]
	return rv;
 80061a8:	68fb      	ldr	r3, [r7, #12]
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3714      	adds	r7, #20
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr

080061b6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80061b6:	b480      	push	{r7}
 80061b8:	b083      	sub	sp, #12
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
 80061be:	460b      	mov	r3, r1
 80061c0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	1c5a      	adds	r2, r3, #1
 80061c6:	607a      	str	r2, [r7, #4]
 80061c8:	887a      	ldrh	r2, [r7, #2]
 80061ca:	b2d2      	uxtb	r2, r2
 80061cc:	701a      	strb	r2, [r3, #0]
 80061ce:	887b      	ldrh	r3, [r7, #2]
 80061d0:	0a1b      	lsrs	r3, r3, #8
 80061d2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	1c5a      	adds	r2, r3, #1
 80061d8:	607a      	str	r2, [r7, #4]
 80061da:	887a      	ldrh	r2, [r7, #2]
 80061dc:	b2d2      	uxtb	r2, r2
 80061de:	701a      	strb	r2, [r3, #0]
}
 80061e0:	bf00      	nop
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80061ec:	b480      	push	{r7}
 80061ee:	b083      	sub	sp, #12
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	1c5a      	adds	r2, r3, #1
 80061fa:	607a      	str	r2, [r7, #4]
 80061fc:	683a      	ldr	r2, [r7, #0]
 80061fe:	b2d2      	uxtb	r2, r2
 8006200:	701a      	strb	r2, [r3, #0]
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	0a1b      	lsrs	r3, r3, #8
 8006206:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	1c5a      	adds	r2, r3, #1
 800620c:	607a      	str	r2, [r7, #4]
 800620e:	683a      	ldr	r2, [r7, #0]
 8006210:	b2d2      	uxtb	r2, r2
 8006212:	701a      	strb	r2, [r3, #0]
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	0a1b      	lsrs	r3, r3, #8
 8006218:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	1c5a      	adds	r2, r3, #1
 800621e:	607a      	str	r2, [r7, #4]
 8006220:	683a      	ldr	r2, [r7, #0]
 8006222:	b2d2      	uxtb	r2, r2
 8006224:	701a      	strb	r2, [r3, #0]
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	0a1b      	lsrs	r3, r3, #8
 800622a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	1c5a      	adds	r2, r3, #1
 8006230:	607a      	str	r2, [r7, #4]
 8006232:	683a      	ldr	r2, [r7, #0]
 8006234:	b2d2      	uxtb	r2, r2
 8006236:	701a      	strb	r2, [r3, #0]
}
 8006238:	bf00      	nop
 800623a:	370c      	adds	r7, #12
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr

08006244 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006244:	b480      	push	{r7}
 8006246:	b087      	sub	sp, #28
 8006248:	af00      	add	r7, sp, #0
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d00d      	beq.n	800627a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800625e:	693a      	ldr	r2, [r7, #16]
 8006260:	1c53      	adds	r3, r2, #1
 8006262:	613b      	str	r3, [r7, #16]
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	1c59      	adds	r1, r3, #1
 8006268:	6179      	str	r1, [r7, #20]
 800626a:	7812      	ldrb	r2, [r2, #0]
 800626c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	3b01      	subs	r3, #1
 8006272:	607b      	str	r3, [r7, #4]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d1f1      	bne.n	800625e <mem_cpy+0x1a>
	}
}
 800627a:	bf00      	nop
 800627c:	371c      	adds	r7, #28
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr

08006286 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006286:	b480      	push	{r7}
 8006288:	b087      	sub	sp, #28
 800628a:	af00      	add	r7, sp, #0
 800628c:	60f8      	str	r0, [r7, #12]
 800628e:	60b9      	str	r1, [r7, #8]
 8006290:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	1c5a      	adds	r2, r3, #1
 800629a:	617a      	str	r2, [r7, #20]
 800629c:	68ba      	ldr	r2, [r7, #8]
 800629e:	b2d2      	uxtb	r2, r2
 80062a0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	3b01      	subs	r3, #1
 80062a6:	607b      	str	r3, [r7, #4]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1f3      	bne.n	8006296 <mem_set+0x10>
}
 80062ae:	bf00      	nop
 80062b0:	bf00      	nop
 80062b2:	371c      	adds	r7, #28
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80062bc:	b480      	push	{r7}
 80062be:	b089      	sub	sp, #36	@ 0x24
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	60b9      	str	r1, [r7, #8]
 80062c6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	61fb      	str	r3, [r7, #28]
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80062d0:	2300      	movs	r3, #0
 80062d2:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80062d4:	69fb      	ldr	r3, [r7, #28]
 80062d6:	1c5a      	adds	r2, r3, #1
 80062d8:	61fa      	str	r2, [r7, #28]
 80062da:	781b      	ldrb	r3, [r3, #0]
 80062dc:	4619      	mov	r1, r3
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	1c5a      	adds	r2, r3, #1
 80062e2:	61ba      	str	r2, [r7, #24]
 80062e4:	781b      	ldrb	r3, [r3, #0]
 80062e6:	1acb      	subs	r3, r1, r3
 80062e8:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	3b01      	subs	r3, #1
 80062ee:	607b      	str	r3, [r7, #4]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d002      	beq.n	80062fc <mem_cmp+0x40>
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d0eb      	beq.n	80062d4 <mem_cmp+0x18>

	return r;
 80062fc:	697b      	ldr	r3, [r7, #20]
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3724      	adds	r7, #36	@ 0x24
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr

0800630a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800630a:	b480      	push	{r7}
 800630c:	b083      	sub	sp, #12
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
 8006312:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006314:	e002      	b.n	800631c <chk_chr+0x12>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	3301      	adds	r3, #1
 800631a:	607b      	str	r3, [r7, #4]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	781b      	ldrb	r3, [r3, #0]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d005      	beq.n	8006330 <chk_chr+0x26>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	781b      	ldrb	r3, [r3, #0]
 8006328:	461a      	mov	r2, r3
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	4293      	cmp	r3, r2
 800632e:	d1f2      	bne.n	8006316 <chk_chr+0xc>
	return *str;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	781b      	ldrb	r3, [r3, #0]
}
 8006334:	4618      	mov	r0, r3
 8006336:	370c      	adds	r7, #12
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr

08006340 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006340:	b480      	push	{r7}
 8006342:	b085      	sub	sp, #20
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
 8006348:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800634a:	2300      	movs	r3, #0
 800634c:	60bb      	str	r3, [r7, #8]
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	60fb      	str	r3, [r7, #12]
 8006352:	e029      	b.n	80063a8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006354:	4a27      	ldr	r2, [pc, #156]	@ (80063f4 <chk_lock+0xb4>)
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	011b      	lsls	r3, r3, #4
 800635a:	4413      	add	r3, r2
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d01d      	beq.n	800639e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006362:	4a24      	ldr	r2, [pc, #144]	@ (80063f4 <chk_lock+0xb4>)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	011b      	lsls	r3, r3, #4
 8006368:	4413      	add	r3, r2
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	429a      	cmp	r2, r3
 8006372:	d116      	bne.n	80063a2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006374:	4a1f      	ldr	r2, [pc, #124]	@ (80063f4 <chk_lock+0xb4>)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	011b      	lsls	r3, r3, #4
 800637a:	4413      	add	r3, r2
 800637c:	3304      	adds	r3, #4
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006384:	429a      	cmp	r2, r3
 8006386:	d10c      	bne.n	80063a2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006388:	4a1a      	ldr	r2, [pc, #104]	@ (80063f4 <chk_lock+0xb4>)
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	011b      	lsls	r3, r3, #4
 800638e:	4413      	add	r3, r2
 8006390:	3308      	adds	r3, #8
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8006398:	429a      	cmp	r2, r3
 800639a:	d102      	bne.n	80063a2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800639c:	e007      	b.n	80063ae <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800639e:	2301      	movs	r3, #1
 80063a0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	3301      	adds	r3, #1
 80063a6:	60fb      	str	r3, [r7, #12]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d9d2      	bls.n	8006354 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	d109      	bne.n	80063c8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d102      	bne.n	80063c0 <chk_lock+0x80>
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	2b02      	cmp	r3, #2
 80063be:	d101      	bne.n	80063c4 <chk_lock+0x84>
 80063c0:	2300      	movs	r3, #0
 80063c2:	e010      	b.n	80063e6 <chk_lock+0xa6>
 80063c4:	2312      	movs	r3, #18
 80063c6:	e00e      	b.n	80063e6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d108      	bne.n	80063e0 <chk_lock+0xa0>
 80063ce:	4a09      	ldr	r2, [pc, #36]	@ (80063f4 <chk_lock+0xb4>)
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	011b      	lsls	r3, r3, #4
 80063d4:	4413      	add	r3, r2
 80063d6:	330c      	adds	r3, #12
 80063d8:	881b      	ldrh	r3, [r3, #0]
 80063da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063de:	d101      	bne.n	80063e4 <chk_lock+0xa4>
 80063e0:	2310      	movs	r3, #16
 80063e2:	e000      	b.n	80063e6 <chk_lock+0xa6>
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3714      	adds	r7, #20
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr
 80063f2:	bf00      	nop
 80063f4:	2000025c 	.word	0x2000025c

080063f8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80063fe:	2300      	movs	r3, #0
 8006400:	607b      	str	r3, [r7, #4]
 8006402:	e002      	b.n	800640a <enq_lock+0x12>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	3301      	adds	r3, #1
 8006408:	607b      	str	r3, [r7, #4]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d806      	bhi.n	800641e <enq_lock+0x26>
 8006410:	4a09      	ldr	r2, [pc, #36]	@ (8006438 <enq_lock+0x40>)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	011b      	lsls	r3, r3, #4
 8006416:	4413      	add	r3, r2
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1f2      	bne.n	8006404 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2b02      	cmp	r3, #2
 8006422:	bf14      	ite	ne
 8006424:	2301      	movne	r3, #1
 8006426:	2300      	moveq	r3, #0
 8006428:	b2db      	uxtb	r3, r3
}
 800642a:	4618      	mov	r0, r3
 800642c:	370c      	adds	r7, #12
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	2000025c 	.word	0x2000025c

0800643c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800643c:	b480      	push	{r7}
 800643e:	b085      	sub	sp, #20
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006446:	2300      	movs	r3, #0
 8006448:	60fb      	str	r3, [r7, #12]
 800644a:	e01f      	b.n	800648c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800644c:	4a41      	ldr	r2, [pc, #260]	@ (8006554 <inc_lock+0x118>)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	011b      	lsls	r3, r3, #4
 8006452:	4413      	add	r3, r2
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	429a      	cmp	r2, r3
 800645c:	d113      	bne.n	8006486 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800645e:	4a3d      	ldr	r2, [pc, #244]	@ (8006554 <inc_lock+0x118>)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	011b      	lsls	r3, r3, #4
 8006464:	4413      	add	r3, r2
 8006466:	3304      	adds	r3, #4
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800646e:	429a      	cmp	r2, r3
 8006470:	d109      	bne.n	8006486 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8006472:	4a38      	ldr	r2, [pc, #224]	@ (8006554 <inc_lock+0x118>)
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	011b      	lsls	r3, r3, #4
 8006478:	4413      	add	r3, r2
 800647a:	3308      	adds	r3, #8
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8006482:	429a      	cmp	r2, r3
 8006484:	d006      	beq.n	8006494 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	3301      	adds	r3, #1
 800648a:	60fb      	str	r3, [r7, #12]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2b01      	cmp	r3, #1
 8006490:	d9dc      	bls.n	800644c <inc_lock+0x10>
 8006492:	e000      	b.n	8006496 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006494:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2b02      	cmp	r3, #2
 800649a:	d132      	bne.n	8006502 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800649c:	2300      	movs	r3, #0
 800649e:	60fb      	str	r3, [r7, #12]
 80064a0:	e002      	b.n	80064a8 <inc_lock+0x6c>
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	3301      	adds	r3, #1
 80064a6:	60fb      	str	r3, [r7, #12]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d806      	bhi.n	80064bc <inc_lock+0x80>
 80064ae:	4a29      	ldr	r2, [pc, #164]	@ (8006554 <inc_lock+0x118>)
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	011b      	lsls	r3, r3, #4
 80064b4:	4413      	add	r3, r2
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d1f2      	bne.n	80064a2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2b02      	cmp	r3, #2
 80064c0:	d101      	bne.n	80064c6 <inc_lock+0x8a>
 80064c2:	2300      	movs	r3, #0
 80064c4:	e040      	b.n	8006548 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	4922      	ldr	r1, [pc, #136]	@ (8006554 <inc_lock+0x118>)
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	011b      	lsls	r3, r3, #4
 80064d0:	440b      	add	r3, r1
 80064d2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	689a      	ldr	r2, [r3, #8]
 80064d8:	491e      	ldr	r1, [pc, #120]	@ (8006554 <inc_lock+0x118>)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	011b      	lsls	r3, r3, #4
 80064de:	440b      	add	r3, r1
 80064e0:	3304      	adds	r3, #4
 80064e2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	695a      	ldr	r2, [r3, #20]
 80064e8:	491a      	ldr	r1, [pc, #104]	@ (8006554 <inc_lock+0x118>)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	011b      	lsls	r3, r3, #4
 80064ee:	440b      	add	r3, r1
 80064f0:	3308      	adds	r3, #8
 80064f2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80064f4:	4a17      	ldr	r2, [pc, #92]	@ (8006554 <inc_lock+0x118>)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	011b      	lsls	r3, r3, #4
 80064fa:	4413      	add	r3, r2
 80064fc:	330c      	adds	r3, #12
 80064fe:	2200      	movs	r2, #0
 8006500:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d009      	beq.n	800651c <inc_lock+0xe0>
 8006508:	4a12      	ldr	r2, [pc, #72]	@ (8006554 <inc_lock+0x118>)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	011b      	lsls	r3, r3, #4
 800650e:	4413      	add	r3, r2
 8006510:	330c      	adds	r3, #12
 8006512:	881b      	ldrh	r3, [r3, #0]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d001      	beq.n	800651c <inc_lock+0xe0>
 8006518:	2300      	movs	r3, #0
 800651a:	e015      	b.n	8006548 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d108      	bne.n	8006534 <inc_lock+0xf8>
 8006522:	4a0c      	ldr	r2, [pc, #48]	@ (8006554 <inc_lock+0x118>)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	011b      	lsls	r3, r3, #4
 8006528:	4413      	add	r3, r2
 800652a:	330c      	adds	r3, #12
 800652c:	881b      	ldrh	r3, [r3, #0]
 800652e:	3301      	adds	r3, #1
 8006530:	b29a      	uxth	r2, r3
 8006532:	e001      	b.n	8006538 <inc_lock+0xfc>
 8006534:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006538:	4906      	ldr	r1, [pc, #24]	@ (8006554 <inc_lock+0x118>)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	011b      	lsls	r3, r3, #4
 800653e:	440b      	add	r3, r1
 8006540:	330c      	adds	r3, #12
 8006542:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	3301      	adds	r3, #1
}
 8006548:	4618      	mov	r0, r3
 800654a:	3714      	adds	r7, #20
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr
 8006554:	2000025c 	.word	0x2000025c

08006558 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006558:	b480      	push	{r7}
 800655a:	b085      	sub	sp, #20
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	3b01      	subs	r3, #1
 8006564:	607b      	str	r3, [r7, #4]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2b01      	cmp	r3, #1
 800656a:	d825      	bhi.n	80065b8 <dec_lock+0x60>
		n = Files[i].ctr;
 800656c:	4a17      	ldr	r2, [pc, #92]	@ (80065cc <dec_lock+0x74>)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	011b      	lsls	r3, r3, #4
 8006572:	4413      	add	r3, r2
 8006574:	330c      	adds	r3, #12
 8006576:	881b      	ldrh	r3, [r3, #0]
 8006578:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800657a:	89fb      	ldrh	r3, [r7, #14]
 800657c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006580:	d101      	bne.n	8006586 <dec_lock+0x2e>
 8006582:	2300      	movs	r3, #0
 8006584:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8006586:	89fb      	ldrh	r3, [r7, #14]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d002      	beq.n	8006592 <dec_lock+0x3a>
 800658c:	89fb      	ldrh	r3, [r7, #14]
 800658e:	3b01      	subs	r3, #1
 8006590:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8006592:	4a0e      	ldr	r2, [pc, #56]	@ (80065cc <dec_lock+0x74>)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	011b      	lsls	r3, r3, #4
 8006598:	4413      	add	r3, r2
 800659a:	330c      	adds	r3, #12
 800659c:	89fa      	ldrh	r2, [r7, #14]
 800659e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80065a0:	89fb      	ldrh	r3, [r7, #14]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d105      	bne.n	80065b2 <dec_lock+0x5a>
 80065a6:	4a09      	ldr	r2, [pc, #36]	@ (80065cc <dec_lock+0x74>)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	011b      	lsls	r3, r3, #4
 80065ac:	4413      	add	r3, r2
 80065ae:	2200      	movs	r2, #0
 80065b0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80065b2:	2300      	movs	r3, #0
 80065b4:	737b      	strb	r3, [r7, #13]
 80065b6:	e001      	b.n	80065bc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80065b8:	2302      	movs	r3, #2
 80065ba:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80065bc:	7b7b      	ldrb	r3, [r7, #13]
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3714      	adds	r7, #20
 80065c2:	46bd      	mov	sp, r7
 80065c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop
 80065cc:	2000025c 	.word	0x2000025c

080065d0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b085      	sub	sp, #20
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80065d8:	2300      	movs	r3, #0
 80065da:	60fb      	str	r3, [r7, #12]
 80065dc:	e010      	b.n	8006600 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80065de:	4a0d      	ldr	r2, [pc, #52]	@ (8006614 <clear_lock+0x44>)
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	011b      	lsls	r3, r3, #4
 80065e4:	4413      	add	r3, r2
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	687a      	ldr	r2, [r7, #4]
 80065ea:	429a      	cmp	r2, r3
 80065ec:	d105      	bne.n	80065fa <clear_lock+0x2a>
 80065ee:	4a09      	ldr	r2, [pc, #36]	@ (8006614 <clear_lock+0x44>)
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	011b      	lsls	r3, r3, #4
 80065f4:	4413      	add	r3, r2
 80065f6:	2200      	movs	r2, #0
 80065f8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	3301      	adds	r3, #1
 80065fe:	60fb      	str	r3, [r7, #12]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2b01      	cmp	r3, #1
 8006604:	d9eb      	bls.n	80065de <clear_lock+0xe>
	}
}
 8006606:	bf00      	nop
 8006608:	bf00      	nop
 800660a:	3714      	adds	r7, #20
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr
 8006614:	2000025c 	.word	0x2000025c

08006618 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b086      	sub	sp, #24
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006620:	2300      	movs	r3, #0
 8006622:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	78db      	ldrb	r3, [r3, #3]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d034      	beq.n	8006696 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006630:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	7858      	ldrb	r0, [r3, #1]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800663c:	2301      	movs	r3, #1
 800663e:	697a      	ldr	r2, [r7, #20]
 8006640:	f7ff fd40 	bl	80060c4 <disk_write>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d002      	beq.n	8006650 <sync_window+0x38>
			res = FR_DISK_ERR;
 800664a:	2301      	movs	r3, #1
 800664c:	73fb      	strb	r3, [r7, #15]
 800664e:	e022      	b.n	8006696 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a1b      	ldr	r3, [r3, #32]
 800665a:	697a      	ldr	r2, [r7, #20]
 800665c:	1ad2      	subs	r2, r2, r3
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	699b      	ldr	r3, [r3, #24]
 8006662:	429a      	cmp	r2, r3
 8006664:	d217      	bcs.n	8006696 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	789b      	ldrb	r3, [r3, #2]
 800666a:	613b      	str	r3, [r7, #16]
 800666c:	e010      	b.n	8006690 <sync_window+0x78>
					wsect += fs->fsize;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	699b      	ldr	r3, [r3, #24]
 8006672:	697a      	ldr	r2, [r7, #20]
 8006674:	4413      	add	r3, r2
 8006676:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	7858      	ldrb	r0, [r3, #1]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8006682:	2301      	movs	r3, #1
 8006684:	697a      	ldr	r2, [r7, #20]
 8006686:	f7ff fd1d 	bl	80060c4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	3b01      	subs	r3, #1
 800668e:	613b      	str	r3, [r7, #16]
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	2b01      	cmp	r3, #1
 8006694:	d8eb      	bhi.n	800666e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8006696:	7bfb      	ldrb	r3, [r7, #15]
}
 8006698:	4618      	mov	r0, r3
 800669a:	3718      	adds	r7, #24
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b084      	sub	sp, #16
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80066aa:	2300      	movs	r3, #0
 80066ac:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b2:	683a      	ldr	r2, [r7, #0]
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d01b      	beq.n	80066f0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f7ff ffad 	bl	8006618 <sync_window>
 80066be:	4603      	mov	r3, r0
 80066c0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80066c2:	7bfb      	ldrb	r3, [r7, #15]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d113      	bne.n	80066f0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	7858      	ldrb	r0, [r3, #1]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80066d2:	2301      	movs	r3, #1
 80066d4:	683a      	ldr	r2, [r7, #0]
 80066d6:	f7ff fcd5 	bl	8006084 <disk_read>
 80066da:	4603      	mov	r3, r0
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d004      	beq.n	80066ea <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80066e0:	f04f 33ff 	mov.w	r3, #4294967295
 80066e4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	683a      	ldr	r2, [r7, #0]
 80066ee:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 80066f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3710      	adds	r7, #16
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
	...

080066fc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006704:	6878      	ldr	r0, [r7, #4]
 8006706:	f7ff ff87 	bl	8006618 <sync_window>
 800670a:	4603      	mov	r3, r0
 800670c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800670e:	7bfb      	ldrb	r3, [r7, #15]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d158      	bne.n	80067c6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	781b      	ldrb	r3, [r3, #0]
 8006718:	2b03      	cmp	r3, #3
 800671a:	d148      	bne.n	80067ae <sync_fs+0xb2>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	791b      	ldrb	r3, [r3, #4]
 8006720:	2b01      	cmp	r3, #1
 8006722:	d144      	bne.n	80067ae <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	3330      	adds	r3, #48	@ 0x30
 8006728:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800672c:	2100      	movs	r1, #0
 800672e:	4618      	mov	r0, r3
 8006730:	f7ff fda9 	bl	8006286 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	3330      	adds	r3, #48	@ 0x30
 8006738:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800673c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8006740:	4618      	mov	r0, r3
 8006742:	f7ff fd38 	bl	80061b6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	3330      	adds	r3, #48	@ 0x30
 800674a:	4921      	ldr	r1, [pc, #132]	@ (80067d0 <sync_fs+0xd4>)
 800674c:	4618      	mov	r0, r3
 800674e:	f7ff fd4d 	bl	80061ec <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	3330      	adds	r3, #48	@ 0x30
 8006756:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800675a:	491e      	ldr	r1, [pc, #120]	@ (80067d4 <sync_fs+0xd8>)
 800675c:	4618      	mov	r0, r3
 800675e:	f7ff fd45 	bl	80061ec <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	3330      	adds	r3, #48	@ 0x30
 8006766:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	4619      	mov	r1, r3
 8006770:	4610      	mov	r0, r2
 8006772:	f7ff fd3b 	bl	80061ec <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	3330      	adds	r3, #48	@ 0x30
 800677a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	4619      	mov	r1, r3
 8006784:	4610      	mov	r0, r2
 8006786:	f7ff fd31 	bl	80061ec <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	69db      	ldr	r3, [r3, #28]
 800678e:	1c5a      	adds	r2, r3, #1
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	7858      	ldrb	r0, [r3, #1]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067a2:	2301      	movs	r3, #1
 80067a4:	f7ff fc8e 	bl	80060c4 <disk_write>
			fs->fsi_flag = 0;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2200      	movs	r2, #0
 80067ac:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	785b      	ldrb	r3, [r3, #1]
 80067b2:	2200      	movs	r2, #0
 80067b4:	2100      	movs	r1, #0
 80067b6:	4618      	mov	r0, r3
 80067b8:	f7ff fca4 	bl	8006104 <disk_ioctl>
 80067bc:	4603      	mov	r3, r0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d001      	beq.n	80067c6 <sync_fs+0xca>
 80067c2:	2301      	movs	r3, #1
 80067c4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80067c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3710      	adds	r7, #16
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}
 80067d0:	41615252 	.word	0x41615252
 80067d4:	61417272 	.word	0x61417272

080067d8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	3b02      	subs	r3, #2
 80067e6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	695b      	ldr	r3, [r3, #20]
 80067ec:	3b02      	subs	r3, #2
 80067ee:	683a      	ldr	r2, [r7, #0]
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d301      	bcc.n	80067f8 <clust2sect+0x20>
 80067f4:	2300      	movs	r3, #0
 80067f6:	e008      	b.n	800680a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	895b      	ldrh	r3, [r3, #10]
 80067fc:	461a      	mov	r2, r3
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	fb03 f202 	mul.w	r2, r3, r2
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006808:	4413      	add	r3, r2
}
 800680a:	4618      	mov	r0, r3
 800680c:	370c      	adds	r7, #12
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr

08006816 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006816:	b580      	push	{r7, lr}
 8006818:	b086      	sub	sp, #24
 800681a:	af00      	add	r7, sp, #0
 800681c:	6078      	str	r0, [r7, #4]
 800681e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	2b01      	cmp	r3, #1
 800682a:	d904      	bls.n	8006836 <get_fat+0x20>
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	695b      	ldr	r3, [r3, #20]
 8006830:	683a      	ldr	r2, [r7, #0]
 8006832:	429a      	cmp	r2, r3
 8006834:	d302      	bcc.n	800683c <get_fat+0x26>
		val = 1;	/* Internal error */
 8006836:	2301      	movs	r3, #1
 8006838:	617b      	str	r3, [r7, #20]
 800683a:	e08e      	b.n	800695a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800683c:	f04f 33ff 	mov.w	r3, #4294967295
 8006840:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	781b      	ldrb	r3, [r3, #0]
 8006846:	2b03      	cmp	r3, #3
 8006848:	d061      	beq.n	800690e <get_fat+0xf8>
 800684a:	2b03      	cmp	r3, #3
 800684c:	dc7b      	bgt.n	8006946 <get_fat+0x130>
 800684e:	2b01      	cmp	r3, #1
 8006850:	d002      	beq.n	8006858 <get_fat+0x42>
 8006852:	2b02      	cmp	r3, #2
 8006854:	d041      	beq.n	80068da <get_fat+0xc4>
 8006856:	e076      	b.n	8006946 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	60fb      	str	r3, [r7, #12]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	085b      	lsrs	r3, r3, #1
 8006860:	68fa      	ldr	r2, [r7, #12]
 8006862:	4413      	add	r3, r2
 8006864:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	6a1a      	ldr	r2, [r3, #32]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	0a5b      	lsrs	r3, r3, #9
 800686e:	4413      	add	r3, r2
 8006870:	4619      	mov	r1, r3
 8006872:	6938      	ldr	r0, [r7, #16]
 8006874:	f7ff ff14 	bl	80066a0 <move_window>
 8006878:	4603      	mov	r3, r0
 800687a:	2b00      	cmp	r3, #0
 800687c:	d166      	bne.n	800694c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	1c5a      	adds	r2, r3, #1
 8006882:	60fa      	str	r2, [r7, #12]
 8006884:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	4413      	add	r3, r2
 800688c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006890:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	6a1a      	ldr	r2, [r3, #32]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	0a5b      	lsrs	r3, r3, #9
 800689a:	4413      	add	r3, r2
 800689c:	4619      	mov	r1, r3
 800689e:	6938      	ldr	r0, [r7, #16]
 80068a0:	f7ff fefe 	bl	80066a0 <move_window>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d152      	bne.n	8006950 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	4413      	add	r3, r2
 80068b4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80068b8:	021b      	lsls	r3, r3, #8
 80068ba:	68ba      	ldr	r2, [r7, #8]
 80068bc:	4313      	orrs	r3, r2
 80068be:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d002      	beq.n	80068d0 <get_fat+0xba>
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	091b      	lsrs	r3, r3, #4
 80068ce:	e002      	b.n	80068d6 <get_fat+0xc0>
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068d6:	617b      	str	r3, [r7, #20]
			break;
 80068d8:	e03f      	b.n	800695a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	6a1a      	ldr	r2, [r3, #32]
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	0a1b      	lsrs	r3, r3, #8
 80068e2:	4413      	add	r3, r2
 80068e4:	4619      	mov	r1, r3
 80068e6:	6938      	ldr	r0, [r7, #16]
 80068e8:	f7ff feda 	bl	80066a0 <move_window>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d130      	bne.n	8006954 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	005b      	lsls	r3, r3, #1
 80068fc:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8006900:	4413      	add	r3, r2
 8006902:	4618      	mov	r0, r3
 8006904:	f7ff fc1c 	bl	8006140 <ld_word>
 8006908:	4603      	mov	r3, r0
 800690a:	617b      	str	r3, [r7, #20]
			break;
 800690c:	e025      	b.n	800695a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	6a1a      	ldr	r2, [r3, #32]
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	09db      	lsrs	r3, r3, #7
 8006916:	4413      	add	r3, r2
 8006918:	4619      	mov	r1, r3
 800691a:	6938      	ldr	r0, [r7, #16]
 800691c:	f7ff fec0 	bl	80066a0 <move_window>
 8006920:	4603      	mov	r3, r0
 8006922:	2b00      	cmp	r3, #0
 8006924:	d118      	bne.n	8006958 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8006934:	4413      	add	r3, r2
 8006936:	4618      	mov	r0, r3
 8006938:	f7ff fc1a 	bl	8006170 <ld_dword>
 800693c:	4603      	mov	r3, r0
 800693e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006942:	617b      	str	r3, [r7, #20]
			break;
 8006944:	e009      	b.n	800695a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8006946:	2301      	movs	r3, #1
 8006948:	617b      	str	r3, [r7, #20]
 800694a:	e006      	b.n	800695a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800694c:	bf00      	nop
 800694e:	e004      	b.n	800695a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006950:	bf00      	nop
 8006952:	e002      	b.n	800695a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006954:	bf00      	nop
 8006956:	e000      	b.n	800695a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006958:	bf00      	nop
		}
	}

	return val;
 800695a:	697b      	ldr	r3, [r7, #20]
}
 800695c:	4618      	mov	r0, r3
 800695e:	3718      	adds	r7, #24
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}

08006964 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8006964:	b590      	push	{r4, r7, lr}
 8006966:	b089      	sub	sp, #36	@ 0x24
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006970:	2302      	movs	r3, #2
 8006972:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	2b01      	cmp	r3, #1
 8006978:	f240 80d9 	bls.w	8006b2e <put_fat+0x1ca>
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	695b      	ldr	r3, [r3, #20]
 8006980:	68ba      	ldr	r2, [r7, #8]
 8006982:	429a      	cmp	r2, r3
 8006984:	f080 80d3 	bcs.w	8006b2e <put_fat+0x1ca>
		switch (fs->fs_type) {
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	2b03      	cmp	r3, #3
 800698e:	f000 8096 	beq.w	8006abe <put_fat+0x15a>
 8006992:	2b03      	cmp	r3, #3
 8006994:	f300 80cb 	bgt.w	8006b2e <put_fat+0x1ca>
 8006998:	2b01      	cmp	r3, #1
 800699a:	d002      	beq.n	80069a2 <put_fat+0x3e>
 800699c:	2b02      	cmp	r3, #2
 800699e:	d06e      	beq.n	8006a7e <put_fat+0x11a>
 80069a0:	e0c5      	b.n	8006b2e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	61bb      	str	r3, [r7, #24]
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	085b      	lsrs	r3, r3, #1
 80069aa:	69ba      	ldr	r2, [r7, #24]
 80069ac:	4413      	add	r3, r2
 80069ae:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6a1a      	ldr	r2, [r3, #32]
 80069b4:	69bb      	ldr	r3, [r7, #24]
 80069b6:	0a5b      	lsrs	r3, r3, #9
 80069b8:	4413      	add	r3, r2
 80069ba:	4619      	mov	r1, r3
 80069bc:	68f8      	ldr	r0, [r7, #12]
 80069be:	f7ff fe6f 	bl	80066a0 <move_window>
 80069c2:	4603      	mov	r3, r0
 80069c4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80069c6:	7ffb      	ldrb	r3, [r7, #31]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	f040 80a9 	bne.w	8006b20 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80069d4:	69bb      	ldr	r3, [r7, #24]
 80069d6:	1c59      	adds	r1, r3, #1
 80069d8:	61b9      	str	r1, [r7, #24]
 80069da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069de:	4413      	add	r3, r2
 80069e0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	f003 0301 	and.w	r3, r3, #1
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d00d      	beq.n	8006a08 <put_fat+0xa4>
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	b25b      	sxtb	r3, r3
 80069f2:	f003 030f 	and.w	r3, r3, #15
 80069f6:	b25a      	sxtb	r2, r3
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	011b      	lsls	r3, r3, #4
 80069fe:	b25b      	sxtb	r3, r3
 8006a00:	4313      	orrs	r3, r2
 8006a02:	b25b      	sxtb	r3, r3
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	e001      	b.n	8006a0c <put_fat+0xa8>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	b2db      	uxtb	r3, r3
 8006a0c:	697a      	ldr	r2, [r7, #20]
 8006a0e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2201      	movs	r2, #1
 8006a14:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	6a1a      	ldr	r2, [r3, #32]
 8006a1a:	69bb      	ldr	r3, [r7, #24]
 8006a1c:	0a5b      	lsrs	r3, r3, #9
 8006a1e:	4413      	add	r3, r2
 8006a20:	4619      	mov	r1, r3
 8006a22:	68f8      	ldr	r0, [r7, #12]
 8006a24:	f7ff fe3c 	bl	80066a0 <move_window>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006a2c:	7ffb      	ldrb	r3, [r7, #31]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d178      	bne.n	8006b24 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006a38:	69bb      	ldr	r3, [r7, #24]
 8006a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a3e:	4413      	add	r3, r2
 8006a40:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	f003 0301 	and.w	r3, r3, #1
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d003      	beq.n	8006a54 <put_fat+0xf0>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	091b      	lsrs	r3, r3, #4
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	e00e      	b.n	8006a72 <put_fat+0x10e>
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	781b      	ldrb	r3, [r3, #0]
 8006a58:	b25b      	sxtb	r3, r3
 8006a5a:	f023 030f 	bic.w	r3, r3, #15
 8006a5e:	b25a      	sxtb	r2, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	0a1b      	lsrs	r3, r3, #8
 8006a64:	b25b      	sxtb	r3, r3
 8006a66:	f003 030f 	and.w	r3, r3, #15
 8006a6a:	b25b      	sxtb	r3, r3
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	b25b      	sxtb	r3, r3
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	697a      	ldr	r2, [r7, #20]
 8006a74:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	70da      	strb	r2, [r3, #3]
			break;
 8006a7c:	e057      	b.n	8006b2e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6a1a      	ldr	r2, [r3, #32]
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	0a1b      	lsrs	r3, r3, #8
 8006a86:	4413      	add	r3, r2
 8006a88:	4619      	mov	r1, r3
 8006a8a:	68f8      	ldr	r0, [r7, #12]
 8006a8c:	f7ff fe08 	bl	80066a0 <move_window>
 8006a90:	4603      	mov	r3, r0
 8006a92:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006a94:	7ffb      	ldrb	r3, [r7, #31]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d146      	bne.n	8006b28 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	005b      	lsls	r3, r3, #1
 8006aa4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8006aa8:	4413      	add	r3, r2
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	b292      	uxth	r2, r2
 8006aae:	4611      	mov	r1, r2
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f7ff fb80 	bl	80061b6 <st_word>
			fs->wflag = 1;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	70da      	strb	r2, [r3, #3]
			break;
 8006abc:	e037      	b.n	8006b2e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	6a1a      	ldr	r2, [r3, #32]
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	09db      	lsrs	r3, r3, #7
 8006ac6:	4413      	add	r3, r2
 8006ac8:	4619      	mov	r1, r3
 8006aca:	68f8      	ldr	r0, [r7, #12]
 8006acc:	f7ff fde8 	bl	80066a0 <move_window>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006ad4:	7ffb      	ldrb	r3, [r7, #31]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d128      	bne.n	8006b2c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	009b      	lsls	r3, r3, #2
 8006aea:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8006aee:	4413      	add	r3, r2
 8006af0:	4618      	mov	r0, r3
 8006af2:	f7ff fb3d 	bl	8006170 <ld_dword>
 8006af6:	4603      	mov	r3, r0
 8006af8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006afc:	4323      	orrs	r3, r4
 8006afe:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8006b0e:	4413      	add	r3, r2
 8006b10:	6879      	ldr	r1, [r7, #4]
 8006b12:	4618      	mov	r0, r3
 8006b14:	f7ff fb6a 	bl	80061ec <st_dword>
			fs->wflag = 1;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	70da      	strb	r2, [r3, #3]
			break;
 8006b1e:	e006      	b.n	8006b2e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8006b20:	bf00      	nop
 8006b22:	e004      	b.n	8006b2e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8006b24:	bf00      	nop
 8006b26:	e002      	b.n	8006b2e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8006b28:	bf00      	nop
 8006b2a:	e000      	b.n	8006b2e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8006b2c:	bf00      	nop
		}
	}
	return res;
 8006b2e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3724      	adds	r7, #36	@ 0x24
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd90      	pop	{r4, r7, pc}

08006b38 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b088      	sub	sp, #32
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8006b44:	2300      	movs	r3, #0
 8006b46:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	d904      	bls.n	8006b5e <remove_chain+0x26>
 8006b54:	69bb      	ldr	r3, [r7, #24]
 8006b56:	695b      	ldr	r3, [r3, #20]
 8006b58:	68ba      	ldr	r2, [r7, #8]
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d301      	bcc.n	8006b62 <remove_chain+0x2a>
 8006b5e:	2302      	movs	r3, #2
 8006b60:	e04b      	b.n	8006bfa <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d00c      	beq.n	8006b82 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8006b68:	f04f 32ff 	mov.w	r2, #4294967295
 8006b6c:	6879      	ldr	r1, [r7, #4]
 8006b6e:	69b8      	ldr	r0, [r7, #24]
 8006b70:	f7ff fef8 	bl	8006964 <put_fat>
 8006b74:	4603      	mov	r3, r0
 8006b76:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8006b78:	7ffb      	ldrb	r3, [r7, #31]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d001      	beq.n	8006b82 <remove_chain+0x4a>
 8006b7e:	7ffb      	ldrb	r3, [r7, #31]
 8006b80:	e03b      	b.n	8006bfa <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8006b82:	68b9      	ldr	r1, [r7, #8]
 8006b84:	68f8      	ldr	r0, [r7, #12]
 8006b86:	f7ff fe46 	bl	8006816 <get_fat>
 8006b8a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d031      	beq.n	8006bf6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	d101      	bne.n	8006b9c <remove_chain+0x64>
 8006b98:	2302      	movs	r3, #2
 8006b9a:	e02e      	b.n	8006bfa <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ba2:	d101      	bne.n	8006ba8 <remove_chain+0x70>
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e028      	b.n	8006bfa <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8006ba8:	2200      	movs	r2, #0
 8006baa:	68b9      	ldr	r1, [r7, #8]
 8006bac:	69b8      	ldr	r0, [r7, #24]
 8006bae:	f7ff fed9 	bl	8006964 <put_fat>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8006bb6:	7ffb      	ldrb	r3, [r7, #31]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d001      	beq.n	8006bc0 <remove_chain+0x88>
 8006bbc:	7ffb      	ldrb	r3, [r7, #31]
 8006bbe:	e01c      	b.n	8006bfa <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8006bc0:	69bb      	ldr	r3, [r7, #24]
 8006bc2:	691a      	ldr	r2, [r3, #16]
 8006bc4:	69bb      	ldr	r3, [r7, #24]
 8006bc6:	695b      	ldr	r3, [r3, #20]
 8006bc8:	3b02      	subs	r3, #2
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d20b      	bcs.n	8006be6 <remove_chain+0xae>
			fs->free_clst++;
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	1c5a      	adds	r2, r3, #1
 8006bd4:	69bb      	ldr	r3, [r7, #24]
 8006bd6:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8006bd8:	69bb      	ldr	r3, [r7, #24]
 8006bda:	791b      	ldrb	r3, [r3, #4]
 8006bdc:	f043 0301 	orr.w	r3, r3, #1
 8006be0:	b2da      	uxtb	r2, r3
 8006be2:	69bb      	ldr	r3, [r7, #24]
 8006be4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	695b      	ldr	r3, [r3, #20]
 8006bee:	68ba      	ldr	r2, [r7, #8]
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d3c6      	bcc.n	8006b82 <remove_chain+0x4a>
 8006bf4:	e000      	b.n	8006bf8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8006bf6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8006bf8:	2300      	movs	r3, #0
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3720      	adds	r7, #32
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}

08006c02 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8006c02:	b580      	push	{r7, lr}
 8006c04:	b088      	sub	sp, #32
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	6078      	str	r0, [r7, #4]
 8006c0a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d10d      	bne.n	8006c34 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006c1e:	69bb      	ldr	r3, [r7, #24]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d004      	beq.n	8006c2e <create_chain+0x2c>
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	695b      	ldr	r3, [r3, #20]
 8006c28:	69ba      	ldr	r2, [r7, #24]
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d31b      	bcc.n	8006c66 <create_chain+0x64>
 8006c2e:	2301      	movs	r3, #1
 8006c30:	61bb      	str	r3, [r7, #24]
 8006c32:	e018      	b.n	8006c66 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006c34:	6839      	ldr	r1, [r7, #0]
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f7ff fded 	bl	8006816 <get_fat>
 8006c3c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d801      	bhi.n	8006c48 <create_chain+0x46>
 8006c44:	2301      	movs	r3, #1
 8006c46:	e070      	b.n	8006d2a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4e:	d101      	bne.n	8006c54 <create_chain+0x52>
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	e06a      	b.n	8006d2a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	695b      	ldr	r3, [r3, #20]
 8006c58:	68fa      	ldr	r2, [r7, #12]
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d201      	bcs.n	8006c62 <create_chain+0x60>
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	e063      	b.n	8006d2a <create_chain+0x128>
		scl = clst;
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8006c66:	69bb      	ldr	r3, [r7, #24]
 8006c68:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8006c6a:	69fb      	ldr	r3, [r7, #28]
 8006c6c:	3301      	adds	r3, #1
 8006c6e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	695b      	ldr	r3, [r3, #20]
 8006c74:	69fa      	ldr	r2, [r7, #28]
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d307      	bcc.n	8006c8a <create_chain+0x88>
				ncl = 2;
 8006c7a:	2302      	movs	r3, #2
 8006c7c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006c7e:	69fa      	ldr	r2, [r7, #28]
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	429a      	cmp	r2, r3
 8006c84:	d901      	bls.n	8006c8a <create_chain+0x88>
 8006c86:	2300      	movs	r3, #0
 8006c88:	e04f      	b.n	8006d2a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8006c8a:	69f9      	ldr	r1, [r7, #28]
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f7ff fdc2 	bl	8006816 <get_fat>
 8006c92:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d00e      	beq.n	8006cb8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	d003      	beq.n	8006ca8 <create_chain+0xa6>
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ca6:	d101      	bne.n	8006cac <create_chain+0xaa>
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	e03e      	b.n	8006d2a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8006cac:	69fa      	ldr	r2, [r7, #28]
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d1da      	bne.n	8006c6a <create_chain+0x68>
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	e038      	b.n	8006d2a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8006cb8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8006cba:	f04f 32ff 	mov.w	r2, #4294967295
 8006cbe:	69f9      	ldr	r1, [r7, #28]
 8006cc0:	6938      	ldr	r0, [r7, #16]
 8006cc2:	f7ff fe4f 	bl	8006964 <put_fat>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8006cca:	7dfb      	ldrb	r3, [r7, #23]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d109      	bne.n	8006ce4 <create_chain+0xe2>
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d006      	beq.n	8006ce4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8006cd6:	69fa      	ldr	r2, [r7, #28]
 8006cd8:	6839      	ldr	r1, [r7, #0]
 8006cda:	6938      	ldr	r0, [r7, #16]
 8006cdc:	f7ff fe42 	bl	8006964 <put_fat>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8006ce4:	7dfb      	ldrb	r3, [r7, #23]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d116      	bne.n	8006d18 <create_chain+0x116>
		fs->last_clst = ncl;
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	69fa      	ldr	r2, [r7, #28]
 8006cee:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	691a      	ldr	r2, [r3, #16]
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	695b      	ldr	r3, [r3, #20]
 8006cf8:	3b02      	subs	r3, #2
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d804      	bhi.n	8006d08 <create_chain+0x106>
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	691b      	ldr	r3, [r3, #16]
 8006d02:	1e5a      	subs	r2, r3, #1
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	791b      	ldrb	r3, [r3, #4]
 8006d0c:	f043 0301 	orr.w	r3, r3, #1
 8006d10:	b2da      	uxtb	r2, r3
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	711a      	strb	r2, [r3, #4]
 8006d16:	e007      	b.n	8006d28 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006d18:	7dfb      	ldrb	r3, [r7, #23]
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d102      	bne.n	8006d24 <create_chain+0x122>
 8006d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8006d22:	e000      	b.n	8006d26 <create_chain+0x124>
 8006d24:	2301      	movs	r3, #1
 8006d26:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8006d28:	69fb      	ldr	r3, [r7, #28]
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3720      	adds	r7, #32
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}

08006d32 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8006d32:	b480      	push	{r7}
 8006d34:	b087      	sub	sp, #28
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	6078      	str	r0, [r7, #4]
 8006d3a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d46:	3304      	adds	r3, #4
 8006d48:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	0a5b      	lsrs	r3, r3, #9
 8006d4e:	68fa      	ldr	r2, [r7, #12]
 8006d50:	8952      	ldrh	r2, [r2, #10]
 8006d52:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d56:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	1d1a      	adds	r2, r3, #4
 8006d5c:	613a      	str	r2, [r7, #16]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d101      	bne.n	8006d6c <clmt_clust+0x3a>
 8006d68:	2300      	movs	r3, #0
 8006d6a:	e010      	b.n	8006d8e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8006d6c:	697a      	ldr	r2, [r7, #20]
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	429a      	cmp	r2, r3
 8006d72:	d307      	bcc.n	8006d84 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8006d74:	697a      	ldr	r2, [r7, #20]
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	1ad3      	subs	r3, r2, r3
 8006d7a:	617b      	str	r3, [r7, #20]
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	3304      	adds	r3, #4
 8006d80:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006d82:	e7e9      	b.n	8006d58 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8006d84:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006d86:	693b      	ldr	r3, [r7, #16]
 8006d88:	681a      	ldr	r2, [r3, #0]
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	4413      	add	r3, r2
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	371c      	adds	r7, #28
 8006d92:	46bd      	mov	sp, r7
 8006d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d98:	4770      	bx	lr

08006d9a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8006d9a:	b580      	push	{r7, lr}
 8006d9c:	b086      	sub	sp, #24
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	6078      	str	r0, [r7, #4]
 8006da2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006db0:	d204      	bcs.n	8006dbc <dir_sdi+0x22>
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	f003 031f 	and.w	r3, r3, #31
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d001      	beq.n	8006dc0 <dir_sdi+0x26>
		return FR_INT_ERR;
 8006dbc:	2302      	movs	r3, #2
 8006dbe:	e063      	b.n	8006e88 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	683a      	ldr	r2, [r7, #0]
 8006dc4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d106      	bne.n	8006de0 <dir_sdi+0x46>
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	2b02      	cmp	r3, #2
 8006dd8:	d902      	bls.n	8006de0 <dir_sdi+0x46>
		clst = fs->dirbase;
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dde:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d10c      	bne.n	8006e00 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	095b      	lsrs	r3, r3, #5
 8006dea:	693a      	ldr	r2, [r7, #16]
 8006dec:	8912      	ldrh	r2, [r2, #8]
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d301      	bcc.n	8006df6 <dir_sdi+0x5c>
 8006df2:	2302      	movs	r3, #2
 8006df4:	e048      	b.n	8006e88 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	61da      	str	r2, [r3, #28]
 8006dfe:	e029      	b.n	8006e54 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	895b      	ldrh	r3, [r3, #10]
 8006e04:	025b      	lsls	r3, r3, #9
 8006e06:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006e08:	e019      	b.n	8006e3e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6979      	ldr	r1, [r7, #20]
 8006e0e:	4618      	mov	r0, r3
 8006e10:	f7ff fd01 	bl	8006816 <get_fat>
 8006e14:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e1c:	d101      	bne.n	8006e22 <dir_sdi+0x88>
 8006e1e:	2301      	movs	r3, #1
 8006e20:	e032      	b.n	8006e88 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	d904      	bls.n	8006e32 <dir_sdi+0x98>
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	695b      	ldr	r3, [r3, #20]
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d301      	bcc.n	8006e36 <dir_sdi+0x9c>
 8006e32:	2302      	movs	r3, #2
 8006e34:	e028      	b.n	8006e88 <dir_sdi+0xee>
			ofs -= csz;
 8006e36:	683a      	ldr	r2, [r7, #0]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	1ad3      	subs	r3, r2, r3
 8006e3c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006e3e:	683a      	ldr	r2, [r7, #0]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	429a      	cmp	r2, r3
 8006e44:	d2e1      	bcs.n	8006e0a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8006e46:	6979      	ldr	r1, [r7, #20]
 8006e48:	6938      	ldr	r0, [r7, #16]
 8006e4a:	f7ff fcc5 	bl	80067d8 <clust2sect>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	697a      	ldr	r2, [r7, #20]
 8006e58:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	69db      	ldr	r3, [r3, #28]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d101      	bne.n	8006e66 <dir_sdi+0xcc>
 8006e62:	2302      	movs	r3, #2
 8006e64:	e010      	b.n	8006e88 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	69da      	ldr	r2, [r3, #28]
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	0a5b      	lsrs	r3, r3, #9
 8006e6e:	441a      	add	r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e80:	441a      	add	r2, r3
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006e86:	2300      	movs	r3, #0
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3718      	adds	r7, #24
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}

08006e90 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b086      	sub	sp, #24
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	695b      	ldr	r3, [r3, #20]
 8006ea4:	3320      	adds	r3, #32
 8006ea6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	69db      	ldr	r3, [r3, #28]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d003      	beq.n	8006eb8 <dir_next+0x28>
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006eb6:	d301      	bcc.n	8006ebc <dir_next+0x2c>
 8006eb8:	2304      	movs	r3, #4
 8006eba:	e0aa      	b.n	8007012 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	f040 8098 	bne.w	8006ff8 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	69db      	ldr	r3, [r3, #28]
 8006ecc:	1c5a      	adds	r2, r3, #1
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	699b      	ldr	r3, [r3, #24]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d10b      	bne.n	8006ef2 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	095b      	lsrs	r3, r3, #5
 8006ede:	68fa      	ldr	r2, [r7, #12]
 8006ee0:	8912      	ldrh	r2, [r2, #8]
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	f0c0 8088 	bcc.w	8006ff8 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	61da      	str	r2, [r3, #28]
 8006eee:	2304      	movs	r3, #4
 8006ef0:	e08f      	b.n	8007012 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	0a5b      	lsrs	r3, r3, #9
 8006ef6:	68fa      	ldr	r2, [r7, #12]
 8006ef8:	8952      	ldrh	r2, [r2, #10]
 8006efa:	3a01      	subs	r2, #1
 8006efc:	4013      	ands	r3, r2
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d17a      	bne.n	8006ff8 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006f02:	687a      	ldr	r2, [r7, #4]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	699b      	ldr	r3, [r3, #24]
 8006f08:	4619      	mov	r1, r3
 8006f0a:	4610      	mov	r0, r2
 8006f0c:	f7ff fc83 	bl	8006816 <get_fat>
 8006f10:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	2b01      	cmp	r3, #1
 8006f16:	d801      	bhi.n	8006f1c <dir_next+0x8c>
 8006f18:	2302      	movs	r3, #2
 8006f1a:	e07a      	b.n	8007012 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f22:	d101      	bne.n	8006f28 <dir_next+0x98>
 8006f24:	2301      	movs	r3, #1
 8006f26:	e074      	b.n	8007012 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	695b      	ldr	r3, [r3, #20]
 8006f2c:	697a      	ldr	r2, [r7, #20]
 8006f2e:	429a      	cmp	r2, r3
 8006f30:	d358      	bcc.n	8006fe4 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d104      	bne.n	8006f42 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	61da      	str	r2, [r3, #28]
 8006f3e:	2304      	movs	r3, #4
 8006f40:	e067      	b.n	8007012 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	699b      	ldr	r3, [r3, #24]
 8006f48:	4619      	mov	r1, r3
 8006f4a:	4610      	mov	r0, r2
 8006f4c:	f7ff fe59 	bl	8006c02 <create_chain>
 8006f50:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d101      	bne.n	8006f5c <dir_next+0xcc>
 8006f58:	2307      	movs	r3, #7
 8006f5a:	e05a      	b.n	8007012 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d101      	bne.n	8006f66 <dir_next+0xd6>
 8006f62:	2302      	movs	r3, #2
 8006f64:	e055      	b.n	8007012 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f6c:	d101      	bne.n	8006f72 <dir_next+0xe2>
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e04f      	b.n	8007012 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f7ff fb50 	bl	8006618 <sync_window>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d001      	beq.n	8006f82 <dir_next+0xf2>
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e047      	b.n	8007012 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	3330      	adds	r3, #48	@ 0x30
 8006f86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f8a:	2100      	movs	r1, #0
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f7ff f97a 	bl	8006286 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006f92:	2300      	movs	r3, #0
 8006f94:	613b      	str	r3, [r7, #16]
 8006f96:	6979      	ldr	r1, [r7, #20]
 8006f98:	68f8      	ldr	r0, [r7, #12]
 8006f9a:	f7ff fc1d 	bl	80067d8 <clust2sect>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006fa4:	e012      	b.n	8006fcc <dir_next+0x13c>
						fs->wflag = 1;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8006fac:	68f8      	ldr	r0, [r7, #12]
 8006fae:	f7ff fb33 	bl	8006618 <sync_window>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d001      	beq.n	8006fbc <dir_next+0x12c>
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e02a      	b.n	8007012 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	3301      	adds	r3, #1
 8006fc0:	613b      	str	r3, [r7, #16]
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc6:	1c5a      	adds	r2, r3, #1
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	895b      	ldrh	r3, [r3, #10]
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d3e6      	bcc.n	8006fa6 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	1ad2      	subs	r2, r2, r3
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	697a      	ldr	r2, [r7, #20]
 8006fe8:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006fea:	6979      	ldr	r1, [r7, #20]
 8006fec:	68f8      	ldr	r0, [r7, #12]
 8006fee:	f7ff fbf3 	bl	80067d8 <clust2sect>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	68ba      	ldr	r2, [r7, #8]
 8006ffc:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800700a:	441a      	add	r2, r3
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007010:	2300      	movs	r3, #0
}
 8007012:	4618      	mov	r0, r3
 8007014:	3718      	adds	r7, #24
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}

0800701a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800701a:	b580      	push	{r7, lr}
 800701c:	b086      	sub	sp, #24
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
 8007022:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800702a:	2100      	movs	r1, #0
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f7ff feb4 	bl	8006d9a <dir_sdi>
 8007032:	4603      	mov	r3, r0
 8007034:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007036:	7dfb      	ldrb	r3, [r7, #23]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d12b      	bne.n	8007094 <dir_alloc+0x7a>
		n = 0;
 800703c:	2300      	movs	r3, #0
 800703e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	69db      	ldr	r3, [r3, #28]
 8007044:	4619      	mov	r1, r3
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f7ff fb2a 	bl	80066a0 <move_window>
 800704c:	4603      	mov	r3, r0
 800704e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007050:	7dfb      	ldrb	r3, [r7, #23]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d11d      	bne.n	8007092 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6a1b      	ldr	r3, [r3, #32]
 800705a:	781b      	ldrb	r3, [r3, #0]
 800705c:	2be5      	cmp	r3, #229	@ 0xe5
 800705e:	d004      	beq.n	800706a <dir_alloc+0x50>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6a1b      	ldr	r3, [r3, #32]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d107      	bne.n	800707a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	3301      	adds	r3, #1
 800706e:	613b      	str	r3, [r7, #16]
 8007070:	693a      	ldr	r2, [r7, #16]
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	429a      	cmp	r2, r3
 8007076:	d102      	bne.n	800707e <dir_alloc+0x64>
 8007078:	e00c      	b.n	8007094 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800707a:	2300      	movs	r3, #0
 800707c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800707e:	2101      	movs	r1, #1
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f7ff ff05 	bl	8006e90 <dir_next>
 8007086:	4603      	mov	r3, r0
 8007088:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800708a:	7dfb      	ldrb	r3, [r7, #23]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d0d7      	beq.n	8007040 <dir_alloc+0x26>
 8007090:	e000      	b.n	8007094 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007092:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007094:	7dfb      	ldrb	r3, [r7, #23]
 8007096:	2b04      	cmp	r3, #4
 8007098:	d101      	bne.n	800709e <dir_alloc+0x84>
 800709a:	2307      	movs	r3, #7
 800709c:	75fb      	strb	r3, [r7, #23]
	return res;
 800709e:	7dfb      	ldrb	r3, [r7, #23]
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3718      	adds	r7, #24
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	331a      	adds	r3, #26
 80070b6:	4618      	mov	r0, r3
 80070b8:	f7ff f842 	bl	8006140 <ld_word>
 80070bc:	4603      	mov	r3, r0
 80070be:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	2b03      	cmp	r3, #3
 80070c6:	d109      	bne.n	80070dc <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	3314      	adds	r3, #20
 80070cc:	4618      	mov	r0, r3
 80070ce:	f7ff f837 	bl	8006140 <ld_word>
 80070d2:	4603      	mov	r3, r0
 80070d4:	041b      	lsls	r3, r3, #16
 80070d6:	68fa      	ldr	r2, [r7, #12]
 80070d8:	4313      	orrs	r3, r2
 80070da:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80070dc:	68fb      	ldr	r3, [r7, #12]
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3710      	adds	r7, #16
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}

080070e6 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80070e6:	b580      	push	{r7, lr}
 80070e8:	b084      	sub	sp, #16
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	60f8      	str	r0, [r7, #12]
 80070ee:	60b9      	str	r1, [r7, #8]
 80070f0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	331a      	adds	r3, #26
 80070f6:	687a      	ldr	r2, [r7, #4]
 80070f8:	b292      	uxth	r2, r2
 80070fa:	4611      	mov	r1, r2
 80070fc:	4618      	mov	r0, r3
 80070fe:	f7ff f85a 	bl	80061b6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	781b      	ldrb	r3, [r3, #0]
 8007106:	2b03      	cmp	r3, #3
 8007108:	d109      	bne.n	800711e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	f103 0214 	add.w	r2, r3, #20
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	0c1b      	lsrs	r3, r3, #16
 8007114:	b29b      	uxth	r3, r3
 8007116:	4619      	mov	r1, r3
 8007118:	4610      	mov	r0, r2
 800711a:	f7ff f84c 	bl	80061b6 <st_word>
	}
}
 800711e:	bf00      	nop
 8007120:	3710      	adds	r7, #16
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}

08007126 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8007126:	b580      	push	{r7, lr}
 8007128:	b086      	sub	sp, #24
 800712a:	af00      	add	r7, sp, #0
 800712c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007134:	2100      	movs	r1, #0
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f7ff fe2f 	bl	8006d9a <dir_sdi>
 800713c:	4603      	mov	r3, r0
 800713e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007140:	7dfb      	ldrb	r3, [r7, #23]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d001      	beq.n	800714a <dir_find+0x24>
 8007146:	7dfb      	ldrb	r3, [r7, #23]
 8007148:	e03e      	b.n	80071c8 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	69db      	ldr	r3, [r3, #28]
 800714e:	4619      	mov	r1, r3
 8007150:	6938      	ldr	r0, [r7, #16]
 8007152:	f7ff faa5 	bl	80066a0 <move_window>
 8007156:	4603      	mov	r3, r0
 8007158:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800715a:	7dfb      	ldrb	r3, [r7, #23]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d12f      	bne.n	80071c0 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6a1b      	ldr	r3, [r3, #32]
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007168:	7bfb      	ldrb	r3, [r7, #15]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d102      	bne.n	8007174 <dir_find+0x4e>
 800716e:	2304      	movs	r3, #4
 8007170:	75fb      	strb	r3, [r7, #23]
 8007172:	e028      	b.n	80071c6 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6a1b      	ldr	r3, [r3, #32]
 8007178:	330b      	adds	r3, #11
 800717a:	781b      	ldrb	r3, [r3, #0]
 800717c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007180:	b2da      	uxtb	r2, r3
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a1b      	ldr	r3, [r3, #32]
 800718a:	330b      	adds	r3, #11
 800718c:	781b      	ldrb	r3, [r3, #0]
 800718e:	f003 0308 	and.w	r3, r3, #8
 8007192:	2b00      	cmp	r3, #0
 8007194:	d10a      	bne.n	80071ac <dir_find+0x86>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6a18      	ldr	r0, [r3, #32]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	3324      	adds	r3, #36	@ 0x24
 800719e:	220b      	movs	r2, #11
 80071a0:	4619      	mov	r1, r3
 80071a2:	f7ff f88b 	bl	80062bc <mem_cmp>
 80071a6:	4603      	mov	r3, r0
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d00b      	beq.n	80071c4 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80071ac:	2100      	movs	r1, #0
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f7ff fe6e 	bl	8006e90 <dir_next>
 80071b4:	4603      	mov	r3, r0
 80071b6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80071b8:	7dfb      	ldrb	r3, [r7, #23]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d0c5      	beq.n	800714a <dir_find+0x24>
 80071be:	e002      	b.n	80071c6 <dir_find+0xa0>
		if (res != FR_OK) break;
 80071c0:	bf00      	nop
 80071c2:	e000      	b.n	80071c6 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80071c4:	bf00      	nop

	return res;
 80071c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3718      	adds	r7, #24
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}

080071d0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b084      	sub	sp, #16
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80071de:	2101      	movs	r1, #1
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f7ff ff1a 	bl	800701a <dir_alloc>
 80071e6:	4603      	mov	r3, r0
 80071e8:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80071ea:	7bfb      	ldrb	r3, [r7, #15]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d11c      	bne.n	800722a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	69db      	ldr	r3, [r3, #28]
 80071f4:	4619      	mov	r1, r3
 80071f6:	68b8      	ldr	r0, [r7, #8]
 80071f8:	f7ff fa52 	bl	80066a0 <move_window>
 80071fc:	4603      	mov	r3, r0
 80071fe:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007200:	7bfb      	ldrb	r3, [r7, #15]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d111      	bne.n	800722a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6a1b      	ldr	r3, [r3, #32]
 800720a:	2220      	movs	r2, #32
 800720c:	2100      	movs	r1, #0
 800720e:	4618      	mov	r0, r3
 8007210:	f7ff f839 	bl	8006286 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6a18      	ldr	r0, [r3, #32]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	3324      	adds	r3, #36	@ 0x24
 800721c:	220b      	movs	r2, #11
 800721e:	4619      	mov	r1, r3
 8007220:	f7ff f810 	bl	8006244 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	2201      	movs	r2, #1
 8007228:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800722a:	7bfb      	ldrb	r3, [r7, #15]
}
 800722c:	4618      	mov	r0, r3
 800722e:	3710      	adds	r7, #16
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}

08007234 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b088      	sub	sp, #32
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	60fb      	str	r3, [r7, #12]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	3324      	adds	r3, #36	@ 0x24
 8007248:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800724a:	220b      	movs	r2, #11
 800724c:	2120      	movs	r1, #32
 800724e:	68b8      	ldr	r0, [r7, #8]
 8007250:	f7ff f819 	bl	8006286 <mem_set>
	si = i = 0; ni = 8;
 8007254:	2300      	movs	r3, #0
 8007256:	613b      	str	r3, [r7, #16]
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	61fb      	str	r3, [r7, #28]
 800725c:	2308      	movs	r3, #8
 800725e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8007260:	69fb      	ldr	r3, [r7, #28]
 8007262:	1c5a      	adds	r2, r3, #1
 8007264:	61fa      	str	r2, [r7, #28]
 8007266:	68fa      	ldr	r2, [r7, #12]
 8007268:	4413      	add	r3, r2
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800726e:	7efb      	ldrb	r3, [r7, #27]
 8007270:	2b20      	cmp	r3, #32
 8007272:	d94e      	bls.n	8007312 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007274:	7efb      	ldrb	r3, [r7, #27]
 8007276:	2b2f      	cmp	r3, #47	@ 0x2f
 8007278:	d006      	beq.n	8007288 <create_name+0x54>
 800727a:	7efb      	ldrb	r3, [r7, #27]
 800727c:	2b5c      	cmp	r3, #92	@ 0x5c
 800727e:	d110      	bne.n	80072a2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8007280:	e002      	b.n	8007288 <create_name+0x54>
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	3301      	adds	r3, #1
 8007286:	61fb      	str	r3, [r7, #28]
 8007288:	68fa      	ldr	r2, [r7, #12]
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	4413      	add	r3, r2
 800728e:	781b      	ldrb	r3, [r3, #0]
 8007290:	2b2f      	cmp	r3, #47	@ 0x2f
 8007292:	d0f6      	beq.n	8007282 <create_name+0x4e>
 8007294:	68fa      	ldr	r2, [r7, #12]
 8007296:	69fb      	ldr	r3, [r7, #28]
 8007298:	4413      	add	r3, r2
 800729a:	781b      	ldrb	r3, [r3, #0]
 800729c:	2b5c      	cmp	r3, #92	@ 0x5c
 800729e:	d0f0      	beq.n	8007282 <create_name+0x4e>
			break;
 80072a0:	e038      	b.n	8007314 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80072a2:	7efb      	ldrb	r3, [r7, #27]
 80072a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80072a6:	d003      	beq.n	80072b0 <create_name+0x7c>
 80072a8:	693a      	ldr	r2, [r7, #16]
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	429a      	cmp	r2, r3
 80072ae:	d30c      	bcc.n	80072ca <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	2b0b      	cmp	r3, #11
 80072b4:	d002      	beq.n	80072bc <create_name+0x88>
 80072b6:	7efb      	ldrb	r3, [r7, #27]
 80072b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80072ba:	d001      	beq.n	80072c0 <create_name+0x8c>
 80072bc:	2306      	movs	r3, #6
 80072be:	e044      	b.n	800734a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80072c0:	2308      	movs	r3, #8
 80072c2:	613b      	str	r3, [r7, #16]
 80072c4:	230b      	movs	r3, #11
 80072c6:	617b      	str	r3, [r7, #20]
			continue;
 80072c8:	e022      	b.n	8007310 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80072ca:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	da04      	bge.n	80072dc <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80072d2:	7efb      	ldrb	r3, [r7, #27]
 80072d4:	3b80      	subs	r3, #128	@ 0x80
 80072d6:	4a1f      	ldr	r2, [pc, #124]	@ (8007354 <create_name+0x120>)
 80072d8:	5cd3      	ldrb	r3, [r2, r3]
 80072da:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80072dc:	7efb      	ldrb	r3, [r7, #27]
 80072de:	4619      	mov	r1, r3
 80072e0:	481d      	ldr	r0, [pc, #116]	@ (8007358 <create_name+0x124>)
 80072e2:	f7ff f812 	bl	800630a <chk_chr>
 80072e6:	4603      	mov	r3, r0
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d001      	beq.n	80072f0 <create_name+0xbc>
 80072ec:	2306      	movs	r3, #6
 80072ee:	e02c      	b.n	800734a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80072f0:	7efb      	ldrb	r3, [r7, #27]
 80072f2:	2b60      	cmp	r3, #96	@ 0x60
 80072f4:	d905      	bls.n	8007302 <create_name+0xce>
 80072f6:	7efb      	ldrb	r3, [r7, #27]
 80072f8:	2b7a      	cmp	r3, #122	@ 0x7a
 80072fa:	d802      	bhi.n	8007302 <create_name+0xce>
 80072fc:	7efb      	ldrb	r3, [r7, #27]
 80072fe:	3b20      	subs	r3, #32
 8007300:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	1c5a      	adds	r2, r3, #1
 8007306:	613a      	str	r2, [r7, #16]
 8007308:	68ba      	ldr	r2, [r7, #8]
 800730a:	4413      	add	r3, r2
 800730c:	7efa      	ldrb	r2, [r7, #27]
 800730e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8007310:	e7a6      	b.n	8007260 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007312:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8007314:	68fa      	ldr	r2, [r7, #12]
 8007316:	69fb      	ldr	r3, [r7, #28]
 8007318:	441a      	add	r2, r3
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d101      	bne.n	8007328 <create_name+0xf4>
 8007324:	2306      	movs	r3, #6
 8007326:	e010      	b.n	800734a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	781b      	ldrb	r3, [r3, #0]
 800732c:	2be5      	cmp	r3, #229	@ 0xe5
 800732e:	d102      	bne.n	8007336 <create_name+0x102>
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	2205      	movs	r2, #5
 8007334:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007336:	7efb      	ldrb	r3, [r7, #27]
 8007338:	2b20      	cmp	r3, #32
 800733a:	d801      	bhi.n	8007340 <create_name+0x10c>
 800733c:	2204      	movs	r2, #4
 800733e:	e000      	b.n	8007342 <create_name+0x10e>
 8007340:	2200      	movs	r2, #0
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	330b      	adds	r3, #11
 8007346:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8007348:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800734a:	4618      	mov	r0, r3
 800734c:	3720      	adds	r7, #32
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}
 8007352:	bf00      	nop
 8007354:	0800901c 	.word	0x0800901c
 8007358:	08008fac 	.word	0x08008fac

0800735c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b086      	sub	sp, #24
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007370:	e002      	b.n	8007378 <follow_path+0x1c>
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	3301      	adds	r3, #1
 8007376:	603b      	str	r3, [r7, #0]
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	2b2f      	cmp	r3, #47	@ 0x2f
 800737e:	d0f8      	beq.n	8007372 <follow_path+0x16>
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	781b      	ldrb	r3, [r3, #0]
 8007384:	2b5c      	cmp	r3, #92	@ 0x5c
 8007386:	d0f4      	beq.n	8007372 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	2200      	movs	r2, #0
 800738c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	781b      	ldrb	r3, [r3, #0]
 8007392:	2b1f      	cmp	r3, #31
 8007394:	d80a      	bhi.n	80073ac <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2280      	movs	r2, #128	@ 0x80
 800739a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800739e:	2100      	movs	r1, #0
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f7ff fcfa 	bl	8006d9a <dir_sdi>
 80073a6:	4603      	mov	r3, r0
 80073a8:	75fb      	strb	r3, [r7, #23]
 80073aa:	e043      	b.n	8007434 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80073ac:	463b      	mov	r3, r7
 80073ae:	4619      	mov	r1, r3
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f7ff ff3f 	bl	8007234 <create_name>
 80073b6:	4603      	mov	r3, r0
 80073b8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80073ba:	7dfb      	ldrb	r3, [r7, #23]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d134      	bne.n	800742a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f7ff feb0 	bl	8007126 <dir_find>
 80073c6:	4603      	mov	r3, r0
 80073c8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80073d0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80073d2:	7dfb      	ldrb	r3, [r7, #23]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d00a      	beq.n	80073ee <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80073d8:	7dfb      	ldrb	r3, [r7, #23]
 80073da:	2b04      	cmp	r3, #4
 80073dc:	d127      	bne.n	800742e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80073de:	7afb      	ldrb	r3, [r7, #11]
 80073e0:	f003 0304 	and.w	r3, r3, #4
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d122      	bne.n	800742e <follow_path+0xd2>
 80073e8:	2305      	movs	r3, #5
 80073ea:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80073ec:	e01f      	b.n	800742e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80073ee:	7afb      	ldrb	r3, [r7, #11]
 80073f0:	f003 0304 	and.w	r3, r3, #4
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d11c      	bne.n	8007432 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	799b      	ldrb	r3, [r3, #6]
 80073fc:	f003 0310 	and.w	r3, r3, #16
 8007400:	2b00      	cmp	r3, #0
 8007402:	d102      	bne.n	800740a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8007404:	2305      	movs	r3, #5
 8007406:	75fb      	strb	r3, [r7, #23]
 8007408:	e014      	b.n	8007434 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	695b      	ldr	r3, [r3, #20]
 8007414:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007418:	4413      	add	r3, r2
 800741a:	4619      	mov	r1, r3
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	f7ff fe43 	bl	80070a8 <ld_clust>
 8007422:	4602      	mov	r2, r0
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007428:	e7c0      	b.n	80073ac <follow_path+0x50>
			if (res != FR_OK) break;
 800742a:	bf00      	nop
 800742c:	e002      	b.n	8007434 <follow_path+0xd8>
				break;
 800742e:	bf00      	nop
 8007430:	e000      	b.n	8007434 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007432:	bf00      	nop
			}
		}
	}

	return res;
 8007434:	7dfb      	ldrb	r3, [r7, #23]
}
 8007436:	4618      	mov	r0, r3
 8007438:	3718      	adds	r7, #24
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}

0800743e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800743e:	b480      	push	{r7}
 8007440:	b087      	sub	sp, #28
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007446:	f04f 33ff 	mov.w	r3, #4294967295
 800744a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d031      	beq.n	80074b8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	617b      	str	r3, [r7, #20]
 800745a:	e002      	b.n	8007462 <get_ldnumber+0x24>
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	3301      	adds	r3, #1
 8007460:	617b      	str	r3, [r7, #20]
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	781b      	ldrb	r3, [r3, #0]
 8007466:	2b20      	cmp	r3, #32
 8007468:	d903      	bls.n	8007472 <get_ldnumber+0x34>
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	781b      	ldrb	r3, [r3, #0]
 800746e:	2b3a      	cmp	r3, #58	@ 0x3a
 8007470:	d1f4      	bne.n	800745c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	2b3a      	cmp	r3, #58	@ 0x3a
 8007478:	d11c      	bne.n	80074b4 <get_ldnumber+0x76>
			tp = *path;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	1c5a      	adds	r2, r3, #1
 8007484:	60fa      	str	r2, [r7, #12]
 8007486:	781b      	ldrb	r3, [r3, #0]
 8007488:	3b30      	subs	r3, #48	@ 0x30
 800748a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	2b09      	cmp	r3, #9
 8007490:	d80e      	bhi.n	80074b0 <get_ldnumber+0x72>
 8007492:	68fa      	ldr	r2, [r7, #12]
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	429a      	cmp	r2, r3
 8007498:	d10a      	bne.n	80074b0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d107      	bne.n	80074b0 <get_ldnumber+0x72>
					vol = (int)i;
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	3301      	adds	r3, #1
 80074a8:	617b      	str	r3, [r7, #20]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	697a      	ldr	r2, [r7, #20]
 80074ae:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	e002      	b.n	80074ba <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80074b4:	2300      	movs	r3, #0
 80074b6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80074b8:	693b      	ldr	r3, [r7, #16]
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	371c      	adds	r7, #28
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr
	...

080074c8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b082      	sub	sp, #8
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	70da      	strb	r2, [r3, #3]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f04f 32ff 	mov.w	r2, #4294967295
 80074de:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80074e0:	6839      	ldr	r1, [r7, #0]
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f7ff f8dc 	bl	80066a0 <move_window>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d001      	beq.n	80074f2 <check_fs+0x2a>
 80074ee:	2304      	movs	r3, #4
 80074f0:	e038      	b.n	8007564 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	3330      	adds	r3, #48	@ 0x30
 80074f6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80074fa:	4618      	mov	r0, r3
 80074fc:	f7fe fe20 	bl	8006140 <ld_word>
 8007500:	4603      	mov	r3, r0
 8007502:	461a      	mov	r2, r3
 8007504:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8007508:	429a      	cmp	r2, r3
 800750a:	d001      	beq.n	8007510 <check_fs+0x48>
 800750c:	2303      	movs	r3, #3
 800750e:	e029      	b.n	8007564 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007516:	2be9      	cmp	r3, #233	@ 0xe9
 8007518:	d009      	beq.n	800752e <check_fs+0x66>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007520:	2beb      	cmp	r3, #235	@ 0xeb
 8007522:	d11e      	bne.n	8007562 <check_fs+0x9a>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800752a:	2b90      	cmp	r3, #144	@ 0x90
 800752c:	d119      	bne.n	8007562 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	3330      	adds	r3, #48	@ 0x30
 8007532:	3336      	adds	r3, #54	@ 0x36
 8007534:	4618      	mov	r0, r3
 8007536:	f7fe fe1b 	bl	8006170 <ld_dword>
 800753a:	4603      	mov	r3, r0
 800753c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007540:	4a0a      	ldr	r2, [pc, #40]	@ (800756c <check_fs+0xa4>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d101      	bne.n	800754a <check_fs+0x82>
 8007546:	2300      	movs	r3, #0
 8007548:	e00c      	b.n	8007564 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	3330      	adds	r3, #48	@ 0x30
 800754e:	3352      	adds	r3, #82	@ 0x52
 8007550:	4618      	mov	r0, r3
 8007552:	f7fe fe0d 	bl	8006170 <ld_dword>
 8007556:	4603      	mov	r3, r0
 8007558:	4a05      	ldr	r2, [pc, #20]	@ (8007570 <check_fs+0xa8>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d101      	bne.n	8007562 <check_fs+0x9a>
 800755e:	2300      	movs	r3, #0
 8007560:	e000      	b.n	8007564 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007562:	2302      	movs	r3, #2
}
 8007564:	4618      	mov	r0, r3
 8007566:	3708      	adds	r7, #8
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}
 800756c:	00544146 	.word	0x00544146
 8007570:	33544146 	.word	0x33544146

08007574 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b096      	sub	sp, #88	@ 0x58
 8007578:	af00      	add	r7, sp, #0
 800757a:	60f8      	str	r0, [r7, #12]
 800757c:	60b9      	str	r1, [r7, #8]
 800757e:	4613      	mov	r3, r2
 8007580:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	2200      	movs	r2, #0
 8007586:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007588:	68f8      	ldr	r0, [r7, #12]
 800758a:	f7ff ff58 	bl	800743e <get_ldnumber>
 800758e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007590:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007592:	2b00      	cmp	r3, #0
 8007594:	da01      	bge.n	800759a <find_volume+0x26>
 8007596:	230b      	movs	r3, #11
 8007598:	e22d      	b.n	80079f6 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800759a:	4aa1      	ldr	r2, [pc, #644]	@ (8007820 <find_volume+0x2ac>)
 800759c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800759e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075a2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80075a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d101      	bne.n	80075ae <find_volume+0x3a>
 80075aa:	230c      	movs	r3, #12
 80075ac:	e223      	b.n	80079f6 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075b2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80075b4:	79fb      	ldrb	r3, [r7, #7]
 80075b6:	f023 0301 	bic.w	r3, r3, #1
 80075ba:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80075bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075be:	781b      	ldrb	r3, [r3, #0]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d01a      	beq.n	80075fa <find_volume+0x86>
		stat = disk_status(fs->drv);
 80075c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075c6:	785b      	ldrb	r3, [r3, #1]
 80075c8:	4618      	mov	r0, r3
 80075ca:	f7fe fd19 	bl	8006000 <disk_status>
 80075ce:	4603      	mov	r3, r0
 80075d0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80075d4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80075d8:	f003 0301 	and.w	r3, r3, #1
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d10c      	bne.n	80075fa <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80075e0:	79fb      	ldrb	r3, [r7, #7]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d007      	beq.n	80075f6 <find_volume+0x82>
 80075e6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80075ea:	f003 0304 	and.w	r3, r3, #4
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d001      	beq.n	80075f6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80075f2:	230a      	movs	r3, #10
 80075f4:	e1ff      	b.n	80079f6 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 80075f6:	2300      	movs	r3, #0
 80075f8:	e1fd      	b.n	80079f6 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80075fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075fc:	2200      	movs	r2, #0
 80075fe:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007602:	b2da      	uxtb	r2, r3
 8007604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007606:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800760a:	785b      	ldrb	r3, [r3, #1]
 800760c:	4618      	mov	r0, r3
 800760e:	f7fe fd11 	bl	8006034 <disk_initialize>
 8007612:	4603      	mov	r3, r0
 8007614:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007618:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800761c:	f003 0301 	and.w	r3, r3, #1
 8007620:	2b00      	cmp	r3, #0
 8007622:	d001      	beq.n	8007628 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007624:	2303      	movs	r3, #3
 8007626:	e1e6      	b.n	80079f6 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007628:	79fb      	ldrb	r3, [r7, #7]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d007      	beq.n	800763e <find_volume+0xca>
 800762e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007632:	f003 0304 	and.w	r3, r3, #4
 8007636:	2b00      	cmp	r3, #0
 8007638:	d001      	beq.n	800763e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800763a:	230a      	movs	r3, #10
 800763c:	e1db      	b.n	80079f6 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800763e:	2300      	movs	r3, #0
 8007640:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007642:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007644:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007646:	f7ff ff3f 	bl	80074c8 <check_fs>
 800764a:	4603      	mov	r3, r0
 800764c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007650:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007654:	2b02      	cmp	r3, #2
 8007656:	d149      	bne.n	80076ec <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007658:	2300      	movs	r3, #0
 800765a:	643b      	str	r3, [r7, #64]	@ 0x40
 800765c:	e01e      	b.n	800769c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800765e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007660:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007664:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007666:	011b      	lsls	r3, r3, #4
 8007668:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800766c:	4413      	add	r3, r2
 800766e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007672:	3304      	adds	r3, #4
 8007674:	781b      	ldrb	r3, [r3, #0]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d006      	beq.n	8007688 <find_volume+0x114>
 800767a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800767c:	3308      	adds	r3, #8
 800767e:	4618      	mov	r0, r3
 8007680:	f7fe fd76 	bl	8006170 <ld_dword>
 8007684:	4602      	mov	r2, r0
 8007686:	e000      	b.n	800768a <find_volume+0x116>
 8007688:	2200      	movs	r2, #0
 800768a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800768c:	009b      	lsls	r3, r3, #2
 800768e:	3358      	adds	r3, #88	@ 0x58
 8007690:	443b      	add	r3, r7
 8007692:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007696:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007698:	3301      	adds	r3, #1
 800769a:	643b      	str	r3, [r7, #64]	@ 0x40
 800769c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800769e:	2b03      	cmp	r3, #3
 80076a0:	d9dd      	bls.n	800765e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80076a2:	2300      	movs	r3, #0
 80076a4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80076a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d002      	beq.n	80076b2 <find_volume+0x13e>
 80076ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076ae:	3b01      	subs	r3, #1
 80076b0:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80076b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076b4:	009b      	lsls	r3, r3, #2
 80076b6:	3358      	adds	r3, #88	@ 0x58
 80076b8:	443b      	add	r3, r7
 80076ba:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80076be:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80076c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d005      	beq.n	80076d2 <find_volume+0x15e>
 80076c6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80076c8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80076ca:	f7ff fefd 	bl	80074c8 <check_fs>
 80076ce:	4603      	mov	r3, r0
 80076d0:	e000      	b.n	80076d4 <find_volume+0x160>
 80076d2:	2303      	movs	r3, #3
 80076d4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80076d8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d905      	bls.n	80076ec <find_volume+0x178>
 80076e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076e2:	3301      	adds	r3, #1
 80076e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80076e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076e8:	2b03      	cmp	r3, #3
 80076ea:	d9e2      	bls.n	80076b2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80076ec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80076f0:	2b04      	cmp	r3, #4
 80076f2:	d101      	bne.n	80076f8 <find_volume+0x184>
 80076f4:	2301      	movs	r3, #1
 80076f6:	e17e      	b.n	80079f6 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80076f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d901      	bls.n	8007704 <find_volume+0x190>
 8007700:	230d      	movs	r3, #13
 8007702:	e178      	b.n	80079f6 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007706:	3330      	adds	r3, #48	@ 0x30
 8007708:	330b      	adds	r3, #11
 800770a:	4618      	mov	r0, r3
 800770c:	f7fe fd18 	bl	8006140 <ld_word>
 8007710:	4603      	mov	r3, r0
 8007712:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007716:	d001      	beq.n	800771c <find_volume+0x1a8>
 8007718:	230d      	movs	r3, #13
 800771a:	e16c      	b.n	80079f6 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800771c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800771e:	3330      	adds	r3, #48	@ 0x30
 8007720:	3316      	adds	r3, #22
 8007722:	4618      	mov	r0, r3
 8007724:	f7fe fd0c 	bl	8006140 <ld_word>
 8007728:	4603      	mov	r3, r0
 800772a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800772c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800772e:	2b00      	cmp	r3, #0
 8007730:	d106      	bne.n	8007740 <find_volume+0x1cc>
 8007732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007734:	3330      	adds	r3, #48	@ 0x30
 8007736:	3324      	adds	r3, #36	@ 0x24
 8007738:	4618      	mov	r0, r3
 800773a:	f7fe fd19 	bl	8006170 <ld_dword>
 800773e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8007740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007742:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007744:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8007746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007748:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800774c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800774e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007752:	789b      	ldrb	r3, [r3, #2]
 8007754:	2b01      	cmp	r3, #1
 8007756:	d005      	beq.n	8007764 <find_volume+0x1f0>
 8007758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800775a:	789b      	ldrb	r3, [r3, #2]
 800775c:	2b02      	cmp	r3, #2
 800775e:	d001      	beq.n	8007764 <find_volume+0x1f0>
 8007760:	230d      	movs	r3, #13
 8007762:	e148      	b.n	80079f6 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007766:	789b      	ldrb	r3, [r3, #2]
 8007768:	461a      	mov	r2, r3
 800776a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800776c:	fb02 f303 	mul.w	r3, r2, r3
 8007770:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8007772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007774:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007778:	461a      	mov	r2, r3
 800777a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800777c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800777e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007780:	895b      	ldrh	r3, [r3, #10]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d008      	beq.n	8007798 <find_volume+0x224>
 8007786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007788:	895b      	ldrh	r3, [r3, #10]
 800778a:	461a      	mov	r2, r3
 800778c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800778e:	895b      	ldrh	r3, [r3, #10]
 8007790:	3b01      	subs	r3, #1
 8007792:	4013      	ands	r3, r2
 8007794:	2b00      	cmp	r3, #0
 8007796:	d001      	beq.n	800779c <find_volume+0x228>
 8007798:	230d      	movs	r3, #13
 800779a:	e12c      	b.n	80079f6 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800779c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800779e:	3330      	adds	r3, #48	@ 0x30
 80077a0:	3311      	adds	r3, #17
 80077a2:	4618      	mov	r0, r3
 80077a4:	f7fe fccc 	bl	8006140 <ld_word>
 80077a8:	4603      	mov	r3, r0
 80077aa:	461a      	mov	r2, r3
 80077ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077ae:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80077b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b2:	891b      	ldrh	r3, [r3, #8]
 80077b4:	f003 030f 	and.w	r3, r3, #15
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d001      	beq.n	80077c2 <find_volume+0x24e>
 80077be:	230d      	movs	r3, #13
 80077c0:	e119      	b.n	80079f6 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80077c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077c4:	3330      	adds	r3, #48	@ 0x30
 80077c6:	3313      	adds	r3, #19
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7fe fcb9 	bl	8006140 <ld_word>
 80077ce:	4603      	mov	r3, r0
 80077d0:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80077d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d106      	bne.n	80077e6 <find_volume+0x272>
 80077d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077da:	3330      	adds	r3, #48	@ 0x30
 80077dc:	3320      	adds	r3, #32
 80077de:	4618      	mov	r0, r3
 80077e0:	f7fe fcc6 	bl	8006170 <ld_dword>
 80077e4:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80077e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077e8:	3330      	adds	r3, #48	@ 0x30
 80077ea:	330e      	adds	r3, #14
 80077ec:	4618      	mov	r0, r3
 80077ee:	f7fe fca7 	bl	8006140 <ld_word>
 80077f2:	4603      	mov	r3, r0
 80077f4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80077f6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d101      	bne.n	8007800 <find_volume+0x28c>
 80077fc:	230d      	movs	r3, #13
 80077fe:	e0fa      	b.n	80079f6 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007800:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007802:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007804:	4413      	add	r3, r2
 8007806:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007808:	8912      	ldrh	r2, [r2, #8]
 800780a:	0912      	lsrs	r2, r2, #4
 800780c:	b292      	uxth	r2, r2
 800780e:	4413      	add	r3, r2
 8007810:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007812:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007816:	429a      	cmp	r2, r3
 8007818:	d204      	bcs.n	8007824 <find_volume+0x2b0>
 800781a:	230d      	movs	r3, #13
 800781c:	e0eb      	b.n	80079f6 <find_volume+0x482>
 800781e:	bf00      	nop
 8007820:	20000254 	.word	0x20000254
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007824:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007828:	1ad3      	subs	r3, r2, r3
 800782a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800782c:	8952      	ldrh	r2, [r2, #10]
 800782e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007832:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007836:	2b00      	cmp	r3, #0
 8007838:	d101      	bne.n	800783e <find_volume+0x2ca>
 800783a:	230d      	movs	r3, #13
 800783c:	e0db      	b.n	80079f6 <find_volume+0x482>
		fmt = FS_FAT32;
 800783e:	2303      	movs	r3, #3
 8007840:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007846:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800784a:	4293      	cmp	r3, r2
 800784c:	d802      	bhi.n	8007854 <find_volume+0x2e0>
 800784e:	2302      	movs	r3, #2
 8007850:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007856:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800785a:	4293      	cmp	r3, r2
 800785c:	d802      	bhi.n	8007864 <find_volume+0x2f0>
 800785e:	2301      	movs	r3, #1
 8007860:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007866:	1c9a      	adds	r2, r3, #2
 8007868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800786a:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800786c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800786e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007870:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007872:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007874:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007876:	441a      	add	r2, r3
 8007878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800787a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800787c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800787e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007880:	441a      	add	r2, r3
 8007882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007884:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8007886:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800788a:	2b03      	cmp	r3, #3
 800788c:	d11e      	bne.n	80078cc <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800788e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007890:	3330      	adds	r3, #48	@ 0x30
 8007892:	332a      	adds	r3, #42	@ 0x2a
 8007894:	4618      	mov	r0, r3
 8007896:	f7fe fc53 	bl	8006140 <ld_word>
 800789a:	4603      	mov	r3, r0
 800789c:	2b00      	cmp	r3, #0
 800789e:	d001      	beq.n	80078a4 <find_volume+0x330>
 80078a0:	230d      	movs	r3, #13
 80078a2:	e0a8      	b.n	80079f6 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80078a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078a6:	891b      	ldrh	r3, [r3, #8]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d001      	beq.n	80078b0 <find_volume+0x33c>
 80078ac:	230d      	movs	r3, #13
 80078ae:	e0a2      	b.n	80079f6 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80078b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078b2:	3330      	adds	r3, #48	@ 0x30
 80078b4:	332c      	adds	r3, #44	@ 0x2c
 80078b6:	4618      	mov	r0, r3
 80078b8:	f7fe fc5a 	bl	8006170 <ld_dword>
 80078bc:	4602      	mov	r2, r0
 80078be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078c0:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80078c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078c4:	695b      	ldr	r3, [r3, #20]
 80078c6:	009b      	lsls	r3, r3, #2
 80078c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80078ca:	e01f      	b.n	800790c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80078cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ce:	891b      	ldrh	r3, [r3, #8]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d101      	bne.n	80078d8 <find_volume+0x364>
 80078d4:	230d      	movs	r3, #13
 80078d6:	e08e      	b.n	80079f6 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80078d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078da:	6a1a      	ldr	r2, [r3, #32]
 80078dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078de:	441a      	add	r2, r3
 80078e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078e2:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80078e4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80078e8:	2b02      	cmp	r3, #2
 80078ea:	d103      	bne.n	80078f4 <find_volume+0x380>
 80078ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ee:	695b      	ldr	r3, [r3, #20]
 80078f0:	005b      	lsls	r3, r3, #1
 80078f2:	e00a      	b.n	800790a <find_volume+0x396>
 80078f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078f6:	695a      	ldr	r2, [r3, #20]
 80078f8:	4613      	mov	r3, r2
 80078fa:	005b      	lsls	r3, r3, #1
 80078fc:	4413      	add	r3, r2
 80078fe:	085a      	lsrs	r2, r3, #1
 8007900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007902:	695b      	ldr	r3, [r3, #20]
 8007904:	f003 0301 	and.w	r3, r3, #1
 8007908:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800790a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800790c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800790e:	699a      	ldr	r2, [r3, #24]
 8007910:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007912:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8007916:	0a5b      	lsrs	r3, r3, #9
 8007918:	429a      	cmp	r2, r3
 800791a:	d201      	bcs.n	8007920 <find_volume+0x3ac>
 800791c:	230d      	movs	r3, #13
 800791e:	e06a      	b.n	80079f6 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007922:	f04f 32ff 	mov.w	r2, #4294967295
 8007926:	611a      	str	r2, [r3, #16]
 8007928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800792a:	691a      	ldr	r2, [r3, #16]
 800792c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800792e:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8007930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007932:	2280      	movs	r2, #128	@ 0x80
 8007934:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007936:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800793a:	2b03      	cmp	r3, #3
 800793c:	d149      	bne.n	80079d2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800793e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007940:	3330      	adds	r3, #48	@ 0x30
 8007942:	3330      	adds	r3, #48	@ 0x30
 8007944:	4618      	mov	r0, r3
 8007946:	f7fe fbfb 	bl	8006140 <ld_word>
 800794a:	4603      	mov	r3, r0
 800794c:	2b01      	cmp	r3, #1
 800794e:	d140      	bne.n	80079d2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007950:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007952:	3301      	adds	r3, #1
 8007954:	4619      	mov	r1, r3
 8007956:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007958:	f7fe fea2 	bl	80066a0 <move_window>
 800795c:	4603      	mov	r3, r0
 800795e:	2b00      	cmp	r3, #0
 8007960:	d137      	bne.n	80079d2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8007962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007964:	2200      	movs	r2, #0
 8007966:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800796a:	3330      	adds	r3, #48	@ 0x30
 800796c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007970:	4618      	mov	r0, r3
 8007972:	f7fe fbe5 	bl	8006140 <ld_word>
 8007976:	4603      	mov	r3, r0
 8007978:	461a      	mov	r2, r3
 800797a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800797e:	429a      	cmp	r2, r3
 8007980:	d127      	bne.n	80079d2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007984:	3330      	adds	r3, #48	@ 0x30
 8007986:	4618      	mov	r0, r3
 8007988:	f7fe fbf2 	bl	8006170 <ld_dword>
 800798c:	4603      	mov	r3, r0
 800798e:	4a1c      	ldr	r2, [pc, #112]	@ (8007a00 <find_volume+0x48c>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d11e      	bne.n	80079d2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007996:	3330      	adds	r3, #48	@ 0x30
 8007998:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800799c:	4618      	mov	r0, r3
 800799e:	f7fe fbe7 	bl	8006170 <ld_dword>
 80079a2:	4603      	mov	r3, r0
 80079a4:	4a17      	ldr	r2, [pc, #92]	@ (8007a04 <find_volume+0x490>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d113      	bne.n	80079d2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80079aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ac:	3330      	adds	r3, #48	@ 0x30
 80079ae:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80079b2:	4618      	mov	r0, r3
 80079b4:	f7fe fbdc 	bl	8006170 <ld_dword>
 80079b8:	4602      	mov	r2, r0
 80079ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079bc:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80079be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079c0:	3330      	adds	r3, #48	@ 0x30
 80079c2:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80079c6:	4618      	mov	r0, r3
 80079c8:	f7fe fbd2 	bl	8006170 <ld_dword>
 80079cc:	4602      	mov	r2, r0
 80079ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079d0:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80079d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079d4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80079d8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80079da:	4b0b      	ldr	r3, [pc, #44]	@ (8007a08 <find_volume+0x494>)
 80079dc:	881b      	ldrh	r3, [r3, #0]
 80079de:	3301      	adds	r3, #1
 80079e0:	b29a      	uxth	r2, r3
 80079e2:	4b09      	ldr	r3, [pc, #36]	@ (8007a08 <find_volume+0x494>)
 80079e4:	801a      	strh	r2, [r3, #0]
 80079e6:	4b08      	ldr	r3, [pc, #32]	@ (8007a08 <find_volume+0x494>)
 80079e8:	881a      	ldrh	r2, [r3, #0]
 80079ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ec:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80079ee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80079f0:	f7fe fdee 	bl	80065d0 <clear_lock>
#endif
	return FR_OK;
 80079f4:	2300      	movs	r3, #0
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3758      	adds	r7, #88	@ 0x58
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}
 80079fe:	bf00      	nop
 8007a00:	41615252 	.word	0x41615252
 8007a04:	61417272 	.word	0x61417272
 8007a08:	20000258 	.word	0x20000258

08007a0c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b084      	sub	sp, #16
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8007a16:	2309      	movs	r3, #9
 8007a18:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d01c      	beq.n	8007a5a <validate+0x4e>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d018      	beq.n	8007a5a <validate+0x4e>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	781b      	ldrb	r3, [r3, #0]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d013      	beq.n	8007a5a <validate+0x4e>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	889a      	ldrh	r2, [r3, #4]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	88db      	ldrh	r3, [r3, #6]
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d10c      	bne.n	8007a5a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	785b      	ldrb	r3, [r3, #1]
 8007a46:	4618      	mov	r0, r3
 8007a48:	f7fe fada 	bl	8006000 <disk_status>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	f003 0301 	and.w	r3, r3, #1
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d101      	bne.n	8007a5a <validate+0x4e>
			res = FR_OK;
 8007a56:	2300      	movs	r3, #0
 8007a58:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007a5a:	7bfb      	ldrb	r3, [r7, #15]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d102      	bne.n	8007a66 <validate+0x5a>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	e000      	b.n	8007a68 <validate+0x5c>
 8007a66:	2300      	movs	r3, #0
 8007a68:	683a      	ldr	r2, [r7, #0]
 8007a6a:	6013      	str	r3, [r2, #0]
	return res;
 8007a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3710      	adds	r7, #16
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}
	...

08007a78 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b088      	sub	sp, #32
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	60f8      	str	r0, [r7, #12]
 8007a80:	60b9      	str	r1, [r7, #8]
 8007a82:	4613      	mov	r3, r2
 8007a84:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8007a8a:	f107 0310 	add.w	r3, r7, #16
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f7ff fcd5 	bl	800743e <get_ldnumber>
 8007a94:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007a96:	69fb      	ldr	r3, [r7, #28]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	da01      	bge.n	8007aa0 <f_mount+0x28>
 8007a9c:	230b      	movs	r3, #11
 8007a9e:	e02b      	b.n	8007af8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007aa0:	4a17      	ldr	r2, [pc, #92]	@ (8007b00 <f_mount+0x88>)
 8007aa2:	69fb      	ldr	r3, [r7, #28]
 8007aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007aa8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007aaa:	69bb      	ldr	r3, [r7, #24]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d005      	beq.n	8007abc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007ab0:	69b8      	ldr	r0, [r7, #24]
 8007ab2:	f7fe fd8d 	bl	80065d0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007ab6:	69bb      	ldr	r3, [r7, #24]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d002      	beq.n	8007ac8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007ac8:	68fa      	ldr	r2, [r7, #12]
 8007aca:	490d      	ldr	r1, [pc, #52]	@ (8007b00 <f_mount+0x88>)
 8007acc:	69fb      	ldr	r3, [r7, #28]
 8007ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d002      	beq.n	8007ade <f_mount+0x66>
 8007ad8:	79fb      	ldrb	r3, [r7, #7]
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	d001      	beq.n	8007ae2 <f_mount+0x6a>
 8007ade:	2300      	movs	r3, #0
 8007ae0:	e00a      	b.n	8007af8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007ae2:	f107 010c 	add.w	r1, r7, #12
 8007ae6:	f107 0308 	add.w	r3, r7, #8
 8007aea:	2200      	movs	r2, #0
 8007aec:	4618      	mov	r0, r3
 8007aee:	f7ff fd41 	bl	8007574 <find_volume>
 8007af2:	4603      	mov	r3, r0
 8007af4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007af6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3720      	adds	r7, #32
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}
 8007b00:	20000254 	.word	0x20000254

08007b04 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b098      	sub	sp, #96	@ 0x60
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	60f8      	str	r0, [r7, #12]
 8007b0c:	60b9      	str	r1, [r7, #8]
 8007b0e:	4613      	mov	r3, r2
 8007b10:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d101      	bne.n	8007b1c <f_open+0x18>
 8007b18:	2309      	movs	r3, #9
 8007b1a:	e1a9      	b.n	8007e70 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007b1c:	79fb      	ldrb	r3, [r7, #7]
 8007b1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b22:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8007b24:	79fa      	ldrb	r2, [r7, #7]
 8007b26:	f107 0110 	add.w	r1, r7, #16
 8007b2a:	f107 0308 	add.w	r3, r7, #8
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f7ff fd20 	bl	8007574 <find_volume>
 8007b34:	4603      	mov	r3, r0
 8007b36:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8007b3a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	f040 818d 	bne.w	8007e5e <f_open+0x35a>
		dj.obj.fs = fs;
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8007b48:	68ba      	ldr	r2, [r7, #8]
 8007b4a:	f107 0314 	add.w	r3, r7, #20
 8007b4e:	4611      	mov	r1, r2
 8007b50:	4618      	mov	r0, r3
 8007b52:	f7ff fc03 	bl	800735c <follow_path>
 8007b56:	4603      	mov	r3, r0
 8007b58:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007b5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d118      	bne.n	8007b96 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007b64:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007b68:	b25b      	sxtb	r3, r3
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	da03      	bge.n	8007b76 <f_open+0x72>
				res = FR_INVALID_NAME;
 8007b6e:	2306      	movs	r3, #6
 8007b70:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007b74:	e00f      	b.n	8007b96 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007b76:	79fb      	ldrb	r3, [r7, #7]
 8007b78:	2b01      	cmp	r3, #1
 8007b7a:	bf8c      	ite	hi
 8007b7c:	2301      	movhi	r3, #1
 8007b7e:	2300      	movls	r3, #0
 8007b80:	b2db      	uxtb	r3, r3
 8007b82:	461a      	mov	r2, r3
 8007b84:	f107 0314 	add.w	r3, r7, #20
 8007b88:	4611      	mov	r1, r2
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f7fe fbd8 	bl	8006340 <chk_lock>
 8007b90:	4603      	mov	r3, r0
 8007b92:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007b96:	79fb      	ldrb	r3, [r7, #7]
 8007b98:	f003 031c 	and.w	r3, r3, #28
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d07f      	beq.n	8007ca0 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8007ba0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d017      	beq.n	8007bd8 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007ba8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007bac:	2b04      	cmp	r3, #4
 8007bae:	d10e      	bne.n	8007bce <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007bb0:	f7fe fc22 	bl	80063f8 <enq_lock>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d006      	beq.n	8007bc8 <f_open+0xc4>
 8007bba:	f107 0314 	add.w	r3, r7, #20
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	f7ff fb06 	bl	80071d0 <dir_register>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	e000      	b.n	8007bca <f_open+0xc6>
 8007bc8:	2312      	movs	r3, #18
 8007bca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007bce:	79fb      	ldrb	r3, [r7, #7]
 8007bd0:	f043 0308 	orr.w	r3, r3, #8
 8007bd4:	71fb      	strb	r3, [r7, #7]
 8007bd6:	e010      	b.n	8007bfa <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007bd8:	7ebb      	ldrb	r3, [r7, #26]
 8007bda:	f003 0311 	and.w	r3, r3, #17
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d003      	beq.n	8007bea <f_open+0xe6>
					res = FR_DENIED;
 8007be2:	2307      	movs	r3, #7
 8007be4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007be8:	e007      	b.n	8007bfa <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007bea:	79fb      	ldrb	r3, [r7, #7]
 8007bec:	f003 0304 	and.w	r3, r3, #4
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d002      	beq.n	8007bfa <f_open+0xf6>
 8007bf4:	2308      	movs	r3, #8
 8007bf6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007bfa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d168      	bne.n	8007cd4 <f_open+0x1d0>
 8007c02:	79fb      	ldrb	r3, [r7, #7]
 8007c04:	f003 0308 	and.w	r3, r3, #8
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d063      	beq.n	8007cd4 <f_open+0x1d0>
				dw = GET_FATTIME();
 8007c0c:	f7fe f88c 	bl	8005d28 <get_fattime>
 8007c10:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8007c12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c14:	330e      	adds	r3, #14
 8007c16:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007c18:	4618      	mov	r0, r3
 8007c1a:	f7fe fae7 	bl	80061ec <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007c1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c20:	3316      	adds	r3, #22
 8007c22:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007c24:	4618      	mov	r0, r3
 8007c26:	f7fe fae1 	bl	80061ec <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007c2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c2c:	330b      	adds	r3, #11
 8007c2e:	2220      	movs	r2, #32
 8007c30:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c36:	4611      	mov	r1, r2
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f7ff fa35 	bl	80070a8 <ld_clust>
 8007c3e:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007c44:	2200      	movs	r2, #0
 8007c46:	4618      	mov	r0, r3
 8007c48:	f7ff fa4d 	bl	80070e6 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007c4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c4e:	331c      	adds	r3, #28
 8007c50:	2100      	movs	r1, #0
 8007c52:	4618      	mov	r0, r3
 8007c54:	f7fe faca 	bl	80061ec <st_dword>
					fs->wflag = 1;
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007c5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d037      	beq.n	8007cd4 <f_open+0x1d0>
						dw = fs->winsect;
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c68:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8007c6a:	f107 0314 	add.w	r3, r7, #20
 8007c6e:	2200      	movs	r2, #0
 8007c70:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8007c72:	4618      	mov	r0, r3
 8007c74:	f7fe ff60 	bl	8006b38 <remove_chain>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8007c7e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d126      	bne.n	8007cd4 <f_open+0x1d0>
							res = move_window(fs, dw);
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f7fe fd08 	bl	80066a0 <move_window>
 8007c90:	4603      	mov	r3, r0
 8007c92:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007c9a:	3a01      	subs	r2, #1
 8007c9c:	60da      	str	r2, [r3, #12]
 8007c9e:	e019      	b.n	8007cd4 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007ca0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d115      	bne.n	8007cd4 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007ca8:	7ebb      	ldrb	r3, [r7, #26]
 8007caa:	f003 0310 	and.w	r3, r3, #16
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d003      	beq.n	8007cba <f_open+0x1b6>
					res = FR_NO_FILE;
 8007cb2:	2304      	movs	r3, #4
 8007cb4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007cb8:	e00c      	b.n	8007cd4 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007cba:	79fb      	ldrb	r3, [r7, #7]
 8007cbc:	f003 0302 	and.w	r3, r3, #2
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d007      	beq.n	8007cd4 <f_open+0x1d0>
 8007cc4:	7ebb      	ldrb	r3, [r7, #26]
 8007cc6:	f003 0301 	and.w	r3, r3, #1
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d002      	beq.n	8007cd4 <f_open+0x1d0>
						res = FR_DENIED;
 8007cce:	2307      	movs	r3, #7
 8007cd0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8007cd4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d126      	bne.n	8007d2a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007cdc:	79fb      	ldrb	r3, [r7, #7]
 8007cde:	f003 0308 	and.w	r3, r3, #8
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d003      	beq.n	8007cee <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8007ce6:	79fb      	ldrb	r3, [r7, #7]
 8007ce8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cec:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8007cf6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007cfc:	79fb      	ldrb	r3, [r7, #7]
 8007cfe:	2b01      	cmp	r3, #1
 8007d00:	bf8c      	ite	hi
 8007d02:	2301      	movhi	r3, #1
 8007d04:	2300      	movls	r3, #0
 8007d06:	b2db      	uxtb	r3, r3
 8007d08:	461a      	mov	r2, r3
 8007d0a:	f107 0314 	add.w	r3, r7, #20
 8007d0e:	4611      	mov	r1, r2
 8007d10:	4618      	mov	r0, r3
 8007d12:	f7fe fb93 	bl	800643c <inc_lock>
 8007d16:	4602      	mov	r2, r0
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	691b      	ldr	r3, [r3, #16]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d102      	bne.n	8007d2a <f_open+0x226>
 8007d24:	2302      	movs	r3, #2
 8007d26:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007d2a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	f040 8095 	bne.w	8007e5e <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007d38:	4611      	mov	r1, r2
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	f7ff f9b4 	bl	80070a8 <ld_clust>
 8007d40:	4602      	mov	r2, r0
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d48:	331c      	adds	r3, #28
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f7fe fa10 	bl	8006170 <ld_dword>
 8007d50:	4602      	mov	r2, r0
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007d5c:	693a      	ldr	r2, [r7, #16]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	88da      	ldrh	r2, [r3, #6]
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	79fa      	ldrb	r2, [r7, #7]
 8007d6e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2200      	movs	r2, #0
 8007d74:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	3330      	adds	r3, #48	@ 0x30
 8007d86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d8a:	2100      	movs	r1, #0
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f7fe fa7a 	bl	8006286 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007d92:	79fb      	ldrb	r3, [r7, #7]
 8007d94:	f003 0320 	and.w	r3, r3, #32
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d060      	beq.n	8007e5e <f_open+0x35a>
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	68db      	ldr	r3, [r3, #12]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d05c      	beq.n	8007e5e <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	68da      	ldr	r2, [r3, #12]
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	895b      	ldrh	r3, [r3, #10]
 8007db0:	025b      	lsls	r3, r3, #9
 8007db2:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	68db      	ldr	r3, [r3, #12]
 8007dbe:	657b      	str	r3, [r7, #84]	@ 0x54
 8007dc0:	e016      	b.n	8007df0 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	f7fe fd25 	bl	8006816 <get_fat>
 8007dcc:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8007dce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007dd0:	2b01      	cmp	r3, #1
 8007dd2:	d802      	bhi.n	8007dda <f_open+0x2d6>
 8007dd4:	2302      	movs	r3, #2
 8007dd6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007dda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de0:	d102      	bne.n	8007de8 <f_open+0x2e4>
 8007de2:	2301      	movs	r3, #1
 8007de4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007de8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007dea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dec:	1ad3      	subs	r3, r2, r3
 8007dee:	657b      	str	r3, [r7, #84]	@ 0x54
 8007df0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d103      	bne.n	8007e00 <f_open+0x2fc>
 8007df8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007dfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d8e0      	bhi.n	8007dc2 <f_open+0x2be>
				}
				fp->clust = clst;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007e04:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007e06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d127      	bne.n	8007e5e <f_open+0x35a>
 8007e0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d022      	beq.n	8007e5e <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	f7fe fcdb 	bl	80067d8 <clust2sect>
 8007e22:	6478      	str	r0, [r7, #68]	@ 0x44
 8007e24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d103      	bne.n	8007e32 <f_open+0x32e>
						res = FR_INT_ERR;
 8007e2a:	2302      	movs	r3, #2
 8007e2c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007e30:	e015      	b.n	8007e5e <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007e32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e34:	0a5a      	lsrs	r2, r3, #9
 8007e36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e38:	441a      	add	r2, r3
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	7858      	ldrb	r0, [r3, #1]
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	6a1a      	ldr	r2, [r3, #32]
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	f7fe f919 	bl	8006084 <disk_read>
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d002      	beq.n	8007e5e <f_open+0x35a>
 8007e58:	2301      	movs	r3, #1
 8007e5a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007e5e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d002      	beq.n	8007e6c <f_open+0x368>
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007e6c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3760      	adds	r7, #96	@ 0x60
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}

08007e78 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b08e      	sub	sp, #56	@ 0x38
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	60b9      	str	r1, [r7, #8]
 8007e82:	607a      	str	r2, [r7, #4]
 8007e84:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f107 0214 	add.w	r2, r7, #20
 8007e96:	4611      	mov	r1, r2
 8007e98:	4618      	mov	r0, r3
 8007e9a:	f7ff fdb7 	bl	8007a0c <validate>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007ea4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d107      	bne.n	8007ebc <f_read+0x44>
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	7d5b      	ldrb	r3, [r3, #21]
 8007eb0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8007eb4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d002      	beq.n	8007ec2 <f_read+0x4a>
 8007ebc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007ec0:	e115      	b.n	80080ee <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	7d1b      	ldrb	r3, [r3, #20]
 8007ec6:	f003 0301 	and.w	r3, r3, #1
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d101      	bne.n	8007ed2 <f_read+0x5a>
 8007ece:	2307      	movs	r3, #7
 8007ed0:	e10d      	b.n	80080ee <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	68da      	ldr	r2, [r3, #12]
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	699b      	ldr	r3, [r3, #24]
 8007eda:	1ad3      	subs	r3, r2, r3
 8007edc:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8007ede:	687a      	ldr	r2, [r7, #4]
 8007ee0:	6a3b      	ldr	r3, [r7, #32]
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	f240 80fe 	bls.w	80080e4 <f_read+0x26c>
 8007ee8:	6a3b      	ldr	r3, [r7, #32]
 8007eea:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8007eec:	e0fa      	b.n	80080e4 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	699b      	ldr	r3, [r3, #24]
 8007ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	f040 80c6 	bne.w	8008088 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	699b      	ldr	r3, [r3, #24]
 8007f00:	0a5b      	lsrs	r3, r3, #9
 8007f02:	697a      	ldr	r2, [r7, #20]
 8007f04:	8952      	ldrh	r2, [r2, #10]
 8007f06:	3a01      	subs	r2, #1
 8007f08:	4013      	ands	r3, r2
 8007f0a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8007f0c:	69fb      	ldr	r3, [r7, #28]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d12f      	bne.n	8007f72 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	699b      	ldr	r3, [r3, #24]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d103      	bne.n	8007f22 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	689b      	ldr	r3, [r3, #8]
 8007f1e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f20:	e013      	b.n	8007f4a <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d007      	beq.n	8007f3a <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	699b      	ldr	r3, [r3, #24]
 8007f2e:	4619      	mov	r1, r3
 8007f30:	68f8      	ldr	r0, [r7, #12]
 8007f32:	f7fe fefe 	bl	8006d32 <clmt_clust>
 8007f36:	6338      	str	r0, [r7, #48]	@ 0x30
 8007f38:	e007      	b.n	8007f4a <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8007f3a:	68fa      	ldr	r2, [r7, #12]
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	69db      	ldr	r3, [r3, #28]
 8007f40:	4619      	mov	r1, r3
 8007f42:	4610      	mov	r0, r2
 8007f44:	f7fe fc67 	bl	8006816 <get_fat>
 8007f48:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8007f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d804      	bhi.n	8007f5a <f_read+0xe2>
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2202      	movs	r2, #2
 8007f54:	755a      	strb	r2, [r3, #21]
 8007f56:	2302      	movs	r3, #2
 8007f58:	e0c9      	b.n	80080ee <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f60:	d104      	bne.n	8007f6c <f_read+0xf4>
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2201      	movs	r2, #1
 8007f66:	755a      	strb	r2, [r3, #21]
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e0c0      	b.n	80080ee <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f70:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007f72:	697a      	ldr	r2, [r7, #20]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	69db      	ldr	r3, [r3, #28]
 8007f78:	4619      	mov	r1, r3
 8007f7a:	4610      	mov	r0, r2
 8007f7c:	f7fe fc2c 	bl	80067d8 <clust2sect>
 8007f80:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007f82:	69bb      	ldr	r3, [r7, #24]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d104      	bne.n	8007f92 <f_read+0x11a>
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	2202      	movs	r2, #2
 8007f8c:	755a      	strb	r2, [r3, #21]
 8007f8e:	2302      	movs	r3, #2
 8007f90:	e0ad      	b.n	80080ee <f_read+0x276>
			sect += csect;
 8007f92:	69ba      	ldr	r2, [r7, #24]
 8007f94:	69fb      	ldr	r3, [r7, #28]
 8007f96:	4413      	add	r3, r2
 8007f98:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	0a5b      	lsrs	r3, r3, #9
 8007f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d039      	beq.n	800801a <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007fa6:	69fa      	ldr	r2, [r7, #28]
 8007fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007faa:	4413      	add	r3, r2
 8007fac:	697a      	ldr	r2, [r7, #20]
 8007fae:	8952      	ldrh	r2, [r2, #10]
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d905      	bls.n	8007fc0 <f_read+0x148>
					cc = fs->csize - csect;
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	895b      	ldrh	r3, [r3, #10]
 8007fb8:	461a      	mov	r2, r3
 8007fba:	69fb      	ldr	r3, [r7, #28]
 8007fbc:	1ad3      	subs	r3, r2, r3
 8007fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	7858      	ldrb	r0, [r3, #1]
 8007fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc6:	69ba      	ldr	r2, [r7, #24]
 8007fc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007fca:	f7fe f85b 	bl	8006084 <disk_read>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d004      	beq.n	8007fde <f_read+0x166>
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	755a      	strb	r2, [r3, #21]
 8007fda:	2301      	movs	r3, #1
 8007fdc:	e087      	b.n	80080ee <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	7d1b      	ldrb	r3, [r3, #20]
 8007fe2:	b25b      	sxtb	r3, r3
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	da14      	bge.n	8008012 <f_read+0x19a>
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	6a1a      	ldr	r2, [r3, #32]
 8007fec:	69bb      	ldr	r3, [r7, #24]
 8007fee:	1ad3      	subs	r3, r2, r3
 8007ff0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	d90d      	bls.n	8008012 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	6a1a      	ldr	r2, [r3, #32]
 8007ffa:	69bb      	ldr	r3, [r7, #24]
 8007ffc:	1ad3      	subs	r3, r2, r3
 8007ffe:	025b      	lsls	r3, r3, #9
 8008000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008002:	18d0      	adds	r0, r2, r3
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	3330      	adds	r3, #48	@ 0x30
 8008008:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800800c:	4619      	mov	r1, r3
 800800e:	f7fe f919 	bl	8006244 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8008012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008014:	025b      	lsls	r3, r3, #9
 8008016:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8008018:	e050      	b.n	80080bc <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6a1b      	ldr	r3, [r3, #32]
 800801e:	69ba      	ldr	r2, [r7, #24]
 8008020:	429a      	cmp	r2, r3
 8008022:	d02e      	beq.n	8008082 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	7d1b      	ldrb	r3, [r3, #20]
 8008028:	b25b      	sxtb	r3, r3
 800802a:	2b00      	cmp	r3, #0
 800802c:	da18      	bge.n	8008060 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	7858      	ldrb	r0, [r3, #1]
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	6a1a      	ldr	r2, [r3, #32]
 800803c:	2301      	movs	r3, #1
 800803e:	f7fe f841 	bl	80060c4 <disk_write>
 8008042:	4603      	mov	r3, r0
 8008044:	2b00      	cmp	r3, #0
 8008046:	d004      	beq.n	8008052 <f_read+0x1da>
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2201      	movs	r2, #1
 800804c:	755a      	strb	r2, [r3, #21]
 800804e:	2301      	movs	r3, #1
 8008050:	e04d      	b.n	80080ee <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	7d1b      	ldrb	r3, [r3, #20]
 8008056:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800805a:	b2da      	uxtb	r2, r3
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8008060:	697b      	ldr	r3, [r7, #20]
 8008062:	7858      	ldrb	r0, [r3, #1]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800806a:	2301      	movs	r3, #1
 800806c:	69ba      	ldr	r2, [r7, #24]
 800806e:	f7fe f809 	bl	8006084 <disk_read>
 8008072:	4603      	mov	r3, r0
 8008074:	2b00      	cmp	r3, #0
 8008076:	d004      	beq.n	8008082 <f_read+0x20a>
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2201      	movs	r2, #1
 800807c:	755a      	strb	r2, [r3, #21]
 800807e:	2301      	movs	r3, #1
 8008080:	e035      	b.n	80080ee <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	69ba      	ldr	r2, [r7, #24]
 8008086:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	699b      	ldr	r3, [r3, #24]
 800808c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008090:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8008094:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8008096:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	429a      	cmp	r2, r3
 800809c:	d901      	bls.n	80080a2 <f_read+0x22a>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	699b      	ldr	r3, [r3, #24]
 80080ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080b0:	4413      	add	r3, r2
 80080b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80080b4:	4619      	mov	r1, r3
 80080b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80080b8:	f7fe f8c4 	bl	8006244 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80080bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080c0:	4413      	add	r3, r2
 80080c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	699a      	ldr	r2, [r3, #24]
 80080c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080ca:	441a      	add	r2, r3
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	619a      	str	r2, [r3, #24]
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	681a      	ldr	r2, [r3, #0]
 80080d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080d6:	441a      	add	r2, r3
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	601a      	str	r2, [r3, #0]
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080e0:	1ad3      	subs	r3, r2, r3
 80080e2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	f47f af01 	bne.w	8007eee <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80080ec:	2300      	movs	r3, #0
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3738      	adds	r7, #56	@ 0x38
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}

080080f6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80080f6:	b580      	push	{r7, lr}
 80080f8:	b08c      	sub	sp, #48	@ 0x30
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	60f8      	str	r0, [r7, #12]
 80080fe:	60b9      	str	r1, [r7, #8]
 8008100:	607a      	str	r2, [r7, #4]
 8008102:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	2200      	movs	r2, #0
 800810c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	f107 0210 	add.w	r2, r7, #16
 8008114:	4611      	mov	r1, r2
 8008116:	4618      	mov	r0, r3
 8008118:	f7ff fc78 	bl	8007a0c <validate>
 800811c:	4603      	mov	r3, r0
 800811e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008122:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008126:	2b00      	cmp	r3, #0
 8008128:	d107      	bne.n	800813a <f_write+0x44>
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	7d5b      	ldrb	r3, [r3, #21]
 800812e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008132:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008136:	2b00      	cmp	r3, #0
 8008138:	d002      	beq.n	8008140 <f_write+0x4a>
 800813a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800813e:	e14b      	b.n	80083d8 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	7d1b      	ldrb	r3, [r3, #20]
 8008144:	f003 0302 	and.w	r3, r3, #2
 8008148:	2b00      	cmp	r3, #0
 800814a:	d101      	bne.n	8008150 <f_write+0x5a>
 800814c:	2307      	movs	r3, #7
 800814e:	e143      	b.n	80083d8 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	699a      	ldr	r2, [r3, #24]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	441a      	add	r2, r3
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	699b      	ldr	r3, [r3, #24]
 800815c:	429a      	cmp	r2, r3
 800815e:	f080 812d 	bcs.w	80083bc <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	699b      	ldr	r3, [r3, #24]
 8008166:	43db      	mvns	r3, r3
 8008168:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800816a:	e127      	b.n	80083bc <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	699b      	ldr	r3, [r3, #24]
 8008170:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008174:	2b00      	cmp	r3, #0
 8008176:	f040 80e3 	bne.w	8008340 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	699b      	ldr	r3, [r3, #24]
 800817e:	0a5b      	lsrs	r3, r3, #9
 8008180:	693a      	ldr	r2, [r7, #16]
 8008182:	8952      	ldrh	r2, [r2, #10]
 8008184:	3a01      	subs	r2, #1
 8008186:	4013      	ands	r3, r2
 8008188:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800818a:	69bb      	ldr	r3, [r7, #24]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d143      	bne.n	8008218 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	699b      	ldr	r3, [r3, #24]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d10c      	bne.n	80081b2 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800819e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d11a      	bne.n	80081da <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2100      	movs	r1, #0
 80081a8:	4618      	mov	r0, r3
 80081aa:	f7fe fd2a 	bl	8006c02 <create_chain>
 80081ae:	62b8      	str	r0, [r7, #40]	@ 0x28
 80081b0:	e013      	b.n	80081da <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d007      	beq.n	80081ca <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	699b      	ldr	r3, [r3, #24]
 80081be:	4619      	mov	r1, r3
 80081c0:	68f8      	ldr	r0, [r7, #12]
 80081c2:	f7fe fdb6 	bl	8006d32 <clmt_clust>
 80081c6:	62b8      	str	r0, [r7, #40]	@ 0x28
 80081c8:	e007      	b.n	80081da <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80081ca:	68fa      	ldr	r2, [r7, #12]
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	69db      	ldr	r3, [r3, #28]
 80081d0:	4619      	mov	r1, r3
 80081d2:	4610      	mov	r0, r2
 80081d4:	f7fe fd15 	bl	8006c02 <create_chain>
 80081d8:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80081da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081dc:	2b00      	cmp	r3, #0
 80081de:	f000 80f2 	beq.w	80083c6 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80081e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e4:	2b01      	cmp	r3, #1
 80081e6:	d104      	bne.n	80081f2 <f_write+0xfc>
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2202      	movs	r2, #2
 80081ec:	755a      	strb	r2, [r3, #21]
 80081ee:	2302      	movs	r3, #2
 80081f0:	e0f2      	b.n	80083d8 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80081f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081f8:	d104      	bne.n	8008204 <f_write+0x10e>
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2201      	movs	r2, #1
 80081fe:	755a      	strb	r2, [r3, #21]
 8008200:	2301      	movs	r3, #1
 8008202:	e0e9      	b.n	80083d8 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008208:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d102      	bne.n	8008218 <f_write+0x122>
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008216:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	7d1b      	ldrb	r3, [r3, #20]
 800821c:	b25b      	sxtb	r3, r3
 800821e:	2b00      	cmp	r3, #0
 8008220:	da18      	bge.n	8008254 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	7858      	ldrb	r0, [r3, #1]
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	6a1a      	ldr	r2, [r3, #32]
 8008230:	2301      	movs	r3, #1
 8008232:	f7fd ff47 	bl	80060c4 <disk_write>
 8008236:	4603      	mov	r3, r0
 8008238:	2b00      	cmp	r3, #0
 800823a:	d004      	beq.n	8008246 <f_write+0x150>
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2201      	movs	r2, #1
 8008240:	755a      	strb	r2, [r3, #21]
 8008242:	2301      	movs	r3, #1
 8008244:	e0c8      	b.n	80083d8 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	7d1b      	ldrb	r3, [r3, #20]
 800824a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800824e:	b2da      	uxtb	r2, r3
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008254:	693a      	ldr	r2, [r7, #16]
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	69db      	ldr	r3, [r3, #28]
 800825a:	4619      	mov	r1, r3
 800825c:	4610      	mov	r0, r2
 800825e:	f7fe fabb 	bl	80067d8 <clust2sect>
 8008262:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d104      	bne.n	8008274 <f_write+0x17e>
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	2202      	movs	r2, #2
 800826e:	755a      	strb	r2, [r3, #21]
 8008270:	2302      	movs	r3, #2
 8008272:	e0b1      	b.n	80083d8 <f_write+0x2e2>
			sect += csect;
 8008274:	697a      	ldr	r2, [r7, #20]
 8008276:	69bb      	ldr	r3, [r7, #24]
 8008278:	4413      	add	r3, r2
 800827a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	0a5b      	lsrs	r3, r3, #9
 8008280:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8008282:	6a3b      	ldr	r3, [r7, #32]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d03c      	beq.n	8008302 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008288:	69ba      	ldr	r2, [r7, #24]
 800828a:	6a3b      	ldr	r3, [r7, #32]
 800828c:	4413      	add	r3, r2
 800828e:	693a      	ldr	r2, [r7, #16]
 8008290:	8952      	ldrh	r2, [r2, #10]
 8008292:	4293      	cmp	r3, r2
 8008294:	d905      	bls.n	80082a2 <f_write+0x1ac>
					cc = fs->csize - csect;
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	895b      	ldrh	r3, [r3, #10]
 800829a:	461a      	mov	r2, r3
 800829c:	69bb      	ldr	r3, [r7, #24]
 800829e:	1ad3      	subs	r3, r2, r3
 80082a0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	7858      	ldrb	r0, [r3, #1]
 80082a6:	6a3b      	ldr	r3, [r7, #32]
 80082a8:	697a      	ldr	r2, [r7, #20]
 80082aa:	69f9      	ldr	r1, [r7, #28]
 80082ac:	f7fd ff0a 	bl	80060c4 <disk_write>
 80082b0:	4603      	mov	r3, r0
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d004      	beq.n	80082c0 <f_write+0x1ca>
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2201      	movs	r2, #1
 80082ba:	755a      	strb	r2, [r3, #21]
 80082bc:	2301      	movs	r3, #1
 80082be:	e08b      	b.n	80083d8 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	6a1a      	ldr	r2, [r3, #32]
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	1ad3      	subs	r3, r2, r3
 80082c8:	6a3a      	ldr	r2, [r7, #32]
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d915      	bls.n	80082fa <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	6a1a      	ldr	r2, [r3, #32]
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	1ad3      	subs	r3, r2, r3
 80082dc:	025b      	lsls	r3, r3, #9
 80082de:	69fa      	ldr	r2, [r7, #28]
 80082e0:	4413      	add	r3, r2
 80082e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80082e6:	4619      	mov	r1, r3
 80082e8:	f7fd ffac 	bl	8006244 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	7d1b      	ldrb	r3, [r3, #20]
 80082f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082f4:	b2da      	uxtb	r2, r3
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80082fa:	6a3b      	ldr	r3, [r7, #32]
 80082fc:	025b      	lsls	r3, r3, #9
 80082fe:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8008300:	e03f      	b.n	8008382 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	6a1b      	ldr	r3, [r3, #32]
 8008306:	697a      	ldr	r2, [r7, #20]
 8008308:	429a      	cmp	r2, r3
 800830a:	d016      	beq.n	800833a <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	699a      	ldr	r2, [r3, #24]
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008314:	429a      	cmp	r2, r3
 8008316:	d210      	bcs.n	800833a <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	7858      	ldrb	r0, [r3, #1]
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008322:	2301      	movs	r3, #1
 8008324:	697a      	ldr	r2, [r7, #20]
 8008326:	f7fd fead 	bl	8006084 <disk_read>
 800832a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800832c:	2b00      	cmp	r3, #0
 800832e:	d004      	beq.n	800833a <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2201      	movs	r2, #1
 8008334:	755a      	strb	r2, [r3, #21]
 8008336:	2301      	movs	r3, #1
 8008338:	e04e      	b.n	80083d8 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	697a      	ldr	r2, [r7, #20]
 800833e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	699b      	ldr	r3, [r3, #24]
 8008344:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008348:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800834c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800834e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	429a      	cmp	r2, r3
 8008354:	d901      	bls.n	800835a <f_write+0x264>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	699b      	ldr	r3, [r3, #24]
 8008364:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008368:	4413      	add	r3, r2
 800836a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800836c:	69f9      	ldr	r1, [r7, #28]
 800836e:	4618      	mov	r0, r3
 8008370:	f7fd ff68 	bl	8006244 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	7d1b      	ldrb	r3, [r3, #20]
 8008378:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800837c:	b2da      	uxtb	r2, r3
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8008382:	69fa      	ldr	r2, [r7, #28]
 8008384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008386:	4413      	add	r3, r2
 8008388:	61fb      	str	r3, [r7, #28]
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	699a      	ldr	r2, [r3, #24]
 800838e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008390:	441a      	add	r2, r3
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	619a      	str	r2, [r3, #24]
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	68da      	ldr	r2, [r3, #12]
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	699b      	ldr	r3, [r3, #24]
 800839e:	429a      	cmp	r2, r3
 80083a0:	bf38      	it	cc
 80083a2:	461a      	movcc	r2, r3
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	60da      	str	r2, [r3, #12]
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	681a      	ldr	r2, [r3, #0]
 80083ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ae:	441a      	add	r2, r3
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	601a      	str	r2, [r3, #0]
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083b8:	1ad3      	subs	r3, r2, r3
 80083ba:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	f47f aed4 	bne.w	800816c <f_write+0x76>
 80083c4:	e000      	b.n	80083c8 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80083c6:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	7d1b      	ldrb	r3, [r3, #20]
 80083cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083d0:	b2da      	uxtb	r2, r3
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80083d6:	2300      	movs	r3, #0
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3730      	adds	r7, #48	@ 0x30
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b086      	sub	sp, #24
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f107 0208 	add.w	r2, r7, #8
 80083ee:	4611      	mov	r1, r2
 80083f0:	4618      	mov	r0, r3
 80083f2:	f7ff fb0b 	bl	8007a0c <validate>
 80083f6:	4603      	mov	r3, r0
 80083f8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80083fa:	7dfb      	ldrb	r3, [r7, #23]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d168      	bne.n	80084d2 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	7d1b      	ldrb	r3, [r3, #20]
 8008404:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008408:	2b00      	cmp	r3, #0
 800840a:	d062      	beq.n	80084d2 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	7d1b      	ldrb	r3, [r3, #20]
 8008410:	b25b      	sxtb	r3, r3
 8008412:	2b00      	cmp	r3, #0
 8008414:	da15      	bge.n	8008442 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	7858      	ldrb	r0, [r3, #1]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6a1a      	ldr	r2, [r3, #32]
 8008424:	2301      	movs	r3, #1
 8008426:	f7fd fe4d 	bl	80060c4 <disk_write>
 800842a:	4603      	mov	r3, r0
 800842c:	2b00      	cmp	r3, #0
 800842e:	d001      	beq.n	8008434 <f_sync+0x54>
 8008430:	2301      	movs	r3, #1
 8008432:	e04f      	b.n	80084d4 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	7d1b      	ldrb	r3, [r3, #20]
 8008438:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800843c:	b2da      	uxtb	r2, r3
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008442:	f7fd fc71 	bl	8005d28 <get_fattime>
 8008446:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8008448:	68ba      	ldr	r2, [r7, #8]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800844e:	4619      	mov	r1, r3
 8008450:	4610      	mov	r0, r2
 8008452:	f7fe f925 	bl	80066a0 <move_window>
 8008456:	4603      	mov	r3, r0
 8008458:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800845a:	7dfb      	ldrb	r3, [r7, #23]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d138      	bne.n	80084d2 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008464:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	330b      	adds	r3, #11
 800846a:	781a      	ldrb	r2, [r3, #0]
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	330b      	adds	r3, #11
 8008470:	f042 0220 	orr.w	r2, r2, #32
 8008474:	b2d2      	uxtb	r2, r2
 8008476:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6818      	ldr	r0, [r3, #0]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	461a      	mov	r2, r3
 8008482:	68f9      	ldr	r1, [r7, #12]
 8008484:	f7fe fe2f 	bl	80070e6 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	f103 021c 	add.w	r2, r3, #28
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	68db      	ldr	r3, [r3, #12]
 8008492:	4619      	mov	r1, r3
 8008494:	4610      	mov	r0, r2
 8008496:	f7fd fea9 	bl	80061ec <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	3316      	adds	r3, #22
 800849e:	6939      	ldr	r1, [r7, #16]
 80084a0:	4618      	mov	r0, r3
 80084a2:	f7fd fea3 	bl	80061ec <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	3312      	adds	r3, #18
 80084aa:	2100      	movs	r1, #0
 80084ac:	4618      	mov	r0, r3
 80084ae:	f7fd fe82 	bl	80061b6 <st_word>
					fs->wflag = 1;
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	2201      	movs	r2, #1
 80084b6:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	4618      	mov	r0, r3
 80084bc:	f7fe f91e 	bl	80066fc <sync_fs>
 80084c0:	4603      	mov	r3, r0
 80084c2:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	7d1b      	ldrb	r3, [r3, #20]
 80084c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084cc:	b2da      	uxtb	r2, r3
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80084d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3718      	adds	r7, #24
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f7ff ff7b 	bl	80083e0 <f_sync>
 80084ea:	4603      	mov	r3, r0
 80084ec:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80084ee:	7bfb      	ldrb	r3, [r7, #15]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d118      	bne.n	8008526 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f107 0208 	add.w	r2, r7, #8
 80084fa:	4611      	mov	r1, r2
 80084fc:	4618      	mov	r0, r3
 80084fe:	f7ff fa85 	bl	8007a0c <validate>
 8008502:	4603      	mov	r3, r0
 8008504:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008506:	7bfb      	ldrb	r3, [r7, #15]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d10c      	bne.n	8008526 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	691b      	ldr	r3, [r3, #16]
 8008510:	4618      	mov	r0, r3
 8008512:	f7fe f821 	bl	8006558 <dec_lock>
 8008516:	4603      	mov	r3, r0
 8008518:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800851a:	7bfb      	ldrb	r3, [r7, #15]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d102      	bne.n	8008526 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2200      	movs	r2, #0
 8008524:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8008526:	7bfb      	ldrb	r3, [r7, #15]
}
 8008528:	4618      	mov	r0, r3
 800852a:	3710      	adds	r7, #16
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008530:	b480      	push	{r7}
 8008532:	b087      	sub	sp, #28
 8008534:	af00      	add	r7, sp, #0
 8008536:	60f8      	str	r0, [r7, #12]
 8008538:	60b9      	str	r1, [r7, #8]
 800853a:	4613      	mov	r3, r2
 800853c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800853e:	2301      	movs	r3, #1
 8008540:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008542:	2300      	movs	r3, #0
 8008544:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8008546:	4b1f      	ldr	r3, [pc, #124]	@ (80085c4 <FATFS_LinkDriverEx+0x94>)
 8008548:	7a5b      	ldrb	r3, [r3, #9]
 800854a:	b2db      	uxtb	r3, r3
 800854c:	2b00      	cmp	r3, #0
 800854e:	d131      	bne.n	80085b4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008550:	4b1c      	ldr	r3, [pc, #112]	@ (80085c4 <FATFS_LinkDriverEx+0x94>)
 8008552:	7a5b      	ldrb	r3, [r3, #9]
 8008554:	b2db      	uxtb	r3, r3
 8008556:	461a      	mov	r2, r3
 8008558:	4b1a      	ldr	r3, [pc, #104]	@ (80085c4 <FATFS_LinkDriverEx+0x94>)
 800855a:	2100      	movs	r1, #0
 800855c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800855e:	4b19      	ldr	r3, [pc, #100]	@ (80085c4 <FATFS_LinkDriverEx+0x94>)
 8008560:	7a5b      	ldrb	r3, [r3, #9]
 8008562:	b2db      	uxtb	r3, r3
 8008564:	4a17      	ldr	r2, [pc, #92]	@ (80085c4 <FATFS_LinkDriverEx+0x94>)
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	4413      	add	r3, r2
 800856a:	68fa      	ldr	r2, [r7, #12]
 800856c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800856e:	4b15      	ldr	r3, [pc, #84]	@ (80085c4 <FATFS_LinkDriverEx+0x94>)
 8008570:	7a5b      	ldrb	r3, [r3, #9]
 8008572:	b2db      	uxtb	r3, r3
 8008574:	461a      	mov	r2, r3
 8008576:	4b13      	ldr	r3, [pc, #76]	@ (80085c4 <FATFS_LinkDriverEx+0x94>)
 8008578:	4413      	add	r3, r2
 800857a:	79fa      	ldrb	r2, [r7, #7]
 800857c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800857e:	4b11      	ldr	r3, [pc, #68]	@ (80085c4 <FATFS_LinkDriverEx+0x94>)
 8008580:	7a5b      	ldrb	r3, [r3, #9]
 8008582:	b2db      	uxtb	r3, r3
 8008584:	1c5a      	adds	r2, r3, #1
 8008586:	b2d1      	uxtb	r1, r2
 8008588:	4a0e      	ldr	r2, [pc, #56]	@ (80085c4 <FATFS_LinkDriverEx+0x94>)
 800858a:	7251      	strb	r1, [r2, #9]
 800858c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800858e:	7dbb      	ldrb	r3, [r7, #22]
 8008590:	3330      	adds	r3, #48	@ 0x30
 8008592:	b2da      	uxtb	r2, r3
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	3301      	adds	r3, #1
 800859c:	223a      	movs	r2, #58	@ 0x3a
 800859e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	3302      	adds	r3, #2
 80085a4:	222f      	movs	r2, #47	@ 0x2f
 80085a6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	3303      	adds	r3, #3
 80085ac:	2200      	movs	r2, #0
 80085ae:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80085b0:	2300      	movs	r3, #0
 80085b2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80085b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	371c      	adds	r7, #28
 80085ba:	46bd      	mov	sp, r7
 80085bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c0:	4770      	bx	lr
 80085c2:	bf00      	nop
 80085c4:	2000027c 	.word	0x2000027c

080085c8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b082      	sub	sp, #8
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
 80085d0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80085d2:	2200      	movs	r2, #0
 80085d4:	6839      	ldr	r1, [r7, #0]
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f7ff ffaa 	bl	8008530 <FATFS_LinkDriverEx>
 80085dc:	4603      	mov	r3, r0
}
 80085de:	4618      	mov	r0, r3
 80085e0:	3708      	adds	r7, #8
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}
	...

080085e8 <sniprintf>:
 80085e8:	b40c      	push	{r2, r3}
 80085ea:	b530      	push	{r4, r5, lr}
 80085ec:	4b17      	ldr	r3, [pc, #92]	@ (800864c <sniprintf+0x64>)
 80085ee:	1e0c      	subs	r4, r1, #0
 80085f0:	681d      	ldr	r5, [r3, #0]
 80085f2:	b09d      	sub	sp, #116	@ 0x74
 80085f4:	da08      	bge.n	8008608 <sniprintf+0x20>
 80085f6:	238b      	movs	r3, #139	@ 0x8b
 80085f8:	602b      	str	r3, [r5, #0]
 80085fa:	f04f 30ff 	mov.w	r0, #4294967295
 80085fe:	b01d      	add	sp, #116	@ 0x74
 8008600:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008604:	b002      	add	sp, #8
 8008606:	4770      	bx	lr
 8008608:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800860c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008610:	bf14      	ite	ne
 8008612:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008616:	4623      	moveq	r3, r4
 8008618:	9304      	str	r3, [sp, #16]
 800861a:	9307      	str	r3, [sp, #28]
 800861c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008620:	9002      	str	r0, [sp, #8]
 8008622:	9006      	str	r0, [sp, #24]
 8008624:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008628:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800862a:	ab21      	add	r3, sp, #132	@ 0x84
 800862c:	a902      	add	r1, sp, #8
 800862e:	4628      	mov	r0, r5
 8008630:	9301      	str	r3, [sp, #4]
 8008632:	f000 f995 	bl	8008960 <_svfiprintf_r>
 8008636:	1c43      	adds	r3, r0, #1
 8008638:	bfbc      	itt	lt
 800863a:	238b      	movlt	r3, #139	@ 0x8b
 800863c:	602b      	strlt	r3, [r5, #0]
 800863e:	2c00      	cmp	r4, #0
 8008640:	d0dd      	beq.n	80085fe <sniprintf+0x16>
 8008642:	9b02      	ldr	r3, [sp, #8]
 8008644:	2200      	movs	r2, #0
 8008646:	701a      	strb	r2, [r3, #0]
 8008648:	e7d9      	b.n	80085fe <sniprintf+0x16>
 800864a:	bf00      	nop
 800864c:	2000000c 	.word	0x2000000c

08008650 <memset>:
 8008650:	4402      	add	r2, r0
 8008652:	4603      	mov	r3, r0
 8008654:	4293      	cmp	r3, r2
 8008656:	d100      	bne.n	800865a <memset+0xa>
 8008658:	4770      	bx	lr
 800865a:	f803 1b01 	strb.w	r1, [r3], #1
 800865e:	e7f9      	b.n	8008654 <memset+0x4>

08008660 <__errno>:
 8008660:	4b01      	ldr	r3, [pc, #4]	@ (8008668 <__errno+0x8>)
 8008662:	6818      	ldr	r0, [r3, #0]
 8008664:	4770      	bx	lr
 8008666:	bf00      	nop
 8008668:	2000000c 	.word	0x2000000c

0800866c <__libc_init_array>:
 800866c:	b570      	push	{r4, r5, r6, lr}
 800866e:	4d0d      	ldr	r5, [pc, #52]	@ (80086a4 <__libc_init_array+0x38>)
 8008670:	4c0d      	ldr	r4, [pc, #52]	@ (80086a8 <__libc_init_array+0x3c>)
 8008672:	1b64      	subs	r4, r4, r5
 8008674:	10a4      	asrs	r4, r4, #2
 8008676:	2600      	movs	r6, #0
 8008678:	42a6      	cmp	r6, r4
 800867a:	d109      	bne.n	8008690 <__libc_init_array+0x24>
 800867c:	4d0b      	ldr	r5, [pc, #44]	@ (80086ac <__libc_init_array+0x40>)
 800867e:	4c0c      	ldr	r4, [pc, #48]	@ (80086b0 <__libc_init_array+0x44>)
 8008680:	f000 fc66 	bl	8008f50 <_init>
 8008684:	1b64      	subs	r4, r4, r5
 8008686:	10a4      	asrs	r4, r4, #2
 8008688:	2600      	movs	r6, #0
 800868a:	42a6      	cmp	r6, r4
 800868c:	d105      	bne.n	800869a <__libc_init_array+0x2e>
 800868e:	bd70      	pop	{r4, r5, r6, pc}
 8008690:	f855 3b04 	ldr.w	r3, [r5], #4
 8008694:	4798      	blx	r3
 8008696:	3601      	adds	r6, #1
 8008698:	e7ee      	b.n	8008678 <__libc_init_array+0xc>
 800869a:	f855 3b04 	ldr.w	r3, [r5], #4
 800869e:	4798      	blx	r3
 80086a0:	3601      	adds	r6, #1
 80086a2:	e7f2      	b.n	800868a <__libc_init_array+0x1e>
 80086a4:	080090d8 	.word	0x080090d8
 80086a8:	080090d8 	.word	0x080090d8
 80086ac:	080090d8 	.word	0x080090d8
 80086b0:	080090dc 	.word	0x080090dc

080086b4 <__retarget_lock_acquire_recursive>:
 80086b4:	4770      	bx	lr

080086b6 <__retarget_lock_release_recursive>:
 80086b6:	4770      	bx	lr

080086b8 <_free_r>:
 80086b8:	b538      	push	{r3, r4, r5, lr}
 80086ba:	4605      	mov	r5, r0
 80086bc:	2900      	cmp	r1, #0
 80086be:	d041      	beq.n	8008744 <_free_r+0x8c>
 80086c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086c4:	1f0c      	subs	r4, r1, #4
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	bfb8      	it	lt
 80086ca:	18e4      	addlt	r4, r4, r3
 80086cc:	f000 f8e0 	bl	8008890 <__malloc_lock>
 80086d0:	4a1d      	ldr	r2, [pc, #116]	@ (8008748 <_free_r+0x90>)
 80086d2:	6813      	ldr	r3, [r2, #0]
 80086d4:	b933      	cbnz	r3, 80086e4 <_free_r+0x2c>
 80086d6:	6063      	str	r3, [r4, #4]
 80086d8:	6014      	str	r4, [r2, #0]
 80086da:	4628      	mov	r0, r5
 80086dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086e0:	f000 b8dc 	b.w	800889c <__malloc_unlock>
 80086e4:	42a3      	cmp	r3, r4
 80086e6:	d908      	bls.n	80086fa <_free_r+0x42>
 80086e8:	6820      	ldr	r0, [r4, #0]
 80086ea:	1821      	adds	r1, r4, r0
 80086ec:	428b      	cmp	r3, r1
 80086ee:	bf01      	itttt	eq
 80086f0:	6819      	ldreq	r1, [r3, #0]
 80086f2:	685b      	ldreq	r3, [r3, #4]
 80086f4:	1809      	addeq	r1, r1, r0
 80086f6:	6021      	streq	r1, [r4, #0]
 80086f8:	e7ed      	b.n	80086d6 <_free_r+0x1e>
 80086fa:	461a      	mov	r2, r3
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	b10b      	cbz	r3, 8008704 <_free_r+0x4c>
 8008700:	42a3      	cmp	r3, r4
 8008702:	d9fa      	bls.n	80086fa <_free_r+0x42>
 8008704:	6811      	ldr	r1, [r2, #0]
 8008706:	1850      	adds	r0, r2, r1
 8008708:	42a0      	cmp	r0, r4
 800870a:	d10b      	bne.n	8008724 <_free_r+0x6c>
 800870c:	6820      	ldr	r0, [r4, #0]
 800870e:	4401      	add	r1, r0
 8008710:	1850      	adds	r0, r2, r1
 8008712:	4283      	cmp	r3, r0
 8008714:	6011      	str	r1, [r2, #0]
 8008716:	d1e0      	bne.n	80086da <_free_r+0x22>
 8008718:	6818      	ldr	r0, [r3, #0]
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	6053      	str	r3, [r2, #4]
 800871e:	4408      	add	r0, r1
 8008720:	6010      	str	r0, [r2, #0]
 8008722:	e7da      	b.n	80086da <_free_r+0x22>
 8008724:	d902      	bls.n	800872c <_free_r+0x74>
 8008726:	230c      	movs	r3, #12
 8008728:	602b      	str	r3, [r5, #0]
 800872a:	e7d6      	b.n	80086da <_free_r+0x22>
 800872c:	6820      	ldr	r0, [r4, #0]
 800872e:	1821      	adds	r1, r4, r0
 8008730:	428b      	cmp	r3, r1
 8008732:	bf04      	itt	eq
 8008734:	6819      	ldreq	r1, [r3, #0]
 8008736:	685b      	ldreq	r3, [r3, #4]
 8008738:	6063      	str	r3, [r4, #4]
 800873a:	bf04      	itt	eq
 800873c:	1809      	addeq	r1, r1, r0
 800873e:	6021      	streq	r1, [r4, #0]
 8008740:	6054      	str	r4, [r2, #4]
 8008742:	e7ca      	b.n	80086da <_free_r+0x22>
 8008744:	bd38      	pop	{r3, r4, r5, pc}
 8008746:	bf00      	nop
 8008748:	200003cc 	.word	0x200003cc

0800874c <sbrk_aligned>:
 800874c:	b570      	push	{r4, r5, r6, lr}
 800874e:	4e0f      	ldr	r6, [pc, #60]	@ (800878c <sbrk_aligned+0x40>)
 8008750:	460c      	mov	r4, r1
 8008752:	6831      	ldr	r1, [r6, #0]
 8008754:	4605      	mov	r5, r0
 8008756:	b911      	cbnz	r1, 800875e <sbrk_aligned+0x12>
 8008758:	f000 fba6 	bl	8008ea8 <_sbrk_r>
 800875c:	6030      	str	r0, [r6, #0]
 800875e:	4621      	mov	r1, r4
 8008760:	4628      	mov	r0, r5
 8008762:	f000 fba1 	bl	8008ea8 <_sbrk_r>
 8008766:	1c43      	adds	r3, r0, #1
 8008768:	d103      	bne.n	8008772 <sbrk_aligned+0x26>
 800876a:	f04f 34ff 	mov.w	r4, #4294967295
 800876e:	4620      	mov	r0, r4
 8008770:	bd70      	pop	{r4, r5, r6, pc}
 8008772:	1cc4      	adds	r4, r0, #3
 8008774:	f024 0403 	bic.w	r4, r4, #3
 8008778:	42a0      	cmp	r0, r4
 800877a:	d0f8      	beq.n	800876e <sbrk_aligned+0x22>
 800877c:	1a21      	subs	r1, r4, r0
 800877e:	4628      	mov	r0, r5
 8008780:	f000 fb92 	bl	8008ea8 <_sbrk_r>
 8008784:	3001      	adds	r0, #1
 8008786:	d1f2      	bne.n	800876e <sbrk_aligned+0x22>
 8008788:	e7ef      	b.n	800876a <sbrk_aligned+0x1e>
 800878a:	bf00      	nop
 800878c:	200003c8 	.word	0x200003c8

08008790 <_malloc_r>:
 8008790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008794:	1ccd      	adds	r5, r1, #3
 8008796:	f025 0503 	bic.w	r5, r5, #3
 800879a:	3508      	adds	r5, #8
 800879c:	2d0c      	cmp	r5, #12
 800879e:	bf38      	it	cc
 80087a0:	250c      	movcc	r5, #12
 80087a2:	2d00      	cmp	r5, #0
 80087a4:	4606      	mov	r6, r0
 80087a6:	db01      	blt.n	80087ac <_malloc_r+0x1c>
 80087a8:	42a9      	cmp	r1, r5
 80087aa:	d904      	bls.n	80087b6 <_malloc_r+0x26>
 80087ac:	230c      	movs	r3, #12
 80087ae:	6033      	str	r3, [r6, #0]
 80087b0:	2000      	movs	r0, #0
 80087b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800888c <_malloc_r+0xfc>
 80087ba:	f000 f869 	bl	8008890 <__malloc_lock>
 80087be:	f8d8 3000 	ldr.w	r3, [r8]
 80087c2:	461c      	mov	r4, r3
 80087c4:	bb44      	cbnz	r4, 8008818 <_malloc_r+0x88>
 80087c6:	4629      	mov	r1, r5
 80087c8:	4630      	mov	r0, r6
 80087ca:	f7ff ffbf 	bl	800874c <sbrk_aligned>
 80087ce:	1c43      	adds	r3, r0, #1
 80087d0:	4604      	mov	r4, r0
 80087d2:	d158      	bne.n	8008886 <_malloc_r+0xf6>
 80087d4:	f8d8 4000 	ldr.w	r4, [r8]
 80087d8:	4627      	mov	r7, r4
 80087da:	2f00      	cmp	r7, #0
 80087dc:	d143      	bne.n	8008866 <_malloc_r+0xd6>
 80087de:	2c00      	cmp	r4, #0
 80087e0:	d04b      	beq.n	800887a <_malloc_r+0xea>
 80087e2:	6823      	ldr	r3, [r4, #0]
 80087e4:	4639      	mov	r1, r7
 80087e6:	4630      	mov	r0, r6
 80087e8:	eb04 0903 	add.w	r9, r4, r3
 80087ec:	f000 fb5c 	bl	8008ea8 <_sbrk_r>
 80087f0:	4581      	cmp	r9, r0
 80087f2:	d142      	bne.n	800887a <_malloc_r+0xea>
 80087f4:	6821      	ldr	r1, [r4, #0]
 80087f6:	1a6d      	subs	r5, r5, r1
 80087f8:	4629      	mov	r1, r5
 80087fa:	4630      	mov	r0, r6
 80087fc:	f7ff ffa6 	bl	800874c <sbrk_aligned>
 8008800:	3001      	adds	r0, #1
 8008802:	d03a      	beq.n	800887a <_malloc_r+0xea>
 8008804:	6823      	ldr	r3, [r4, #0]
 8008806:	442b      	add	r3, r5
 8008808:	6023      	str	r3, [r4, #0]
 800880a:	f8d8 3000 	ldr.w	r3, [r8]
 800880e:	685a      	ldr	r2, [r3, #4]
 8008810:	bb62      	cbnz	r2, 800886c <_malloc_r+0xdc>
 8008812:	f8c8 7000 	str.w	r7, [r8]
 8008816:	e00f      	b.n	8008838 <_malloc_r+0xa8>
 8008818:	6822      	ldr	r2, [r4, #0]
 800881a:	1b52      	subs	r2, r2, r5
 800881c:	d420      	bmi.n	8008860 <_malloc_r+0xd0>
 800881e:	2a0b      	cmp	r2, #11
 8008820:	d917      	bls.n	8008852 <_malloc_r+0xc2>
 8008822:	1961      	adds	r1, r4, r5
 8008824:	42a3      	cmp	r3, r4
 8008826:	6025      	str	r5, [r4, #0]
 8008828:	bf18      	it	ne
 800882a:	6059      	strne	r1, [r3, #4]
 800882c:	6863      	ldr	r3, [r4, #4]
 800882e:	bf08      	it	eq
 8008830:	f8c8 1000 	streq.w	r1, [r8]
 8008834:	5162      	str	r2, [r4, r5]
 8008836:	604b      	str	r3, [r1, #4]
 8008838:	4630      	mov	r0, r6
 800883a:	f000 f82f 	bl	800889c <__malloc_unlock>
 800883e:	f104 000b 	add.w	r0, r4, #11
 8008842:	1d23      	adds	r3, r4, #4
 8008844:	f020 0007 	bic.w	r0, r0, #7
 8008848:	1ac2      	subs	r2, r0, r3
 800884a:	bf1c      	itt	ne
 800884c:	1a1b      	subne	r3, r3, r0
 800884e:	50a3      	strne	r3, [r4, r2]
 8008850:	e7af      	b.n	80087b2 <_malloc_r+0x22>
 8008852:	6862      	ldr	r2, [r4, #4]
 8008854:	42a3      	cmp	r3, r4
 8008856:	bf0c      	ite	eq
 8008858:	f8c8 2000 	streq.w	r2, [r8]
 800885c:	605a      	strne	r2, [r3, #4]
 800885e:	e7eb      	b.n	8008838 <_malloc_r+0xa8>
 8008860:	4623      	mov	r3, r4
 8008862:	6864      	ldr	r4, [r4, #4]
 8008864:	e7ae      	b.n	80087c4 <_malloc_r+0x34>
 8008866:	463c      	mov	r4, r7
 8008868:	687f      	ldr	r7, [r7, #4]
 800886a:	e7b6      	b.n	80087da <_malloc_r+0x4a>
 800886c:	461a      	mov	r2, r3
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	42a3      	cmp	r3, r4
 8008872:	d1fb      	bne.n	800886c <_malloc_r+0xdc>
 8008874:	2300      	movs	r3, #0
 8008876:	6053      	str	r3, [r2, #4]
 8008878:	e7de      	b.n	8008838 <_malloc_r+0xa8>
 800887a:	230c      	movs	r3, #12
 800887c:	6033      	str	r3, [r6, #0]
 800887e:	4630      	mov	r0, r6
 8008880:	f000 f80c 	bl	800889c <__malloc_unlock>
 8008884:	e794      	b.n	80087b0 <_malloc_r+0x20>
 8008886:	6005      	str	r5, [r0, #0]
 8008888:	e7d6      	b.n	8008838 <_malloc_r+0xa8>
 800888a:	bf00      	nop
 800888c:	200003cc 	.word	0x200003cc

08008890 <__malloc_lock>:
 8008890:	4801      	ldr	r0, [pc, #4]	@ (8008898 <__malloc_lock+0x8>)
 8008892:	f7ff bf0f 	b.w	80086b4 <__retarget_lock_acquire_recursive>
 8008896:	bf00      	nop
 8008898:	200003c4 	.word	0x200003c4

0800889c <__malloc_unlock>:
 800889c:	4801      	ldr	r0, [pc, #4]	@ (80088a4 <__malloc_unlock+0x8>)
 800889e:	f7ff bf0a 	b.w	80086b6 <__retarget_lock_release_recursive>
 80088a2:	bf00      	nop
 80088a4:	200003c4 	.word	0x200003c4

080088a8 <__ssputs_r>:
 80088a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088ac:	688e      	ldr	r6, [r1, #8]
 80088ae:	461f      	mov	r7, r3
 80088b0:	42be      	cmp	r6, r7
 80088b2:	680b      	ldr	r3, [r1, #0]
 80088b4:	4682      	mov	sl, r0
 80088b6:	460c      	mov	r4, r1
 80088b8:	4690      	mov	r8, r2
 80088ba:	d82d      	bhi.n	8008918 <__ssputs_r+0x70>
 80088bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80088c4:	d026      	beq.n	8008914 <__ssputs_r+0x6c>
 80088c6:	6965      	ldr	r5, [r4, #20]
 80088c8:	6909      	ldr	r1, [r1, #16]
 80088ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80088ce:	eba3 0901 	sub.w	r9, r3, r1
 80088d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80088d6:	1c7b      	adds	r3, r7, #1
 80088d8:	444b      	add	r3, r9
 80088da:	106d      	asrs	r5, r5, #1
 80088dc:	429d      	cmp	r5, r3
 80088de:	bf38      	it	cc
 80088e0:	461d      	movcc	r5, r3
 80088e2:	0553      	lsls	r3, r2, #21
 80088e4:	d527      	bpl.n	8008936 <__ssputs_r+0x8e>
 80088e6:	4629      	mov	r1, r5
 80088e8:	f7ff ff52 	bl	8008790 <_malloc_r>
 80088ec:	4606      	mov	r6, r0
 80088ee:	b360      	cbz	r0, 800894a <__ssputs_r+0xa2>
 80088f0:	6921      	ldr	r1, [r4, #16]
 80088f2:	464a      	mov	r2, r9
 80088f4:	f000 fae8 	bl	8008ec8 <memcpy>
 80088f8:	89a3      	ldrh	r3, [r4, #12]
 80088fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80088fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008902:	81a3      	strh	r3, [r4, #12]
 8008904:	6126      	str	r6, [r4, #16]
 8008906:	6165      	str	r5, [r4, #20]
 8008908:	444e      	add	r6, r9
 800890a:	eba5 0509 	sub.w	r5, r5, r9
 800890e:	6026      	str	r6, [r4, #0]
 8008910:	60a5      	str	r5, [r4, #8]
 8008912:	463e      	mov	r6, r7
 8008914:	42be      	cmp	r6, r7
 8008916:	d900      	bls.n	800891a <__ssputs_r+0x72>
 8008918:	463e      	mov	r6, r7
 800891a:	6820      	ldr	r0, [r4, #0]
 800891c:	4632      	mov	r2, r6
 800891e:	4641      	mov	r1, r8
 8008920:	f000 faa8 	bl	8008e74 <memmove>
 8008924:	68a3      	ldr	r3, [r4, #8]
 8008926:	1b9b      	subs	r3, r3, r6
 8008928:	60a3      	str	r3, [r4, #8]
 800892a:	6823      	ldr	r3, [r4, #0]
 800892c:	4433      	add	r3, r6
 800892e:	6023      	str	r3, [r4, #0]
 8008930:	2000      	movs	r0, #0
 8008932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008936:	462a      	mov	r2, r5
 8008938:	f000 fad4 	bl	8008ee4 <_realloc_r>
 800893c:	4606      	mov	r6, r0
 800893e:	2800      	cmp	r0, #0
 8008940:	d1e0      	bne.n	8008904 <__ssputs_r+0x5c>
 8008942:	6921      	ldr	r1, [r4, #16]
 8008944:	4650      	mov	r0, sl
 8008946:	f7ff feb7 	bl	80086b8 <_free_r>
 800894a:	230c      	movs	r3, #12
 800894c:	f8ca 3000 	str.w	r3, [sl]
 8008950:	89a3      	ldrh	r3, [r4, #12]
 8008952:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008956:	81a3      	strh	r3, [r4, #12]
 8008958:	f04f 30ff 	mov.w	r0, #4294967295
 800895c:	e7e9      	b.n	8008932 <__ssputs_r+0x8a>
	...

08008960 <_svfiprintf_r>:
 8008960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008964:	4698      	mov	r8, r3
 8008966:	898b      	ldrh	r3, [r1, #12]
 8008968:	061b      	lsls	r3, r3, #24
 800896a:	b09d      	sub	sp, #116	@ 0x74
 800896c:	4607      	mov	r7, r0
 800896e:	460d      	mov	r5, r1
 8008970:	4614      	mov	r4, r2
 8008972:	d510      	bpl.n	8008996 <_svfiprintf_r+0x36>
 8008974:	690b      	ldr	r3, [r1, #16]
 8008976:	b973      	cbnz	r3, 8008996 <_svfiprintf_r+0x36>
 8008978:	2140      	movs	r1, #64	@ 0x40
 800897a:	f7ff ff09 	bl	8008790 <_malloc_r>
 800897e:	6028      	str	r0, [r5, #0]
 8008980:	6128      	str	r0, [r5, #16]
 8008982:	b930      	cbnz	r0, 8008992 <_svfiprintf_r+0x32>
 8008984:	230c      	movs	r3, #12
 8008986:	603b      	str	r3, [r7, #0]
 8008988:	f04f 30ff 	mov.w	r0, #4294967295
 800898c:	b01d      	add	sp, #116	@ 0x74
 800898e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008992:	2340      	movs	r3, #64	@ 0x40
 8008994:	616b      	str	r3, [r5, #20]
 8008996:	2300      	movs	r3, #0
 8008998:	9309      	str	r3, [sp, #36]	@ 0x24
 800899a:	2320      	movs	r3, #32
 800899c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80089a4:	2330      	movs	r3, #48	@ 0x30
 80089a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008b44 <_svfiprintf_r+0x1e4>
 80089aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80089ae:	f04f 0901 	mov.w	r9, #1
 80089b2:	4623      	mov	r3, r4
 80089b4:	469a      	mov	sl, r3
 80089b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089ba:	b10a      	cbz	r2, 80089c0 <_svfiprintf_r+0x60>
 80089bc:	2a25      	cmp	r2, #37	@ 0x25
 80089be:	d1f9      	bne.n	80089b4 <_svfiprintf_r+0x54>
 80089c0:	ebba 0b04 	subs.w	fp, sl, r4
 80089c4:	d00b      	beq.n	80089de <_svfiprintf_r+0x7e>
 80089c6:	465b      	mov	r3, fp
 80089c8:	4622      	mov	r2, r4
 80089ca:	4629      	mov	r1, r5
 80089cc:	4638      	mov	r0, r7
 80089ce:	f7ff ff6b 	bl	80088a8 <__ssputs_r>
 80089d2:	3001      	adds	r0, #1
 80089d4:	f000 80a7 	beq.w	8008b26 <_svfiprintf_r+0x1c6>
 80089d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089da:	445a      	add	r2, fp
 80089dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80089de:	f89a 3000 	ldrb.w	r3, [sl]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	f000 809f 	beq.w	8008b26 <_svfiprintf_r+0x1c6>
 80089e8:	2300      	movs	r3, #0
 80089ea:	f04f 32ff 	mov.w	r2, #4294967295
 80089ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089f2:	f10a 0a01 	add.w	sl, sl, #1
 80089f6:	9304      	str	r3, [sp, #16]
 80089f8:	9307      	str	r3, [sp, #28]
 80089fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a00:	4654      	mov	r4, sl
 8008a02:	2205      	movs	r2, #5
 8008a04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a08:	484e      	ldr	r0, [pc, #312]	@ (8008b44 <_svfiprintf_r+0x1e4>)
 8008a0a:	f7f7 fbe9 	bl	80001e0 <memchr>
 8008a0e:	9a04      	ldr	r2, [sp, #16]
 8008a10:	b9d8      	cbnz	r0, 8008a4a <_svfiprintf_r+0xea>
 8008a12:	06d0      	lsls	r0, r2, #27
 8008a14:	bf44      	itt	mi
 8008a16:	2320      	movmi	r3, #32
 8008a18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a1c:	0711      	lsls	r1, r2, #28
 8008a1e:	bf44      	itt	mi
 8008a20:	232b      	movmi	r3, #43	@ 0x2b
 8008a22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a26:	f89a 3000 	ldrb.w	r3, [sl]
 8008a2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a2c:	d015      	beq.n	8008a5a <_svfiprintf_r+0xfa>
 8008a2e:	9a07      	ldr	r2, [sp, #28]
 8008a30:	4654      	mov	r4, sl
 8008a32:	2000      	movs	r0, #0
 8008a34:	f04f 0c0a 	mov.w	ip, #10
 8008a38:	4621      	mov	r1, r4
 8008a3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a3e:	3b30      	subs	r3, #48	@ 0x30
 8008a40:	2b09      	cmp	r3, #9
 8008a42:	d94b      	bls.n	8008adc <_svfiprintf_r+0x17c>
 8008a44:	b1b0      	cbz	r0, 8008a74 <_svfiprintf_r+0x114>
 8008a46:	9207      	str	r2, [sp, #28]
 8008a48:	e014      	b.n	8008a74 <_svfiprintf_r+0x114>
 8008a4a:	eba0 0308 	sub.w	r3, r0, r8
 8008a4e:	fa09 f303 	lsl.w	r3, r9, r3
 8008a52:	4313      	orrs	r3, r2
 8008a54:	9304      	str	r3, [sp, #16]
 8008a56:	46a2      	mov	sl, r4
 8008a58:	e7d2      	b.n	8008a00 <_svfiprintf_r+0xa0>
 8008a5a:	9b03      	ldr	r3, [sp, #12]
 8008a5c:	1d19      	adds	r1, r3, #4
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	9103      	str	r1, [sp, #12]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	bfbb      	ittet	lt
 8008a66:	425b      	neglt	r3, r3
 8008a68:	f042 0202 	orrlt.w	r2, r2, #2
 8008a6c:	9307      	strge	r3, [sp, #28]
 8008a6e:	9307      	strlt	r3, [sp, #28]
 8008a70:	bfb8      	it	lt
 8008a72:	9204      	strlt	r2, [sp, #16]
 8008a74:	7823      	ldrb	r3, [r4, #0]
 8008a76:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a78:	d10a      	bne.n	8008a90 <_svfiprintf_r+0x130>
 8008a7a:	7863      	ldrb	r3, [r4, #1]
 8008a7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a7e:	d132      	bne.n	8008ae6 <_svfiprintf_r+0x186>
 8008a80:	9b03      	ldr	r3, [sp, #12]
 8008a82:	1d1a      	adds	r2, r3, #4
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	9203      	str	r2, [sp, #12]
 8008a88:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a8c:	3402      	adds	r4, #2
 8008a8e:	9305      	str	r3, [sp, #20]
 8008a90:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008b54 <_svfiprintf_r+0x1f4>
 8008a94:	7821      	ldrb	r1, [r4, #0]
 8008a96:	2203      	movs	r2, #3
 8008a98:	4650      	mov	r0, sl
 8008a9a:	f7f7 fba1 	bl	80001e0 <memchr>
 8008a9e:	b138      	cbz	r0, 8008ab0 <_svfiprintf_r+0x150>
 8008aa0:	9b04      	ldr	r3, [sp, #16]
 8008aa2:	eba0 000a 	sub.w	r0, r0, sl
 8008aa6:	2240      	movs	r2, #64	@ 0x40
 8008aa8:	4082      	lsls	r2, r0
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	3401      	adds	r4, #1
 8008aae:	9304      	str	r3, [sp, #16]
 8008ab0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ab4:	4824      	ldr	r0, [pc, #144]	@ (8008b48 <_svfiprintf_r+0x1e8>)
 8008ab6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008aba:	2206      	movs	r2, #6
 8008abc:	f7f7 fb90 	bl	80001e0 <memchr>
 8008ac0:	2800      	cmp	r0, #0
 8008ac2:	d036      	beq.n	8008b32 <_svfiprintf_r+0x1d2>
 8008ac4:	4b21      	ldr	r3, [pc, #132]	@ (8008b4c <_svfiprintf_r+0x1ec>)
 8008ac6:	bb1b      	cbnz	r3, 8008b10 <_svfiprintf_r+0x1b0>
 8008ac8:	9b03      	ldr	r3, [sp, #12]
 8008aca:	3307      	adds	r3, #7
 8008acc:	f023 0307 	bic.w	r3, r3, #7
 8008ad0:	3308      	adds	r3, #8
 8008ad2:	9303      	str	r3, [sp, #12]
 8008ad4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ad6:	4433      	add	r3, r6
 8008ad8:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ada:	e76a      	b.n	80089b2 <_svfiprintf_r+0x52>
 8008adc:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ae0:	460c      	mov	r4, r1
 8008ae2:	2001      	movs	r0, #1
 8008ae4:	e7a8      	b.n	8008a38 <_svfiprintf_r+0xd8>
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	3401      	adds	r4, #1
 8008aea:	9305      	str	r3, [sp, #20]
 8008aec:	4619      	mov	r1, r3
 8008aee:	f04f 0c0a 	mov.w	ip, #10
 8008af2:	4620      	mov	r0, r4
 8008af4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008af8:	3a30      	subs	r2, #48	@ 0x30
 8008afa:	2a09      	cmp	r2, #9
 8008afc:	d903      	bls.n	8008b06 <_svfiprintf_r+0x1a6>
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d0c6      	beq.n	8008a90 <_svfiprintf_r+0x130>
 8008b02:	9105      	str	r1, [sp, #20]
 8008b04:	e7c4      	b.n	8008a90 <_svfiprintf_r+0x130>
 8008b06:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b0a:	4604      	mov	r4, r0
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	e7f0      	b.n	8008af2 <_svfiprintf_r+0x192>
 8008b10:	ab03      	add	r3, sp, #12
 8008b12:	9300      	str	r3, [sp, #0]
 8008b14:	462a      	mov	r2, r5
 8008b16:	4b0e      	ldr	r3, [pc, #56]	@ (8008b50 <_svfiprintf_r+0x1f0>)
 8008b18:	a904      	add	r1, sp, #16
 8008b1a:	4638      	mov	r0, r7
 8008b1c:	f3af 8000 	nop.w
 8008b20:	1c42      	adds	r2, r0, #1
 8008b22:	4606      	mov	r6, r0
 8008b24:	d1d6      	bne.n	8008ad4 <_svfiprintf_r+0x174>
 8008b26:	89ab      	ldrh	r3, [r5, #12]
 8008b28:	065b      	lsls	r3, r3, #25
 8008b2a:	f53f af2d 	bmi.w	8008988 <_svfiprintf_r+0x28>
 8008b2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b30:	e72c      	b.n	800898c <_svfiprintf_r+0x2c>
 8008b32:	ab03      	add	r3, sp, #12
 8008b34:	9300      	str	r3, [sp, #0]
 8008b36:	462a      	mov	r2, r5
 8008b38:	4b05      	ldr	r3, [pc, #20]	@ (8008b50 <_svfiprintf_r+0x1f0>)
 8008b3a:	a904      	add	r1, sp, #16
 8008b3c:	4638      	mov	r0, r7
 8008b3e:	f000 f879 	bl	8008c34 <_printf_i>
 8008b42:	e7ed      	b.n	8008b20 <_svfiprintf_r+0x1c0>
 8008b44:	0800909c 	.word	0x0800909c
 8008b48:	080090a6 	.word	0x080090a6
 8008b4c:	00000000 	.word	0x00000000
 8008b50:	080088a9 	.word	0x080088a9
 8008b54:	080090a2 	.word	0x080090a2

08008b58 <_printf_common>:
 8008b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b5c:	4616      	mov	r6, r2
 8008b5e:	4698      	mov	r8, r3
 8008b60:	688a      	ldr	r2, [r1, #8]
 8008b62:	690b      	ldr	r3, [r1, #16]
 8008b64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	bfb8      	it	lt
 8008b6c:	4613      	movlt	r3, r2
 8008b6e:	6033      	str	r3, [r6, #0]
 8008b70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008b74:	4607      	mov	r7, r0
 8008b76:	460c      	mov	r4, r1
 8008b78:	b10a      	cbz	r2, 8008b7e <_printf_common+0x26>
 8008b7a:	3301      	adds	r3, #1
 8008b7c:	6033      	str	r3, [r6, #0]
 8008b7e:	6823      	ldr	r3, [r4, #0]
 8008b80:	0699      	lsls	r1, r3, #26
 8008b82:	bf42      	ittt	mi
 8008b84:	6833      	ldrmi	r3, [r6, #0]
 8008b86:	3302      	addmi	r3, #2
 8008b88:	6033      	strmi	r3, [r6, #0]
 8008b8a:	6825      	ldr	r5, [r4, #0]
 8008b8c:	f015 0506 	ands.w	r5, r5, #6
 8008b90:	d106      	bne.n	8008ba0 <_printf_common+0x48>
 8008b92:	f104 0a19 	add.w	sl, r4, #25
 8008b96:	68e3      	ldr	r3, [r4, #12]
 8008b98:	6832      	ldr	r2, [r6, #0]
 8008b9a:	1a9b      	subs	r3, r3, r2
 8008b9c:	42ab      	cmp	r3, r5
 8008b9e:	dc26      	bgt.n	8008bee <_printf_common+0x96>
 8008ba0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008ba4:	6822      	ldr	r2, [r4, #0]
 8008ba6:	3b00      	subs	r3, #0
 8008ba8:	bf18      	it	ne
 8008baa:	2301      	movne	r3, #1
 8008bac:	0692      	lsls	r2, r2, #26
 8008bae:	d42b      	bmi.n	8008c08 <_printf_common+0xb0>
 8008bb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008bb4:	4641      	mov	r1, r8
 8008bb6:	4638      	mov	r0, r7
 8008bb8:	47c8      	blx	r9
 8008bba:	3001      	adds	r0, #1
 8008bbc:	d01e      	beq.n	8008bfc <_printf_common+0xa4>
 8008bbe:	6823      	ldr	r3, [r4, #0]
 8008bc0:	6922      	ldr	r2, [r4, #16]
 8008bc2:	f003 0306 	and.w	r3, r3, #6
 8008bc6:	2b04      	cmp	r3, #4
 8008bc8:	bf02      	ittt	eq
 8008bca:	68e5      	ldreq	r5, [r4, #12]
 8008bcc:	6833      	ldreq	r3, [r6, #0]
 8008bce:	1aed      	subeq	r5, r5, r3
 8008bd0:	68a3      	ldr	r3, [r4, #8]
 8008bd2:	bf0c      	ite	eq
 8008bd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008bd8:	2500      	movne	r5, #0
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	bfc4      	itt	gt
 8008bde:	1a9b      	subgt	r3, r3, r2
 8008be0:	18ed      	addgt	r5, r5, r3
 8008be2:	2600      	movs	r6, #0
 8008be4:	341a      	adds	r4, #26
 8008be6:	42b5      	cmp	r5, r6
 8008be8:	d11a      	bne.n	8008c20 <_printf_common+0xc8>
 8008bea:	2000      	movs	r0, #0
 8008bec:	e008      	b.n	8008c00 <_printf_common+0xa8>
 8008bee:	2301      	movs	r3, #1
 8008bf0:	4652      	mov	r2, sl
 8008bf2:	4641      	mov	r1, r8
 8008bf4:	4638      	mov	r0, r7
 8008bf6:	47c8      	blx	r9
 8008bf8:	3001      	adds	r0, #1
 8008bfa:	d103      	bne.n	8008c04 <_printf_common+0xac>
 8008bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8008c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c04:	3501      	adds	r5, #1
 8008c06:	e7c6      	b.n	8008b96 <_printf_common+0x3e>
 8008c08:	18e1      	adds	r1, r4, r3
 8008c0a:	1c5a      	adds	r2, r3, #1
 8008c0c:	2030      	movs	r0, #48	@ 0x30
 8008c0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008c12:	4422      	add	r2, r4
 8008c14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008c18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008c1c:	3302      	adds	r3, #2
 8008c1e:	e7c7      	b.n	8008bb0 <_printf_common+0x58>
 8008c20:	2301      	movs	r3, #1
 8008c22:	4622      	mov	r2, r4
 8008c24:	4641      	mov	r1, r8
 8008c26:	4638      	mov	r0, r7
 8008c28:	47c8      	blx	r9
 8008c2a:	3001      	adds	r0, #1
 8008c2c:	d0e6      	beq.n	8008bfc <_printf_common+0xa4>
 8008c2e:	3601      	adds	r6, #1
 8008c30:	e7d9      	b.n	8008be6 <_printf_common+0x8e>
	...

08008c34 <_printf_i>:
 8008c34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c38:	7e0f      	ldrb	r7, [r1, #24]
 8008c3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008c3c:	2f78      	cmp	r7, #120	@ 0x78
 8008c3e:	4691      	mov	r9, r2
 8008c40:	4680      	mov	r8, r0
 8008c42:	460c      	mov	r4, r1
 8008c44:	469a      	mov	sl, r3
 8008c46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008c4a:	d807      	bhi.n	8008c5c <_printf_i+0x28>
 8008c4c:	2f62      	cmp	r7, #98	@ 0x62
 8008c4e:	d80a      	bhi.n	8008c66 <_printf_i+0x32>
 8008c50:	2f00      	cmp	r7, #0
 8008c52:	f000 80d2 	beq.w	8008dfa <_printf_i+0x1c6>
 8008c56:	2f58      	cmp	r7, #88	@ 0x58
 8008c58:	f000 80b9 	beq.w	8008dce <_printf_i+0x19a>
 8008c5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008c64:	e03a      	b.n	8008cdc <_printf_i+0xa8>
 8008c66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008c6a:	2b15      	cmp	r3, #21
 8008c6c:	d8f6      	bhi.n	8008c5c <_printf_i+0x28>
 8008c6e:	a101      	add	r1, pc, #4	@ (adr r1, 8008c74 <_printf_i+0x40>)
 8008c70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008c74:	08008ccd 	.word	0x08008ccd
 8008c78:	08008ce1 	.word	0x08008ce1
 8008c7c:	08008c5d 	.word	0x08008c5d
 8008c80:	08008c5d 	.word	0x08008c5d
 8008c84:	08008c5d 	.word	0x08008c5d
 8008c88:	08008c5d 	.word	0x08008c5d
 8008c8c:	08008ce1 	.word	0x08008ce1
 8008c90:	08008c5d 	.word	0x08008c5d
 8008c94:	08008c5d 	.word	0x08008c5d
 8008c98:	08008c5d 	.word	0x08008c5d
 8008c9c:	08008c5d 	.word	0x08008c5d
 8008ca0:	08008de1 	.word	0x08008de1
 8008ca4:	08008d0b 	.word	0x08008d0b
 8008ca8:	08008d9b 	.word	0x08008d9b
 8008cac:	08008c5d 	.word	0x08008c5d
 8008cb0:	08008c5d 	.word	0x08008c5d
 8008cb4:	08008e03 	.word	0x08008e03
 8008cb8:	08008c5d 	.word	0x08008c5d
 8008cbc:	08008d0b 	.word	0x08008d0b
 8008cc0:	08008c5d 	.word	0x08008c5d
 8008cc4:	08008c5d 	.word	0x08008c5d
 8008cc8:	08008da3 	.word	0x08008da3
 8008ccc:	6833      	ldr	r3, [r6, #0]
 8008cce:	1d1a      	adds	r2, r3, #4
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	6032      	str	r2, [r6, #0]
 8008cd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008cd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008cdc:	2301      	movs	r3, #1
 8008cde:	e09d      	b.n	8008e1c <_printf_i+0x1e8>
 8008ce0:	6833      	ldr	r3, [r6, #0]
 8008ce2:	6820      	ldr	r0, [r4, #0]
 8008ce4:	1d19      	adds	r1, r3, #4
 8008ce6:	6031      	str	r1, [r6, #0]
 8008ce8:	0606      	lsls	r6, r0, #24
 8008cea:	d501      	bpl.n	8008cf0 <_printf_i+0xbc>
 8008cec:	681d      	ldr	r5, [r3, #0]
 8008cee:	e003      	b.n	8008cf8 <_printf_i+0xc4>
 8008cf0:	0645      	lsls	r5, r0, #25
 8008cf2:	d5fb      	bpl.n	8008cec <_printf_i+0xb8>
 8008cf4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008cf8:	2d00      	cmp	r5, #0
 8008cfa:	da03      	bge.n	8008d04 <_printf_i+0xd0>
 8008cfc:	232d      	movs	r3, #45	@ 0x2d
 8008cfe:	426d      	negs	r5, r5
 8008d00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d04:	4859      	ldr	r0, [pc, #356]	@ (8008e6c <_printf_i+0x238>)
 8008d06:	230a      	movs	r3, #10
 8008d08:	e011      	b.n	8008d2e <_printf_i+0xfa>
 8008d0a:	6821      	ldr	r1, [r4, #0]
 8008d0c:	6833      	ldr	r3, [r6, #0]
 8008d0e:	0608      	lsls	r0, r1, #24
 8008d10:	f853 5b04 	ldr.w	r5, [r3], #4
 8008d14:	d402      	bmi.n	8008d1c <_printf_i+0xe8>
 8008d16:	0649      	lsls	r1, r1, #25
 8008d18:	bf48      	it	mi
 8008d1a:	b2ad      	uxthmi	r5, r5
 8008d1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008d1e:	4853      	ldr	r0, [pc, #332]	@ (8008e6c <_printf_i+0x238>)
 8008d20:	6033      	str	r3, [r6, #0]
 8008d22:	bf14      	ite	ne
 8008d24:	230a      	movne	r3, #10
 8008d26:	2308      	moveq	r3, #8
 8008d28:	2100      	movs	r1, #0
 8008d2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008d2e:	6866      	ldr	r6, [r4, #4]
 8008d30:	60a6      	str	r6, [r4, #8]
 8008d32:	2e00      	cmp	r6, #0
 8008d34:	bfa2      	ittt	ge
 8008d36:	6821      	ldrge	r1, [r4, #0]
 8008d38:	f021 0104 	bicge.w	r1, r1, #4
 8008d3c:	6021      	strge	r1, [r4, #0]
 8008d3e:	b90d      	cbnz	r5, 8008d44 <_printf_i+0x110>
 8008d40:	2e00      	cmp	r6, #0
 8008d42:	d04b      	beq.n	8008ddc <_printf_i+0x1a8>
 8008d44:	4616      	mov	r6, r2
 8008d46:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d4a:	fb03 5711 	mls	r7, r3, r1, r5
 8008d4e:	5dc7      	ldrb	r7, [r0, r7]
 8008d50:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d54:	462f      	mov	r7, r5
 8008d56:	42bb      	cmp	r3, r7
 8008d58:	460d      	mov	r5, r1
 8008d5a:	d9f4      	bls.n	8008d46 <_printf_i+0x112>
 8008d5c:	2b08      	cmp	r3, #8
 8008d5e:	d10b      	bne.n	8008d78 <_printf_i+0x144>
 8008d60:	6823      	ldr	r3, [r4, #0]
 8008d62:	07df      	lsls	r7, r3, #31
 8008d64:	d508      	bpl.n	8008d78 <_printf_i+0x144>
 8008d66:	6923      	ldr	r3, [r4, #16]
 8008d68:	6861      	ldr	r1, [r4, #4]
 8008d6a:	4299      	cmp	r1, r3
 8008d6c:	bfde      	ittt	le
 8008d6e:	2330      	movle	r3, #48	@ 0x30
 8008d70:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008d74:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008d78:	1b92      	subs	r2, r2, r6
 8008d7a:	6122      	str	r2, [r4, #16]
 8008d7c:	f8cd a000 	str.w	sl, [sp]
 8008d80:	464b      	mov	r3, r9
 8008d82:	aa03      	add	r2, sp, #12
 8008d84:	4621      	mov	r1, r4
 8008d86:	4640      	mov	r0, r8
 8008d88:	f7ff fee6 	bl	8008b58 <_printf_common>
 8008d8c:	3001      	adds	r0, #1
 8008d8e:	d14a      	bne.n	8008e26 <_printf_i+0x1f2>
 8008d90:	f04f 30ff 	mov.w	r0, #4294967295
 8008d94:	b004      	add	sp, #16
 8008d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d9a:	6823      	ldr	r3, [r4, #0]
 8008d9c:	f043 0320 	orr.w	r3, r3, #32
 8008da0:	6023      	str	r3, [r4, #0]
 8008da2:	4833      	ldr	r0, [pc, #204]	@ (8008e70 <_printf_i+0x23c>)
 8008da4:	2778      	movs	r7, #120	@ 0x78
 8008da6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008daa:	6823      	ldr	r3, [r4, #0]
 8008dac:	6831      	ldr	r1, [r6, #0]
 8008dae:	061f      	lsls	r7, r3, #24
 8008db0:	f851 5b04 	ldr.w	r5, [r1], #4
 8008db4:	d402      	bmi.n	8008dbc <_printf_i+0x188>
 8008db6:	065f      	lsls	r7, r3, #25
 8008db8:	bf48      	it	mi
 8008dba:	b2ad      	uxthmi	r5, r5
 8008dbc:	6031      	str	r1, [r6, #0]
 8008dbe:	07d9      	lsls	r1, r3, #31
 8008dc0:	bf44      	itt	mi
 8008dc2:	f043 0320 	orrmi.w	r3, r3, #32
 8008dc6:	6023      	strmi	r3, [r4, #0]
 8008dc8:	b11d      	cbz	r5, 8008dd2 <_printf_i+0x19e>
 8008dca:	2310      	movs	r3, #16
 8008dcc:	e7ac      	b.n	8008d28 <_printf_i+0xf4>
 8008dce:	4827      	ldr	r0, [pc, #156]	@ (8008e6c <_printf_i+0x238>)
 8008dd0:	e7e9      	b.n	8008da6 <_printf_i+0x172>
 8008dd2:	6823      	ldr	r3, [r4, #0]
 8008dd4:	f023 0320 	bic.w	r3, r3, #32
 8008dd8:	6023      	str	r3, [r4, #0]
 8008dda:	e7f6      	b.n	8008dca <_printf_i+0x196>
 8008ddc:	4616      	mov	r6, r2
 8008dde:	e7bd      	b.n	8008d5c <_printf_i+0x128>
 8008de0:	6833      	ldr	r3, [r6, #0]
 8008de2:	6825      	ldr	r5, [r4, #0]
 8008de4:	6961      	ldr	r1, [r4, #20]
 8008de6:	1d18      	adds	r0, r3, #4
 8008de8:	6030      	str	r0, [r6, #0]
 8008dea:	062e      	lsls	r6, r5, #24
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	d501      	bpl.n	8008df4 <_printf_i+0x1c0>
 8008df0:	6019      	str	r1, [r3, #0]
 8008df2:	e002      	b.n	8008dfa <_printf_i+0x1c6>
 8008df4:	0668      	lsls	r0, r5, #25
 8008df6:	d5fb      	bpl.n	8008df0 <_printf_i+0x1bc>
 8008df8:	8019      	strh	r1, [r3, #0]
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	6123      	str	r3, [r4, #16]
 8008dfe:	4616      	mov	r6, r2
 8008e00:	e7bc      	b.n	8008d7c <_printf_i+0x148>
 8008e02:	6833      	ldr	r3, [r6, #0]
 8008e04:	1d1a      	adds	r2, r3, #4
 8008e06:	6032      	str	r2, [r6, #0]
 8008e08:	681e      	ldr	r6, [r3, #0]
 8008e0a:	6862      	ldr	r2, [r4, #4]
 8008e0c:	2100      	movs	r1, #0
 8008e0e:	4630      	mov	r0, r6
 8008e10:	f7f7 f9e6 	bl	80001e0 <memchr>
 8008e14:	b108      	cbz	r0, 8008e1a <_printf_i+0x1e6>
 8008e16:	1b80      	subs	r0, r0, r6
 8008e18:	6060      	str	r0, [r4, #4]
 8008e1a:	6863      	ldr	r3, [r4, #4]
 8008e1c:	6123      	str	r3, [r4, #16]
 8008e1e:	2300      	movs	r3, #0
 8008e20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e24:	e7aa      	b.n	8008d7c <_printf_i+0x148>
 8008e26:	6923      	ldr	r3, [r4, #16]
 8008e28:	4632      	mov	r2, r6
 8008e2a:	4649      	mov	r1, r9
 8008e2c:	4640      	mov	r0, r8
 8008e2e:	47d0      	blx	sl
 8008e30:	3001      	adds	r0, #1
 8008e32:	d0ad      	beq.n	8008d90 <_printf_i+0x15c>
 8008e34:	6823      	ldr	r3, [r4, #0]
 8008e36:	079b      	lsls	r3, r3, #30
 8008e38:	d413      	bmi.n	8008e62 <_printf_i+0x22e>
 8008e3a:	68e0      	ldr	r0, [r4, #12]
 8008e3c:	9b03      	ldr	r3, [sp, #12]
 8008e3e:	4298      	cmp	r0, r3
 8008e40:	bfb8      	it	lt
 8008e42:	4618      	movlt	r0, r3
 8008e44:	e7a6      	b.n	8008d94 <_printf_i+0x160>
 8008e46:	2301      	movs	r3, #1
 8008e48:	4632      	mov	r2, r6
 8008e4a:	4649      	mov	r1, r9
 8008e4c:	4640      	mov	r0, r8
 8008e4e:	47d0      	blx	sl
 8008e50:	3001      	adds	r0, #1
 8008e52:	d09d      	beq.n	8008d90 <_printf_i+0x15c>
 8008e54:	3501      	adds	r5, #1
 8008e56:	68e3      	ldr	r3, [r4, #12]
 8008e58:	9903      	ldr	r1, [sp, #12]
 8008e5a:	1a5b      	subs	r3, r3, r1
 8008e5c:	42ab      	cmp	r3, r5
 8008e5e:	dcf2      	bgt.n	8008e46 <_printf_i+0x212>
 8008e60:	e7eb      	b.n	8008e3a <_printf_i+0x206>
 8008e62:	2500      	movs	r5, #0
 8008e64:	f104 0619 	add.w	r6, r4, #25
 8008e68:	e7f5      	b.n	8008e56 <_printf_i+0x222>
 8008e6a:	bf00      	nop
 8008e6c:	080090ad 	.word	0x080090ad
 8008e70:	080090be 	.word	0x080090be

08008e74 <memmove>:
 8008e74:	4288      	cmp	r0, r1
 8008e76:	b510      	push	{r4, lr}
 8008e78:	eb01 0402 	add.w	r4, r1, r2
 8008e7c:	d902      	bls.n	8008e84 <memmove+0x10>
 8008e7e:	4284      	cmp	r4, r0
 8008e80:	4623      	mov	r3, r4
 8008e82:	d807      	bhi.n	8008e94 <memmove+0x20>
 8008e84:	1e43      	subs	r3, r0, #1
 8008e86:	42a1      	cmp	r1, r4
 8008e88:	d008      	beq.n	8008e9c <memmove+0x28>
 8008e8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e92:	e7f8      	b.n	8008e86 <memmove+0x12>
 8008e94:	4402      	add	r2, r0
 8008e96:	4601      	mov	r1, r0
 8008e98:	428a      	cmp	r2, r1
 8008e9a:	d100      	bne.n	8008e9e <memmove+0x2a>
 8008e9c:	bd10      	pop	{r4, pc}
 8008e9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008ea2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008ea6:	e7f7      	b.n	8008e98 <memmove+0x24>

08008ea8 <_sbrk_r>:
 8008ea8:	b538      	push	{r3, r4, r5, lr}
 8008eaa:	4d06      	ldr	r5, [pc, #24]	@ (8008ec4 <_sbrk_r+0x1c>)
 8008eac:	2300      	movs	r3, #0
 8008eae:	4604      	mov	r4, r0
 8008eb0:	4608      	mov	r0, r1
 8008eb2:	602b      	str	r3, [r5, #0]
 8008eb4:	f7f8 f944 	bl	8001140 <_sbrk>
 8008eb8:	1c43      	adds	r3, r0, #1
 8008eba:	d102      	bne.n	8008ec2 <_sbrk_r+0x1a>
 8008ebc:	682b      	ldr	r3, [r5, #0]
 8008ebe:	b103      	cbz	r3, 8008ec2 <_sbrk_r+0x1a>
 8008ec0:	6023      	str	r3, [r4, #0]
 8008ec2:	bd38      	pop	{r3, r4, r5, pc}
 8008ec4:	200003c0 	.word	0x200003c0

08008ec8 <memcpy>:
 8008ec8:	440a      	add	r2, r1
 8008eca:	4291      	cmp	r1, r2
 8008ecc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ed0:	d100      	bne.n	8008ed4 <memcpy+0xc>
 8008ed2:	4770      	bx	lr
 8008ed4:	b510      	push	{r4, lr}
 8008ed6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008eda:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ede:	4291      	cmp	r1, r2
 8008ee0:	d1f9      	bne.n	8008ed6 <memcpy+0xe>
 8008ee2:	bd10      	pop	{r4, pc}

08008ee4 <_realloc_r>:
 8008ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ee8:	4680      	mov	r8, r0
 8008eea:	4615      	mov	r5, r2
 8008eec:	460c      	mov	r4, r1
 8008eee:	b921      	cbnz	r1, 8008efa <_realloc_r+0x16>
 8008ef0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ef4:	4611      	mov	r1, r2
 8008ef6:	f7ff bc4b 	b.w	8008790 <_malloc_r>
 8008efa:	b92a      	cbnz	r2, 8008f08 <_realloc_r+0x24>
 8008efc:	f7ff fbdc 	bl	80086b8 <_free_r>
 8008f00:	2400      	movs	r4, #0
 8008f02:	4620      	mov	r0, r4
 8008f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f08:	f000 f81a 	bl	8008f40 <_malloc_usable_size_r>
 8008f0c:	4285      	cmp	r5, r0
 8008f0e:	4606      	mov	r6, r0
 8008f10:	d802      	bhi.n	8008f18 <_realloc_r+0x34>
 8008f12:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008f16:	d8f4      	bhi.n	8008f02 <_realloc_r+0x1e>
 8008f18:	4629      	mov	r1, r5
 8008f1a:	4640      	mov	r0, r8
 8008f1c:	f7ff fc38 	bl	8008790 <_malloc_r>
 8008f20:	4607      	mov	r7, r0
 8008f22:	2800      	cmp	r0, #0
 8008f24:	d0ec      	beq.n	8008f00 <_realloc_r+0x1c>
 8008f26:	42b5      	cmp	r5, r6
 8008f28:	462a      	mov	r2, r5
 8008f2a:	4621      	mov	r1, r4
 8008f2c:	bf28      	it	cs
 8008f2e:	4632      	movcs	r2, r6
 8008f30:	f7ff ffca 	bl	8008ec8 <memcpy>
 8008f34:	4621      	mov	r1, r4
 8008f36:	4640      	mov	r0, r8
 8008f38:	f7ff fbbe 	bl	80086b8 <_free_r>
 8008f3c:	463c      	mov	r4, r7
 8008f3e:	e7e0      	b.n	8008f02 <_realloc_r+0x1e>

08008f40 <_malloc_usable_size_r>:
 8008f40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f44:	1f18      	subs	r0, r3, #4
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	bfbc      	itt	lt
 8008f4a:	580b      	ldrlt	r3, [r1, r0]
 8008f4c:	18c0      	addlt	r0, r0, r3
 8008f4e:	4770      	bx	lr

08008f50 <_init>:
 8008f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f52:	bf00      	nop
 8008f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f56:	bc08      	pop	{r3}
 8008f58:	469e      	mov	lr, r3
 8008f5a:	4770      	bx	lr

08008f5c <_fini>:
 8008f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f5e:	bf00      	nop
 8008f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f62:	bc08      	pop	{r3}
 8008f64:	469e      	mov	lr, r3
 8008f66:	4770      	bx	lr
