
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003659                       # Number of seconds simulated
sim_ticks                                  3658637487                       # Number of ticks simulated
final_tick                               530625000672                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152011                       # Simulator instruction rate (inst/s)
host_op_rate                                   191923                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 275090                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892876                       # Number of bytes of host memory used
host_seconds                                 13299.79                       # Real time elapsed on the host
sim_insts                                  2021719375                       # Number of instructions simulated
sim_ops                                    2552538624                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       261120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        63616                       # Number of bytes read from this memory
system.physmem.bytes_read::total               328576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        99712                       # Number of bytes written to this memory
system.physmem.bytes_written::total             99712                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2040                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          497                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2567                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             779                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  779                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       489800                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     71370832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       559771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17387894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                89808296                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       489800                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       559771                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1049571                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27253862                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27253862                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27253862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       489800                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     71370832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       559771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17387894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              117062158                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8773712                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3125240                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2540277                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       215486                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1308311                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1214033                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328521                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9217                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3134789                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17318691                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3125240                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1542554                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3805777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1150148                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        689110                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1534477                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92054                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8559626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.499522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.303073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4753849     55.54%     55.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335185      3.92%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269253      3.15%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653992      7.64%     70.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176849      2.07%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          229153      2.68%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165913      1.94%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92791      1.08%     78.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1882641     21.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8559626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356205                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.973930                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3280640                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       670492                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3658408                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24782                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        925302                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533369                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4698                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20692979                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10138                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        925302                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3521867                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         149352                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       167627                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3436314                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       359162                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19954962                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2775                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148724                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111859                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          138                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27942818                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93136113                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93136113                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10873508                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4124                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2361                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           987754                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1862400                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       945862                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15005                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       340113                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18858461                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3992                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14959049                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30582                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6547674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20001879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          688                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8559626                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.747629                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.883546                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3011159     35.18%     35.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1823165     21.30%     56.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1213696     14.18%     70.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885911     10.35%     81.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       757479      8.85%     89.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       395047      4.62%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338294      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63156      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71719      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8559626                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          88019     71.39%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17718     14.37%     85.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17557     14.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12465331     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212707      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1486661      9.94%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       792697      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14959049                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.704985                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123294                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008242                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38631596                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25410197                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14574173                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15082343                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56777                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739042                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          311                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       243247                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        925302                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          67100                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8312                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18862453                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42658                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1862400                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       945862                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2340                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7371                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121700                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249377                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14718483                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393331                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240562                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2165921                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2076667                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772590                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677566                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14583984                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14574173                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9490625                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26796541                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.661118                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354174                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6581831                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       215506                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7634324                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608622                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.133281                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3009231     39.42%     39.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2097059     27.47%     66.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852178     11.16%     78.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479539      6.28%     84.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       393100      5.15%     89.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       159941      2.10%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191338      2.51%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94929      1.24%     95.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       357009      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7634324                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       357009                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26139886                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38651079                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4422                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 214086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.877371                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.877371                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.139768                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.139768                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66206964                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20148947                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19097727                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8773712                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3296322                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2691783                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       220935                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1401907                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1296976                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          340560                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9822                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3411404                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17911521                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3296322                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1637536                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3884512                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1150783                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        520263                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1661820                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87086                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8744240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.533197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.337361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4859728     55.58%     55.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          319007      3.65%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          479137      5.48%     64.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          329448      3.77%     68.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          232115      2.65%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          225829      2.58%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          136705      1.56%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          290748      3.33%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1871523     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8744240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.375704                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.041499                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3508210                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       544469                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3709757                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        53970                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        927833                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       553115                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21458671                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        927833                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3707367                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          51328                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       209376                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3560685                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       287647                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20810311                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        119863                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        98068                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29189087                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     96869231                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     96869231                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17939386                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11249670                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3735                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1788                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           859266                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1911529                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       974045                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11793                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       294902                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19385732                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3570                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15475084                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30658                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6479923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19834592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8744240                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.769746                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916759                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3141361     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1744522     19.95%     55.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1261165     14.42%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       839377      9.60%     79.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       841757      9.63%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       405483      4.64%     94.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       360786      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67370      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        82419      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8744240                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          84142     71.06%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16693     14.10%     85.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17581     14.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12942915     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       195454      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1782      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1523174      9.84%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       811759      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15475084                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.763801                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118416                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007652                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39843481                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25869264                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15044807                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15593500                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        48709                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       745726                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          655                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       232573                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        927833                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26683                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5295                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19389306                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        74650                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1911529                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       974045                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1788                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4519                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       134115                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120461                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       254576                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15189379                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1422208                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       285704                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2214722                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2158703                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            792514                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731237                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15051551                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15044807                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9749394                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27700205                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714760                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351961                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10430739                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12857468                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6531837                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3564                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       222524                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7816407                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.644933                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173905                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3004227     38.43%     38.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2232075     28.56%     66.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       844020     10.80%     77.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       471571      6.03%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       399763      5.11%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       178359      2.28%     91.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171252      2.19%     93.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       116839      1.49%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       398301      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7816407                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10430739                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12857468                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1907275                       # Number of memory references committed
system.switch_cpus1.commit.loads              1165803                       # Number of loads committed
system.switch_cpus1.commit.membars               1782                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1865435                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11575075                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       265932                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       398301                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26807411                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39707077                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10430739                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12857468                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10430739                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841140                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841140                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188863                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188863                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68221556                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20930267                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19715362                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3564                       # number of misc regfile writes
system.l20.replacements                          2054                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          672241                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10246                       # Sample count of references to valid blocks.
system.l20.avg_refs                         65.610092                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          206.143216                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.411116                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   988.429234                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6984.016434                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.025164                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001637                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.120658                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.852541                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         5239                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5239                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1947                       # number of Writeback hits
system.l20.Writeback_hits::total                 1947                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         5239                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5239                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         5239                       # number of overall hits
system.l20.overall_hits::total                   5239                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2040                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2054                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2040                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2054                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2040                       # number of overall misses
system.l20.overall_misses::total                 2054                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1342841                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    178735097                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      180077938                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1342841                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    178735097                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       180077938                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1342841                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    178735097                       # number of overall miss cycles
system.l20.overall_miss_latency::total      180077938                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7279                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7293                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1947                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1947                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7279                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7293                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7279                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7293                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.280258                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.281640                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.280258                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.281640                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.280258                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.281640                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 87615.243627                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 87671.829601                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 87615.243627                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 87671.829601                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 87615.243627                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 87671.829601                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 429                       # number of writebacks
system.l20.writebacks::total                      429                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2040                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2054                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2040                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2054                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2040                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2054                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    163550155                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    164789567                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    163550155                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    164789567                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    163550155                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    164789567                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.280258                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.281640                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.280258                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.281640                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.280258                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.281640                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 80171.644608                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 80228.611003                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 80171.644608                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 80228.611003                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 80171.644608                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 80228.611003                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           513                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          280219                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8705                       # Sample count of references to valid blocks.
system.l21.avg_refs                         32.190580                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          391.781149                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.967235                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   250.010828                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7534.240788                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.047825                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001949                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.030519                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.919707                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3010                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3010                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             984                       # number of Writeback hits
system.l21.Writeback_hits::total                  984                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3010                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3010                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3010                       # number of overall hits
system.l21.overall_hits::total                   3010                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          497                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  513                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          497                       # number of demand (read+write) misses
system.l21.demand_misses::total                   513                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          497                       # number of overall misses
system.l21.overall_misses::total                  513                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1189986                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     42332852                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       43522838                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1189986                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     42332852                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        43522838                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1189986                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     42332852                       # number of overall miss cycles
system.l21.overall_miss_latency::total       43522838                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3507                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3523                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          984                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              984                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3507                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3523                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3507                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3523                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.141717                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.145615                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.141717                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.145615                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.141717                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.145615                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 74374.125000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 85176.764588                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 84839.840156                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 74374.125000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 85176.764588                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 84839.840156                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 74374.125000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 85176.764588                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 84839.840156                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 350                       # number of writebacks
system.l21.writebacks::total                      350                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          497                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             513                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          497                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              513                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          497                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             513                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1066853                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     38481886                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     39548739                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1066853                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     38481886                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     39548739                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1066853                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     38481886                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     39548739                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.141717                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.145615                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.141717                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.145615                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.141717                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.145615                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 66678.312500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77428.342052                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 77093.058480                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 66678.312500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 77428.342052                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 77093.058480                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 66678.312500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 77428.342052                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 77093.058480                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.952976                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001542077                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015175.205231                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.952976                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022361                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796399                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1534460                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1534460                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1534460                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1534460                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1534460                       # number of overall hits
system.cpu0.icache.overall_hits::total        1534460                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1608616                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1608616                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1608616                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1608616                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1608616                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1608616                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1534477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1534477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1534477                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1534477                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1534477                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1534477                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94624.470588                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94624.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94624.470588                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1356841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1356841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1356841                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 96917.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7279                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721396                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7535                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21860.835567                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.458313                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.541687                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872884                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127116                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057697                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057697                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2253                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2253                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1757007                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1757007                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1757007                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1757007                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15996                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15996                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15996                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15996                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15996                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15996                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    720371377                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    720371377                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    720371377                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    720371377                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    720371377                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    720371377                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073693                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073693                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1773003                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1773003                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1773003                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1773003                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014898                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014898                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009022                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009022                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009022                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009022                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45034.469680                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45034.469680                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45034.469680                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45034.469680                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45034.469680                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45034.469680                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1947                       # number of writebacks
system.cpu0.dcache.writebacks::total             1947                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8717                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8717                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8717                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8717                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8717                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8717                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7279                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7279                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7279                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7279                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7279                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7279                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    221670652                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    221670652                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    221670652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    221670652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    221670652                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    221670652                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30453.448551                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30453.448551                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30453.448551                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30453.448551                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30453.448551                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30453.448551                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.967201                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002958087                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2170904.950216                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.967201                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025588                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740332                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1661801                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1661801                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1661801                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1661801                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1661801                       # number of overall hits
system.cpu1.icache.overall_hits::total        1661801                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1418316                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1418316                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1418316                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1418316                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1418316                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1418316                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1661820                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1661820                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1661820                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1661820                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1661820                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1661820                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 74648.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74648.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 74648.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74648.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 74648.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74648.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1206279                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1206279                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1206279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1206279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1206279                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1206279                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 75392.437500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75392.437500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 75392.437500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75392.437500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 75392.437500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75392.437500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3507                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148193659                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3763                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              39381.785543                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.578853                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.421147                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.842105                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.157895                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1082662                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1082662                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       737908                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        737908                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1784                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1784                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1782                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1782                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1820570                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1820570                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1820570                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1820570                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7078                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7078                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7078                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7078                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7078                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7078                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    213809057                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    213809057                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    213809057                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    213809057                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    213809057                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    213809057                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1089740                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1089740                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       737908                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       737908                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1782                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1782                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1827648                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1827648                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1827648                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1827648                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006495                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006495                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003873                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003873                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003873                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003873                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30207.552557                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30207.552557                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30207.552557                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30207.552557                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30207.552557                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30207.552557                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          984                       # number of writebacks
system.cpu1.dcache.writebacks::total              984                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3571                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3571                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3571                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3571                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3571                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3571                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3507                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3507                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3507                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3507                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3507                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3507                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     65792474                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     65792474                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     65792474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     65792474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     65792474                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     65792474                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003218                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003218                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001919                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001919                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001919                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001919                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18760.329056                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18760.329056                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18760.329056                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18760.329056                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18760.329056                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18760.329056                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
