Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 3603ab17cb4e4994a3d1ffd04490d55f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_module_behav xil_defaultlib.tb_top_module xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'alu_result' [/home/it/eda_training/Computer_Architecture/Labs/Lab01/Lab01.srcs/sim_1/new/tb_top_module.sv:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_memory(n=4)
Compiling module xil_defaultlib.counter(n=2)
Compiling module xil_defaultlib.ALU(n=16)
Compiling module xil_defaultlib.Register_file(n=16)
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_module_behav
