
module reg_file(clk, RegWrite, RN1, RN2, WN, RD1, RD2, WD);
	input clk;
	input RegWrite;
	input [4:0] RN1, RN2, WN;
	input [63:0] WD;
	output [63:0] RD1, RD2;

	reg [63:0] RD1, RD2;
	reg [63:0] ARRAY[0:63];
	
	// fill in the missing code
	
	always @ (posedge clk)
	begin
		RD1<=ARRAY[RN1];
		RD2<=ARRAY[RN2];
	end
	
	always @ (negedge clk)
	begin
		if(RegWrite==1'b1)
		begin
			ARRAY[WN]<=WD;
		end
	end
	
	/*initial
	begin
		ARRAY[0]<=63'b0;
		ARRAY[1]<=63'b1010;
		ARRAY[2]<=63'b111;
		ARRAY[3]<=63'b11;
	end*/
	
	
	// fill in the missing code
endmodule

