Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 21 13:04:41 2020
| Host         : DESKTOP-TF4Q9RE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (50)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (50)
-------------------------------
 There are 50 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.332     -292.573                     96                   96        0.068        0.000                      0                   96       16.667        0.000                       0                    54  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 41.660}     83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 19.999}     39.998          25.001          
  clkfbout_clk_wiz_0_1  {0.000 41.665}     83.330          12.000          
sysclk                  {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       28.687        0.000                      0                   96        0.363        0.000                      0                   96       19.499        0.000                       0                    50  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  
sysclk                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0         28.666        0.000                      0                   96        0.363        0.000                      0                   96       19.500        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       27.229        0.000                      0                   96        0.068        0.000                      0                   96  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -11.332     -292.573                     96                   96        0.068        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.687ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 7.937ns (71.983%)  route 3.089ns (28.017%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.447 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X54Y70         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=2, routed)           0.611     0.182    add_ball/red2_0[4]
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.732 r  add_ball/red3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.732    add_ball/red3_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.047 r  add_ball/red3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.643     1.690    add_ball/red3_inferred__0/i__carry__1_n_4
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.034     5.724 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     5.726    add_ball/red2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.244 f  add_ball/red1/P[0]
                         net (fo=2, routed)           1.113     8.357    add_ball/red1_n_105
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124     8.481 r  add_ball/_carry_i_8/O
                         net (fo=1, routed)           0.000     8.481    add_ball/_carry_i_8_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.013 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    add_ball/_carry_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.127    add_ball/_carry__0_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.720     9.961    vga_driver/CO[0]
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.118    10.079 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    10.079    vga_driver/red_out0
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.425    38.447    vga_driver/CLK
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.561    39.008    
                         clock uncertainty           -0.273    38.735    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)        0.031    38.766    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.766    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                 28.687    

Slack (MET) :             28.688ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 7.937ns (71.983%)  route 3.089ns (28.017%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.447 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X54Y70         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=2, routed)           0.611     0.182    add_ball/red2_0[4]
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.732 r  add_ball/red3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.732    add_ball/red3_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.047 r  add_ball/red3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.643     1.690    add_ball/red3_inferred__0/i__carry__1_n_4
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.034     5.724 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     5.726    add_ball/red2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.244 f  add_ball/red1/P[0]
                         net (fo=2, routed)           1.113     8.357    add_ball/red1_n_105
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124     8.481 r  add_ball/_carry_i_8/O
                         net (fo=1, routed)           0.000     8.481    add_ball/_carry_i_8_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.013 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    add_ball/_carry_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.127    add_ball/_carry__0_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.720     9.961    vga_driver/CO[0]
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.118    10.079 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    10.079    vga_driver/red_out0
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.425    38.447    vga_driver/CLK
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.561    39.008    
                         clock uncertainty           -0.273    38.735    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)        0.032    38.767    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         38.767    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                 28.688    

Slack (MET) :             35.583ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.890ns (24.121%)  route 2.800ns (75.879%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.452 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 f  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.389     0.960    vga_driver/Q[3]
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124     1.084 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.151     1.235    vga_driver/hsync_i_4_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.124     1.359 r  vga_driver/hsync_i_2/O
                         net (fo=1, routed)           0.929     2.288    vga_driver/hsync_i_2_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.124     2.412 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.330     2.742    vga_driver/hsync0
    SLICE_X53Y71         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.430    38.452    vga_driver/CLK
    SLICE_X53Y71         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.575    39.027    
                         clock uncertainty           -0.273    38.754    
    SLICE_X53Y71         FDRE (Setup_fdre_C_R)       -0.429    38.325    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.325    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 35.583    

Slack (MET) :             35.664ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/vsync_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.766ns (18.997%)  route 3.266ns (81.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.523 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.541    -0.952    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=10, routed)          1.508     1.074    vga_driver/v_cnt_reg[10]_0[2]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.124     1.198 r  vga_driver/vsync_i_2/O
                         net (fo=1, routed)           1.029     2.227    vga_driver/vsync_i_2_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.124     2.351 r  vga_driver/vsync_i_1/O
                         net (fo=2, routed)           0.729     3.080    vga_driver/vsync_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  vga_driver/vsync_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.501    38.523    vga_driver/CLK
    SLICE_X58Y66         FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
                         clock pessimism              0.561    39.084    
                         clock uncertainty           -0.273    38.811    
    SLICE_X58Y66         FDRE (Setup_fdre_C_D)       -0.067    38.744    vga_driver/vsync_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.664    

Slack (MET) :             35.949ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.900ns (27.198%)  route 2.409ns (72.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.451 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.478    -0.469 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=9, routed)           1.519     1.050    vga_driver/Q[4]
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.298     1.348 f  vga_driver/h_cnt[10]_i_3/O
                         net (fo=5, routed)           0.298     1.646    vga_driver/h_cnt[10]_i_3_n_0
    SLICE_X51Y70         LUT5 (Prop_lut5_I2_O)        0.124     1.770 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.591     2.362    vga_driver/clear
    SLICE_X48Y71         FDRE                                         r  vga_driver/h_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.429    38.451    vga_driver/CLK
    SLICE_X48Y71         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
                         clock pessimism              0.561    39.012    
                         clock uncertainty           -0.273    38.739    
    SLICE_X48Y71         FDRE (Setup_fdre_C_R)       -0.429    38.310    vga_driver/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.310    
                         arrival time                          -2.362    
  -------------------------------------------------------------------
                         slack                                 35.949    

Slack (MET) :             36.045ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.450 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412     0.983    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124     1.107 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171     1.277    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422     1.823    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.947 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331     2.279    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.450    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575    39.025    
                         clock uncertainty           -0.273    38.752    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.323    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                 36.045    

Slack (MET) :             36.045ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.450 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412     0.983    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124     1.107 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171     1.277    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422     1.823    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.947 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331     2.279    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.450    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575    39.025    
                         clock uncertainty           -0.273    38.752    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.323    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                 36.045    

Slack (MET) :             36.045ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.450 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412     0.983    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124     1.107 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171     1.277    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422     1.823    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.947 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331     2.279    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.450    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575    39.025    
                         clock uncertainty           -0.273    38.752    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.323    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                 36.045    

Slack (MET) :             36.045ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.450 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412     0.983    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124     1.107 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171     1.277    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422     1.823    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.947 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331     2.279    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.450    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.575    39.025    
                         clock uncertainty           -0.273    38.752    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.323    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                 36.045    

Slack (MET) :             36.045ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.450 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412     0.983    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124     1.107 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171     1.277    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422     1.823    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.947 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331     2.279    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.450    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.575    39.025    
                         clock uncertainty           -0.273    38.752    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.323    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                 36.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.122%)  route 0.290ns (63.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.552    -0.612    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.290    -0.158    vga_driver/v_cnt_reg[10]_0[0]
    SLICE_X51Y68         FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.825    -0.845    vga_driver/CLK
    SLICE_X51Y68         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.072    -0.521    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.877%)  route 0.261ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=8, routed)           0.261    -0.220    vga_driver/v_cnt_reg[10]_0[3]
    SLICE_X52Y69         FDRE                                         r  vga_driver/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.824    -0.846    vga_driver/CLK
    SLICE_X52Y69         FDRE                                         r  vga_driver/pixel_row_reg[3]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.010    -0.584    vga_driver/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.233%)  route 0.289ns (63.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X50Y71         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=7, routed)           0.289    -0.157    vga_driver/v_cnt_reg[10]_0[6]
    SLICE_X51Y70         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.823    -0.847    vga_driver/CLK
    SLICE_X51Y70         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X51Y70         FDRE (Hold_fdre_C_D)         0.066    -0.529    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.962%)  route 0.292ns (64.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.552    -0.612    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=10, routed)          0.292    -0.156    vga_driver/v_cnt_reg[10]_0[2]
    SLICE_X51Y69         FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.824    -0.846    vga_driver/CLK
    SLICE_X51Y69         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.066    -0.528    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.899%)  route 0.261ns (67.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=5, routed)           0.261    -0.221    vga_driver/v_cnt_reg[10]_0[8]
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.822    -0.848    vga_driver/CLK
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
                         clock pessimism              0.252    -0.596    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)        -0.001    -0.597    vga_driver/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.644%)  route 0.304ns (70.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.555    -0.609    vga_driver/CLK
    SLICE_X49Y70         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          0.304    -0.177    vga_driver/Q[2]
    SLICE_X55Y70         FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.823    -0.847    vga_driver/CLK
    SLICE_X55Y70         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism              0.273    -0.574    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.017    -0.557    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.254ns (50.620%)  route 0.248ns (49.380%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.552    -0.612    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  vga_driver/v_cnt_reg[2]/Q
                         net (fo=10, routed)          0.128    -0.320    vga_driver/v_cnt_reg[10]_0[2]
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.275 f  vga_driver/v_cnt[9]_i_3/O
                         net (fo=5, routed)           0.120    -0.155    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I1_O)        0.045    -0.110 r  vga_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    vga_driver/v_cnt[2]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.819    -0.851    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.121    -0.491    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.151%)  route 0.343ns (70.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.555    -0.609    vga_driver/CLK
    SLICE_X49Y70         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=9, routed)           0.343    -0.125    vga_driver/Q[9]
    SLICE_X55Y72         FDRE                                         r  vga_driver/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.821    -0.849    vga_driver/CLK
    SLICE_X55Y72         FDRE                                         r  vga_driver/pixel_col_reg[9]/C
                         clock pessimism              0.273    -0.576    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.066    -0.510    vga_driver/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.798%)  route 0.349ns (71.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=11, routed)          0.349    -0.120    vga_driver/v_cnt_reg[10]_0[9]
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.822    -0.848    vga_driver/CLK
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism              0.252    -0.596    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.090    -0.506    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.076%)  route 0.313ns (68.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=8, routed)           0.313    -0.156    vga_driver/v_cnt_reg[10]_0[5]
    SLICE_X52Y70         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.823    -0.847    vga_driver/CLK
    SLICE_X52Y70         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.052    -0.543    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.387    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.999 }
Period(ns):         39.998
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.998      37.843     BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.998      38.749     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X51Y73     vga_driver/blue_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X48Y70     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X51Y71     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X49Y70     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X49Y70     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X50Y70     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X50Y70     vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X49Y70     vga_driver/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.998      173.362    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X51Y73     vga_driver/blue_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X50Y70     vga_driver/h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X50Y70     vga_driver/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X48Y71     vga_driver/h_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X50Y70     vga_driver/h_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X55Y69     vga_driver/pixel_col_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X55Y70     vga_driver/pixel_col_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X55Y70     vga_driver/pixel_col_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X55Y69     vga_driver/pixel_col_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X54Y70     vga_driver/pixel_col_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X51Y73     vga_driver/blue_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X51Y73     vga_driver/blue_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X48Y70     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X48Y70     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X51Y71     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X51Y71     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X49Y70     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X49Y70     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X49Y70     vga_driver/h_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X49Y70     vga_driver/h_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.666ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 7.937ns (71.983%)  route 3.089ns (28.017%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X54Y70         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=2, routed)           0.611     0.182    add_ball/red2_0[4]
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.732 r  add_ball/red3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.732    add_ball/red3_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.047 r  add_ball/red3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.643     1.690    add_ball/red3_inferred__0/i__carry__1_n_4
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.034     5.724 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     5.726    add_ball/red2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.244 f  add_ball/red1/P[0]
                         net (fo=2, routed)           1.113     8.357    add_ball/red1_n_105
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124     8.481 r  add_ball/_carry_i_8/O
                         net (fo=1, routed)           0.000     8.481    add_ball/_carry_i_8_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.013 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    add_ball/_carry_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.127    add_ball/_carry__0_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.720     9.961    vga_driver/CO[0]
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.118    10.079 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    10.079    vga_driver/red_out0
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.425    38.449    vga_driver/CLK
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.561    39.010    
                         clock uncertainty           -0.295    38.714    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)        0.031    38.745    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                 28.666    

Slack (MET) :             28.667ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 7.937ns (71.983%)  route 3.089ns (28.017%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X54Y70         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=2, routed)           0.611     0.182    add_ball/red2_0[4]
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.732 r  add_ball/red3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.732    add_ball/red3_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.047 r  add_ball/red3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.643     1.690    add_ball/red3_inferred__0/i__carry__1_n_4
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.034     5.724 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     5.726    add_ball/red2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.244 f  add_ball/red1/P[0]
                         net (fo=2, routed)           1.113     8.357    add_ball/red1_n_105
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124     8.481 r  add_ball/_carry_i_8/O
                         net (fo=1, routed)           0.000     8.481    add_ball/_carry_i_8_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.013 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    add_ball/_carry_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.127    add_ball/_carry__0_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.720     9.961    vga_driver/CO[0]
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.118    10.079 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    10.079    vga_driver/red_out0
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.425    38.449    vga_driver/CLK
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.561    39.010    
                         clock uncertainty           -0.295    38.714    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)        0.032    38.746    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                 28.667    

Slack (MET) :             35.562ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.890ns (24.121%)  route 2.800ns (75.879%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 f  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.389     0.960    vga_driver/Q[3]
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124     1.084 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.151     1.235    vga_driver/hsync_i_4_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.124     1.359 r  vga_driver/hsync_i_2/O
                         net (fo=1, routed)           0.929     2.288    vga_driver/hsync_i_2_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.124     2.412 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.330     2.742    vga_driver/hsync0
    SLICE_X53Y71         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.430    38.454    vga_driver/CLK
    SLICE_X53Y71         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.575    39.029    
                         clock uncertainty           -0.295    38.733    
    SLICE_X53Y71         FDRE (Setup_fdre_C_R)       -0.429    38.304    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.304    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 35.562    

Slack (MET) :             35.643ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/vsync_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.766ns (18.997%)  route 3.266ns (81.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.541    -0.952    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=10, routed)          1.508     1.074    vga_driver/v_cnt_reg[10]_0[2]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.124     1.198 r  vga_driver/vsync_i_2/O
                         net (fo=1, routed)           1.029     2.227    vga_driver/vsync_i_2_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.124     2.351 r  vga_driver/vsync_i_1/O
                         net (fo=2, routed)           0.729     3.080    vga_driver/vsync_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  vga_driver/vsync_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.501    38.525    vga_driver/CLK
    SLICE_X58Y66         FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
                         clock pessimism              0.561    39.086    
                         clock uncertainty           -0.295    38.790    
    SLICE_X58Y66         FDRE (Setup_fdre_C_D)       -0.067    38.723    vga_driver/vsync_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.723    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.643    

Slack (MET) :             35.927ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.900ns (27.198%)  route 2.409ns (72.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.478    -0.469 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=9, routed)           1.519     1.050    vga_driver/Q[4]
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.298     1.348 f  vga_driver/h_cnt[10]_i_3/O
                         net (fo=5, routed)           0.298     1.646    vga_driver/h_cnt[10]_i_3_n_0
    SLICE_X51Y70         LUT5 (Prop_lut5_I2_O)        0.124     1.770 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.591     2.362    vga_driver/clear
    SLICE_X48Y71         FDRE                                         r  vga_driver/h_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.429    38.453    vga_driver/CLK
    SLICE_X48Y71         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
                         clock pessimism              0.561    39.014    
                         clock uncertainty           -0.295    38.718    
    SLICE_X48Y71         FDRE (Setup_fdre_C_R)       -0.429    38.289    vga_driver/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -2.362    
  -------------------------------------------------------------------
                         slack                                 35.927    

Slack (MET) :             36.023ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412     0.983    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124     1.107 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171     1.277    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422     1.823    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.947 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331     2.279    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.452    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575    39.027    
                         clock uncertainty           -0.295    38.731    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.302    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.302    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                 36.023    

Slack (MET) :             36.023ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412     0.983    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124     1.107 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171     1.277    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422     1.823    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.947 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331     2.279    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.452    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575    39.027    
                         clock uncertainty           -0.295    38.731    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.302    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.302    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                 36.023    

Slack (MET) :             36.023ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412     0.983    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124     1.107 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171     1.277    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422     1.823    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.947 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331     2.279    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.452    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575    39.027    
                         clock uncertainty           -0.295    38.731    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.302    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.302    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                 36.023    

Slack (MET) :             36.023ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412     0.983    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124     1.107 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171     1.277    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422     1.823    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.947 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331     2.279    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.452    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.575    39.027    
                         clock uncertainty           -0.295    38.731    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.302    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.302    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                 36.023    

Slack (MET) :             36.023ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    -0.947    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412     0.983    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124     1.107 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171     1.277    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422     1.823    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.947 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331     2.279    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.452    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.575    39.027    
                         clock uncertainty           -0.295    38.731    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.302    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.302    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                 36.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.122%)  route 0.290ns (63.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.552    -0.612    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.290    -0.158    vga_driver/v_cnt_reg[10]_0[0]
    SLICE_X51Y68         FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.825    -0.845    vga_driver/CLK
    SLICE_X51Y68         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.072    -0.521    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.877%)  route 0.261ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=8, routed)           0.261    -0.220    vga_driver/v_cnt_reg[10]_0[3]
    SLICE_X52Y69         FDRE                                         r  vga_driver/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.824    -0.846    vga_driver/CLK
    SLICE_X52Y69         FDRE                                         r  vga_driver/pixel_row_reg[3]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.010    -0.584    vga_driver/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.233%)  route 0.289ns (63.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X50Y71         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=7, routed)           0.289    -0.157    vga_driver/v_cnt_reg[10]_0[6]
    SLICE_X51Y70         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.823    -0.847    vga_driver/CLK
    SLICE_X51Y70         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X51Y70         FDRE (Hold_fdre_C_D)         0.066    -0.529    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.962%)  route 0.292ns (64.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.552    -0.612    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=10, routed)          0.292    -0.156    vga_driver/v_cnt_reg[10]_0[2]
    SLICE_X51Y69         FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.824    -0.846    vga_driver/CLK
    SLICE_X51Y69         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.066    -0.528    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.899%)  route 0.261ns (67.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=5, routed)           0.261    -0.221    vga_driver/v_cnt_reg[10]_0[8]
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.822    -0.848    vga_driver/CLK
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
                         clock pessimism              0.252    -0.596    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)        -0.001    -0.597    vga_driver/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.644%)  route 0.304ns (70.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.555    -0.609    vga_driver/CLK
    SLICE_X49Y70         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          0.304    -0.177    vga_driver/Q[2]
    SLICE_X55Y70         FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.823    -0.847    vga_driver/CLK
    SLICE_X55Y70         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism              0.273    -0.574    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.017    -0.557    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.254ns (50.620%)  route 0.248ns (49.380%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.552    -0.612    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  vga_driver/v_cnt_reg[2]/Q
                         net (fo=10, routed)          0.128    -0.320    vga_driver/v_cnt_reg[10]_0[2]
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.275 f  vga_driver/v_cnt[9]_i_3/O
                         net (fo=5, routed)           0.120    -0.155    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I1_O)        0.045    -0.110 r  vga_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    vga_driver/v_cnt[2]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.819    -0.851    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.121    -0.491    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.151%)  route 0.343ns (70.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.555    -0.609    vga_driver/CLK
    SLICE_X49Y70         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=9, routed)           0.343    -0.125    vga_driver/Q[9]
    SLICE_X55Y72         FDRE                                         r  vga_driver/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.821    -0.849    vga_driver/CLK
    SLICE_X55Y72         FDRE                                         r  vga_driver/pixel_col_reg[9]/C
                         clock pessimism              0.273    -0.576    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.066    -0.510    vga_driver/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.798%)  route 0.349ns (71.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=11, routed)          0.349    -0.120    vga_driver/v_cnt_reg[10]_0[9]
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.822    -0.848    vga_driver/CLK
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism              0.252    -0.596    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.090    -0.506    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.076%)  route 0.313ns (68.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=8, routed)           0.313    -0.156    vga_driver/v_cnt_reg[10]_0[5]
    SLICE_X52Y70         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.823    -0.847    vga_driver/CLK
    SLICE_X52Y70         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.052    -0.543    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.387    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y73     vga_driver/blue_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y70     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y71     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y70     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y70     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y70     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y70     vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y70     vga_driver/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y73     vga_driver/blue_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y70     vga_driver/h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y70     vga_driver/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y71     vga_driver/h_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y70     vga_driver/h_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y69     vga_driver/pixel_col_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y70     vga_driver/pixel_col_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y70     vga_driver/pixel_col_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y69     vga_driver/pixel_col_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y70     vga_driver/pixel_col_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y73     vga_driver/blue_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y70     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y71     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70     vga_driver/h_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y70     vga_driver/h_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y70     vga_driver/h_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70     vga_driver/h_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y71     vga_driver/h_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y70     vga_driver/h_cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.229ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        11.026ns  (logic 7.937ns (71.983%)  route 3.089ns (28.017%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 39916.852 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39878.895 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546 39878.898    vga_driver/CLK
    SLICE_X54Y70         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.518 39879.418 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=2, routed)           0.611 39880.027    add_ball/red2_0[4]
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550 39880.578 r  add_ball/red3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000 39880.578    add_ball/red3_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315 39880.895 r  add_ball/red3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.643 39881.539    add_ball/red3_inferred__0/i__carry__1_n_4
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.034 39885.574 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002 39885.578    add_ball/red2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518 39887.098 f  add_ball/red1/P[0]
                         net (fo=2, routed)           1.113 39888.211    add_ball/red1_n_105
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124 39888.336 r  add_ball/_carry_i_8/O
                         net (fo=1, routed)           0.000 39888.336    add_ball/_carry_i_8_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532 39888.867 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000 39888.867    add_ball/_carry_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 39888.980 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.000 39888.980    add_ball/_carry__0_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 39889.094 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.720 39889.812    vga_driver/CO[0]
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.118 39889.930 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000 39889.930    vga_driver/red_out0
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.425 39916.848    vga_driver/CLK
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.561 39917.410    
                         clock uncertainty           -0.295 39917.113    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)        0.031 39917.145    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                      39917.148    
                         arrival time                       -39889.918    
  -------------------------------------------------------------------
                         slack                                 27.229    

Slack (MET) :             27.230ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        11.026ns  (logic 7.937ns (71.983%)  route 3.089ns (28.017%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 39916.852 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39878.895 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546 39878.898    vga_driver/CLK
    SLICE_X54Y70         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.518 39879.418 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=2, routed)           0.611 39880.027    add_ball/red2_0[4]
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550 39880.578 r  add_ball/red3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000 39880.578    add_ball/red3_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315 39880.895 r  add_ball/red3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.643 39881.539    add_ball/red3_inferred__0/i__carry__1_n_4
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.034 39885.574 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002 39885.578    add_ball/red2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518 39887.098 f  add_ball/red1/P[0]
                         net (fo=2, routed)           1.113 39888.211    add_ball/red1_n_105
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124 39888.336 r  add_ball/_carry_i_8/O
                         net (fo=1, routed)           0.000 39888.336    add_ball/_carry_i_8_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532 39888.867 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000 39888.867    add_ball/_carry_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 39888.980 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.000 39888.980    add_ball/_carry__0_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 39889.094 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.720 39889.812    vga_driver/CO[0]
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.118 39889.930 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000 39889.930    vga_driver/red_out0
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.425 39916.848    vga_driver/CLK
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.561 39917.410    
                         clock uncertainty           -0.295 39917.113    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)        0.032 39917.145    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                      39917.148    
                         arrival time                       -39889.918    
  -------------------------------------------------------------------
                         slack                                 27.230    

Slack (MET) :             34.125ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        3.690ns  (logic 0.890ns (24.121%)  route 2.800ns (75.879%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 39916.855 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39878.895 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546 39878.898    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518 39879.418 f  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.389 39880.809    vga_driver/Q[3]
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124 39880.934 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.151 39881.086    vga_driver/hsync_i_4_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.124 39881.211 r  vga_driver/hsync_i_2/O
                         net (fo=1, routed)           0.929 39882.141    vga_driver/hsync_i_2_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.124 39882.266 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.330 39882.598    vga_driver/hsync0
    SLICE_X53Y71         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.430 39916.852    vga_driver/CLK
    SLICE_X53Y71         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.575 39917.426    
                         clock uncertainty           -0.295 39917.129    
    SLICE_X53Y71         FDRE (Setup_fdre_C_R)       -0.429 39916.699    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                      39916.707    
                         arrival time                       -39882.582    
  -------------------------------------------------------------------
                         slack                                 34.125    

Slack (MET) :             34.206ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/vsync_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        4.032ns  (logic 0.766ns (18.997%)  route 3.266ns (81.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 39916.926 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 39878.887 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.541 39878.891    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518 39879.410 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=10, routed)          1.508 39880.918    vga_driver/v_cnt_reg[10]_0[2]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.124 39881.043 r  vga_driver/vsync_i_2/O
                         net (fo=1, routed)           1.029 39882.070    vga_driver/vsync_i_2_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.124 39882.195 r  vga_driver/vsync_i_1/O
                         net (fo=2, routed)           0.729 39882.926    vga_driver/vsync_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  vga_driver/vsync_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.501 39916.922    vga_driver/CLK
    SLICE_X58Y66         FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
                         clock pessimism              0.561 39917.484    
                         clock uncertainty           -0.295 39917.188    
    SLICE_X58Y66         FDRE (Setup_fdre_C_D)       -0.067 39917.121    vga_driver/vsync_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                      39917.125    
                         arrival time                       -39882.922    
  -------------------------------------------------------------------
                         slack                                 34.206    

Slack (MET) :             34.490ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        3.309ns  (logic 0.900ns (27.198%)  route 2.409ns (72.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 39916.855 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39878.895 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546 39878.898    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.478 39879.375 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=9, routed)           1.519 39880.895    vga_driver/Q[4]
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.298 39881.191 f  vga_driver/h_cnt[10]_i_3/O
                         net (fo=5, routed)           0.298 39881.488    vga_driver/h_cnt[10]_i_3_n_0
    SLICE_X51Y70         LUT5 (Prop_lut5_I2_O)        0.124 39881.613 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.591 39882.203    vga_driver/clear
    SLICE_X48Y71         FDRE                                         r  vga_driver/h_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.429 39916.852    vga_driver/CLK
    SLICE_X48Y71         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
                         clock pessimism              0.561 39917.414    
                         clock uncertainty           -0.295 39917.117    
    SLICE_X48Y71         FDRE (Setup_fdre_C_R)       -0.429 39916.688    vga_driver/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                      39916.691    
                         arrival time                       -39882.203    
  -------------------------------------------------------------------
                         slack                                 34.490    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 39916.855 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39878.895 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546 39878.898    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518 39879.418 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412 39880.828    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124 39880.953 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171 39881.125    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124 39881.250 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422 39881.672    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124 39881.797 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331 39882.129    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428 39916.848    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575 39917.422    
                         clock uncertainty           -0.295 39917.125    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429 39916.695    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                      39916.703    
                         arrival time                       -39882.117    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 39916.855 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39878.895 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546 39878.898    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518 39879.418 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412 39880.828    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124 39880.953 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171 39881.125    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124 39881.250 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422 39881.672    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124 39881.797 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331 39882.129    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428 39916.848    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575 39917.422    
                         clock uncertainty           -0.295 39917.125    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429 39916.695    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                      39916.703    
                         arrival time                       -39882.117    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 39916.855 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39878.895 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546 39878.898    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518 39879.418 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412 39880.828    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124 39880.953 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171 39881.125    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124 39881.250 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422 39881.672    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124 39881.797 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331 39882.129    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428 39916.848    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575 39917.422    
                         clock uncertainty           -0.295 39917.125    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429 39916.695    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                      39916.703    
                         arrival time                       -39882.117    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 39916.855 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39878.895 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546 39878.898    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518 39879.418 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412 39880.828    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124 39880.953 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171 39881.125    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124 39881.250 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422 39881.672    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124 39881.797 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331 39882.129    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428 39916.848    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.575 39917.422    
                         clock uncertainty           -0.295 39917.125    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429 39916.695    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                      39916.703    
                         arrival time                       -39882.117    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 39916.855 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39878.895 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546 39878.898    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518 39879.418 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412 39880.828    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124 39880.953 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171 39881.125    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124 39881.250 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422 39881.672    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124 39881.797 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331 39882.129    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428 39916.848    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.575 39917.422    
                         clock uncertainty           -0.295 39917.125    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429 39916.695    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                      39916.703    
                         arrival time                       -39882.117    
  -------------------------------------------------------------------
                         slack                                 34.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.122%)  route 0.290ns (63.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.552    -0.612    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.290    -0.158    vga_driver/v_cnt_reg[10]_0[0]
    SLICE_X51Y68         FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.825    -0.845    vga_driver/CLK
    SLICE_X51Y68         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.295    -0.297    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.072    -0.225    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.877%)  route 0.261ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=8, routed)           0.261    -0.220    vga_driver/v_cnt_reg[10]_0[3]
    SLICE_X52Y69         FDRE                                         r  vga_driver/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.824    -0.846    vga_driver/CLK
    SLICE_X52Y69         FDRE                                         r  vga_driver/pixel_row_reg[3]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.295    -0.298    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.010    -0.288    vga_driver/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.233%)  route 0.289ns (63.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X50Y71         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=7, routed)           0.289    -0.157    vga_driver/v_cnt_reg[10]_0[6]
    SLICE_X51Y70         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.823    -0.847    vga_driver/CLK
    SLICE_X51Y70         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.252    -0.595    
                         clock uncertainty            0.295    -0.299    
    SLICE_X51Y70         FDRE (Hold_fdre_C_D)         0.066    -0.233    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.962%)  route 0.292ns (64.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.552    -0.612    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=10, routed)          0.292    -0.156    vga_driver/v_cnt_reg[10]_0[2]
    SLICE_X51Y69         FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.824    -0.846    vga_driver/CLK
    SLICE_X51Y69         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.295    -0.298    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.066    -0.232    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.899%)  route 0.261ns (67.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=5, routed)           0.261    -0.221    vga_driver/v_cnt_reg[10]_0[8]
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.822    -0.848    vga_driver/CLK
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
                         clock pessimism              0.252    -0.596    
                         clock uncertainty            0.295    -0.300    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)        -0.001    -0.301    vga_driver/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.644%)  route 0.304ns (70.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.555    -0.609    vga_driver/CLK
    SLICE_X49Y70         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          0.304    -0.177    vga_driver/Q[2]
    SLICE_X55Y70         FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.823    -0.847    vga_driver/CLK
    SLICE_X55Y70         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism              0.273    -0.574    
                         clock uncertainty            0.295    -0.278    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.017    -0.261    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.254ns (50.620%)  route 0.248ns (49.380%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.552    -0.612    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  vga_driver/v_cnt_reg[2]/Q
                         net (fo=10, routed)          0.128    -0.320    vga_driver/v_cnt_reg[10]_0[2]
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.275 f  vga_driver/v_cnt[9]_i_3/O
                         net (fo=5, routed)           0.120    -0.155    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I1_O)        0.045    -0.110 r  vga_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    vga_driver/v_cnt[2]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.819    -0.851    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.239    -0.612    
                         clock uncertainty            0.295    -0.316    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.121    -0.195    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.151%)  route 0.343ns (70.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.555    -0.609    vga_driver/CLK
    SLICE_X49Y70         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=9, routed)           0.343    -0.125    vga_driver/Q[9]
    SLICE_X55Y72         FDRE                                         r  vga_driver/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.821    -0.849    vga_driver/CLK
    SLICE_X55Y72         FDRE                                         r  vga_driver/pixel_col_reg[9]/C
                         clock pessimism              0.273    -0.576    
                         clock uncertainty            0.295    -0.280    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.066    -0.214    vga_driver/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.798%)  route 0.349ns (71.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=11, routed)          0.349    -0.120    vga_driver/v_cnt_reg[10]_0[9]
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.822    -0.848    vga_driver/CLK
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism              0.252    -0.596    
                         clock uncertainty            0.295    -0.300    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.090    -0.210    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.076%)  route 0.313ns (68.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=8, routed)           0.313    -0.156    vga_driver/v_cnt_reg[10]_0[5]
    SLICE_X52Y70         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.823    -0.847    vga_driver/CLK
    SLICE_X52Y70         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism              0.252    -0.595    
                         clock uncertainty            0.295    -0.299    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.052    -0.247    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           96  Failing Endpoints,  Worst Slack      -11.332ns,  Total Violation     -292.573ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.332ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        11.026ns  (logic 7.937ns (71.983%)  route 3.089ns (28.017%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39.051 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    39.051    vga_driver/CLK
    SLICE_X54Y70         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.518    39.569 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=2, routed)           0.611    40.180    add_ball/red2_0[4]
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.730 r  add_ball/red3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.730    add_ball/red3_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.045 r  add_ball/red3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.643    41.688    add_ball/red3_inferred__0/i__carry__1_n_4
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.034    45.722 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002    45.724    add_ball/red2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    47.242 f  add_ball/red1/P[0]
                         net (fo=2, routed)           1.113    48.355    add_ball/red1_n_105
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124    48.479 r  add_ball/_carry_i_8/O
                         net (fo=1, routed)           0.000    48.479    add_ball/_carry_i_8_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.011 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000    49.011    add_ball/_carry_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.125 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    49.125    add_ball/_carry__0_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.239 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.720    49.959    vga_driver/CO[0]
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.118    50.077 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    50.077    vga_driver/red_out0
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.425    38.449    vga_driver/CLK
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.561    39.010    
                         clock uncertainty           -0.295    38.714    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)        0.031    38.745    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                         -50.077    
  -------------------------------------------------------------------
                         slack                                -11.332    

Slack (VIOLATED) :        -11.331ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        11.026ns  (logic 7.937ns (71.983%)  route 3.089ns (28.017%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39.051 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    39.051    vga_driver/CLK
    SLICE_X54Y70         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.518    39.569 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=2, routed)           0.611    40.180    add_ball/red2_0[4]
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.730 r  add_ball/red3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.730    add_ball/red3_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.045 r  add_ball/red3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.643    41.688    add_ball/red3_inferred__0/i__carry__1_n_4
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.034    45.722 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002    45.724    add_ball/red2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    47.242 f  add_ball/red1/P[0]
                         net (fo=2, routed)           1.113    48.355    add_ball/red1_n_105
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124    48.479 r  add_ball/_carry_i_8/O
                         net (fo=1, routed)           0.000    48.479    add_ball/_carry_i_8_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.011 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000    49.011    add_ball/_carry_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.125 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    49.125    add_ball/_carry__0_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.239 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.720    49.959    vga_driver/CO[0]
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.118    50.077 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    50.077    vga_driver/red_out0
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.425    38.449    vga_driver/CLK
    SLICE_X51Y74         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.561    39.010    
                         clock uncertainty           -0.295    38.714    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)        0.032    38.746    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                         -50.077    
  -------------------------------------------------------------------
                         slack                                -11.331    

Slack (VIOLATED) :        -4.437ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        3.690ns  (logic 0.890ns (24.121%)  route 2.800ns (75.879%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39.051 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    39.051    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    39.569 f  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.389    40.958    vga_driver/Q[3]
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    41.082 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.151    41.234    vga_driver/hsync_i_4_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.124    41.358 r  vga_driver/hsync_i_2/O
                         net (fo=1, routed)           0.929    42.287    vga_driver/hsync_i_2_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.124    42.411 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.330    42.741    vga_driver/hsync0
    SLICE_X53Y71         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.430    38.454    vga_driver/CLK
    SLICE_X53Y71         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.575    39.029    
                         clock uncertainty           -0.295    38.733    
    SLICE_X53Y71         FDRE (Setup_fdre_C_R)       -0.429    38.304    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.304    
                         arrival time                         -42.741    
  -------------------------------------------------------------------
                         slack                                 -4.437    

Slack (VIOLATED) :        -4.355ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/vsync_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        4.032ns  (logic 0.766ns (18.997%)  route 3.266ns (81.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 39.046 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.541    39.046    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    39.564 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=10, routed)          1.508    41.072    vga_driver/v_cnt_reg[10]_0[2]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.124    41.196 r  vga_driver/vsync_i_2/O
                         net (fo=1, routed)           1.029    42.225    vga_driver/vsync_i_2_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.124    42.349 r  vga_driver/vsync_i_1/O
                         net (fo=2, routed)           0.729    43.078    vga_driver/vsync_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  vga_driver/vsync_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.501    38.525    vga_driver/CLK
    SLICE_X58Y66         FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
                         clock pessimism              0.561    39.086    
                         clock uncertainty           -0.295    38.790    
    SLICE_X58Y66         FDRE (Setup_fdre_C_D)       -0.067    38.723    vga_driver/vsync_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.723    
                         arrival time                         -43.078    
  -------------------------------------------------------------------
                         slack                                 -4.355    

Slack (VIOLATED) :        -4.071ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        3.309ns  (logic 0.900ns (27.198%)  route 2.409ns (72.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39.051 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    39.051    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.478    39.529 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=9, routed)           1.519    41.049    vga_driver/Q[4]
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.298    41.347 f  vga_driver/h_cnt[10]_i_3/O
                         net (fo=5, routed)           0.298    41.645    vga_driver/h_cnt[10]_i_3_n_0
    SLICE_X51Y70         LUT5 (Prop_lut5_I2_O)        0.124    41.769 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.591    42.360    vga_driver/clear
    SLICE_X48Y71         FDRE                                         r  vga_driver/h_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.429    38.453    vga_driver/CLK
    SLICE_X48Y71         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
                         clock pessimism              0.561    39.014    
                         clock uncertainty           -0.295    38.718    
    SLICE_X48Y71         FDRE (Setup_fdre_C_R)       -0.429    38.289    vga_driver/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                         -42.360    
  -------------------------------------------------------------------
                         slack                                 -4.071    

Slack (VIOLATED) :        -3.975ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39.051 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    39.051    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    39.569 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412    40.981    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124    41.105 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171    41.276    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124    41.400 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422    41.822    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124    41.946 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331    42.277    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.452    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575    39.027    
                         clock uncertainty           -0.295    38.731    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.302    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.302    
                         arrival time                         -42.277    
  -------------------------------------------------------------------
                         slack                                 -3.975    

Slack (VIOLATED) :        -3.975ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39.051 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    39.051    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    39.569 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412    40.981    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124    41.105 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171    41.276    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124    41.400 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422    41.822    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124    41.946 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331    42.277    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.452    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575    39.027    
                         clock uncertainty           -0.295    38.731    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.302    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.302    
                         arrival time                         -42.277    
  -------------------------------------------------------------------
                         slack                                 -3.975    

Slack (VIOLATED) :        -3.975ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39.051 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    39.051    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    39.569 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412    40.981    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124    41.105 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171    41.276    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124    41.400 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422    41.822    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124    41.946 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331    42.277    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.452    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575    39.027    
                         clock uncertainty           -0.295    38.731    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.302    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.302    
                         arrival time                         -42.277    
  -------------------------------------------------------------------
                         slack                                 -3.975    

Slack (VIOLATED) :        -3.975ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39.051 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    39.051    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    39.569 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412    40.981    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124    41.105 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171    41.276    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124    41.400 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422    41.822    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124    41.946 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331    42.277    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.452    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.575    39.027    
                         clock uncertainty           -0.295    38.731    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.302    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.302    
                         arrival time                         -42.277    
  -------------------------------------------------------------------
                         slack                                 -3.975    

Slack (VIOLATED) :        -3.975ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.588%)  route 2.336ns (72.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns = ( 39.051 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.546    39.051    vga_driver/CLK
    SLICE_X50Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518    39.569 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          1.412    40.981    vga_driver/Q[3]
    SLICE_X50Y71         LUT5 (Prop_lut5_I3_O)        0.124    41.105 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.171    41.276    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.124    41.400 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.422    41.822    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.124    41.946 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.331    42.277    vga_driver/v_cnt0
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.428    38.452    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.575    39.027    
                         clock uncertainty           -0.295    38.731    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.429    38.302    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.302    
                         arrival time                         -42.277    
  -------------------------------------------------------------------
                         slack                                 -3.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.122%)  route 0.290ns (63.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.552    -0.612    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.290    -0.158    vga_driver/v_cnt_reg[10]_0[0]
    SLICE_X51Y68         FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.825    -0.845    vga_driver/CLK
    SLICE_X51Y68         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.295    -0.297    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.072    -0.225    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.877%)  route 0.261ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=8, routed)           0.261    -0.220    vga_driver/v_cnt_reg[10]_0[3]
    SLICE_X52Y69         FDRE                                         r  vga_driver/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.824    -0.846    vga_driver/CLK
    SLICE_X52Y69         FDRE                                         r  vga_driver/pixel_row_reg[3]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.295    -0.298    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.010    -0.288    vga_driver/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.233%)  route 0.289ns (63.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X50Y71         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=7, routed)           0.289    -0.157    vga_driver/v_cnt_reg[10]_0[6]
    SLICE_X51Y70         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.823    -0.847    vga_driver/CLK
    SLICE_X51Y70         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.252    -0.595    
                         clock uncertainty            0.295    -0.299    
    SLICE_X51Y70         FDRE (Hold_fdre_C_D)         0.066    -0.233    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.962%)  route 0.292ns (64.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.552    -0.612    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=10, routed)          0.292    -0.156    vga_driver/v_cnt_reg[10]_0[2]
    SLICE_X51Y69         FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.824    -0.846    vga_driver/CLK
    SLICE_X51Y69         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.295    -0.298    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.066    -0.232    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.899%)  route 0.261ns (67.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=5, routed)           0.261    -0.221    vga_driver/v_cnt_reg[10]_0[8]
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.822    -0.848    vga_driver/CLK
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
                         clock pessimism              0.252    -0.596    
                         clock uncertainty            0.295    -0.300    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)        -0.001    -0.301    vga_driver/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.644%)  route 0.304ns (70.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.555    -0.609    vga_driver/CLK
    SLICE_X49Y70         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          0.304    -0.177    vga_driver/Q[2]
    SLICE_X55Y70         FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.823    -0.847    vga_driver/CLK
    SLICE_X55Y70         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism              0.273    -0.574    
                         clock uncertainty            0.295    -0.278    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.017    -0.261    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.254ns (50.620%)  route 0.248ns (49.380%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.552    -0.612    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  vga_driver/v_cnt_reg[2]/Q
                         net (fo=10, routed)          0.128    -0.320    vga_driver/v_cnt_reg[10]_0[2]
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.275 f  vga_driver/v_cnt[9]_i_3/O
                         net (fo=5, routed)           0.120    -0.155    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I1_O)        0.045    -0.110 r  vga_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    vga_driver/v_cnt[2]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.819    -0.851    vga_driver/CLK
    SLICE_X50Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.239    -0.612    
                         clock uncertainty            0.295    -0.316    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.121    -0.195    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.151%)  route 0.343ns (70.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.555    -0.609    vga_driver/CLK
    SLICE_X49Y70         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=9, routed)           0.343    -0.125    vga_driver/Q[9]
    SLICE_X55Y72         FDRE                                         r  vga_driver/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.821    -0.849    vga_driver/CLK
    SLICE_X55Y72         FDRE                                         r  vga_driver/pixel_col_reg[9]/C
                         clock pessimism              0.273    -0.576    
                         clock uncertainty            0.295    -0.280    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.066    -0.214    vga_driver/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.798%)  route 0.349ns (71.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=11, routed)          0.349    -0.120    vga_driver/v_cnt_reg[10]_0[9]
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.822    -0.848    vga_driver/CLK
    SLICE_X52Y71         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism              0.252    -0.596    
                         clock uncertainty            0.295    -0.300    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.090    -0.210    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.076%)  route 0.313ns (68.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.554    -0.610    vga_driver/CLK
    SLICE_X51Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=8, routed)           0.313    -0.156    vga_driver/v_cnt_reg[10]_0[5]
    SLICE_X52Y70         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.823    -0.847    vga_driver/CLK
    SLICE_X52Y70         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism              0.252    -0.595    
                         clock uncertainty            0.295    -0.299    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.052    -0.247    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.091    





