// Seed: 2155028081
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    input uwire id_3,
    output tri1 id_4,
    input wand id_5,
    output supply1 id_6 id_8
);
  logic id_9;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd74
) (
    input  uwire id_0,
    output wire  id_1,
    input  uwire id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  tri1  _id_5,
    output wor   id_6,
    output tri0  id_7
);
  parameter id_9 = "";
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_0,
      id_7,
      id_4,
      id_6
  );
  assign id_3 = -1;
  wire id_10;
  initial forever id_11(id_0, -1 - id_11[id_5]);
endmodule
