{
  "module_name": "rt5668.h",
  "hash_id": "47117b895315498c945882d22da972860caecc00d277f12dcbc0616b1fde6d16",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5668.h",
  "human_readable_source": " \n \n\n#ifndef __RT5668_H__\n#define __RT5668_H__\n\n#include <sound/rt5668.h>\n\n#define DEVICE_ID 0x6530\n\n \n#define RT5668_RESET\t\t\t\t0x0000\n#define RT5668_VERSION_ID\t\t\t0x00fd\n#define RT5668_VENDOR_ID\t\t\t0x00fe\n#define RT5668_DEVICE_ID\t\t\t0x00ff\n \n#define RT5668_HP_CTRL_1\t\t\t0x0002\n#define RT5668_HP_CTRL_2\t\t\t0x0003\n#define RT5668_HPL_GAIN\t\t\t\t0x0005\n#define RT5668_HPR_GAIN\t\t\t\t0x0006\n\n#define RT5668_I2C_CTRL\t\t\t\t0x0008\n\n \n#define RT5668_CBJ_BST_CTRL\t\t\t0x000b\n#define RT5668_CBJ_CTRL_1\t\t\t0x0010\n#define RT5668_CBJ_CTRL_2\t\t\t0x0011\n#define RT5668_CBJ_CTRL_3\t\t\t0x0012\n#define RT5668_CBJ_CTRL_4\t\t\t0x0013\n#define RT5668_CBJ_CTRL_5\t\t\t0x0014\n#define RT5668_CBJ_CTRL_6\t\t\t0x0015\n#define RT5668_CBJ_CTRL_7\t\t\t0x0016\n \n#define RT5668_DAC1_DIG_VOL\t\t\t0x0019\n#define RT5668_STO1_ADC_DIG_VOL\t\t\t0x001c\n#define RT5668_STO1_ADC_BOOST\t\t\t0x001f\n#define RT5668_HP_IMP_GAIN_1\t\t\t0x0022\n#define RT5668_HP_IMP_GAIN_2\t\t\t0x0023\n \n#define RT5668_SIDETONE_CTRL\t\t\t0x0024\n#define RT5668_STO1_ADC_MIXER\t\t\t0x0026\n#define RT5668_AD_DA_MIXER\t\t\t0x0029\n#define RT5668_STO1_DAC_MIXER\t\t\t0x002a\n#define RT5668_A_DAC1_MUX\t\t\t0x002b\n#define RT5668_DIG_INF2_DATA\t\t\t0x0030\n \n#define RT5668_REC_MIXER\t\t\t0x003c\n#define RT5668_CAL_REC\t\t\t\t0x0044\n#define RT5668_ALC_BACK_GAIN\t\t\t0x0049\n \n#define RT5668_PWR_DIG_1\t\t\t0x0061\n#define RT5668_PWR_DIG_2\t\t\t0x0062\n#define RT5668_PWR_ANLG_1\t\t\t0x0063\n#define RT5668_PWR_ANLG_2\t\t\t0x0064\n#define RT5668_PWR_ANLG_3\t\t\t0x0065\n#define RT5668_PWR_MIXER\t\t\t0x0066\n#define RT5668_PWR_VOL\t\t\t\t0x0067\n \n#define RT5668_CLK_DET\t\t\t\t0x006b\n \n#define RT5668_RESET_LPF_CTRL\t\t\t0x006c\n#define RT5668_RESET_HPF_CTRL\t\t\t0x006d\n \n#define RT5668_DMIC_CTRL_1\t\t\t0x006e\n \n#define RT5668_I2S1_SDP\t\t\t\t0x0070\n#define RT5668_I2S2_SDP\t\t\t\t0x0071\n#define RT5668_ADDA_CLK_1\t\t\t0x0073\n#define RT5668_ADDA_CLK_2\t\t\t0x0074\n#define RT5668_I2S1_F_DIV_CTRL_1\t\t0x0075\n#define RT5668_I2S1_F_DIV_CTRL_2\t\t0x0076\n \n#define RT5668_TDM_CTRL\t\t\t\t0x0079\n#define RT5668_TDM_ADDA_CTRL_1\t\t\t0x007a\n#define RT5668_TDM_ADDA_CTRL_2\t\t\t0x007b\n#define RT5668_DATA_SEL_CTRL_1\t\t\t0x007c\n#define RT5668_TDM_TCON_CTRL\t\t\t0x007e\n \n#define RT5668_GLB_CLK\t\t\t\t0x0080\n#define RT5668_PLL_CTRL_1\t\t\t0x0081\n#define RT5668_PLL_CTRL_2\t\t\t0x0082\n#define RT5668_PLL_TRACK_1\t\t\t0x0083\n#define RT5668_PLL_TRACK_2\t\t\t0x0084\n#define RT5668_PLL_TRACK_3\t\t\t0x0085\n#define RT5668_PLL_TRACK_4\t\t\t0x0086\n#define RT5668_PLL_TRACK_5\t\t\t0x0087\n#define RT5668_PLL_TRACK_6\t\t\t0x0088\n#define RT5668_PLL_TRACK_11\t\t\t0x008c\n#define RT5668_SDW_REF_CLK\t\t\t0x008d\n#define RT5668_DEPOP_1\t\t\t\t0x008e\n#define RT5668_DEPOP_2\t\t\t\t0x008f\n#define RT5668_HP_CHARGE_PUMP_1\t\t\t0x0091\n#define RT5668_HP_CHARGE_PUMP_2\t\t\t0x0092\n#define RT5668_MICBIAS_1\t\t\t0x0093\n#define RT5668_MICBIAS_2\t\t\t0x0094\n#define RT5668_PLL_TRACK_12\t\t\t0x0098\n#define RT5668_PLL_TRACK_14\t\t\t0x009a\n#define RT5668_PLL2_CTRL_1\t\t\t0x009b\n#define RT5668_PLL2_CTRL_2\t\t\t0x009c\n#define RT5668_PLL2_CTRL_3\t\t\t0x009d\n#define RT5668_PLL2_CTRL_4\t\t\t0x009e\n#define RT5668_RC_CLK_CTRL\t\t\t0x009f\n#define RT5668_I2S_M_CLK_CTRL_1\t\t\t0x00a0\n#define RT5668_I2S2_F_DIV_CTRL_1\t\t0x00a3\n#define RT5668_I2S2_F_DIV_CTRL_2\t\t0x00a4\n \n#define RT5668_EQ_CTRL_1\t\t\t0x00ae\n#define RT5668_EQ_CTRL_2\t\t\t0x00af\n#define RT5668_IRQ_CTRL_1\t\t\t0x00b6\n#define RT5668_IRQ_CTRL_2\t\t\t0x00b7\n#define RT5668_IRQ_CTRL_3\t\t\t0x00b8\n#define RT5668_IRQ_CTRL_4\t\t\t0x00b9\n#define RT5668_INT_ST_1\t\t\t\t0x00be\n#define RT5668_GPIO_CTRL_1\t\t\t0x00c0\n#define RT5668_GPIO_CTRL_2\t\t\t0x00c1\n#define RT5668_GPIO_CTRL_3\t\t\t0x00c2\n#define RT5668_HP_AMP_DET_CTRL_1\t\t0x00d0\n#define RT5668_HP_AMP_DET_CTRL_2\t\t0x00d1\n#define RT5668_MID_HP_AMP_DET\t\t\t0x00d2\n#define RT5668_LOW_HP_AMP_DET\t\t\t0x00d3\n#define RT5668_DELAY_BUF_CTRL\t\t\t0x00d4\n#define RT5668_SV_ZCD_1\t\t\t\t0x00d9\n#define RT5668_SV_ZCD_2\t\t\t\t0x00da\n#define RT5668_IL_CMD_1\t\t\t\t0x00db\n#define RT5668_IL_CMD_2\t\t\t\t0x00dc\n#define RT5668_IL_CMD_3\t\t\t\t0x00dd\n#define RT5668_IL_CMD_4\t\t\t\t0x00de\n#define RT5668_IL_CMD_5\t\t\t\t0x00df\n#define RT5668_IL_CMD_6\t\t\t\t0x00e0\n#define RT5668_4BTN_IL_CMD_1\t\t\t0x00e2\n#define RT5668_4BTN_IL_CMD_2\t\t\t0x00e3\n#define RT5668_4BTN_IL_CMD_3\t\t\t0x00e4\n#define RT5668_4BTN_IL_CMD_4\t\t\t0x00e5\n#define RT5668_4BTN_IL_CMD_5\t\t\t0x00e6\n#define RT5668_4BTN_IL_CMD_6\t\t\t0x00e7\n#define RT5668_4BTN_IL_CMD_7\t\t\t0x00e8\n\n#define RT5668_ADC_STO1_HP_CTRL_1\t\t0x00ea\n#define RT5668_ADC_STO1_HP_CTRL_2\t\t0x00eb\n#define RT5668_AJD1_CTRL\t\t\t0x00f0\n#define RT5668_JD1_THD\t\t\t\t0x00f1\n#define RT5668_JD2_THD\t\t\t\t0x00f2\n#define RT5668_JD_CTRL_1\t\t\t0x00f6\n \n#define RT5668_DUMMY_1\t\t\t\t0x00fa\n#define RT5668_DUMMY_2\t\t\t\t0x00fb\n#define RT5668_DUMMY_3\t\t\t\t0x00fc\n\n#define RT5668_DAC_ADC_DIG_VOL1\t\t\t0x0100\n#define RT5668_BIAS_CUR_CTRL_2\t\t\t0x010b\n#define RT5668_BIAS_CUR_CTRL_3\t\t\t0x010c\n#define RT5668_BIAS_CUR_CTRL_4\t\t\t0x010d\n#define RT5668_BIAS_CUR_CTRL_5\t\t\t0x010e\n#define RT5668_BIAS_CUR_CTRL_6\t\t\t0x010f\n#define RT5668_BIAS_CUR_CTRL_7\t\t\t0x0110\n#define RT5668_BIAS_CUR_CTRL_8\t\t\t0x0111\n#define RT5668_BIAS_CUR_CTRL_9\t\t\t0x0112\n#define RT5668_BIAS_CUR_CTRL_10\t\t\t0x0113\n#define RT5668_VREF_REC_OP_FB_CAP_CTRL\t\t0x0117\n#define RT5668_CHARGE_PUMP_1\t\t\t0x0125\n#define RT5668_DIG_IN_CTRL_1\t\t\t0x0132\n#define RT5668_PAD_DRIVING_CTRL\t\t\t0x0136\n#define RT5668_SOFT_RAMP_DEPOP\t\t\t0x0138\n#define RT5668_CHOP_DAC\t\t\t\t0x013a\n#define RT5668_CHOP_ADC\t\t\t\t0x013b\n#define RT5668_CALIB_ADC_CTRL\t\t\t0x013c\n#define RT5668_VOL_TEST\t\t\t\t0x013f\n#define RT5668_SPKVDD_DET_STA\t\t\t0x0142\n#define RT5668_TEST_MODE_CTRL_1\t\t\t0x0145\n#define RT5668_TEST_MODE_CTRL_2\t\t\t0x0146\n#define RT5668_TEST_MODE_CTRL_3\t\t\t0x0147\n#define RT5668_TEST_MODE_CTRL_4\t\t\t0x0148\n#define RT5668_TEST_MODE_CTRL_5\t\t\t0x0149\n#define RT5668_PLL1_INTERNAL\t\t\t0x0150\n#define RT5668_PLL2_INTERNAL\t\t\t0x0151\n#define RT5668_STO_NG2_CTRL_1\t\t\t0x0160\n#define RT5668_STO_NG2_CTRL_2\t\t\t0x0161\n#define RT5668_STO_NG2_CTRL_3\t\t\t0x0162\n#define RT5668_STO_NG2_CTRL_4\t\t\t0x0163\n#define RT5668_STO_NG2_CTRL_5\t\t\t0x0164\n#define RT5668_STO_NG2_CTRL_6\t\t\t0x0165\n#define RT5668_STO_NG2_CTRL_7\t\t\t0x0166\n#define RT5668_STO_NG2_CTRL_8\t\t\t0x0167\n#define RT5668_STO_NG2_CTRL_9\t\t\t0x0168\n#define RT5668_STO_NG2_CTRL_10\t\t\t0x0169\n#define RT5668_STO1_DAC_SIL_DET\t\t\t0x0190\n#define RT5668_SIL_PSV_CTRL1\t\t\t0x0194\n#define RT5668_SIL_PSV_CTRL2\t\t\t0x0195\n#define RT5668_SIL_PSV_CTRL3\t\t\t0x0197\n#define RT5668_SIL_PSV_CTRL4\t\t\t0x0198\n#define RT5668_SIL_PSV_CTRL5\t\t\t0x0199\n#define RT5668_HP_IMP_SENS_CTRL_01\t\t0x01af\n#define RT5668_HP_IMP_SENS_CTRL_02\t\t0x01b0\n#define RT5668_HP_IMP_SENS_CTRL_03\t\t0x01b1\n#define RT5668_HP_IMP_SENS_CTRL_04\t\t0x01b2\n#define RT5668_HP_IMP_SENS_CTRL_05\t\t0x01b3\n#define RT5668_HP_IMP_SENS_CTRL_06\t\t0x01b4\n#define RT5668_HP_IMP_SENS_CTRL_07\t\t0x01b5\n#define RT5668_HP_IMP_SENS_CTRL_08\t\t0x01b6\n#define RT5668_HP_IMP_SENS_CTRL_09\t\t0x01b7\n#define RT5668_HP_IMP_SENS_CTRL_10\t\t0x01b8\n#define RT5668_HP_IMP_SENS_CTRL_11\t\t0x01b9\n#define RT5668_HP_IMP_SENS_CTRL_12\t\t0x01ba\n#define RT5668_HP_IMP_SENS_CTRL_13\t\t0x01bb\n#define RT5668_HP_IMP_SENS_CTRL_14\t\t0x01bc\n#define RT5668_HP_IMP_SENS_CTRL_15\t\t0x01bd\n#define RT5668_HP_IMP_SENS_CTRL_16\t\t0x01be\n#define RT5668_HP_IMP_SENS_CTRL_17\t\t0x01bf\n#define RT5668_HP_IMP_SENS_CTRL_18\t\t0x01c0\n#define RT5668_HP_IMP_SENS_CTRL_19\t\t0x01c1\n#define RT5668_HP_IMP_SENS_CTRL_20\t\t0x01c2\n#define RT5668_HP_IMP_SENS_CTRL_21\t\t0x01c3\n#define RT5668_HP_IMP_SENS_CTRL_22\t\t0x01c4\n#define RT5668_HP_IMP_SENS_CTRL_23\t\t0x01c5\n#define RT5668_HP_IMP_SENS_CTRL_24\t\t0x01c6\n#define RT5668_HP_IMP_SENS_CTRL_25\t\t0x01c7\n#define RT5668_HP_IMP_SENS_CTRL_26\t\t0x01c8\n#define RT5668_HP_IMP_SENS_CTRL_27\t\t0x01c9\n#define RT5668_HP_IMP_SENS_CTRL_28\t\t0x01ca\n#define RT5668_HP_IMP_SENS_CTRL_29\t\t0x01cb\n#define RT5668_HP_IMP_SENS_CTRL_30\t\t0x01cc\n#define RT5668_HP_IMP_SENS_CTRL_31\t\t0x01cd\n#define RT5668_HP_IMP_SENS_CTRL_32\t\t0x01ce\n#define RT5668_HP_IMP_SENS_CTRL_33\t\t0x01cf\n#define RT5668_HP_IMP_SENS_CTRL_34\t\t0x01d0\n#define RT5668_HP_IMP_SENS_CTRL_35\t\t0x01d1\n#define RT5668_HP_IMP_SENS_CTRL_36\t\t0x01d2\n#define RT5668_HP_IMP_SENS_CTRL_37\t\t0x01d3\n#define RT5668_HP_IMP_SENS_CTRL_38\t\t0x01d4\n#define RT5668_HP_IMP_SENS_CTRL_39\t\t0x01d5\n#define RT5668_HP_IMP_SENS_CTRL_40\t\t0x01d6\n#define RT5668_HP_IMP_SENS_CTRL_41\t\t0x01d7\n#define RT5668_HP_IMP_SENS_CTRL_42\t\t0x01d8\n#define RT5668_HP_IMP_SENS_CTRL_43\t\t0x01d9\n#define RT5668_HP_LOGIC_CTRL_1\t\t\t0x01da\n#define RT5668_HP_LOGIC_CTRL_2\t\t\t0x01db\n#define RT5668_HP_LOGIC_CTRL_3\t\t\t0x01dc\n#define RT5668_HP_CALIB_CTRL_1\t\t\t0x01de\n#define RT5668_HP_CALIB_CTRL_2\t\t\t0x01df\n#define RT5668_HP_CALIB_CTRL_3\t\t\t0x01e0\n#define RT5668_HP_CALIB_CTRL_4\t\t\t0x01e1\n#define RT5668_HP_CALIB_CTRL_5\t\t\t0x01e2\n#define RT5668_HP_CALIB_CTRL_6\t\t\t0x01e3\n#define RT5668_HP_CALIB_CTRL_7\t\t\t0x01e4\n#define RT5668_HP_CALIB_CTRL_9\t\t\t0x01e6\n#define RT5668_HP_CALIB_CTRL_10\t\t\t0x01e7\n#define RT5668_HP_CALIB_CTRL_11\t\t\t0x01e8\n#define RT5668_HP_CALIB_STA_1\t\t\t0x01ea\n#define RT5668_HP_CALIB_STA_2\t\t\t0x01eb\n#define RT5668_HP_CALIB_STA_3\t\t\t0x01ec\n#define RT5668_HP_CALIB_STA_4\t\t\t0x01ed\n#define RT5668_HP_CALIB_STA_5\t\t\t0x01ee\n#define RT5668_HP_CALIB_STA_6\t\t\t0x01ef\n#define RT5668_HP_CALIB_STA_7\t\t\t0x01f0\n#define RT5668_HP_CALIB_STA_8\t\t\t0x01f1\n#define RT5668_HP_CALIB_STA_9\t\t\t0x01f2\n#define RT5668_HP_CALIB_STA_10\t\t\t0x01f3\n#define RT5668_HP_CALIB_STA_11\t\t\t0x01f4\n#define RT5668_SAR_IL_CMD_1\t\t\t0x0210\n#define RT5668_SAR_IL_CMD_2\t\t\t0x0211\n#define RT5668_SAR_IL_CMD_3\t\t\t0x0212\n#define RT5668_SAR_IL_CMD_4\t\t\t0x0213\n#define RT5668_SAR_IL_CMD_5\t\t\t0x0214\n#define RT5668_SAR_IL_CMD_6\t\t\t0x0215\n#define RT5668_SAR_IL_CMD_7\t\t\t0x0216\n#define RT5668_SAR_IL_CMD_8\t\t\t0x0217\n#define RT5668_SAR_IL_CMD_9\t\t\t0x0218\n#define RT5668_SAR_IL_CMD_10\t\t\t0x0219\n#define RT5668_SAR_IL_CMD_11\t\t\t0x021a\n#define RT5668_SAR_IL_CMD_12\t\t\t0x021b\n#define RT5668_SAR_IL_CMD_13\t\t\t0x021c\n#define RT5668_EFUSE_CTRL_1\t\t\t0x0250\n#define RT5668_EFUSE_CTRL_2\t\t\t0x0251\n#define RT5668_EFUSE_CTRL_3\t\t\t0x0252\n#define RT5668_EFUSE_CTRL_4\t\t\t0x0253\n#define RT5668_EFUSE_CTRL_5\t\t\t0x0254\n#define RT5668_EFUSE_CTRL_6\t\t\t0x0255\n#define RT5668_EFUSE_CTRL_7\t\t\t0x0256\n#define RT5668_EFUSE_CTRL_8\t\t\t0x0257\n#define RT5668_EFUSE_CTRL_9\t\t\t0x0258\n#define RT5668_EFUSE_CTRL_10\t\t\t0x0259\n#define RT5668_EFUSE_CTRL_11\t\t\t0x025a\n#define RT5668_JD_TOP_VC_VTRL\t\t\t0x0270\n#define RT5668_DRC1_CTRL_0\t\t\t0x02ff\n#define RT5668_DRC1_CTRL_1\t\t\t0x0300\n#define RT5668_DRC1_CTRL_2\t\t\t0x0301\n#define RT5668_DRC1_CTRL_3\t\t\t0x0302\n#define RT5668_DRC1_CTRL_4\t\t\t0x0303\n#define RT5668_DRC1_CTRL_5\t\t\t0x0304\n#define RT5668_DRC1_CTRL_6\t\t\t0x0305\n#define RT5668_DRC1_HARD_LMT_CTRL_1\t\t0x0306\n#define RT5668_DRC1_HARD_LMT_CTRL_2\t\t0x0307\n#define RT5668_DRC1_PRIV_1\t\t\t0x0310\n#define RT5668_DRC1_PRIV_2\t\t\t0x0311\n#define RT5668_DRC1_PRIV_3\t\t\t0x0312\n#define RT5668_DRC1_PRIV_4\t\t\t0x0313\n#define RT5668_DRC1_PRIV_5\t\t\t0x0314\n#define RT5668_DRC1_PRIV_6\t\t\t0x0315\n#define RT5668_DRC1_PRIV_7\t\t\t0x0316\n#define RT5668_DRC1_PRIV_8\t\t\t0x0317\n#define RT5668_EQ_AUTO_RCV_CTRL1\t\t0x03c0\n#define RT5668_EQ_AUTO_RCV_CTRL2\t\t0x03c1\n#define RT5668_EQ_AUTO_RCV_CTRL3\t\t0x03c2\n#define RT5668_EQ_AUTO_RCV_CTRL4\t\t0x03c3\n#define RT5668_EQ_AUTO_RCV_CTRL5\t\t0x03c4\n#define RT5668_EQ_AUTO_RCV_CTRL6\t\t0x03c5\n#define RT5668_EQ_AUTO_RCV_CTRL7\t\t0x03c6\n#define RT5668_EQ_AUTO_RCV_CTRL8\t\t0x03c7\n#define RT5668_EQ_AUTO_RCV_CTRL9\t\t0x03c8\n#define RT5668_EQ_AUTO_RCV_CTRL10\t\t0x03c9\n#define RT5668_EQ_AUTO_RCV_CTRL11\t\t0x03ca\n#define RT5668_EQ_AUTO_RCV_CTRL12\t\t0x03cb\n#define RT5668_EQ_AUTO_RCV_CTRL13\t\t0x03cc\n#define RT5668_ADC_L_EQ_LPF1_A1\t\t\t0x03d0\n#define RT5668_R_EQ_LPF1_A1\t\t\t0x03d1\n#define RT5668_L_EQ_LPF1_H0\t\t\t0x03d2\n#define RT5668_R_EQ_LPF1_H0\t\t\t0x03d3\n#define RT5668_L_EQ_BPF1_A1\t\t\t0x03d4\n#define RT5668_R_EQ_BPF1_A1\t\t\t0x03d5\n#define RT5668_L_EQ_BPF1_A2\t\t\t0x03d6\n#define RT5668_R_EQ_BPF1_A2\t\t\t0x03d7\n#define RT5668_L_EQ_BPF1_H0\t\t\t0x03d8\n#define RT5668_R_EQ_BPF1_H0\t\t\t0x03d9\n#define RT5668_L_EQ_BPF2_A1\t\t\t0x03da\n#define RT5668_R_EQ_BPF2_A1\t\t\t0x03db\n#define RT5668_L_EQ_BPF2_A2\t\t\t0x03dc\n#define RT5668_R_EQ_BPF2_A2\t\t\t0x03dd\n#define RT5668_L_EQ_BPF2_H0\t\t\t0x03de\n#define RT5668_R_EQ_BPF2_H0\t\t\t0x03df\n#define RT5668_L_EQ_BPF3_A1\t\t\t0x03e0\n#define RT5668_R_EQ_BPF3_A1\t\t\t0x03e1\n#define RT5668_L_EQ_BPF3_A2\t\t\t0x03e2\n#define RT5668_R_EQ_BPF3_A2\t\t\t0x03e3\n#define RT5668_L_EQ_BPF3_H0\t\t\t0x03e4\n#define RT5668_R_EQ_BPF3_H0\t\t\t0x03e5\n#define RT5668_L_EQ_BPF4_A1\t\t\t0x03e6\n#define RT5668_R_EQ_BPF4_A1\t\t\t0x03e7\n#define RT5668_L_EQ_BPF4_A2\t\t\t0x03e8\n#define RT5668_R_EQ_BPF4_A2\t\t\t0x03e9\n#define RT5668_L_EQ_BPF4_H0\t\t\t0x03ea\n#define RT5668_R_EQ_BPF4_H0\t\t\t0x03eb\n#define RT5668_L_EQ_HPF1_A1\t\t\t0x03ec\n#define RT5668_R_EQ_HPF1_A1\t\t\t0x03ed\n#define RT5668_L_EQ_HPF1_H0\t\t\t0x03ee\n#define RT5668_R_EQ_HPF1_H0\t\t\t0x03ef\n#define RT5668_L_EQ_PRE_VOL\t\t\t0x03f0\n#define RT5668_R_EQ_PRE_VOL\t\t\t0x03f1\n#define RT5668_L_EQ_POST_VOL\t\t\t0x03f2\n#define RT5668_R_EQ_POST_VOL\t\t\t0x03f3\n#define RT5668_I2C_MODE\t\t\t\t0xffff\n\n\n \n#define RT5668_L_MUTE\t\t\t\t(0x1 << 15)\n#define RT5668_L_MUTE_SFT\t\t\t15\n#define RT5668_VOL_L_MUTE\t\t\t(0x1 << 14)\n#define RT5668_VOL_L_SFT\t\t\t14\n#define RT5668_R_MUTE\t\t\t\t(0x1 << 7)\n#define RT5668_R_MUTE_SFT\t\t\t7\n#define RT5668_VOL_R_MUTE\t\t\t(0x1 << 6)\n#define RT5668_VOL_R_SFT\t\t\t6\n#define RT5668_L_VOL_MASK\t\t\t(0x3f << 8)\n#define RT5668_L_VOL_SFT\t\t\t8\n#define RT5668_R_VOL_MASK\t\t\t(0x3f)\n#define RT5668_R_VOL_SFT\t\t\t0\n\n \n#define RT5668_G_HP\t\t\t\t(0xf << 8)\n#define RT5668_G_HP_SFT\t\t\t\t8\n#define RT5668_G_STO_DA_DMIX\t\t\t(0xf)\n#define RT5668_G_STO_DA_SFT\t\t\t0\n\n \n#define RT5668_BST_CBJ_MASK\t\t\t(0xf << 8)\n#define RT5668_BST_CBJ_SFT\t\t\t8\n\n \n#define RT5668_EMB_JD_EN\t\t\t(0x1 << 15)\n#define RT5668_EMB_JD_EN_SFT\t\t\t15\n#define RT5668_EMB_JD_RST\t\t\t(0x1 << 14)\n#define RT5668_JD_MODE\t\t\t\t(0x1 << 13)\n#define RT5668_JD_MODE_SFT\t\t\t13\n#define RT5668_DET_TYPE\t\t\t\t(0x1 << 12)\n#define RT5668_DET_TYPE_SFT\t\t\t12\n#define RT5668_POLA_EXT_JD_MASK\t\t\t(0x1 << 11)\n#define RT5668_POLA_EXT_JD_LOW\t\t\t(0x1 << 11)\n#define RT5668_POLA_EXT_JD_HIGH\t\t\t(0x0 << 11)\n#define RT5668_EXT_JD_DIG\t\t\t(0x1 << 9)\n#define RT5668_POL_FAST_OFF_MASK\t\t(0x1 << 8)\n#define RT5668_POL_FAST_OFF_HIGH\t\t(0x1 << 8)\n#define RT5668_POL_FAST_OFF_LOW\t\t\t(0x0 << 8)\n#define RT5668_FAST_OFF_MASK\t\t\t(0x1 << 7)\n#define RT5668_FAST_OFF_EN\t\t\t(0x1 << 7)\n#define RT5668_FAST_OFF_DIS\t\t\t(0x0 << 7)\n#define RT5668_VREF_POW_MASK\t\t\t(0x1 << 6)\n#define RT5668_VREF_POW_FSM\t\t\t(0x0 << 6)\n#define RT5668_VREF_POW_REG\t\t\t(0x1 << 6)\n#define RT5668_MB1_PATH_MASK\t\t\t(0x1 << 5)\n#define RT5668_CTRL_MB1_REG\t\t\t(0x1 << 5)\n#define RT5668_CTRL_MB1_FSM\t\t\t(0x0 << 5)\n#define RT5668_MB2_PATH_MASK\t\t\t(0x1 << 4)\n#define RT5668_CTRL_MB2_REG\t\t\t(0x1 << 4)\n#define RT5668_CTRL_MB2_FSM\t\t\t(0x0 << 4)\n#define RT5668_TRIG_JD_MASK\t\t\t(0x1 << 3)\n#define RT5668_TRIG_JD_HIGH\t\t\t(0x1 << 3)\n#define RT5668_TRIG_JD_LOW\t\t\t(0x0 << 3)\n#define RT5668_MIC_CAP_MASK\t\t\t(0x1 << 1)\n#define RT5668_MIC_CAP_HS\t\t\t(0x1 << 1)\n#define RT5668_MIC_CAP_HP\t\t\t(0x0 << 1)\n#define RT5668_MIC_CAP_SRC_MASK\t\t\t(0x1)\n#define RT5668_MIC_CAP_SRC_REG\t\t\t(0x1)\n#define RT5668_MIC_CAP_SRC_ANA\t\t\t(0x0)\n\n \n#define RT5668_EXT_JD_SRC\t\t\t(0x7 << 4)\n#define RT5668_EXT_JD_SRC_SFT\t\t\t4\n#define RT5668_EXT_JD_SRC_GPIO_JD1\t\t(0x0 << 4)\n#define RT5668_EXT_JD_SRC_GPIO_JD2\t\t(0x1 << 4)\n#define RT5668_EXT_JD_SRC_JDH\t\t\t(0x2 << 4)\n#define RT5668_EXT_JD_SRC_JDL\t\t\t(0x3 << 4)\n#define RT5668_EXT_JD_SRC_MANUAL\t\t(0x4 << 4)\n#define RT5668_JACK_TYPE_MASK\t\t\t(0x3)\n\n \n#define RT5668_CBJ_IN_BUF_EN\t\t\t(0x1 << 7)\n\n \n#define RT5668_SEL_SHT_MID_TON_MASK\t\t(0x3 << 12)\n#define RT5668_SEL_SHT_MID_TON_2\t\t(0x0 << 12)\n#define RT5668_SEL_SHT_MID_TON_3\t\t(0x1 << 12)\n#define RT5668_CBJ_JD_TEST_MASK\t\t\t(0x1 << 6)\n#define RT5668_CBJ_JD_TEST_NORM\t\t\t(0x0 << 6)\n#define RT5668_CBJ_JD_TEST_MODE\t\t\t(0x1 << 6)\n\n \n#define RT5668_DAC_L1_VOL_MASK\t\t\t(0xff << 8)\n#define RT5668_DAC_L1_VOL_SFT\t\t\t8\n#define RT5668_DAC_R1_VOL_MASK\t\t\t(0xff)\n#define RT5668_DAC_R1_VOL_SFT\t\t\t0\n\n \n#define RT5668_ADC_L_VOL_MASK\t\t\t(0x7f << 8)\n#define RT5668_ADC_L_VOL_SFT\t\t\t8\n#define RT5668_ADC_R_VOL_MASK\t\t\t(0x7f)\n#define RT5668_ADC_R_VOL_SFT\t\t\t0\n\n \n#define RT5668_STO1_ADC_L_BST_MASK\t\t(0x3 << 14)\n#define RT5668_STO1_ADC_L_BST_SFT\t\t14\n#define RT5668_STO1_ADC_R_BST_MASK\t\t(0x3 << 12)\n#define RT5668_STO1_ADC_R_BST_SFT\t\t12\n\n \n#define RT5668_ST_SRC_SEL\t\t\t(0x1 << 8)\n#define RT5668_ST_SRC_SFT\t\t\t8\n#define RT5668_ST_EN_MASK\t\t\t(0x1 << 6)\n#define RT5668_ST_DIS\t\t\t\t(0x0 << 6)\n#define RT5668_ST_EN\t\t\t\t(0x1 << 6)\n#define RT5668_ST_EN_SFT\t\t\t6\n\n \n#define RT5668_M_STO1_ADC_L1\t\t\t(0x1 << 15)\n#define RT5668_M_STO1_ADC_L1_SFT\t\t15\n#define RT5668_M_STO1_ADC_L2\t\t\t(0x1 << 14)\n#define RT5668_M_STO1_ADC_L2_SFT\t\t14\n#define RT5668_STO1_ADC1L_SRC_MASK\t\t(0x1 << 13)\n#define RT5668_STO1_ADC1L_SRC_SFT\t\t13\n#define RT5668_STO1_ADC1_SRC_ADC\t\t(0x1 << 13)\n#define RT5668_STO1_ADC1_SRC_DACMIX\t\t(0x0 << 13)\n#define RT5668_STO1_ADC2L_SRC_MASK\t\t(0x1 << 12)\n#define RT5668_STO1_ADC2L_SRC_SFT\t\t12\n#define RT5668_STO1_ADCL_SRC_MASK\t\t(0x3 << 10)\n#define RT5668_STO1_ADCL_SRC_SFT\t\t10\n#define RT5668_STO1_DD_L_SRC_MASK\t\t(0x1 << 9)\n#define RT5668_STO1_DD_L_SRC_SFT\t\t9\n#define RT5668_STO1_DMIC_SRC_MASK\t\t(0x1 << 8)\n#define RT5668_STO1_DMIC_SRC_SFT\t\t8\n#define RT5668_STO1_DMIC_SRC_DMIC2\t\t(0x1 << 8)\n#define RT5668_STO1_DMIC_SRC_DMIC1\t\t(0x0 << 8)\n#define RT5668_M_STO1_ADC_R1\t\t\t(0x1 << 7)\n#define RT5668_M_STO1_ADC_R1_SFT\t\t7\n#define RT5668_M_STO1_ADC_R2\t\t\t(0x1 << 6)\n#define RT5668_M_STO1_ADC_R2_SFT\t\t6\n#define RT5668_STO1_ADC1R_SRC_MASK\t\t(0x1 << 5)\n#define RT5668_STO1_ADC1R_SRC_SFT\t\t5\n#define RT5668_STO1_ADC2R_SRC_MASK\t\t(0x1 << 4)\n#define RT5668_STO1_ADC2R_SRC_SFT\t\t4\n#define RT5668_STO1_ADCR_SRC_MASK\t\t(0x3 << 2)\n#define RT5668_STO1_ADCR_SRC_SFT\t\t2\n\n \n#define RT5668_M_ADCMIX_L\t\t\t(0x1 << 15)\n#define RT5668_M_ADCMIX_L_SFT\t\t\t15\n#define RT5668_M_DAC1_L\t\t\t\t(0x1 << 14)\n#define RT5668_M_DAC1_L_SFT\t\t\t14\n#define RT5668_DAC1_R_SEL_MASK\t\t\t(0x1 << 10)\n#define RT5668_DAC1_R_SEL_SFT\t\t\t10\n#define RT5668_DAC1_L_SEL_MASK\t\t\t(0x1 << 8)\n#define RT5668_DAC1_L_SEL_SFT\t\t\t8\n#define RT5668_M_ADCMIX_R\t\t\t(0x1 << 7)\n#define RT5668_M_ADCMIX_R_SFT\t\t\t7\n#define RT5668_M_DAC1_R\t\t\t\t(0x1 << 6)\n#define RT5668_M_DAC1_R_SFT\t\t\t6\n\n \n#define RT5668_M_DAC_L1_STO_L\t\t\t(0x1 << 15)\n#define RT5668_M_DAC_L1_STO_L_SFT\t\t15\n#define RT5668_G_DAC_L1_STO_L_MASK\t\t(0x1 << 14)\n#define RT5668_G_DAC_L1_STO_L_SFT\t\t14\n#define RT5668_M_DAC_R1_STO_L\t\t\t(0x1 << 13)\n#define RT5668_M_DAC_R1_STO_L_SFT\t\t13\n#define RT5668_G_DAC_R1_STO_L_MASK\t\t(0x1 << 12)\n#define RT5668_G_DAC_R1_STO_L_SFT\t\t12\n#define RT5668_M_DAC_L1_STO_R\t\t\t(0x1 << 7)\n#define RT5668_M_DAC_L1_STO_R_SFT\t\t7\n#define RT5668_G_DAC_L1_STO_R_MASK\t\t(0x1 << 6)\n#define RT5668_G_DAC_L1_STO_R_SFT\t\t6\n#define RT5668_M_DAC_R1_STO_R\t\t\t(0x1 << 5)\n#define RT5668_M_DAC_R1_STO_R_SFT\t\t5\n#define RT5668_G_DAC_R1_STO_R_MASK\t\t(0x1 << 4)\n#define RT5668_G_DAC_R1_STO_R_SFT\t\t4\n\n \n#define RT5668_M_ST_STO_L\t\t\t(0x1 << 9)\n#define RT5668_M_ST_STO_L_SFT\t\t\t9\n#define RT5668_M_ST_STO_R\t\t\t(0x1 << 8)\n#define RT5668_M_ST_STO_R_SFT\t\t\t8\n#define RT5668_DAC_L1_SRC_MASK\t\t\t(0x3 << 4)\n#define RT5668_A_DACL1_SFT\t\t\t4\n#define RT5668_DAC_R1_SRC_MASK\t\t\t(0x3)\n#define RT5668_A_DACR1_SFT\t\t\t0\n\n \n#define RT5668_IF2_ADC_SEL_MASK\t\t\t(0x3 << 0)\n#define RT5668_IF2_ADC_SEL_SFT\t\t\t0\n\n \n#define RT5668_G_CBJ_RM1_L\t\t\t(0x7 << 10)\n#define RT5668_G_CBJ_RM1_L_SFT\t\t\t10\n#define RT5668_M_CBJ_RM1_L\t\t\t(0x1 << 7)\n#define RT5668_M_CBJ_RM1_L_SFT\t\t\t7\n\n \n#define RT5668_PWR_I2S1\t\t\t\t(0x1 << 15)\n#define RT5668_PWR_I2S1_BIT\t\t\t15\n#define RT5668_PWR_I2S2\t\t\t\t(0x1 << 14)\n#define RT5668_PWR_I2S2_BIT\t\t\t14\n#define RT5668_PWR_DAC_L1\t\t\t(0x1 << 11)\n#define RT5668_PWR_DAC_L1_BIT\t\t\t11\n#define RT5668_PWR_DAC_R1\t\t\t(0x1 << 10)\n#define RT5668_PWR_DAC_R1_BIT\t\t\t10\n#define RT5668_PWR_LDO\t\t\t\t(0x1 << 8)\n#define RT5668_PWR_LDO_BIT\t\t\t8\n#define RT5668_PWR_ADC_L1\t\t\t(0x1 << 4)\n#define RT5668_PWR_ADC_L1_BIT\t\t\t4\n#define RT5668_PWR_ADC_R1\t\t\t(0x1 << 3)\n#define RT5668_PWR_ADC_R1_BIT\t\t\t3\n#define RT5668_DIG_GATE_CTRL\t\t\t(0x1 << 0)\n#define RT5668_DIG_GATE_CTRL_SFT\t\t0\n\n\n \n#define RT5668_PWR_ADC_S1F\t\t\t(0x1 << 15)\n#define RT5668_PWR_ADC_S1F_BIT\t\t\t15\n#define RT5668_PWR_DAC_S1F\t\t\t(0x1 << 10)\n#define RT5668_PWR_DAC_S1F_BIT\t\t\t10\n\n \n#define RT5668_PWR_VREF1\t\t\t(0x1 << 15)\n#define RT5668_PWR_VREF1_BIT\t\t\t15\n#define RT5668_PWR_FV1\t\t\t\t(0x1 << 14)\n#define RT5668_PWR_FV1_BIT\t\t\t14\n#define RT5668_PWR_VREF2\t\t\t(0x1 << 13)\n#define RT5668_PWR_VREF2_BIT\t\t\t13\n#define RT5668_PWR_FV2\t\t\t\t(0x1 << 12)\n#define RT5668_PWR_FV2_BIT\t\t\t12\n#define RT5668_LDO1_DBG_MASK\t\t\t(0x3 << 10)\n#define RT5668_PWR_MB\t\t\t\t(0x1 << 9)\n#define RT5668_PWR_MB_BIT\t\t\t9\n#define RT5668_PWR_BG\t\t\t\t(0x1 << 7)\n#define RT5668_PWR_BG_BIT\t\t\t7\n#define RT5668_LDO1_BYPASS_MASK\t\t\t(0x1 << 6)\n#define RT5668_LDO1_BYPASS\t\t\t(0x1 << 6)\n#define RT5668_LDO1_NOT_BYPASS\t\t\t(0x0 << 6)\n#define RT5668_PWR_MA_BIT\t\t\t6\n#define RT5668_LDO1_DVO_MASK\t\t\t(0x3 << 4)\n#define RT5668_LDO1_DVO_09\t\t\t(0x0 << 4)\n#define RT5668_LDO1_DVO_10\t\t\t(0x1 << 4)\n#define RT5668_LDO1_DVO_12\t\t\t(0x2 << 4)\n#define RT5668_LDO1_DVO_14\t\t\t(0x3 << 4)\n#define RT5668_HP_DRIVER_MASK\t\t\t(0x3 << 2)\n#define RT5668_HP_DRIVER_1X\t\t\t(0x0 << 2)\n#define RT5668_HP_DRIVER_3X\t\t\t(0x1 << 2)\n#define RT5668_HP_DRIVER_5X\t\t\t(0x3 << 2)\n#define RT5668_PWR_HA_L\t\t\t\t(0x1 << 1)\n#define RT5668_PWR_HA_L_BIT\t\t\t1\n#define RT5668_PWR_HA_R\t\t\t\t(0x1 << 0)\n#define RT5668_PWR_HA_R_BIT\t\t\t0\n\n \n#define RT5668_PWR_MB1\t\t\t\t(0x1 << 11)\n#define RT5668_PWR_MB1_PWR_DOWN\t\t\t(0x0 << 11)\n#define RT5668_PWR_MB1_BIT\t\t\t11\n#define RT5668_PWR_MB2\t\t\t\t(0x1 << 10)\n#define RT5668_PWR_MB2_PWR_DOWN\t\t\t(0x0 << 10)\n#define RT5668_PWR_MB2_BIT\t\t\t10\n#define RT5668_PWR_JDH\t\t\t\t(0x1 << 3)\n#define RT5668_PWR_JDH_BIT\t\t\t3\n#define RT5668_PWR_JDL\t\t\t\t(0x1 << 2)\n#define RT5668_PWR_JDL_BIT\t\t\t2\n#define RT5668_PWR_RM1_L\t\t\t(0x1 << 1)\n#define RT5668_PWR_RM1_L_BIT\t\t\t1\n\n \n#define RT5668_PWR_CBJ\t\t\t\t(0x1 << 9)\n#define RT5668_PWR_CBJ_BIT\t\t\t9\n#define RT5668_PWR_PLL\t\t\t\t(0x1 << 6)\n#define RT5668_PWR_PLL_BIT\t\t\t6\n#define RT5668_PWR_PLL2B\t\t\t(0x1 << 5)\n#define RT5668_PWR_PLL2B_BIT\t\t\t5\n#define RT5668_PWR_PLL2F\t\t\t(0x1 << 4)\n#define RT5668_PWR_PLL2F_BIT\t\t\t4\n#define RT5668_PWR_LDO2\t\t\t\t(0x1 << 2)\n#define RT5668_PWR_LDO2_BIT\t\t\t2\n#define RT5668_PWR_DET_SPKVDD\t\t\t(0x1 << 1)\n#define RT5668_PWR_DET_SPKVDD_BIT\t\t1\n\n \n#define RT5668_PWR_STO1_DAC_L\t\t\t(0x1 << 5)\n#define RT5668_PWR_STO1_DAC_L_BIT\t\t5\n#define RT5668_PWR_STO1_DAC_R\t\t\t(0x1 << 4)\n#define RT5668_PWR_STO1_DAC_R_BIT\t\t4\n\n \n#define RT5668_SYS_CLK_DET\t\t\t(0x1 << 15)\n#define RT5668_SYS_CLK_DET_SFT\t\t\t15\n#define RT5668_PLL1_CLK_DET\t\t\t(0x1 << 14)\n#define RT5668_PLL1_CLK_DET_SFT\t\t\t14\n#define RT5668_PLL2_CLK_DET\t\t\t(0x1 << 13)\n#define RT5668_PLL2_CLK_DET_SFT\t\t\t13\n#define RT5668_POW_CLK_DET2_SFT\t\t\t8\n#define RT5668_POW_CLK_DET_SFT\t\t\t0\n\n \n#define RT5668_DMIC_1_EN_MASK\t\t\t(0x1 << 15)\n#define RT5668_DMIC_1_EN_SFT\t\t\t15\n#define RT5668_DMIC_1_DIS\t\t\t(0x0 << 15)\n#define RT5668_DMIC_1_EN\t\t\t(0x1 << 15)\n#define RT5668_DMIC_1_DP_MASK\t\t\t(0x3 << 4)\n#define RT5668_DMIC_1_DP_SFT\t\t\t4\n#define RT5668_DMIC_1_DP_GPIO2\t\t\t(0x0 << 4)\n#define RT5668_DMIC_1_DP_GPIO5\t\t\t(0x1 << 4)\n#define RT5668_DMIC_CLK_MASK\t\t\t(0xf << 0)\n#define RT5668_DMIC_CLK_SFT\t\t\t0\n\n \n#define RT5668_SEL_ADCDAT_MASK\t\t\t(0x1 << 15)\n#define RT5668_SEL_ADCDAT_OUT\t\t\t(0x0 << 15)\n#define RT5668_SEL_ADCDAT_IN\t\t\t(0x1 << 15)\n#define RT5668_SEL_ADCDAT_SFT\t\t\t15\n#define RT5668_I2S1_TX_CHL_MASK\t\t\t(0x7 << 12)\n#define RT5668_I2S1_TX_CHL_SFT\t\t\t12\n#define RT5668_I2S1_TX_CHL_16\t\t\t(0x0 << 12)\n#define RT5668_I2S1_TX_CHL_20\t\t\t(0x1 << 12)\n#define RT5668_I2S1_TX_CHL_24\t\t\t(0x2 << 12)\n#define RT5668_I2S1_TX_CHL_32\t\t\t(0x3 << 12)\n#define RT5668_I2S1_TX_CHL_8\t\t\t(0x4 << 12)\n#define RT5668_I2S1_RX_CHL_MASK\t\t\t(0x7 << 8)\n#define RT5668_I2S1_RX_CHL_SFT\t\t\t8\n#define RT5668_I2S1_RX_CHL_16\t\t\t(0x0 << 8)\n#define RT5668_I2S1_RX_CHL_20\t\t\t(0x1 << 8)\n#define RT5668_I2S1_RX_CHL_24\t\t\t(0x2 << 8)\n#define RT5668_I2S1_RX_CHL_32\t\t\t(0x3 << 8)\n#define RT5668_I2S1_RX_CHL_8\t\t\t(0x4 << 8)\n#define RT5668_I2S1_MONO_MASK\t\t\t(0x1 << 7)\n#define RT5668_I2S1_MONO_EN\t\t\t(0x1 << 7)\n#define RT5668_I2S1_MONO_DIS\t\t\t(0x0 << 7)\n#define RT5668_I2S2_MONO_MASK\t\t\t(0x1 << 6)\n#define RT5668_I2S2_MONO_EN\t\t\t(0x1 << 6)\n#define RT5668_I2S2_MONO_DIS\t\t\t(0x0 << 6)\n#define RT5668_I2S1_DL_MASK\t\t\t(0x7 << 4)\n#define RT5668_I2S1_DL_SFT\t\t\t4\n#define RT5668_I2S1_DL_16\t\t\t(0x0 << 4)\n#define RT5668_I2S1_DL_20\t\t\t(0x1 << 4)\n#define RT5668_I2S1_DL_24\t\t\t(0x2 << 4)\n#define RT5668_I2S1_DL_32\t\t\t(0x3 << 4)\n#define RT5668_I2S1_DL_8\t\t\t(0x4 << 4)\n\n \n#define RT5668_I2S2_MS_MASK\t\t\t(0x1 << 15)\n#define RT5668_I2S2_MS_SFT\t\t\t15\n#define RT5668_I2S2_MS_M\t\t\t(0x0 << 15)\n#define RT5668_I2S2_MS_S\t\t\t(0x1 << 15)\n#define RT5668_I2S2_PIN_CFG_MASK\t\t(0x1 << 14)\n#define RT5668_I2S2_PIN_CFG_SFT\t\t\t14\n#define RT5668_I2S2_CLK_SEL_MASK\t\t(0x1 << 11)\n#define RT5668_I2S2_CLK_SEL_SFT\t\t\t11\n#define RT5668_I2S2_OUT_MASK\t\t\t(0x1 << 9)\n#define RT5668_I2S2_OUT_SFT\t\t\t9\n#define RT5668_I2S2_OUT_UM\t\t\t(0x0 << 9)\n#define RT5668_I2S2_OUT_M\t\t\t(0x1 << 9)\n#define RT5668_I2S_BP_MASK\t\t\t(0x1 << 8)\n#define RT5668_I2S_BP_SFT\t\t\t8\n#define RT5668_I2S_BP_NOR\t\t\t(0x0 << 8)\n#define RT5668_I2S_BP_INV\t\t\t(0x1 << 8)\n#define RT5668_I2S2_MONO_EN\t\t\t(0x1 << 6)\n#define RT5668_I2S2_MONO_DIS\t\t\t(0x0 << 6)\n#define RT5668_I2S2_DL_MASK\t\t\t(0x3 << 4)\n#define RT5668_I2S2_DL_SFT\t\t\t4\n#define RT5668_I2S2_DL_16\t\t\t(0x0 << 4)\n#define RT5668_I2S2_DL_20\t\t\t(0x1 << 4)\n#define RT5668_I2S2_DL_24\t\t\t(0x2 << 4)\n#define RT5668_I2S2_DL_8\t\t\t(0x3 << 4)\n#define RT5668_I2S_DF_MASK\t\t\t(0x7)\n#define RT5668_I2S_DF_SFT\t\t\t0\n#define RT5668_I2S_DF_I2S\t\t\t(0x0)\n#define RT5668_I2S_DF_LEFT\t\t\t(0x1)\n#define RT5668_I2S_DF_PCM_A\t\t\t(0x2)\n#define RT5668_I2S_DF_PCM_B\t\t\t(0x3)\n#define RT5668_I2S_DF_PCM_A_N\t\t\t(0x6)\n#define RT5668_I2S_DF_PCM_B_N\t\t\t(0x7)\n\n \n#define RT5668_ADC_OSR_MASK\t\t\t(0xf << 12)\n#define RT5668_ADC_OSR_SFT\t\t\t12\n#define RT5668_ADC_OSR_D_1\t\t\t(0x0 << 12)\n#define RT5668_ADC_OSR_D_2\t\t\t(0x1 << 12)\n#define RT5668_ADC_OSR_D_4\t\t\t(0x2 << 12)\n#define RT5668_ADC_OSR_D_6\t\t\t(0x3 << 12)\n#define RT5668_ADC_OSR_D_8\t\t\t(0x4 << 12)\n#define RT5668_ADC_OSR_D_12\t\t\t(0x5 << 12)\n#define RT5668_ADC_OSR_D_16\t\t\t(0x6 << 12)\n#define RT5668_ADC_OSR_D_24\t\t\t(0x7 << 12)\n#define RT5668_ADC_OSR_D_32\t\t\t(0x8 << 12)\n#define RT5668_ADC_OSR_D_48\t\t\t(0x9 << 12)\n#define RT5668_I2S_M_DIV_MASK\t\t\t(0xf << 12)\n#define RT5668_I2S_M_DIV_SFT\t\t\t8\n#define RT5668_I2S_M_D_1\t\t\t(0x0 << 8)\n#define RT5668_I2S_M_D_2\t\t\t(0x1 << 8)\n#define RT5668_I2S_M_D_3\t\t\t(0x2 << 8)\n#define RT5668_I2S_M_D_4\t\t\t(0x3 << 8)\n#define RT5668_I2S_M_D_6\t\t\t(0x4 << 8)\n#define RT5668_I2S_M_D_8\t\t\t(0x5 << 8)\n#define RT5668_I2S_M_D_12\t\t\t(0x6 << 8)\n#define RT5668_I2S_M_D_16\t\t\t(0x7 << 8)\n#define RT5668_I2S_M_D_24\t\t\t(0x8 << 8)\n#define RT5668_I2S_M_D_32\t\t\t(0x9 << 8)\n#define RT5668_I2S_M_D_48\t\t\t(0x10 << 8)\n#define RT5668_I2S_CLK_SRC_MASK\t\t\t(0x7 << 4)\n#define RT5668_I2S_CLK_SRC_SFT\t\t\t4\n#define RT5668_I2S_CLK_SRC_MCLK\t\t\t(0x0 << 4)\n#define RT5668_I2S_CLK_SRC_PLL1\t\t\t(0x1 << 4)\n#define RT5668_I2S_CLK_SRC_PLL2\t\t\t(0x2 << 4)\n#define RT5668_I2S_CLK_SRC_SDW\t\t\t(0x3 << 4)\n#define RT5668_I2S_CLK_SRC_RCCLK\t\t(0x4 << 4)  \n#define RT5668_DAC_OSR_MASK\t\t\t(0xf << 0)\n#define RT5668_DAC_OSR_SFT\t\t\t0\n#define RT5668_DAC_OSR_D_1\t\t\t(0x0 << 0)\n#define RT5668_DAC_OSR_D_2\t\t\t(0x1 << 0)\n#define RT5668_DAC_OSR_D_4\t\t\t(0x2 << 0)\n#define RT5668_DAC_OSR_D_6\t\t\t(0x3 << 0)\n#define RT5668_DAC_OSR_D_8\t\t\t(0x4 << 0)\n#define RT5668_DAC_OSR_D_12\t\t\t(0x5 << 0)\n#define RT5668_DAC_OSR_D_16\t\t\t(0x6 << 0)\n#define RT5668_DAC_OSR_D_24\t\t\t(0x7 << 0)\n#define RT5668_DAC_OSR_D_32\t\t\t(0x8 << 0)\n#define RT5668_DAC_OSR_D_48\t\t\t(0x9 << 0)\n\n \n#define RT5668_I2S2_BCLK_MS2_MASK\t\t(0x1 << 11)\n#define RT5668_I2S2_BCLK_MS2_SFT\t\t11\n#define RT5668_I2S2_BCLK_MS2_32\t\t\t(0x0 << 11)\n#define RT5668_I2S2_BCLK_MS2_64\t\t\t(0x1 << 11)\n\n\n \n#define RT5668_TDM_TX_CH_MASK\t\t\t(0x3 << 12)\n#define RT5668_TDM_TX_CH_2\t\t\t(0x0 << 12)\n#define RT5668_TDM_TX_CH_4\t\t\t(0x1 << 12)\n#define RT5668_TDM_TX_CH_6\t\t\t(0x2 << 12)\n#define RT5668_TDM_TX_CH_8\t\t\t(0x3 << 12)\n#define RT5668_TDM_RX_CH_MASK\t\t\t(0x3 << 8)\n#define RT5668_TDM_RX_CH_2\t\t\t(0x0 << 8)\n#define RT5668_TDM_RX_CH_4\t\t\t(0x1 << 8)\n#define RT5668_TDM_RX_CH_6\t\t\t(0x2 << 8)\n#define RT5668_TDM_RX_CH_8\t\t\t(0x3 << 8)\n#define RT5668_TDM_ADC_LCA_MASK\t\t\t(0xf << 4)\n#define RT5668_TDM_ADC_LCA_SFT\t\t\t4\n#define RT5668_TDM_ADC_DL_SFT\t\t\t0\n\n \n#define RT5668_IF1_ADC1_SEL_SFT\t\t\t14\n#define RT5668_IF1_ADC2_SEL_SFT\t\t\t12\n#define RT5668_IF1_ADC3_SEL_SFT\t\t\t10\n#define RT5668_IF1_ADC4_SEL_SFT\t\t\t8\n#define RT5668_TDM_ADC_SEL_SFT\t\t\t4\n\n \n#define RT5668_TDM_S_BP_MASK\t\t\t(0x1 << 15)\n#define RT5668_TDM_S_BP_SFT\t\t\t15\n#define RT5668_TDM_S_BP_NOR\t\t\t(0x0 << 15)\n#define RT5668_TDM_S_BP_INV\t\t\t(0x1 << 15)\n#define RT5668_TDM_S_LP_MASK\t\t\t(0x1 << 14)\n#define RT5668_TDM_S_LP_SFT\t\t\t14\n#define RT5668_TDM_S_LP_NOR\t\t\t(0x0 << 14)\n#define RT5668_TDM_S_LP_INV\t\t\t(0x1 << 14)\n#define RT5668_TDM_DF_MASK\t\t\t(0x7 << 11)\n#define RT5668_TDM_DF_SFT\t\t\t11\n#define RT5668_TDM_DF_I2S\t\t\t(0x0 << 11)\n#define RT5668_TDM_DF_LEFT\t\t\t(0x1 << 11)\n#define RT5668_TDM_DF_PCM_A\t\t\t(0x2 << 11)\n#define RT5668_TDM_DF_PCM_B\t\t\t(0x3 << 11)\n#define RT5668_TDM_DF_PCM_A_N\t\t\t(0x6 << 11)\n#define RT5668_TDM_DF_PCM_B_N\t\t\t(0x7 << 11)\n#define RT5668_TDM_CL_MASK\t\t\t(0x3 << 4)\n#define RT5668_TDM_CL_16\t\t\t(0x0 << 4)\n#define RT5668_TDM_CL_20\t\t\t(0x1 << 4)\n#define RT5668_TDM_CL_24\t\t\t(0x2 << 4)\n#define RT5668_TDM_CL_32\t\t\t(0x3 << 4)\n#define RT5668_TDM_M_BP_MASK\t\t\t(0x1 << 2)\n#define RT5668_TDM_M_BP_SFT\t\t\t2\n#define RT5668_TDM_M_BP_NOR\t\t\t(0x0 << 2)\n#define RT5668_TDM_M_BP_INV\t\t\t(0x1 << 2)\n#define RT5668_TDM_M_LP_MASK\t\t\t(0x1 << 1)\n#define RT5668_TDM_M_LP_SFT\t\t\t1\n#define RT5668_TDM_M_LP_NOR\t\t\t(0x0 << 1)\n#define RT5668_TDM_M_LP_INV\t\t\t(0x1 << 1)\n#define RT5668_TDM_MS_MASK\t\t\t(0x1 << 0)\n#define RT5668_TDM_MS_SFT\t\t\t0\n#define RT5668_TDM_MS_M\t\t\t\t(0x0 << 0)\n#define RT5668_TDM_MS_S\t\t\t\t(0x1 << 0)\n\n \n#define RT5668_SCLK_SRC_MASK\t\t\t(0x7 << 13)\n#define RT5668_SCLK_SRC_SFT\t\t\t13\n#define RT5668_SCLK_SRC_MCLK\t\t\t(0x0 << 13)\n#define RT5668_SCLK_SRC_PLL1\t\t\t(0x1 << 13)\n#define RT5668_SCLK_SRC_PLL2\t\t\t(0x2 << 13)\n#define RT5668_SCLK_SRC_SDW\t\t\t(0x3 << 13)\n#define RT5668_SCLK_SRC_RCCLK\t\t\t(0x4 << 13)\n#define RT5668_PLL1_SRC_MASK\t\t\t(0x3 << 10)\n#define RT5668_PLL1_SRC_SFT\t\t\t10\n#define RT5668_PLL1_SRC_MCLK\t\t\t(0x0 << 10)\n#define RT5668_PLL1_SRC_BCLK1\t\t\t(0x1 << 10)\n#define RT5668_PLL1_SRC_SDW\t\t\t(0x2 << 10)\n#define RT5668_PLL1_SRC_RC\t\t\t(0x3 << 10)\n#define RT5668_PLL2_SRC_MASK\t\t\t(0x3 << 8)\n#define RT5668_PLL2_SRC_SFT\t\t\t8\n#define RT5668_PLL2_SRC_MCLK\t\t\t(0x0 << 8)\n#define RT5668_PLL2_SRC_BCLK1\t\t\t(0x1 << 8)\n#define RT5668_PLL2_SRC_SDW\t\t\t(0x2 << 8)\n#define RT5668_PLL2_SRC_RC\t\t\t(0x3 << 8)\n\n\n\n#define RT5668_PLL_INP_MAX\t\t\t40000000\n#define RT5668_PLL_INP_MIN\t\t\t256000\n \n#define RT5668_PLL_N_MAX\t\t\t0x001ff\n#define RT5668_PLL_N_MASK\t\t\t(RT5668_PLL_N_MAX << 7)\n#define RT5668_PLL_N_SFT\t\t\t7\n#define RT5668_PLL_K_MAX\t\t\t0x001f\n#define RT5668_PLL_K_MASK\t\t\t(RT5668_PLL_K_MAX)\n#define RT5668_PLL_K_SFT\t\t\t0\n\n \n#define RT5668_PLL_M_MAX\t\t\t0x00f\n#define RT5668_PLL_M_MASK\t\t\t(RT5668_PLL_M_MAX << 12)\n#define RT5668_PLL_M_SFT\t\t\t12\n#define RT5668_PLL_M_BP\t\t\t\t(0x1 << 11)\n#define RT5668_PLL_M_BP_SFT\t\t\t11\n#define RT5668_PLL_K_BP\t\t\t\t(0x1 << 10)\n#define RT5668_PLL_K_BP_SFT\t\t\t10\n\n \n#define RT5668_DA_ASRC_MASK\t\t\t(0x1 << 13)\n#define RT5668_DA_ASRC_SFT\t\t\t13\n#define RT5668_DAC_STO1_ASRC_MASK\t\t(0x1 << 12)\n#define RT5668_DAC_STO1_ASRC_SFT\t\t12\n#define RT5668_AD_ASRC_MASK\t\t\t(0x1 << 8)\n#define RT5668_AD_ASRC_SFT\t\t\t8\n#define RT5668_AD_ASRC_SEL_MASK\t\t\t(0x1 << 4)\n#define RT5668_AD_ASRC_SEL_SFT\t\t\t4\n#define RT5668_DMIC_ASRC_MASK\t\t\t(0x1 << 3)\n#define RT5668_DMIC_ASRC_SFT\t\t\t3\n#define RT5668_ADC_STO1_ASRC_MASK\t\t(0x1 << 2)\n#define RT5668_ADC_STO1_ASRC_SFT\t\t2\n#define RT5668_DA_ASRC_SEL_MASK\t\t\t(0x1 << 0)\n#define RT5668_DA_ASRC_SEL_SFT\t\t\t0\n\n \n#define RT5668_FILTER_CLK_SEL_MASK\t\t(0x7 << 12)\n#define RT5668_FILTER_CLK_SEL_SFT\t\t12\n\n \n#define RT5668_ASRCIN_FTK_N1_MASK\t\t(0x3 << 14)\n#define RT5668_ASRCIN_FTK_N1_SFT\t\t14\n#define RT5668_ASRCIN_FTK_N2_MASK\t\t(0x3 << 12)\n#define RT5668_ASRCIN_FTK_N2_SFT\t\t12\n#define RT5668_ASRCIN_FTK_M1_MASK\t\t(0x7 << 8)\n#define RT5668_ASRCIN_FTK_M1_SFT\t\t8\n#define RT5668_ASRCIN_FTK_M2_MASK\t\t(0x7 << 4)\n#define RT5668_ASRCIN_FTK_M2_SFT\t\t4\n\n \n#define RT5668_PLL2_OUT_MASK\t\t\t(0x1 << 8)\n#define RT5668_PLL2_OUT_98M\t\t\t(0x0 << 8)\n#define RT5668_PLL2_OUT_49M\t\t\t(0x1 << 8)\n#define RT5668_SDW_REF_2_MASK\t\t\t(0xf << 4)\n#define RT5668_SDW_REF_2_SFT\t\t\t4\n#define RT5668_SDW_REF_2_48K\t\t\t(0x0 << 4)\n#define RT5668_SDW_REF_2_96K\t\t\t(0x1 << 4)\n#define RT5668_SDW_REF_2_192K\t\t\t(0x2 << 4)\n#define RT5668_SDW_REF_2_32K\t\t\t(0x3 << 4)\n#define RT5668_SDW_REF_2_24K\t\t\t(0x4 << 4)\n#define RT5668_SDW_REF_2_16K\t\t\t(0x5 << 4)\n#define RT5668_SDW_REF_2_12K\t\t\t(0x6 << 4)\n#define RT5668_SDW_REF_2_8K\t\t\t(0x7 << 4)\n#define RT5668_SDW_REF_2_44K\t\t\t(0x8 << 4)\n#define RT5668_SDW_REF_2_88K\t\t\t(0x9 << 4)\n#define RT5668_SDW_REF_2_176K\t\t\t(0xa << 4)\n#define RT5668_SDW_REF_2_353K\t\t\t(0xb << 4)\n#define RT5668_SDW_REF_2_22K\t\t\t(0xc << 4)\n#define RT5668_SDW_REF_2_384K\t\t\t(0xd << 4)\n#define RT5668_SDW_REF_2_11K\t\t\t(0xe << 4)\n#define RT5668_SDW_REF_1_MASK\t\t\t(0xf << 0)\n#define RT5668_SDW_REF_1_SFT\t\t\t0\n#define RT5668_SDW_REF_1_48K\t\t\t(0x0 << 0)\n#define RT5668_SDW_REF_1_96K\t\t\t(0x1 << 0)\n#define RT5668_SDW_REF_1_192K\t\t\t(0x2 << 0)\n#define RT5668_SDW_REF_1_32K\t\t\t(0x3 << 0)\n#define RT5668_SDW_REF_1_24K\t\t\t(0x4 << 0)\n#define RT5668_SDW_REF_1_16K\t\t\t(0x5 << 0)\n#define RT5668_SDW_REF_1_12K\t\t\t(0x6 << 0)\n#define RT5668_SDW_REF_1_8K\t\t\t(0x7 << 0)\n#define RT5668_SDW_REF_1_44K\t\t\t(0x8 << 0)\n#define RT5668_SDW_REF_1_88K\t\t\t(0x9 << 0)\n#define RT5668_SDW_REF_1_176K\t\t\t(0xa << 0)\n#define RT5668_SDW_REF_1_353K\t\t\t(0xb << 0)\n#define RT5668_SDW_REF_1_22K\t\t\t(0xc << 0)\n#define RT5668_SDW_REF_1_384K\t\t\t(0xd << 0)\n#define RT5668_SDW_REF_1_11K\t\t\t(0xe << 0)\n\n \n#define RT5668_PUMP_EN\t\t\t\t(0x1 << 3)\n#define RT5668_PUMP_EN_SFT\t\t\t\t3\n#define RT5668_CAPLESS_EN\t\t\t(0x1 << 0)\n#define RT5668_CAPLESS_EN_SFT\t\t\t0\n\n \n#define RT5668_RAMP_MASK\t\t\t(0x1 << 12)\n#define RT5668_RAMP_SFT\t\t\t\t12\n#define RT5668_RAMP_DIS\t\t\t\t(0x0 << 12)\n#define RT5668_RAMP_EN\t\t\t\t(0x1 << 12)\n#define RT5668_BPS_MASK\t\t\t\t(0x1 << 11)\n#define RT5668_BPS_SFT\t\t\t\t11\n#define RT5668_BPS_DIS\t\t\t\t(0x0 << 11)\n#define RT5668_BPS_EN\t\t\t\t(0x1 << 11)\n#define RT5668_FAST_UPDN_MASK\t\t\t(0x1 << 10)\n#define RT5668_FAST_UPDN_SFT\t\t\t10\n#define RT5668_FAST_UPDN_DIS\t\t\t(0x0 << 10)\n#define RT5668_FAST_UPDN_EN\t\t\t(0x1 << 10)\n#define RT5668_VLO_MASK\t\t\t\t(0x1 << 7)\n#define RT5668_VLO_SFT\t\t\t\t7\n#define RT5668_VLO_3V\t\t\t\t(0x0 << 7)\n#define RT5668_VLO_33V\t\t\t\t(0x1 << 7)\n\n \n#define RT5668_OSW_L_MASK\t\t\t(0x1 << 11)\n#define RT5668_OSW_L_SFT\t\t\t11\n#define RT5668_OSW_L_DIS\t\t\t(0x0 << 11)\n#define RT5668_OSW_L_EN\t\t\t\t(0x1 << 11)\n#define RT5668_OSW_R_MASK\t\t\t(0x1 << 10)\n#define RT5668_OSW_R_SFT\t\t\t10\n#define RT5668_OSW_R_DIS\t\t\t(0x0 << 10)\n#define RT5668_OSW_R_EN\t\t\t\t(0x1 << 10)\n#define RT5668_PM_HP_MASK\t\t\t(0x3 << 8)\n#define RT5668_PM_HP_SFT\t\t\t8\n#define RT5668_PM_HP_LV\t\t\t\t(0x0 << 8)\n#define RT5668_PM_HP_MV\t\t\t\t(0x1 << 8)\n#define RT5668_PM_HP_HV\t\t\t\t(0x2 << 8)\n#define RT5668_IB_HP_MASK\t\t\t(0x3 << 6)\n#define RT5668_IB_HP_SFT\t\t\t6\n#define RT5668_IB_HP_125IL\t\t\t(0x0 << 6)\n#define RT5668_IB_HP_25IL\t\t\t(0x1 << 6)\n#define RT5668_IB_HP_5IL\t\t\t(0x2 << 6)\n#define RT5668_IB_HP_1IL\t\t\t(0x3 << 6)\n\n \n#define RT5668_MIC1_OV_MASK\t\t\t(0x3 << 14)\n#define RT5668_MIC1_OV_SFT\t\t\t14\n#define RT5668_MIC1_OV_2V7\t\t\t(0x0 << 14)\n#define RT5668_MIC1_OV_2V4\t\t\t(0x1 << 14)\n#define RT5668_MIC1_OV_2V25\t\t\t(0x3 << 14)\n#define RT5668_MIC1_OV_1V8\t\t\t(0x4 << 14)\n#define RT5668_MIC1_CLK_MASK\t\t\t(0x1 << 13)\n#define RT5668_MIC1_CLK_SFT\t\t\t13\n#define RT5668_MIC1_CLK_DIS\t\t\t(0x0 << 13)\n#define RT5668_MIC1_CLK_EN\t\t\t(0x1 << 13)\n#define RT5668_MIC1_OVCD_MASK\t\t\t(0x1 << 12)\n#define RT5668_MIC1_OVCD_SFT\t\t\t12\n#define RT5668_MIC1_OVCD_DIS\t\t\t(0x0 << 12)\n#define RT5668_MIC1_OVCD_EN\t\t\t(0x1 << 12)\n#define RT5668_MIC1_OVTH_MASK\t\t\t(0x3 << 10)\n#define RT5668_MIC1_OVTH_SFT\t\t\t10\n#define RT5668_MIC1_OVTH_768UA\t\t\t(0x0 << 10)\n#define RT5668_MIC1_OVTH_960UA\t\t\t(0x1 << 10)\n#define RT5668_MIC1_OVTH_1152UA\t\t\t(0x2 << 10)\n#define RT5668_MIC1_OVTH_1960UA\t\t\t(0x3 << 10)\n#define RT5668_MIC2_OV_MASK\t\t\t(0x3 << 8)\n#define RT5668_MIC2_OV_SFT\t\t\t8\n#define RT5668_MIC2_OV_2V7\t\t\t(0x0 << 8)\n#define RT5668_MIC2_OV_2V4\t\t\t(0x1 << 8)\n#define RT5668_MIC2_OV_2V25\t\t\t(0x3 << 8)\n#define RT5668_MIC2_OV_1V8\t\t\t(0x4 << 8)\n#define RT5668_MIC2_CLK_MASK\t\t\t(0x1 << 7)\n#define RT5668_MIC2_CLK_SFT\t\t\t7\n#define RT5668_MIC2_CLK_DIS\t\t\t(0x0 << 7)\n#define RT5668_MIC2_CLK_EN\t\t\t(0x1 << 7)\n#define RT5668_MIC2_OVTH_MASK\t\t\t(0x3 << 4)\n#define RT5668_MIC2_OVTH_SFT\t\t\t4\n#define RT5668_MIC2_OVTH_768UA\t\t\t(0x0 << 4)\n#define RT5668_MIC2_OVTH_960UA\t\t\t(0x1 << 4)\n#define RT5668_MIC2_OVTH_1152UA\t\t\t(0x2 << 4)\n#define RT5668_MIC2_OVTH_1960UA\t\t\t(0x3 << 4)\n#define RT5668_PWR_MB_MASK\t\t\t(0x1 << 3)\n#define RT5668_PWR_MB_SFT\t\t\t3\n#define RT5668_PWR_MB_PD\t\t\t(0x0 << 3)\n#define RT5668_PWR_MB_PU\t\t\t(0x1 << 3)\n\n \n#define RT5668_PWR_CLK25M_MASK\t\t\t(0x1 << 9)\n#define RT5668_PWR_CLK25M_SFT\t\t\t9\n#define RT5668_PWR_CLK25M_PD\t\t\t(0x0 << 9)\n#define RT5668_PWR_CLK25M_PU\t\t\t(0x1 << 9)\n#define RT5668_PWR_CLK1M_MASK\t\t\t(0x1 << 8)\n#define RT5668_PWR_CLK1M_SFT\t\t\t8\n#define RT5668_PWR_CLK1M_PD\t\t\t(0x0 << 8)\n#define RT5668_PWR_CLK1M_PU\t\t\t(0x1 << 8)\n\n \n#define RT5668_POW_IRQ\t\t\t\t(0x1 << 15)\n#define RT5668_POW_JDH\t\t\t\t(0x1 << 14)\n#define RT5668_POW_JDL\t\t\t\t(0x1 << 13)\n#define RT5668_POW_ANA\t\t\t\t(0x1 << 12)\n\n \n#define RT5668_CLK_SRC_MCLK\t\t\t(0x0)\n#define RT5668_CLK_SRC_PLL1\t\t\t(0x1)\n#define RT5668_CLK_SRC_PLL2\t\t\t(0x2)\n#define RT5668_CLK_SRC_SDW\t\t\t(0x3)\n#define RT5668_CLK_SRC_RCCLK\t\t\t(0x4)\n#define RT5668_I2S_PD_1\t\t\t\t(0x0)\n#define RT5668_I2S_PD_2\t\t\t\t(0x1)\n#define RT5668_I2S_PD_3\t\t\t\t(0x2)\n#define RT5668_I2S_PD_4\t\t\t\t(0x3)\n#define RT5668_I2S_PD_6\t\t\t\t(0x4)\n#define RT5668_I2S_PD_8\t\t\t\t(0x5)\n#define RT5668_I2S_PD_12\t\t\t(0x6)\n#define RT5668_I2S_PD_16\t\t\t(0x7)\n#define RT5668_I2S_PD_24\t\t\t(0x8)\n#define RT5668_I2S_PD_32\t\t\t(0x9)\n#define RT5668_I2S_PD_48\t\t\t(0xa)\n#define RT5668_I2S2_SRC_MASK\t\t\t(0x3 << 4)\n#define RT5668_I2S2_SRC_SFT\t\t\t4\n#define RT5668_I2S2_M_PD_MASK\t\t\t(0xf << 0)\n#define RT5668_I2S2_M_PD_SFT\t\t\t0\n\n \n#define RT5668_JD1_PULSE_EN_MASK\t\t(0x1 << 10)\n#define RT5668_JD1_PULSE_EN_SFT\t\t\t10\n#define RT5668_JD1_PULSE_DIS\t\t\t(0x0 << 10)\n#define RT5668_JD1_PULSE_EN\t\t\t(0x1 << 10)\n\n \n#define RT5668_JD1_EN_MASK\t\t\t(0x1 << 15)\n#define RT5668_JD1_EN_SFT\t\t\t15\n#define RT5668_JD1_DIS\t\t\t\t(0x0 << 15)\n#define RT5668_JD1_EN\t\t\t\t(0x1 << 15)\n#define RT5668_JD1_POL_MASK\t\t\t(0x1 << 13)\n#define RT5668_JD1_POL_NOR\t\t\t(0x0 << 13)\n#define RT5668_JD1_POL_INV\t\t\t(0x1 << 13)\n\n \n#define RT5668_IL_IRQ_MASK\t\t\t(0x1 << 7)\n#define RT5668_IL_IRQ_DIS\t\t\t(0x0 << 7)\n#define RT5668_IL_IRQ_EN\t\t\t(0x1 << 7)\n\n \n#define RT5668_GP1_PIN_MASK\t\t\t(0x3 << 14)\n#define RT5668_GP1_PIN_SFT\t\t\t14\n#define RT5668_GP1_PIN_GPIO1\t\t\t(0x0 << 14)\n#define RT5668_GP1_PIN_IRQ\t\t\t(0x1 << 14)\n#define RT5668_GP1_PIN_DMIC_CLK\t\t\t(0x2 << 14)\n#define RT5668_GP2_PIN_MASK\t\t\t(0x3 << 12)\n#define RT5668_GP2_PIN_SFT\t\t\t12\n#define RT5668_GP2_PIN_GPIO2\t\t\t(0x0 << 12)\n#define RT5668_GP2_PIN_LRCK2\t\t\t(0x1 << 12)\n#define RT5668_GP2_PIN_DMIC_SDA\t\t\t(0x2 << 12)\n#define RT5668_GP3_PIN_MASK\t\t\t(0x3 << 10)\n#define RT5668_GP3_PIN_SFT\t\t\t10\n#define RT5668_GP3_PIN_GPIO3\t\t\t(0x0 << 10)\n#define RT5668_GP3_PIN_BCLK2\t\t\t(0x1 << 10)\n#define RT5668_GP3_PIN_DMIC_CLK\t\t\t(0x2 << 10)\n#define RT5668_GP4_PIN_MASK\t\t\t(0x3 << 8)\n#define RT5668_GP4_PIN_SFT\t\t\t8\n#define RT5668_GP4_PIN_GPIO4\t\t\t(0x0 << 8)\n#define RT5668_GP4_PIN_ADCDAT1\t\t\t(0x1 << 8)\n#define RT5668_GP4_PIN_DMIC_CLK\t\t\t(0x2 << 8)\n#define RT5668_GP4_PIN_ADCDAT2\t\t\t(0x3 << 8)\n#define RT5668_GP5_PIN_MASK\t\t\t(0x3 << 6)\n#define RT5668_GP5_PIN_SFT\t\t\t6\n#define RT5668_GP5_PIN_GPIO5\t\t\t(0x0 << 6)\n#define RT5668_GP5_PIN_DACDAT1\t\t\t(0x1 << 6)\n#define RT5668_GP5_PIN_DMIC_SDA\t\t\t(0x2 << 6)\n#define RT5668_GP6_PIN_MASK\t\t\t(0x1 << 5)\n#define RT5668_GP6_PIN_SFT\t\t\t5\n#define RT5668_GP6_PIN_GPIO6\t\t\t(0x0 << 5)\n#define RT5668_GP6_PIN_LRCK1\t\t\t(0x1 << 5)\n\n \n#define RT5668_GP1_PF_MASK\t\t\t(0x1 << 15)\n#define RT5668_GP1_PF_IN\t\t\t(0x0 << 15)\n#define RT5668_GP1_PF_OUT\t\t\t(0x1 << 15)\n#define RT5668_GP1_OUT_MASK\t\t\t(0x1 << 14)\n#define RT5668_GP1_OUT_L\t\t\t(0x0 << 14)\n#define RT5668_GP1_OUT_H\t\t\t(0x1 << 14)\n#define RT5668_GP2_PF_MASK\t\t\t(0x1 << 13)\n#define RT5668_GP2_PF_IN\t\t\t(0x0 << 13)\n#define RT5668_GP2_PF_OUT\t\t\t(0x1 << 13)\n#define RT5668_GP2_OUT_MASK\t\t\t(0x1 << 12)\n#define RT5668_GP2_OUT_L\t\t\t(0x0 << 12)\n#define RT5668_GP2_OUT_H\t\t\t(0x1 << 12)\n#define RT5668_GP3_PF_MASK\t\t\t(0x1 << 11)\n#define RT5668_GP3_PF_IN\t\t\t(0x0 << 11)\n#define RT5668_GP3_PF_OUT\t\t\t(0x1 << 11)\n#define RT5668_GP3_OUT_MASK\t\t\t(0x1 << 10)\n#define RT5668_GP3_OUT_L\t\t\t(0x0 << 10)\n#define RT5668_GP3_OUT_H\t\t\t(0x1 << 10)\n#define RT5668_GP4_PF_MASK\t\t\t(0x1 << 9)\n#define RT5668_GP4_PF_IN\t\t\t(0x0 << 9)\n#define RT5668_GP4_PF_OUT\t\t\t(0x1 << 9)\n#define RT5668_GP4_OUT_MASK\t\t\t(0x1 << 8)\n#define RT5668_GP4_OUT_L\t\t\t(0x0 << 8)\n#define RT5668_GP4_OUT_H\t\t\t(0x1 << 8)\n#define RT5668_GP5_PF_MASK\t\t\t(0x1 << 7)\n#define RT5668_GP5_PF_IN\t\t\t(0x0 << 7)\n#define RT5668_GP5_PF_OUT\t\t\t(0x1 << 7)\n#define RT5668_GP5_OUT_MASK\t\t\t(0x1 << 6)\n#define RT5668_GP5_OUT_L\t\t\t(0x0 << 6)\n#define RT5668_GP5_OUT_H\t\t\t(0x1 << 6)\n#define RT5668_GP6_PF_MASK\t\t\t(0x1 << 5)\n#define RT5668_GP6_PF_IN\t\t\t(0x0 << 5)\n#define RT5668_GP6_PF_OUT\t\t\t(0x1 << 5)\n#define RT5668_GP6_OUT_MASK\t\t\t(0x1 << 4)\n#define RT5668_GP6_OUT_L\t\t\t(0x0 << 4)\n#define RT5668_GP6_OUT_H\t\t\t(0x1 << 4)\n\n\n \n#define RT5668_GP6_STA\t\t\t\t(0x1 << 6)\n#define RT5668_GP5_STA\t\t\t\t(0x1 << 5)\n#define RT5668_GP4_STA\t\t\t\t(0x1 << 4)\n#define RT5668_GP3_STA\t\t\t\t(0x1 << 3)\n#define RT5668_GP2_STA\t\t\t\t(0x1 << 2)\n#define RT5668_GP1_STA\t\t\t\t(0x1 << 1)\n\n \n#define RT5668_SV_MASK\t\t\t\t(0x1 << 15)\n#define RT5668_SV_SFT\t\t\t\t15\n#define RT5668_SV_DIS\t\t\t\t(0x0 << 15)\n#define RT5668_SV_EN\t\t\t\t(0x1 << 15)\n#define RT5668_ZCD_MASK\t\t\t\t(0x1 << 10)\n#define RT5668_ZCD_SFT\t\t\t\t10\n#define RT5668_ZCD_PD\t\t\t\t(0x0 << 10)\n#define RT5668_ZCD_PU\t\t\t\t(0x1 << 10)\n#define RT5668_SV_DLY_MASK\t\t\t(0xf)\n#define RT5668_SV_DLY_SFT\t\t\t0\n\n \n#define RT5668_ZCD_BST1_CBJ_MASK\t\t(0x1 << 7)\n#define RT5668_ZCD_BST1_CBJ_SFT\t\t\t7\n#define RT5668_ZCD_BST1_CBJ_DIS\t\t\t(0x0 << 7)\n#define RT5668_ZCD_BST1_CBJ_EN\t\t\t(0x1 << 7)\n#define RT5668_ZCD_RECMIX_MASK\t\t\t(0x1)\n#define RT5668_ZCD_RECMIX_SFT\t\t\t0\n#define RT5668_ZCD_RECMIX_DIS\t\t\t(0x0)\n#define RT5668_ZCD_RECMIX_EN\t\t\t(0x1)\n\n \n#define RT5668_4BTN_IL_MASK\t\t\t(0x1 << 15)\n#define RT5668_4BTN_IL_EN\t\t\t(0x1 << 15)\n#define RT5668_4BTN_IL_DIS\t\t\t(0x0 << 15)\n#define RT5668_4BTN_IL_RST_MASK\t\t\t(0x1 << 14)\n#define RT5668_4BTN_IL_NOR\t\t\t(0x1 << 14)\n#define RT5668_4BTN_IL_RST\t\t\t(0x0 << 14)\n\n \n#define RT5668_JDH_RS_MASK\t\t\t(0x1 << 4)\n#define RT5668_JDH_NO_PLUG\t\t\t(0x1 << 4)\n#define RT5668_JDH_PLUG\t\t\t\t(0x0 << 4)\n\n \n#define RT5668_CKXEN_DAC1_MASK\t\t\t(0x1 << 13)\n#define RT5668_CKXEN_DAC1_SFT\t\t\t13\n#define RT5668_CKGEN_DAC1_MASK\t\t\t(0x1 << 12)\n#define RT5668_CKGEN_DAC1_SFT\t\t\t12\n\n \n#define RT5668_CKXEN_ADC1_MASK\t\t\t(0x1 << 13)\n#define RT5668_CKXEN_ADC1_SFT\t\t\t13\n#define RT5668_CKGEN_ADC1_MASK\t\t\t(0x1 << 12)\n#define RT5668_CKGEN_ADC1_SFT\t\t\t12\n\n \n#define RT5668_SEL_CLK_VOL_MASK\t\t\t(0x1 << 15)\n#define RT5668_SEL_CLK_VOL_EN\t\t\t(0x1 << 15)\n#define RT5668_SEL_CLK_VOL_DIS\t\t\t(0x0 << 15)\n\n \n#define RT5668_AD2DA_LB_MASK\t\t\t(0x1 << 10)\n#define RT5668_AD2DA_LB_SFT\t\t\t10\n\n \n#define RT5668_NG2_EN_MASK\t\t\t(0x1 << 15)\n#define RT5668_NG2_EN\t\t\t\t(0x1 << 15)\n#define RT5668_NG2_DIS\t\t\t\t(0x0 << 15)\n\n \n#define RT5668_DEB_STO_DAC_MASK\t\t\t(0x7 << 4)\n#define RT5668_DEB_80_MS\t\t\t(0x0 << 4)\n\n \n#define RT5668_SAR_BUTT_DET_MASK\t\t(0x1 << 15)\n#define RT5668_SAR_BUTT_DET_EN\t\t\t(0x1 << 15)\n#define RT5668_SAR_BUTT_DET_DIS\t\t\t(0x0 << 15)\n#define RT5668_SAR_BUTDET_MODE_MASK\t\t(0x1 << 14)\n#define RT5668_SAR_BUTDET_POW_SAV\t\t(0x1 << 14)\n#define RT5668_SAR_BUTDET_POW_NORM\t\t(0x0 << 14)\n#define RT5668_SAR_BUTDET_RST_MASK\t\t(0x1 << 13)\n#define RT5668_SAR_BUTDET_RST_NORMAL\t\t(0x1 << 13)\n#define RT5668_SAR_BUTDET_RST\t\t\t(0x0 << 13)\n#define RT5668_SAR_POW_MASK\t\t\t(0x1 << 12)\n#define RT5668_SAR_POW_EN\t\t\t(0x1 << 12)\n#define RT5668_SAR_POW_DIS\t\t\t(0x0 << 12)\n#define RT5668_SAR_RST_MASK\t\t\t(0x1 << 11)\n#define RT5668_SAR_RST_NORMAL\t\t\t(0x1 << 11)\n#define RT5668_SAR_RST\t\t\t\t(0x0 << 11)\n#define RT5668_SAR_BYPASS_MASK\t\t\t(0x1 << 10)\n#define RT5668_SAR_BYPASS_EN\t\t\t(0x1 << 10)\n#define RT5668_SAR_BYPASS_DIS\t\t\t(0x0 << 10)\n#define RT5668_SAR_SEL_MB1_MASK\t\t\t(0x1 << 9)\n#define RT5668_SAR_SEL_MB1_SEL\t\t\t(0x1 << 9)\n#define RT5668_SAR_SEL_MB1_NOSEL\t\t(0x0 << 9)\n#define RT5668_SAR_SEL_MB2_MASK\t\t\t(0x1 << 8)\n#define RT5668_SAR_SEL_MB2_SEL\t\t\t(0x1 << 8)\n#define RT5668_SAR_SEL_MB2_NOSEL\t\t(0x0 << 8)\n#define RT5668_SAR_SEL_MODE_MASK\t\t(0x1 << 7)\n#define RT5668_SAR_SEL_MODE_CMP\t\t\t(0x1 << 7)\n#define RT5668_SAR_SEL_MODE_ADC\t\t\t(0x0 << 7)\n#define RT5668_SAR_SEL_MB1_MB2_MASK\t\t(0x1 << 5)\n#define RT5668_SAR_SEL_MB1_MB2_AUTO\t\t(0x1 << 5)\n#define RT5668_SAR_SEL_MB1_MB2_MANU\t\t(0x0 << 5)\n#define RT5668_SAR_SEL_SIGNAL_MASK\t\t(0x1 << 4)\n#define RT5668_SAR_SEL_SIGNAL_AUTO\t\t(0x1 << 4)\n#define RT5668_SAR_SEL_SIGNAL_MANU\t\t(0x0 << 4)\n\n \n#define RT5668_SAR_SOUR_MASK\t\t\t(0x3f)\n#define RT5668_SAR_SOUR_BTN\t\t\t(0x3f)\n#define RT5668_SAR_SOUR_TYPE\t\t\t(0x0)\n\n\n \nenum {\n\tRT5668_SCLK_S_MCLK,\n\tRT5668_SCLK_S_PLL1,\n\tRT5668_SCLK_S_PLL2,\n\tRT5668_SCLK_S_RCCLK,\n};\n\n \nenum {\n\tRT5668_PLL1_S_MCLK,\n\tRT5668_PLL1_S_BCLK1,\n\tRT5668_PLL1_S_RCCLK,\n};\n\nenum {\n\tRT5668_AIF1,\n\tRT5668_AIF2,\n\tRT5668_AIFS\n};\n\n \nenum {\n\tRT5668_DA_STEREO1_FILTER = 0x1,\n\tRT5668_AD_STEREO1_FILTER = (0x1 << 1),\n};\n\nenum {\n\tRT5668_CLK_SEL_SYS,\n\tRT5668_CLK_SEL_I2S1_ASRC,\n\tRT5668_CLK_SEL_I2S2_ASRC,\n};\n\nint rt5668_sel_asrc_clk_src(struct snd_soc_component *component,\n\t\tunsigned int filter_mask, unsigned int clk_src);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}