// Seed: 3300501393
module module_0 #(
    parameter id_2 = 32'd98,
    parameter id_3 = 32'd36
);
  assign id_1 = 1;
  assign id_1 = 1 - id_1;
  defparam id_2.id_3 = (1 ? 1'b0 : 1);
  wire id_4;
  wire id_5;
  wire module_0;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_6 = 1;
  supply0 id_7, id_8;
  module_0();
  always_latch @(posedge 1'h0 or posedge id_7) id_1 <= 1;
endmodule
