
---------- Begin Simulation Statistics ----------
final_tick                                 3901798000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170463                       # Simulator instruction rate (inst/s)
host_mem_usage                                 727916                       # Number of bytes of host memory used
host_op_rate                                   334069                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    68.95                       # Real time elapsed on the host
host_tick_rate                               56587273                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753717                       # Number of instructions simulated
sim_ops                                      23034666                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003902                       # Number of seconds simulated
sim_ticks                                  3901798000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12216211                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9779621                       # number of cc regfile writes
system.cpu.committedInsts                    11753717                       # Number of Instructions Simulated
system.cpu.committedOps                      23034666                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.663926                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.663926                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463456                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332025                       # number of floating regfile writes
system.cpu.idleCycles                          142120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               121620                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2433707                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.254725                       # Inst execution rate
system.cpu.iew.exec_refs                      4903238                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     532965                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  486229                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4695578                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                188                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12601                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               713811                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27255619                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4370273                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            279830                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25398563                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2814                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                164725                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116378                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                172443                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            283                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41027                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80593                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33835863                       # num instructions consuming a value
system.cpu.iew.wb_count                      25233190                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627848                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21243787                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.233533                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25275132                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31849720                       # number of integer regfile reads
system.cpu.int_regfile_writes                19211489                       # number of integer regfile writes
system.cpu.ipc                               1.506192                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.506192                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            165638      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17439816     67.92%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18857      0.07%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630587      2.46%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198335      0.77%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324085      1.26%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11153      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55451      0.22%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98669      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49204      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2552187      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              368682      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866310      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178861      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25678393                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4662191                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9185546                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510219                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5043396                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      298043                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011607                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  130481     43.78%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    283      0.09%     43.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     86      0.03%     43.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   126      0.04%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  26262      8.81%     52.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1216      0.41%     53.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            135984     45.63%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3605      1.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21148607                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50142978                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20722971                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26433411                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27253400                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25678393                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2219                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4220947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12218                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2020                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6349460                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7661477                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.351624                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.430268                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1682775     21.96%     21.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              429827      5.61%     27.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              558901      7.29%     34.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1210570     15.80%     50.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1264675     16.51%     67.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              848408     11.07%     78.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              824139     10.76%     89.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              483976      6.32%     95.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              358206      4.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7661477                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.290584                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            282201                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           230486                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4695578                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              713811                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9770183                       # number of misc regfile reads
system.cpu.numCycles                          7803597                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            5069                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       149890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       300293                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2017                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2657                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2017                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9348                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9348                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9348                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       299136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       299136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  299136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4674                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4674    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4674                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5662000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24766500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            133415                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       135739                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10955                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3196                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16987                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16987                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         11212                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       122204                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33376                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       417317                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                450693                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1418496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17595520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               19014016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           150403                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000033                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005766                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 150398    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             150403                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          296840500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         208786999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16819993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 9444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               136281                       # number of demand (read+write) hits
system.l2.demand_hits::total                   145725                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                9444                       # number of overall hits
system.l2.overall_hits::.cpu.data              136281                       # number of overall hits
system.l2.overall_hits::total                  145725                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1766                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2910                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4676                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1766                       # number of overall misses
system.l2.overall_misses::.cpu.data              2910                       # number of overall misses
system.l2.overall_misses::total                  4676                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    138286500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    224151000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        362437500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    138286500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    224151000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       362437500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            11210                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           139191                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               150401                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           11210                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          139191                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              150401                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.157538                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.020907                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.031090                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.157538                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.020907                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.031090                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78304.926387                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77027.835052                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77510.158255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78304.926387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77027.835052                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77510.158255                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4675                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4675                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    120636500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    195001500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    315638000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    120636500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    195001500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    315638000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.157538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.020899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.031084                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.157538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.020899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.031084                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68310.588901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67033.860433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67516.149733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68310.588901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67033.860433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67516.149733                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       135739                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           135739                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       135739                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       135739                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        10952                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10952                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        10952                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10952                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             14330                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14330                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2657                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    200892000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     200892000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16987                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16987                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.156414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.156414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75608.581107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75608.581107                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    174322000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    174322000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.156414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.156414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65608.581107                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65608.581107                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           9444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               9444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    138286500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    138286500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        11210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          11210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.157538                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.157538                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78304.926387                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78304.926387                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1766                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1766                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    120636500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    120636500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.157538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.157538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68310.588901                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68310.588901                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        121951                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            121951                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23259000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23259000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       122204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        122204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002070                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002070                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91932.806324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91932.806324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20679500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20679500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82061.507937                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82061.507937                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4112.092302                       # Cycle average of tags in use
system.l2.tags.total_refs                      300284                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4674                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     64.245614                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1587.837548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2524.254754                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.096914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.154068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.250982                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4674                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4591                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.285278                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2406962                       # Number of tag accesses
system.l2.tags.data_accesses                  2406962                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      1765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10300                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4674                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4674                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  299136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     76.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3901709000                       # Total gap between requests
system.mem_ctrls.avgGap                     834768.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       112960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       186176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 28950755.523479174823                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 47715437.857110999525                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1765                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2909                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     48073000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     75711750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27236.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26026.73                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       112960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       186176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        299136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       112960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       112960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1765                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2909                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4674                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     28950756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     47715438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         76666193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     28950756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     28950756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     28950756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     47715438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        76666193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4674                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          295                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                36147250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              23370000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          123784750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7733.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26483.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3775                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          895                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   333.443575                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   214.578615                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   307.950385                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          247     27.60%     27.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          219     24.47%     52.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          126     14.08%     66.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           80      8.94%     75.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           51      5.70%     80.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           38      4.25%     85.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           37      4.13%     89.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           14      1.56%     90.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           83      9.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          895                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                299136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               76.666193                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.60                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2684640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1411740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14051520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 307934640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    304456950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1241905920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1872445410                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   479.892965                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3225748000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    130260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    545790000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3734220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1984785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19320840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 307934640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    333145050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1217747520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1883867055                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.820242                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3162776750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    130260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    608761250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116378                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1317215                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  695913                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            525                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4219557                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1311889                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28267279                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   705                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 492578                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 232197                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 379968                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27347                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37063883                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68910783                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36583084                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6945371                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398282                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6665595                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  13                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2858791                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       736812                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           736812                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       736812                       # number of overall hits
system.cpu.icache.overall_hits::total          736812                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12511                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12511                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12511                       # number of overall misses
system.cpu.icache.overall_misses::total         12511                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    318914999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    318914999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    318914999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    318914999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       749323                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       749323                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       749323                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       749323                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016696                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016696                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016696                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016696                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25490.768044                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25490.768044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25490.768044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25490.768044                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          994                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.217391                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        10955                       # number of writebacks
system.cpu.icache.writebacks::total             10955                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1299                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1299                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1299                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1299                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        11212                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11212                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11212                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11212                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    255620499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    255620499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    255620499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    255620499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014963                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014963                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014963                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014963                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 22798.831520                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22798.831520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 22798.831520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22798.831520                       # average overall mshr miss latency
system.cpu.icache.replacements                  10955                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       736812                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          736812                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12511                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12511                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    318914999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    318914999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       749323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       749323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016696                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016696                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25490.768044                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25490.768044                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11212                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11212                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    255620499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    255620499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014963                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014963                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 22798.831520                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22798.831520                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.156716                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              748023                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11211                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             66.722237                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.156716                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3008503                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3008503                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       74201                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  610557                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  497                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 283                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 259238                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  279                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    558                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4462934                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      533636                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           297                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           237                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      749684                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           520                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   980569                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1949760                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3992144                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                622626                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116378                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2388960                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2776                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28849906                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11464                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31971389                       # The number of ROB reads
system.cpu.rob.writes                        54996136                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3725799                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3725799                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3727919                       # number of overall hits
system.cpu.dcache.overall_hits::total         3727919                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1114858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1114858                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1115458                       # number of overall misses
system.cpu.dcache.overall_misses::total       1115458                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9970463498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9970463498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9970463498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9970463498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4840657                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4840657                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4843377                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4843377                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.230311                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.230311                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.230306                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.230306                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  8943.258691                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8943.258691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  8938.448151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8938.448151                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5367                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               738                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.272358                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       135739                       # number of writebacks
system.cpu.dcache.writebacks::total            135739                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       976083                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       976083                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       976083                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       976083                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       138775                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       138775                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       139191                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       139191                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1864165998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1864165998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1869233998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1869233998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028738                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028738                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13433.010254                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13433.010254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13429.273430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13429.273430                       # average overall mshr miss latency
system.cpu.dcache.replacements                 138935                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3287547                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3287547                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1097869                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1097869                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9574625000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9574625000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4385416                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4385416                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.250345                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.250345                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  8721.099694                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8721.099694                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       976081                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       976081                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       121788                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       121788                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1485397500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1485397500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12196.583407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12196.583407                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       438252                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         438252                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16989                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16989                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    395838498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    395838498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037319                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037319                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23299.693802                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23299.693802                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    378768498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    378768498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22297.550951                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22297.550951                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2120                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2120                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          600                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          600                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2720                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2720                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.220588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.220588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          416                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          416                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5068000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5068000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.152941                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.152941                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12182.692308                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12182.692308                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.732391                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3867110                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            139191                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.782759                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.732391                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19512699                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19512699                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3901798000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3901798000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3085658                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2924849                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117062                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2545501                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2541776                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.853663                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36600                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11474                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8650                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2824                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          460                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4168579                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            114672                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7074829                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.255862                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.529709                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2805750     39.66%     39.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          843942     11.93%     51.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          418232      5.91%     57.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          255195      3.61%     61.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          260330      3.68%     64.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           55541      0.79%     65.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           68330      0.97%     66.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           80402      1.14%     67.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2287107     32.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7074829                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753717                       # Number of instructions committed
system.cpu.commit.opsCommitted               23034666                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539594                       # Number of memory references committed
system.cpu.commit.loads                       4085021                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257224                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20467769                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318507     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245119      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286822      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23034666                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2287107                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753717                       # Number of Instructions committed
system.cpu.thread0.numOps                    23034666                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1028869                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15934204                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3085658                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2587026                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6511095                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  238112                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  330                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2045                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    749325                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21704                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7661477                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.965554                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.428517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2147064     28.02%     28.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    66832      0.87%     28.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1840647     24.02%     52.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   127851      1.67%     54.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   165323      2.16%     56.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   113834      1.49%     58.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   183468      2.39%     60.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212614      2.78%     63.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2803844     36.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7661477                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.395415                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.041905                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
