#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\jobog\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\jobog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\jobog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\jobog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\jobog\iverilog\lib\ivl\va_math.vpi";
S_00000259065706c0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0000025906596180_0 .var "CLK", 0 0;
v0000025906596720_0 .var "Reset_L", 0 0;
v0000025906596220_0 .net "currentPC", 63 0, v0000025906595780_0;  1 drivers
v00000259065967c0_0 .net "dMemOut", 63 0, L_0000025906541860;  1 drivers
v0000025906597300_0 .var "passed", 7 0;
v00000259065958c0_0 .var "startPC", 63 0;
v0000025906595960_0 .var "watchdog", 15 0;
E_00000259065583a0 .event anyedge, v0000025906595960_0;
S_000002590657ae50 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_00000259065706c0;
 .timescale -9 -12;
v000002590656b5b0_0 .var "numTests", 7 0;
v000002590656bc90_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v000002590656bc90_0;
    %load/vec4 v000002590656b5b0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v000002590656bc90_0, v000002590656b5b0_0 {0 0 0};
T_0.1 ;
    %end;
S_0000025906529c70 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_00000259065706c0;
 .timescale -9 -12;
v000002590656bab0_0 .var "actualOut", 63 0;
v000002590656b8d0_0 .var "expectedOut", 63 0;
v000002590656c230_0 .var "passed", 7 0;
v000002590656b470_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v000002590656bab0_0;
    %load/vec4 v000002590656b8d0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v000002590656b470_0 {0 0 0};
    %load/vec4 v000002590656c230_0;
    %addi 1, 0, 8;
    %store/vec4 v000002590656c230_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v000002590656b470_0, v000002590656bab0_0, v000002590656b8d0_0 {0 0 0};
T_1.3 ;
    %end;
S_0000025906529e00 .scope module, "uut" "singlecycle" 2 46, 3 3 0, S_00000259065706c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "dmemout";
    .port_info 4 /INPUT 1 "CLK";
L_0000025906541860 .functor BUFZ 64, v00000259065e3d20_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000025906596900_0 .net "ALUinputB", 63 0, v000002590656bfb0_0;  1 drivers
v0000025906595aa0_0 .net "CLK", 0 0, v0000025906596180_0;  1 drivers
v00000259065955a0_0 .net *"_ivl_5", 4 0, L_00000259065980f0;  1 drivers
v0000025906595e60_0 .net *"_ivl_7", 4 0, L_0000025906598190;  1 drivers
v00000259065965e0_0 .net "aluctrl", 3 0, v000002590656c2d0_0;  1 drivers
v0000025906595640_0 .net "alusrc", 0 0, v000002590656b970_0;  1 drivers
v0000025906595b40_0 .net "branch", 0 0, v000002590656c370_0;  1 drivers
v0000025906595780_0 .var "currentpc", 63 0;
v0000025906596cc0_0 .net "datMemAddr", 63 0, v00000259065e2060_0;  1 drivers
v0000025906595c80_0 .net "datMemReadData", 63 0, v00000259065e3d20_0;  1 drivers
v0000025906596400_0 .net "dmemout", 63 0, L_0000025906541860;  alias, 1 drivers
v00000259065973a0_0 .net "extimm", 63 0, v0000025906596a40_0;  1 drivers
v00000259065956e0_0 .net "instruction", 31 0, v00000259065e2ba0_0;  1 drivers
v0000025906596040_0 .net "mem2reg", 0 0, v000002590656b510_0;  1 drivers
v0000025906596360_0 .net "memread", 0 0, v000002590656b650_0;  1 drivers
v0000025906597260_0 .net "memwrite", 0 0, v000002590656b6f0_0;  1 drivers
v0000025906596680_0 .net "movimm", 15 0, L_0000025906598ff0;  1 drivers
v0000025906595dc0_0 .net "movz", 0 0, v00000259065e26a0_0;  1 drivers
v00000259065962c0_0 .net "nextpc", 63 0, v00000259065e2920_0;  1 drivers
v0000025906596d60_0 .net "opcode", 10 0, L_00000259065978d0;  1 drivers
v0000025906595f00_0 .net "rd", 4 0, L_0000025906598f50;  1 drivers
v0000025906596ae0_0 .net "reg2loc", 0 0, v00000259065e3c80_0;  1 drivers
v0000025906596b80_0 .net "regWriteData", 63 0, v00000259065e3b40_0;  1 drivers
v0000025906595be0_0 .net "regWriteIn", 63 0, v00000259065e2ec0_0;  1 drivers
v0000025906596e00_0 .net "regoutA", 63 0, v00000259065e2880_0;  1 drivers
v0000025906596ea0_0 .net "regoutB", 63 0, v00000259065e2e20_0;  1 drivers
v0000025906596f40_0 .net "regwrite", 0 0, v00000259065e31e0_0;  1 drivers
v00000259065964a0_0 .net "resetl", 0 0, v0000025906596720_0;  1 drivers
v0000025906595820_0 .net "rm", 4 0, L_00000259065989b0;  1 drivers
v0000025906596540_0 .net "rn", 4 0, L_0000025906597d30;  1 drivers
v0000025906596fe0_0 .net "shamt", 1 0, v00000259065e2b00_0;  1 drivers
v0000025906595d20_0 .net "shiftOutData", 63 0, v0000025906596c20_0;  1 drivers
v0000025906595fa0_0 .net "signop", 1 0, v00000259065e2a60_0;  1 drivers
v0000025906597080_0 .net "startpc", 63 0, v00000259065958c0_0;  1 drivers
v0000025906597120_0 .net "uncond_branch", 0 0, v00000259065e3dc0_0;  1 drivers
v00000259065960e0_0 .net "zero", 0 0, L_0000025906598230;  1 drivers
L_0000025906598f50 .part v00000259065e2ba0_0, 0, 5;
L_00000259065989b0 .part v00000259065e2ba0_0, 5, 5;
L_00000259065980f0 .part v00000259065e2ba0_0, 0, 5;
L_0000025906598190 .part v00000259065e2ba0_0, 16, 5;
L_0000025906597d30 .functor MUXZ 5, L_0000025906598190, L_00000259065980f0, v00000259065e3c80_0, C4<>;
L_00000259065978d0 .part v00000259065e2ba0_0, 21, 11;
L_0000025906598ff0 .part v00000259065e2ba0_0, 5, 16;
S_0000025906535690 .scope module, "ALUInputMux" "mux21_64bit" 3 157, 4 1 0, S_0000025906529e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "in0";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 64 "out";
v000002590656bf10_0 .net "in0", 63 0, v00000259065e2e20_0;  alias, 1 drivers
v000002590656bd30_0 .net "in1", 63 0, v0000025906596a40_0;  alias, 1 drivers
v000002590656bfb0_0 .var "out", 63 0;
v000002590656c050_0 .net "sel", 0 0, v000002590656b970_0;  alias, 1 drivers
E_0000025906556820 .event anyedge, v000002590656c050_0, v000002590656bf10_0, v000002590656bd30_0;
S_0000025906535820 .scope module, "control" "control" 3 101, 5 2 0, S_0000025906529e00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 2 "signop";
    .port_info 10 /OUTPUT 2 "shamt";
    .port_info 11 /OUTPUT 1 "movz";
    .port_info 12 /INPUT 11 "opcode";
v000002590656c2d0_0 .var "aluop", 3 0;
v000002590656b970_0 .var "alusrc", 0 0;
v000002590656c370_0 .var "branch", 0 0;
v000002590656b510_0 .var "mem2reg", 0 0;
v000002590656b650_0 .var "memread", 0 0;
v000002590656b6f0_0 .var "memwrite", 0 0;
v00000259065e26a0_0 .var "movz", 0 0;
v00000259065e3460_0 .net "opcode", 10 0, L_00000259065978d0;  alias, 1 drivers
v00000259065e3c80_0 .var "reg2loc", 0 0;
v00000259065e31e0_0 .var "regwrite", 0 0;
v00000259065e2b00_0 .var "shamt", 1 0;
v00000259065e2a60_0 .var "signop", 1 0;
v00000259065e3dc0_0 .var "uncond_branch", 0 0;
E_00000259065563e0 .event anyedge, v00000259065e3460_0;
S_00000259064fe4e0 .scope module, "datMemMux" "mux21_64bit" 3 184, 4 1 0, S_0000025906529e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "in0";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 64 "out";
v00000259065e2380_0 .net "in0", 63 0, v00000259065e2060_0;  alias, 1 drivers
v00000259065e3be0_0 .net "in1", 63 0, v00000259065e3d20_0;  alias, 1 drivers
v00000259065e3b40_0 .var "out", 63 0;
v00000259065e3aa0_0 .net "sel", 0 0, v000002590656b510_0;  alias, 1 drivers
E_0000025906556620 .event anyedge, v000002590656b510_0, v00000259065e2380_0, v00000259065e3be0_0;
S_00000259064fe670 .scope module, "dataMemory" "DataMemory" 3 174, 6 5 0, S_0000025906529e00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v00000259065e22e0_0 .net "Address", 63 0, v00000259065e2060_0;  alias, 1 drivers
v00000259065e3f00_0 .net "Clock", 0 0, v0000025906596180_0;  alias, 1 drivers
v00000259065e2c40_0 .net "MemoryRead", 0 0, v000002590656b650_0;  alias, 1 drivers
v00000259065e2ce0_0 .net "MemoryWrite", 0 0, v000002590656b6f0_0;  alias, 1 drivers
v00000259065e3d20_0 .var "ReadData", 63 0;
v00000259065e2f60_0 .net "WriteData", 63 0, v00000259065e2e20_0;  alias, 1 drivers
v00000259065e3640 .array "memBank", 0 1023, 7 0;
E_00000259065564e0 .event posedge, v00000259065e3f00_0;
S_0000025906515670 .scope task, "initset" "initset" 6 16, 6 16 0, S_00000259064fe670;
 .timescale -9 -12;
v00000259065e3320_0 .var "addr", 63 0;
v00000259065e3500_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.dataMemory.initset ;
    %load/vec4 v00000259065e3500_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v00000259065e3320_0;
    %store/vec4a v00000259065e3640, 4, 0;
    %load/vec4 v00000259065e3500_0;
    %parti/s 8, 48, 7;
    %load/vec4 v00000259065e3320_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %store/vec4a v00000259065e3640, 4, 0;
    %load/vec4 v00000259065e3500_0;
    %parti/s 8, 40, 7;
    %load/vec4 v00000259065e3320_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %store/vec4a v00000259065e3640, 4, 0;
    %load/vec4 v00000259065e3500_0;
    %parti/s 8, 32, 7;
    %load/vec4 v00000259065e3320_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %store/vec4a v00000259065e3640, 4, 0;
    %load/vec4 v00000259065e3500_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000259065e3320_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %store/vec4a v00000259065e3640, 4, 0;
    %load/vec4 v00000259065e3500_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000259065e3320_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %store/vec4a v00000259065e3640, 4, 0;
    %load/vec4 v00000259065e3500_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000259065e3320_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %store/vec4a v00000259065e3640, 4, 0;
    %load/vec4 v00000259065e3500_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000259065e3320_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %store/vec4a v00000259065e3640, 4, 0;
    %end;
S_0000025906515800 .scope module, "imem" "InstructionMemory" 3 96, 7 8 0, S_0000025906529e00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0000025906570850 .param/l "MemSize" 0 7 10, +C4<00000000000000000000000000101000>;
P_0000025906570888 .param/l "T_rd" 0 7 9, +C4<00000000000000000000000000010100>;
v00000259065e3820_0 .net "Address", 63 0, v0000025906595780_0;  alias, 1 drivers
v00000259065e2ba0_0 .var "Data", 31 0;
E_00000259065564a0 .event anyedge, v00000259065e3820_0;
S_0000025906536540 .scope module, "mainALU" "ALU" 3 164, 8 7 0, S_0000025906529e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
P_0000025906556ea0 .param/l "n" 0 8 9, +C4<00000000000000000000000001000000>;
v00000259065e36e0_0 .net "ALUCtrl", 3 0, v000002590656c2d0_0;  alias, 1 drivers
v00000259065e3000_0 .net "BusA", 63 0, v00000259065e2880_0;  alias, 1 drivers
v00000259065e3e60_0 .net "BusB", 63 0, v000002590656bfb0_0;  alias, 1 drivers
v00000259065e2060_0 .var "BusW", 63 0;
v00000259065e33c0_0 .net "Zero", 0 0, L_0000025906598230;  alias, 1 drivers
L_00000259065e4838 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000259065e2740_0 .net/2u *"_ivl_0", 63 0, L_00000259065e4838;  1 drivers
E_0000025906556520 .event anyedge, v000002590656bfb0_0, v00000259065e3000_0, v000002590656c2d0_0;
L_0000025906598230 .cmp/eq 64, v00000259065e2060_0, L_00000259065e4838;
S_00000259065366d0 .scope module, "nextPCLogic" "NextPClogic" 3 122, 9 3 0, S_0000025906529e00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
v00000259065e35a0_0 .net "ALUZero", 0 0, L_0000025906598230;  alias, 1 drivers
v00000259065e3780_0 .net "Branch", 0 0, v000002590656c370_0;  alias, 1 drivers
v00000259065e2100_0 .var "BranchTarget", 63 0;
v00000259065e38c0_0 .net "CurrentPC", 63 0, v0000025906595780_0;  alias, 1 drivers
v00000259065e2920_0 .var "NextPC", 63 0;
v00000259065e2d80_0 .var "PCPlus4", 63 0;
v00000259065e3960_0 .net "SignExtImm64", 63 0, v0000025906596a40_0;  alias, 1 drivers
v00000259065e2600_0 .net "Uncondbranch", 0 0, v00000259065e3dc0_0;  alias, 1 drivers
E_0000025906556f20/0 .event anyedge, v00000259065e3820_0, v000002590656bd30_0, v00000259065e3dc0_0, v00000259065e2100_0;
E_0000025906556f20/1 .event anyedge, v000002590656c370_0, v00000259065e33c0_0, v00000259065e2d80_0;
E_0000025906556f20 .event/or E_0000025906556f20/0, E_0000025906556f20/1;
S_000002590650e130 .scope module, "regWriteMux" "mux21_64bit" 3 197, 4 1 0, S_0000025906529e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "in0";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 64 "out";
v00000259065e3a00_0 .net "in0", 63 0, v00000259065e3b40_0;  alias, 1 drivers
v00000259065e2560_0 .net "in1", 63 0, v0000025906596c20_0;  alias, 1 drivers
v00000259065e2ec0_0 .var "out", 63 0;
v00000259065e29c0_0 .net "sel", 0 0, v00000259065e26a0_0;  alias, 1 drivers
E_0000025906556560 .event anyedge, v00000259065e26a0_0, v00000259065e3b40_0, v00000259065e2560_0;
S_000002590650e2c0 .scope module, "registers" "RegisterFile" 3 131, 10 2 0, S_0000025906529e00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
    .port_info 8 /INPUT 1 "movz";
v00000259065e2880_0 .var "BusA", 63 0;
v00000259065e2e20_0 .var "BusB", 63 0;
v00000259065e27e0_0 .net "BusW", 63 0, v00000259065e2ec0_0;  alias, 1 drivers
v00000259065e2240_0 .net "Clk", 0 0, v0000025906596180_0;  alias, 1 drivers
v00000259065e30a0_0 .net "RA", 4 0, L_00000259065989b0;  alias, 1 drivers
v00000259065e3140_0 .net "RB", 4 0, L_0000025906597d30;  alias, 1 drivers
v00000259065e2420_0 .net "RW", 4 0, L_0000025906598f50;  alias, 1 drivers
v00000259065e3280_0 .net "RegWr", 0 0, v00000259065e31e0_0;  alias, 1 drivers
v00000259065e24c0_0 .net "movz", 0 0, v00000259065e26a0_0;  alias, 1 drivers
v00000259065969a0 .array "registers", 0 31, 63 0;
E_0000025906556ee0 .event negedge, v00000259065e3f00_0;
v00000259065969a0_0 .array/port v00000259065969a0, 0;
v00000259065969a0_1 .array/port v00000259065969a0, 1;
v00000259065969a0_2 .array/port v00000259065969a0, 2;
E_00000259065565a0/0 .event anyedge, v00000259065e30a0_0, v00000259065969a0_0, v00000259065969a0_1, v00000259065969a0_2;
v00000259065969a0_3 .array/port v00000259065969a0, 3;
v00000259065969a0_4 .array/port v00000259065969a0, 4;
v00000259065969a0_5 .array/port v00000259065969a0, 5;
v00000259065969a0_6 .array/port v00000259065969a0, 6;
E_00000259065565a0/1 .event anyedge, v00000259065969a0_3, v00000259065969a0_4, v00000259065969a0_5, v00000259065969a0_6;
v00000259065969a0_7 .array/port v00000259065969a0, 7;
v00000259065969a0_8 .array/port v00000259065969a0, 8;
v00000259065969a0_9 .array/port v00000259065969a0, 9;
v00000259065969a0_10 .array/port v00000259065969a0, 10;
E_00000259065565a0/2 .event anyedge, v00000259065969a0_7, v00000259065969a0_8, v00000259065969a0_9, v00000259065969a0_10;
v00000259065969a0_11 .array/port v00000259065969a0, 11;
v00000259065969a0_12 .array/port v00000259065969a0, 12;
v00000259065969a0_13 .array/port v00000259065969a0, 13;
v00000259065969a0_14 .array/port v00000259065969a0, 14;
E_00000259065565a0/3 .event anyedge, v00000259065969a0_11, v00000259065969a0_12, v00000259065969a0_13, v00000259065969a0_14;
v00000259065969a0_15 .array/port v00000259065969a0, 15;
v00000259065969a0_16 .array/port v00000259065969a0, 16;
v00000259065969a0_17 .array/port v00000259065969a0, 17;
v00000259065969a0_18 .array/port v00000259065969a0, 18;
E_00000259065565a0/4 .event anyedge, v00000259065969a0_15, v00000259065969a0_16, v00000259065969a0_17, v00000259065969a0_18;
v00000259065969a0_19 .array/port v00000259065969a0, 19;
v00000259065969a0_20 .array/port v00000259065969a0, 20;
v00000259065969a0_21 .array/port v00000259065969a0, 21;
v00000259065969a0_22 .array/port v00000259065969a0, 22;
E_00000259065565a0/5 .event anyedge, v00000259065969a0_19, v00000259065969a0_20, v00000259065969a0_21, v00000259065969a0_22;
v00000259065969a0_23 .array/port v00000259065969a0, 23;
v00000259065969a0_24 .array/port v00000259065969a0, 24;
v00000259065969a0_25 .array/port v00000259065969a0, 25;
v00000259065969a0_26 .array/port v00000259065969a0, 26;
E_00000259065565a0/6 .event anyedge, v00000259065969a0_23, v00000259065969a0_24, v00000259065969a0_25, v00000259065969a0_26;
v00000259065969a0_27 .array/port v00000259065969a0, 27;
v00000259065969a0_28 .array/port v00000259065969a0, 28;
v00000259065969a0_29 .array/port v00000259065969a0, 29;
v00000259065969a0_30 .array/port v00000259065969a0, 30;
E_00000259065565a0/7 .event anyedge, v00000259065969a0_27, v00000259065969a0_28, v00000259065969a0_29, v00000259065969a0_30;
v00000259065969a0_31 .array/port v00000259065969a0, 31;
E_00000259065565a0/8 .event anyedge, v00000259065969a0_31, v00000259065e3140_0;
E_00000259065565a0 .event/or E_00000259065565a0/0, E_00000259065565a0/1, E_00000259065565a0/2, E_00000259065565a0/3, E_00000259065565a0/4, E_00000259065565a0/5, E_00000259065565a0/6, E_00000259065565a0/7, E_00000259065565a0/8;
S_0000025906506340 .scope module, "shifter" "shifter_lsl" 3 191, 11 1 0, S_0000025906529e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "imm16";
    .port_info 1 /INPUT 2 "shamt";
    .port_info 2 /OUTPUT 64 "result";
v00000259065971c0_0 .net "imm16", 15 0, L_0000025906598ff0;  alias, 1 drivers
v0000025906596c20_0 .var "result", 63 0;
v0000025906596860_0 .net "shamt", 1 0, v00000259065e2b00_0;  alias, 1 drivers
E_00000259065568a0 .event anyedge, v00000259065e2b00_0, v00000259065971c0_0, v00000259065e2560_0;
S_00000259065064d0 .scope module, "signExtend" "SignExtender" 3 147, 12 1 0, S_0000025906529e00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 32 "Imm32";
    .port_info 2 /INPUT 2 "Ctrl";
v0000025906596a40_0 .var "BusImm", 63 0;
v0000025906595500_0 .net "Ctrl", 1 0, v00000259065e2a60_0;  alias, 1 drivers
v0000025906595a00_0 .net "Imm32", 31 0, v00000259065e2ba0_0;  alias, 1 drivers
E_00000259065565e0 .event anyedge, v00000259065e2a60_0, v00000259065e2ba0_0;
    .scope S_0000025906515800;
T_3 ;
    %wait E_00000259065564a0;
    %delay 4000, 0;
    %load/vec4 v00000259065e3820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 2882395322, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.13 ;
    %pushi/vec4 3538044553, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 3536506632, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 3534968711, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 3533430278, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 2332426474, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 2332688651, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 2332754217, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 4160914409, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 4165108714, 0, 32;
    %store/vec4 v00000259065e2ba0_0, 0, 32;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025906535820;
T_4 ;
    %wait E_00000259065563e0;
    %load/vec4 v00000259065e3460_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000259065e3c80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000002590656b970_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000002590656b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656c370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3dc0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000002590656c2d0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v00000259065e2a60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v00000259065e2b00_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000259065e26a0_0, 0;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259065e31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656c370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3dc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002590656c2d0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v00000259065e2a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259065e2b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e26a0_0, 0;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259065e31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656c370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3dc0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002590656c2d0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v00000259065e2a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259065e2b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e26a0_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259065e31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656c370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3dc0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002590656c2d0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v00000259065e2a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259065e2b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e26a0_0, 0;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259065e31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656c370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3dc0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002590656c2d0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v00000259065e2a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259065e2b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e26a0_0, 0;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002590656b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259065e31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656c370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3dc0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002590656c2d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259065e2a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259065e2b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e26a0_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002590656b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259065e31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656c370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3dc0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002590656c2d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259065e2a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259065e2b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e26a0_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259065e3c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b970_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000002590656b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002590656c370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3dc0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002590656c2d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000259065e2a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259065e2b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e26a0_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000259065e3c80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000002590656b970_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000002590656b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b6f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000002590656c370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259065e3dc0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000002590656c2d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000259065e2a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259065e2b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e26a0_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000259065e3c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002590656b970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002590656b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259065e31e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002590656b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656c370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3dc0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002590656c2d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000259065e2a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259065e2b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e26a0_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259065e3c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002590656b970_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000002590656b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002590656b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656c370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3dc0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002590656c2d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000259065e2a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259065e2b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e26a0_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259065e3c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259065e31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002590656c370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259065e3dc0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002590656c2d0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v00000259065e2a60_0, 0;
    %load/vec4 v00000259065e3460_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v00000259065e2b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259065e26a0_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000259065366d0;
T_5 ;
    %wait E_0000025906556f20;
    %delay 1000, 0;
    %load/vec4 v00000259065e38c0_0;
    %addi 4, 0, 64;
    %store/vec4 v00000259065e2d80_0, 0, 64;
    %delay 2000, 0;
    %load/vec4 v00000259065e38c0_0;
    %load/vec4 v00000259065e3960_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v00000259065e2100_0, 0, 64;
    %delay 1000, 0;
    %load/vec4 v00000259065e2600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000259065e2100_0;
    %store/vec4 v00000259065e2920_0, 0, 64;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000259065e3780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v00000259065e35a0_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000259065e2100_0;
    %store/vec4 v00000259065e2920_0, 0, 64;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000259065e2d80_0;
    %store/vec4 v00000259065e2920_0, 0, 64;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002590650e2c0;
T_6 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000259065969a0, 4, 0;
    %end;
    .thread T_6;
    .scope S_000002590650e2c0;
T_7 ;
    %wait E_00000259065565a0;
    %delay 2000, 0;
    %load/vec4 v00000259065e30a0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v00000259065e30a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000259065969a0, 4;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v00000259065e2880_0, 0, 64;
    %load/vec4 v00000259065e3140_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v00000259065e3140_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000259065969a0, 4;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v00000259065e2e20_0, 0, 64;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002590650e2c0;
T_8 ;
    %wait E_0000025906556ee0;
    %load/vec4 v00000259065e3280_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.3, 10;
    %load/vec4 v00000259065e2420_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v00000259065e24c0_0;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %delay 3000, 0;
    %load/vec4 v00000259065e27e0_0;
    %load/vec4 v00000259065e2420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259065969a0, 0, 4;
    %vpi_call 10 31 "$display", "Register Wrote: %h to X%h", v00000259065e27e0_0, v00000259065e2420_0 {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000259065e3280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v00000259065e2420_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %delay 3000, 0;
    %load/vec4 v00000259065e27e0_0;
    %load/vec4 v00000259065e2420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000259065969a0, 0, 4;
    %vpi_call 10 35 "$display", "Register Wrote: %h to X%h", v00000259065e27e0_0, v00000259065e2420_0 {0 0 0};
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000259065064d0;
T_9 ;
    %wait E_00000259065565e0;
    %load/vec4 v0000025906595500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000025906596a40_0, 0, 64;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0000025906595a00_0;
    %parti/s 1, 21, 6;
    %replicate 52;
    %load/vec4 v0000025906595a00_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025906596a40_0, 0, 64;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0000025906595a00_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0000025906595a00_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025906596a40_0, 0, 64;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0000025906595a00_0;
    %parti/s 1, 25, 6;
    %replicate 38;
    %load/vec4 v0000025906595a00_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025906596a40_0, 0, 64;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0000025906595a00_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v0000025906595a00_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025906596a40_0, 0, 64;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000025906535690;
T_10 ;
    %wait E_0000025906556820;
    %load/vec4 v000002590656c050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002590656bfb0_0, 0, 64;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v000002590656bf10_0;
    %store/vec4 v000002590656bfb0_0, 0, 64;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v000002590656bd30_0;
    %store/vec4 v000002590656bfb0_0, 0, 64;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000025906536540;
T_11 ;
    %wait E_0000025906556520;
    %load/vec4 v00000259065e36e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v00000259065e3000_0;
    %load/vec4 v00000259065e3e60_0;
    %and;
    %store/vec4 v00000259065e2060_0, 0, 64;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v00000259065e3000_0;
    %load/vec4 v00000259065e3e60_0;
    %or;
    %store/vec4 v00000259065e2060_0, 0, 64;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v00000259065e3000_0;
    %load/vec4 v00000259065e3e60_0;
    %add;
    %store/vec4 v00000259065e2060_0, 0, 64;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v00000259065e3000_0;
    %load/vec4 v00000259065e3e60_0;
    %sub;
    %store/vec4 v00000259065e2060_0, 0, 64;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v00000259065e3e60_0;
    %store/vec4 v00000259065e2060_0, 0, 64;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000259064fe670;
T_12 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000259065e3320_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v00000259065e3500_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMemory.initset, S_0000025906515670;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v00000259065e3320_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v00000259065e3500_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMemory.initset, S_0000025906515670;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v00000259065e3320_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v00000259065e3500_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMemory.initset, S_0000025906515670;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v00000259065e3320_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v00000259065e3500_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMemory.initset, S_0000025906515670;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v00000259065e3320_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000259065e3500_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMemory.initset, S_0000025906515670;
    %join;
    %end;
    .thread T_12;
    .scope S_00000259064fe670;
T_13 ;
    %wait E_00000259065564e0;
    %load/vec4 v00000259065e2c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %ix/getv 4, v00000259065e22e0_0;
    %load/vec4a v00000259065e3640, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000259065e3d20_0, 4, 5;
    %load/vec4 v00000259065e22e0_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000259065e3640, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000259065e3d20_0, 4, 5;
    %load/vec4 v00000259065e22e0_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000259065e3640, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000259065e3d20_0, 4, 5;
    %load/vec4 v00000259065e22e0_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000259065e3640, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000259065e3d20_0, 4, 5;
    %load/vec4 v00000259065e22e0_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000259065e3640, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000259065e3d20_0, 4, 5;
    %load/vec4 v00000259065e22e0_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000259065e3640, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000259065e3d20_0, 4, 5;
    %load/vec4 v00000259065e22e0_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000259065e3640, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000259065e3d20_0, 4, 5;
    %load/vec4 v00000259065e22e0_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000259065e3640, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000259065e3d20_0, 4, 5;
    %vpi_call 6 61 "$display", "DataMemory: Read Address:%h Data:%h ", v00000259065e22e0_0, v00000259065e3d20_0 {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000259064fe670;
T_14 ;
    %wait E_00000259065564e0;
    %load/vec4 v00000259065e2ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000259065e2f60_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v00000259065e22e0_0;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v00000259065e3640, 0, 4;
    %load/vec4 v00000259065e2f60_0;
    %parti/s 8, 48, 7;
    %load/vec4 v00000259065e22e0_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v00000259065e3640, 0, 4;
    %load/vec4 v00000259065e2f60_0;
    %parti/s 8, 40, 7;
    %load/vec4 v00000259065e22e0_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v00000259065e3640, 0, 4;
    %load/vec4 v00000259065e2f60_0;
    %parti/s 8, 32, 7;
    %load/vec4 v00000259065e22e0_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v00000259065e3640, 0, 4;
    %load/vec4 v00000259065e2f60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000259065e22e0_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v00000259065e3640, 0, 4;
    %load/vec4 v00000259065e2f60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000259065e22e0_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v00000259065e3640, 0, 4;
    %load/vec4 v00000259065e2f60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000259065e22e0_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v00000259065e3640, 0, 4;
    %load/vec4 v00000259065e2f60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000259065e22e0_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v00000259065e3640, 0, 4;
    %vpi_call 6 80 "$display", "Data Memory Writing Address:%h Data:%h", v00000259065e22e0_0, v00000259065e2f60_0 {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000259064fe4e0;
T_15 ;
    %wait E_0000025906556620;
    %load/vec4 v00000259065e3aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000259065e3b40_0, 0, 64;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v00000259065e2380_0;
    %store/vec4 v00000259065e3b40_0, 0, 64;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v00000259065e3be0_0;
    %store/vec4 v00000259065e3b40_0, 0, 64;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000025906506340;
T_16 ;
    %wait E_00000259065568a0;
    %load/vec4 v0000025906596860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000025906596c20_0, 0, 64;
    %jmp T_16.5;
T_16.0 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v00000259065971c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025906596c20_0, 0, 64;
    %jmp T_16.5;
T_16.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000259065971c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0000025906596c20_0, 0, 64;
    %jmp T_16.5;
T_16.2 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000259065971c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 32;
    %store/vec4 v0000025906596c20_0, 0, 64;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v00000259065971c0_0;
    %concati/vec4 0, 0, 48;
    %store/vec4 v0000025906596c20_0, 0, 64;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %load/vec4 v0000025906596c20_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_16.6, 4;
    %vpi_call 11 18 "$display", "imm: %h, shamt: %h, result: %h", v00000259065971c0_0, v0000025906596860_0, v0000025906596c20_0 {0 0 0};
T_16.6 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002590650e130;
T_17 ;
    %wait E_0000025906556560;
    %load/vec4 v00000259065e29c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000259065e2ec0_0, 0, 64;
    %jmp T_17.3;
T_17.0 ;
    %load/vec4 v00000259065e3a00_0;
    %store/vec4 v00000259065e2ec0_0, 0, 64;
    %jmp T_17.3;
T_17.1 ;
    %load/vec4 v00000259065e2560_0;
    %store/vec4 v00000259065e2ec0_0, 0, 64;
    %jmp T_17.3;
T_17.3 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000025906529e00;
T_18 ;
    %wait E_0000025906556ee0;
    %load/vec4 v00000259065964a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v00000259065962c0_0;
    %assign/vec4 v0000025906595780_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000025906597080_0;
    %assign/vec4 v0000025906595780_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000259065706c0;
T_19 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_19;
    .scope S_00000259065706c0;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025906596720_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000259065958c0_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025906597300_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000025906595960_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025906596720_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000259065958c0_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025906596720_0, 0, 1;
T_20.0 ;
    %load/vec4 v0000025906596220_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_20.1, 5;
    %delay 120000, 0;
    %vpi_call 2 84 "$display", "=====================\012CurrentPC:%h", v0000025906596220_0 {0 0 0};
    %jmp T_20.0;
T_20.1 ;
    %delay 120000, 0;
    %load/vec4 v00000259065967c0_0;
    %store/vec4 v000002590656bab0_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v000002590656b8d0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v000002590656b470_0, 0, 257;
    %load/vec4 v0000025906597300_0;
    %store/vec4 v000002590656c230_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0000025906529c70;
    %join;
    %load/vec4 v000002590656c230_0;
    %store/vec4 v0000025906597300_0, 0, 8;
T_20.2 ;
    %load/vec4 v0000025906596220_0;
    %cmpi/u 88, 0, 64;
    %jmp/0xz T_20.3, 5;
    %delay 120000, 0;
    %vpi_call 2 93 "$display", "=====================\012CurrentPC:%h", v0000025906596220_0 {0 0 0};
    %jmp T_20.2;
T_20.3 ;
    %delay 120000, 0;
    %load/vec4 v00000259065967c0_0;
    %store/vec4 v000002590656bab0_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v000002590656b8d0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v000002590656b470_0, 0, 257;
    %load/vec4 v0000025906597300_0;
    %store/vec4 v000002590656c230_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0000025906529c70;
    %join;
    %load/vec4 v000002590656c230_0;
    %store/vec4 v0000025906597300_0, 0, 8;
    %load/vec4 v0000025906597300_0;
    %store/vec4 v000002590656bc90_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002590656b5b0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_000002590657ae50;
    %join;
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_00000259065706c0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025906596180_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_00000259065706c0;
T_22 ;
    %delay 60000, 0;
    %load/vec4 v0000025906596180_0;
    %inv;
    %store/vec4 v0000025906596180_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0000025906596180_0;
    %inv;
    %store/vec4 v0000025906596180_0, 0, 1;
    %load/vec4 v0000025906595960_0;
    %addi 1, 0, 16;
    %store/vec4 v0000025906595960_0, 0, 16;
    %jmp T_22;
    .thread T_22;
    .scope S_00000259065706c0;
T_23 ;
    %wait E_00000259065583a0;
    %load/vec4 v0000025906595960_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 2 123 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 124 "$finish" {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb/SingleCycleProcTest.v";
    "src/SingleCycleProc.v";
    "src/mux21_64bit.v";
    "src/SingleCycleControl.v";
    "src/DataMemory.v";
    "src/InstructionMemory.v";
    "src/ALU.v";
    "src/NextPClogic.v";
    "src/RegisterFile.v";
    "src/shifter_lsl.v";
    "src/SignExtender.v";
