Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Nov 27 15:18:11 2018
| Host         : eecs-digital-18 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 15406 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.340        0.000                      0                33188        0.056        0.000                      0                33188        3.000        0.000                       0                 15412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          8.340        0.000                      0                33188        0.154        0.000                      0                33188       19.020        0.000                       0                 15408  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        8.343        0.000                      0                33188        0.154        0.000                      0                33188       19.020        0.000                       0                 15408  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          8.340        0.000                      0                33188        0.056        0.000                      0                33188  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        8.340        0.000                      0                33188        0.056        0.000                      0                33188  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.340ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.332ns  (logic 1.142ns (3.645%)  route 30.190ns (96.355%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.872    30.259    my_love/guesses[1]
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.316    30.575 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][3][1]_i_1/O
                         net (fo=1, routed)           0.000    30.575    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][3][1]_i_1_n_0
    SLICE_X13Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X13Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.029    38.916    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                         -30.575    
  -------------------------------------------------------------------
                         slack                                  8.340    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.317ns  (logic 1.142ns (3.647%)  route 30.175ns (96.353%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.857    30.244    my_love/guesses[1]
    SLICE_X14Y55         LUT6 (Prop_lut6_I3_O)        0.316    30.560 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][1][1]_i_1/O
                         net (fo=1, routed)           0.000    30.560    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][1][1]_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X14Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X14Y55         FDRE (Setup_fdre_C_D)        0.077    38.964    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                         -30.560    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.489ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.183ns  (logic 1.142ns (3.662%)  route 30.041ns (96.338%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.723    30.110    my_love/guesses[1]
    SLICE_X13Y56         LUT6 (Prop_lut6_I3_O)        0.316    30.426 r  my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][1][1]_i_1/O
                         net (fo=1, routed)           0.000    30.426    my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][1][1]_i_1_n_0
    SLICE_X13Y56         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X13Y56         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)        0.029    38.916    my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                         -30.426    
  -------------------------------------------------------------------
                         slack                                  8.489    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.182ns  (logic 1.142ns (3.662%)  route 30.040ns (96.338%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.722    30.109    my_love/guesses[1]
    SLICE_X11Y57         LUT6 (Prop_lut6_I3_O)        0.316    30.425 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][10][1]_i_1/O
                         net (fo=1, routed)           0.000    30.425    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][10][1]_i_1_n_0
    SLICE_X11Y57         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.526    38.506    my_love/clk_out1
    SLICE_X11Y57         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]/C
                         clock pessimism              0.480    38.986    
                         clock uncertainty           -0.098    38.889    
    SLICE_X11Y57         FDRE (Setup_fdre_C_D)        0.029    38.918    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]
  -------------------------------------------------------------------
                         required time                         38.918    
                         arrival time                         -30.425    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.177ns  (logic 1.142ns (3.663%)  route 30.035ns (96.337%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.717    30.104    my_love/guesses[1]
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.316    30.420 r  my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][2][1]_i_1/O
                         net (fo=1, routed)           0.000    30.420    my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][2][1]_i_1_n_0
    SLICE_X14Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X14Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)        0.077    38.964    my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                         -30.420    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.128ns  (logic 1.142ns (3.669%)  route 29.986ns (96.331%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.668    30.055    my_love/guesses[1]
    SLICE_X12Y55         LUT4 (Prop_lut4_I2_O)        0.316    30.371 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][0][1]_i_1/O
                         net (fo=1, routed)           0.000    30.371    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][0][1]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X12Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X12Y55         FDRE (Setup_fdre_C_D)        0.077    38.964    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                         -30.371    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.657ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.014ns  (logic 1.142ns (3.682%)  route 29.872ns (96.318%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.554    29.942    my_love/guesses[1]
    SLICE_X13Y57         LUT6 (Prop_lut6_I3_O)        0.316    30.258 r  my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][3][1]_i_1/O
                         net (fo=1, routed)           0.000    30.258    my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][3][1]_i_1_n_0
    SLICE_X13Y57         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.523    38.503    my_love/clk_out1
    SLICE_X13Y57         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]/C
                         clock pessimism              0.480    38.983    
                         clock uncertainty           -0.098    38.886    
    SLICE_X13Y57         FDRE (Setup_fdre_C_D)        0.029    38.915    my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -30.258    
  -------------------------------------------------------------------
                         slack                                  8.657    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.979ns  (logic 1.142ns (3.686%)  route 29.837ns (96.314%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.519    29.906    my_love/guesses[1]
    SLICE_X12Y56         LUT4 (Prop_lut4_I2_O)        0.316    30.222 r  my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][0][1]_i_1/O
                         net (fo=1, routed)           0.000    30.222    my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][0][1]_i_1_n_0
    SLICE_X12Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X12Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X12Y56         FDRE (Setup_fdre_C_D)        0.077    38.964    my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                         -30.222    
  -------------------------------------------------------------------
                         slack                                  8.741    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.870ns  (logic 1.142ns (3.699%)  route 29.728ns (96.301%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.411    29.798    my_love/guesses[1]
    SLICE_X11Y60         LUT6 (Prop_lut6_I3_O)        0.316    30.114 r  my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][11][1]_i_1/O
                         net (fo=1, routed)           0.000    30.114    my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][11][1]_i_1_n_0
    SLICE_X11Y60         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.525    38.505    my_love/clk_out1
    SLICE_X11Y60         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]/C
                         clock pessimism              0.480    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.029    38.917    my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]
  -------------------------------------------------------------------
                         required time                         38.917    
                         arrival time                         -30.114    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.824ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.918ns  (logic 1.142ns (3.694%)  route 29.776ns (96.306%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.459    29.846    my_love/guesses[1]
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.316    30.162 r  my_love/row_generator[4].col_generator[4].pvr_prevs[4][4][10][1]_i_1/O
                         net (fo=1, routed)           0.000    30.162    my_love/row_generator[4].col_generator[4].pvr_prevs[4][4][10][1]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.594    38.574    my_love/clk_out1
    SLICE_X0Y80          FDRE                                         r  my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]/C
                         clock pessimism              0.480    39.054    
                         clock uncertainty           -0.098    38.957    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.029    38.986    my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]
  -------------------------------------------------------------------
                         required time                         38.986    
                         arrival time                         -30.162    
  -------------------------------------------------------------------
                         slack                                  8.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syn2/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.565    -0.599    xvga1/clk_out1
    SLICE_X39Y62         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.128    -0.331    syn2/vsync
    SLICE_X38Y62         SRL16E                                       r  syn2/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.836    -0.837    syn2/clk_out1
    SLICE_X38Y62         SRL16E                                       r  syn2/sync_reg[1]_srl2/CLK
                         clock pessimism              0.251    -0.586    
    SLICE_X38Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.484    syn2/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.729%)  route 0.111ns (37.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X47Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][4]/Q
                         net (fo=6, routed)           0.111    -0.347    my_love/row_generator[0].col_generator[7].done_countdown_reg_n_0_[0][7][4]
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.302 r  my_love/row_generator[0].col_generator[7].done_countdown[0][7][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.302    my_love/row_generator[0].col_generator[7].done_countdown[0][7][5]_i_3_n_0
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.837    -0.836    my_love/clk_out1
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.121    -0.464    my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X47Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/Q
                         net (fo=7, routed)           0.120    -0.337    my_love/row_generator[0].col_generator[7].done_countdown_reg_n_0_[0][7][0]
    SLICE_X46Y94         LUT3 (Prop_lut3_I1_O)        0.048    -0.289 r  my_love/row_generator[0].col_generator[7].done_countdown[0][7][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    my_love/row_generator[0].col_generator[7].done_countdown[0][7][2]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.837    -0.836    my_love/clk_out1
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.131    -0.454    my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X44Y89         FDRE                                         r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][2]/Q
                         net (fo=7, routed)           0.087    -0.370    my_love/row_generator[5].col_generator[6].done_countdown_reg_n_0_[5][6][2]
    SLICE_X45Y89         LUT6 (Prop_lut6_I2_O)        0.045    -0.325 r  my_love/row_generator[5].col_generator[6].done_countdown[5][6][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.325    my_love/row_generator[5].col_generator[6].done_countdown[5][6][5]_i_3_n_0
    SLICE_X45Y89         FDRE                                         r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.836    -0.837    my_love/clk_out1
    SLICE_X45Y89         FDRE                                         r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.092    -0.493    my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.093%)  route 0.087ns (31.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.572    -0.592    my_love/clk_out1
    SLICE_X28Y94         FDRE                                         r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][4]/Q
                         net (fo=6, routed)           0.087    -0.364    my_love/row_generator[3].col_generator[3].done_countdown_reg_n_0_[3][3][4]
    SLICE_X29Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  my_love/row_generator[3].col_generator[3].done_countdown[3][3][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.319    my_love/row_generator[3].col_generator[3].done_countdown[3][3][5]_i_3_n_0
    SLICE_X29Y94         FDRE                                         r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.842    -0.831    my_love/clk_out1
    SLICE_X29Y94         FDRE                                         r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X29Y94         FDRE (Hold_fdre_C_D)         0.092    -0.487    my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X47Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/Q
                         net (fo=7, routed)           0.120    -0.337    my_love/row_generator[0].col_generator[7].done_countdown_reg_n_0_[0][7][0]
    SLICE_X46Y94         LUT2 (Prop_lut2_I0_O)        0.045    -0.292 r  my_love/row_generator[0].col_generator[7].done_countdown[0][7][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    my_love/row_generator[0].col_generator[7].done_countdown[0][7][1]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.837    -0.836    my_love/clk_out1
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.120    -0.465    my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.563    -0.601    my_love/clk_out1
    SLICE_X47Y87         FDRE                                         r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][0]/Q
                         net (fo=7, routed)           0.121    -0.339    my_love/row_generator[2].col_generator[6].done_countdown_reg_n_0_[2][6][0]
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  my_love/row_generator[2].col_generator[6].done_countdown[2][6][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    my_love/row_generator[2].col_generator[6].done_countdown[2][6][3]_i_1_n_0
    SLICE_X46Y87         FDRE                                         r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.833    -0.840    my_love/clk_out1
    SLICE_X46Y87         FDRE                                         r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.120    -0.468    my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.563    -0.601    my_love/clk_out1
    SLICE_X57Y88         FDRE                                         r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][0]/Q
                         net (fo=7, routed)           0.121    -0.339    my_love/row_generator[3].col_generator[6].done_countdown_reg_n_0_[3][6][0]
    SLICE_X56Y88         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  my_love/row_generator[3].col_generator[6].done_countdown[3][6][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    my_love/row_generator[3].col_generator[6].done_countdown[3][6][3]_i_1_n_0
    SLICE_X56Y88         FDRE                                         r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.833    -0.840    my_love/clk_out1
    SLICE_X56Y88         FDRE                                         r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X56Y88         FDRE (Hold_fdre_C_D)         0.120    -0.468    my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.075%)  route 0.146ns (43.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.571    -0.593    my_love/clk_out1
    SLICE_X29Y92         FDRE                                         r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][1]/Q
                         net (fo=7, routed)           0.146    -0.307    my_love/row_generator[7].col_generator[1].done_countdown_reg_n_0_[7][1][1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  my_love/row_generator[7].col_generator[1].done_countdown[7][1][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.262    my_love/row_generator[7].col_generator[1].done_countdown[7][1][5]_i_3_n_0
    SLICE_X30Y92         FDRE                                         r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.841    -0.832    my_love/clk_out1
    SLICE_X30Y92         FDRE                                         r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.121    -0.436    my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.568    -0.596    my_love/clk_out1
    SLICE_X44Y93         FDRE                                         r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][4]/Q
                         net (fo=6, routed)           0.095    -0.360    my_love/row_generator[6].col_generator[7].done_countdown_reg_n_0_[6][7][4]
    SLICE_X45Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  my_love/row_generator[6].col_generator[7].done_countdown[6][7][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.315    my_love/row_generator[6].col_generator[7].done_countdown[6][7][5]_i_3_n_0
    SLICE_X45Y93         FDRE                                         r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.838    -0.835    my_love/clk_out1
    SLICE_X45Y93         FDRE                                         r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.092    -0.491    my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y21     dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y21     dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y19     dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y19     dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y23     dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y23     dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y20     dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y20     dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y22     dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y22     dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y64     syn1/sync_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y64     syn1/sync_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y62     syn2/sync_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y63      reset_reg_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y63      reset_reg_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y62     syn2/sync_reg[1]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y125    my_love/row_generator[3].col_generator[8].pvr_reg[3][8][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y125    my_love/row_generator[3].col_generator[8].pvr_reg[3][8][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y125    my_love/row_generator[3].col_generator[8].pvr_reg[3][8][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y133    my_love/row_generator[4].col_generator[0].pvr_prevs_reg[4][0][1][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y63      reset_reg_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y64     syn1/sync_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y62     syn2/sync_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y63      reset_reg_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y64     syn1/sync_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y62     syn2/sync_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y53      display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y55      display/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y55      display/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y56      display/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.332ns  (logic 1.142ns (3.645%)  route 30.190ns (96.355%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.872    30.259    my_love/guesses[1]
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.316    30.575 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][3][1]_i_1/O
                         net (fo=1, routed)           0.000    30.575    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][3][1]_i_1_n_0
    SLICE_X13Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X13Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.094    38.890    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.029    38.919    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                         -30.575    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.317ns  (logic 1.142ns (3.647%)  route 30.175ns (96.353%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.857    30.244    my_love/guesses[1]
    SLICE_X14Y55         LUT6 (Prop_lut6_I3_O)        0.316    30.560 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][1][1]_i_1/O
                         net (fo=1, routed)           0.000    30.560    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][1][1]_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X14Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.094    38.890    
    SLICE_X14Y55         FDRE (Setup_fdre_C_D)        0.077    38.967    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]
  -------------------------------------------------------------------
                         required time                         38.967    
                         arrival time                         -30.560    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.493ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.183ns  (logic 1.142ns (3.662%)  route 30.041ns (96.338%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.723    30.110    my_love/guesses[1]
    SLICE_X13Y56         LUT6 (Prop_lut6_I3_O)        0.316    30.426 r  my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][1][1]_i_1/O
                         net (fo=1, routed)           0.000    30.426    my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][1][1]_i_1_n_0
    SLICE_X13Y56         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X13Y56         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.094    38.890    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)        0.029    38.919    my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                         -30.426    
  -------------------------------------------------------------------
                         slack                                  8.493    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.182ns  (logic 1.142ns (3.662%)  route 30.040ns (96.338%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.722    30.109    my_love/guesses[1]
    SLICE_X11Y57         LUT6 (Prop_lut6_I3_O)        0.316    30.425 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][10][1]_i_1/O
                         net (fo=1, routed)           0.000    30.425    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][10][1]_i_1_n_0
    SLICE_X11Y57         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.526    38.506    my_love/clk_out1
    SLICE_X11Y57         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]/C
                         clock pessimism              0.480    38.986    
                         clock uncertainty           -0.094    38.892    
    SLICE_X11Y57         FDRE (Setup_fdre_C_D)        0.029    38.921    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]
  -------------------------------------------------------------------
                         required time                         38.921    
                         arrival time                         -30.425    
  -------------------------------------------------------------------
                         slack                                  8.495    

Slack (MET) :             8.547ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.177ns  (logic 1.142ns (3.663%)  route 30.035ns (96.337%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.717    30.104    my_love/guesses[1]
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.316    30.420 r  my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][2][1]_i_1/O
                         net (fo=1, routed)           0.000    30.420    my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][2][1]_i_1_n_0
    SLICE_X14Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X14Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.094    38.890    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)        0.077    38.967    my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]
  -------------------------------------------------------------------
                         required time                         38.967    
                         arrival time                         -30.420    
  -------------------------------------------------------------------
                         slack                                  8.547    

Slack (MET) :             8.595ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.128ns  (logic 1.142ns (3.669%)  route 29.986ns (96.331%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.668    30.055    my_love/guesses[1]
    SLICE_X12Y55         LUT4 (Prop_lut4_I2_O)        0.316    30.371 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][0][1]_i_1/O
                         net (fo=1, routed)           0.000    30.371    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][0][1]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X12Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.094    38.890    
    SLICE_X12Y55         FDRE (Setup_fdre_C_D)        0.077    38.967    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]
  -------------------------------------------------------------------
                         required time                         38.967    
                         arrival time                         -30.371    
  -------------------------------------------------------------------
                         slack                                  8.595    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.014ns  (logic 1.142ns (3.682%)  route 29.872ns (96.318%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.554    29.942    my_love/guesses[1]
    SLICE_X13Y57         LUT6 (Prop_lut6_I3_O)        0.316    30.258 r  my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][3][1]_i_1/O
                         net (fo=1, routed)           0.000    30.258    my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][3][1]_i_1_n_0
    SLICE_X13Y57         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.523    38.503    my_love/clk_out1
    SLICE_X13Y57         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]/C
                         clock pessimism              0.480    38.983    
                         clock uncertainty           -0.094    38.889    
    SLICE_X13Y57         FDRE (Setup_fdre_C_D)        0.029    38.918    my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]
  -------------------------------------------------------------------
                         required time                         38.918    
                         arrival time                         -30.258    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.745ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.979ns  (logic 1.142ns (3.686%)  route 29.837ns (96.314%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.519    29.906    my_love/guesses[1]
    SLICE_X12Y56         LUT4 (Prop_lut4_I2_O)        0.316    30.222 r  my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][0][1]_i_1/O
                         net (fo=1, routed)           0.000    30.222    my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][0][1]_i_1_n_0
    SLICE_X12Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X12Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.094    38.890    
    SLICE_X12Y56         FDRE (Setup_fdre_C_D)        0.077    38.967    my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]
  -------------------------------------------------------------------
                         required time                         38.967    
                         arrival time                         -30.222    
  -------------------------------------------------------------------
                         slack                                  8.745    

Slack (MET) :             8.806ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.870ns  (logic 1.142ns (3.699%)  route 29.728ns (96.301%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.411    29.798    my_love/guesses[1]
    SLICE_X11Y60         LUT6 (Prop_lut6_I3_O)        0.316    30.114 r  my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][11][1]_i_1/O
                         net (fo=1, routed)           0.000    30.114    my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][11][1]_i_1_n_0
    SLICE_X11Y60         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.525    38.505    my_love/clk_out1
    SLICE_X11Y60         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]/C
                         clock pessimism              0.480    38.985    
                         clock uncertainty           -0.094    38.891    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.029    38.920    my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]
  -------------------------------------------------------------------
                         required time                         38.920    
                         arrival time                         -30.114    
  -------------------------------------------------------------------
                         slack                                  8.806    

Slack (MET) :             8.827ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.918ns  (logic 1.142ns (3.694%)  route 29.776ns (96.306%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.459    29.846    my_love/guesses[1]
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.316    30.162 r  my_love/row_generator[4].col_generator[4].pvr_prevs[4][4][10][1]_i_1/O
                         net (fo=1, routed)           0.000    30.162    my_love/row_generator[4].col_generator[4].pvr_prevs[4][4][10][1]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.594    38.574    my_love/clk_out1
    SLICE_X0Y80          FDRE                                         r  my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]/C
                         clock pessimism              0.480    39.054    
                         clock uncertainty           -0.094    38.960    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.029    38.989    my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]
  -------------------------------------------------------------------
                         required time                         38.989    
                         arrival time                         -30.162    
  -------------------------------------------------------------------
                         slack                                  8.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syn2/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.565    -0.599    xvga1/clk_out1
    SLICE_X39Y62         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.128    -0.331    syn2/vsync
    SLICE_X38Y62         SRL16E                                       r  syn2/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.836    -0.837    syn2/clk_out1
    SLICE_X38Y62         SRL16E                                       r  syn2/sync_reg[1]_srl2/CLK
                         clock pessimism              0.251    -0.586    
    SLICE_X38Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.484    syn2/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.729%)  route 0.111ns (37.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X47Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][4]/Q
                         net (fo=6, routed)           0.111    -0.347    my_love/row_generator[0].col_generator[7].done_countdown_reg_n_0_[0][7][4]
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.302 r  my_love/row_generator[0].col_generator[7].done_countdown[0][7][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.302    my_love/row_generator[0].col_generator[7].done_countdown[0][7][5]_i_3_n_0
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.837    -0.836    my_love/clk_out1
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.121    -0.464    my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X47Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/Q
                         net (fo=7, routed)           0.120    -0.337    my_love/row_generator[0].col_generator[7].done_countdown_reg_n_0_[0][7][0]
    SLICE_X46Y94         LUT3 (Prop_lut3_I1_O)        0.048    -0.289 r  my_love/row_generator[0].col_generator[7].done_countdown[0][7][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    my_love/row_generator[0].col_generator[7].done_countdown[0][7][2]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.837    -0.836    my_love/clk_out1
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.131    -0.454    my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X44Y89         FDRE                                         r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][2]/Q
                         net (fo=7, routed)           0.087    -0.370    my_love/row_generator[5].col_generator[6].done_countdown_reg_n_0_[5][6][2]
    SLICE_X45Y89         LUT6 (Prop_lut6_I2_O)        0.045    -0.325 r  my_love/row_generator[5].col_generator[6].done_countdown[5][6][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.325    my_love/row_generator[5].col_generator[6].done_countdown[5][6][5]_i_3_n_0
    SLICE_X45Y89         FDRE                                         r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.836    -0.837    my_love/clk_out1
    SLICE_X45Y89         FDRE                                         r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.092    -0.493    my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.093%)  route 0.087ns (31.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.572    -0.592    my_love/clk_out1
    SLICE_X28Y94         FDRE                                         r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][4]/Q
                         net (fo=6, routed)           0.087    -0.364    my_love/row_generator[3].col_generator[3].done_countdown_reg_n_0_[3][3][4]
    SLICE_X29Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  my_love/row_generator[3].col_generator[3].done_countdown[3][3][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.319    my_love/row_generator[3].col_generator[3].done_countdown[3][3][5]_i_3_n_0
    SLICE_X29Y94         FDRE                                         r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.842    -0.831    my_love/clk_out1
    SLICE_X29Y94         FDRE                                         r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X29Y94         FDRE (Hold_fdre_C_D)         0.092    -0.487    my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X47Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/Q
                         net (fo=7, routed)           0.120    -0.337    my_love/row_generator[0].col_generator[7].done_countdown_reg_n_0_[0][7][0]
    SLICE_X46Y94         LUT2 (Prop_lut2_I0_O)        0.045    -0.292 r  my_love/row_generator[0].col_generator[7].done_countdown[0][7][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    my_love/row_generator[0].col_generator[7].done_countdown[0][7][1]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.837    -0.836    my_love/clk_out1
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.120    -0.465    my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.563    -0.601    my_love/clk_out1
    SLICE_X47Y87         FDRE                                         r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][0]/Q
                         net (fo=7, routed)           0.121    -0.339    my_love/row_generator[2].col_generator[6].done_countdown_reg_n_0_[2][6][0]
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  my_love/row_generator[2].col_generator[6].done_countdown[2][6][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    my_love/row_generator[2].col_generator[6].done_countdown[2][6][3]_i_1_n_0
    SLICE_X46Y87         FDRE                                         r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.833    -0.840    my_love/clk_out1
    SLICE_X46Y87         FDRE                                         r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.120    -0.468    my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.563    -0.601    my_love/clk_out1
    SLICE_X57Y88         FDRE                                         r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][0]/Q
                         net (fo=7, routed)           0.121    -0.339    my_love/row_generator[3].col_generator[6].done_countdown_reg_n_0_[3][6][0]
    SLICE_X56Y88         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  my_love/row_generator[3].col_generator[6].done_countdown[3][6][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    my_love/row_generator[3].col_generator[6].done_countdown[3][6][3]_i_1_n_0
    SLICE_X56Y88         FDRE                                         r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.833    -0.840    my_love/clk_out1
    SLICE_X56Y88         FDRE                                         r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X56Y88         FDRE (Hold_fdre_C_D)         0.120    -0.468    my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.075%)  route 0.146ns (43.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.571    -0.593    my_love/clk_out1
    SLICE_X29Y92         FDRE                                         r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][1]/Q
                         net (fo=7, routed)           0.146    -0.307    my_love/row_generator[7].col_generator[1].done_countdown_reg_n_0_[7][1][1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  my_love/row_generator[7].col_generator[1].done_countdown[7][1][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.262    my_love/row_generator[7].col_generator[1].done_countdown[7][1][5]_i_3_n_0
    SLICE_X30Y92         FDRE                                         r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.841    -0.832    my_love/clk_out1
    SLICE_X30Y92         FDRE                                         r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.121    -0.436    my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.568    -0.596    my_love/clk_out1
    SLICE_X44Y93         FDRE                                         r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][4]/Q
                         net (fo=6, routed)           0.095    -0.360    my_love/row_generator[6].col_generator[7].done_countdown_reg_n_0_[6][7][4]
    SLICE_X45Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  my_love/row_generator[6].col_generator[7].done_countdown[6][7][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.315    my_love/row_generator[6].col_generator[7].done_countdown[6][7][5]_i_3_n_0
    SLICE_X45Y93         FDRE                                         r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.838    -0.835    my_love/clk_out1
    SLICE_X45Y93         FDRE                                         r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.092    -0.491    my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y21     dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y21     dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y19     dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y19     dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y23     dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y23     dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y20     dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y20     dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y22     dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y22     dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y64     syn1/sync_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y64     syn1/sync_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y62     syn2/sync_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y63      reset_reg_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y63      reset_reg_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y62     syn2/sync_reg[1]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y125    my_love/row_generator[3].col_generator[8].pvr_reg[3][8][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y125    my_love/row_generator[3].col_generator[8].pvr_reg[3][8][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y125    my_love/row_generator[3].col_generator[8].pvr_reg[3][8][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y133    my_love/row_generator[4].col_generator[0].pvr_prevs_reg[4][0][1][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y63      reset_reg_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y64     syn1/sync_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y62     syn2/sync_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y63      reset_reg_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y64     syn1/sync_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y62     syn2/sync_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y53      display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y55      display/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y55      display/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y56      display/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.340ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.332ns  (logic 1.142ns (3.645%)  route 30.190ns (96.355%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.872    30.259    my_love/guesses[1]
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.316    30.575 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][3][1]_i_1/O
                         net (fo=1, routed)           0.000    30.575    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][3][1]_i_1_n_0
    SLICE_X13Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X13Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.029    38.916    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                         -30.575    
  -------------------------------------------------------------------
                         slack                                  8.340    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.317ns  (logic 1.142ns (3.647%)  route 30.175ns (96.353%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.857    30.244    my_love/guesses[1]
    SLICE_X14Y55         LUT6 (Prop_lut6_I3_O)        0.316    30.560 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][1][1]_i_1/O
                         net (fo=1, routed)           0.000    30.560    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][1][1]_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X14Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X14Y55         FDRE (Setup_fdre_C_D)        0.077    38.964    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                         -30.560    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.489ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.183ns  (logic 1.142ns (3.662%)  route 30.041ns (96.338%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.723    30.110    my_love/guesses[1]
    SLICE_X13Y56         LUT6 (Prop_lut6_I3_O)        0.316    30.426 r  my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][1][1]_i_1/O
                         net (fo=1, routed)           0.000    30.426    my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][1][1]_i_1_n_0
    SLICE_X13Y56         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X13Y56         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)        0.029    38.916    my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                         -30.426    
  -------------------------------------------------------------------
                         slack                                  8.489    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.182ns  (logic 1.142ns (3.662%)  route 30.040ns (96.338%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.722    30.109    my_love/guesses[1]
    SLICE_X11Y57         LUT6 (Prop_lut6_I3_O)        0.316    30.425 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][10][1]_i_1/O
                         net (fo=1, routed)           0.000    30.425    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][10][1]_i_1_n_0
    SLICE_X11Y57         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.526    38.506    my_love/clk_out1
    SLICE_X11Y57         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]/C
                         clock pessimism              0.480    38.986    
                         clock uncertainty           -0.098    38.889    
    SLICE_X11Y57         FDRE (Setup_fdre_C_D)        0.029    38.918    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]
  -------------------------------------------------------------------
                         required time                         38.918    
                         arrival time                         -30.425    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.177ns  (logic 1.142ns (3.663%)  route 30.035ns (96.337%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.717    30.104    my_love/guesses[1]
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.316    30.420 r  my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][2][1]_i_1/O
                         net (fo=1, routed)           0.000    30.420    my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][2][1]_i_1_n_0
    SLICE_X14Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X14Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)        0.077    38.964    my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                         -30.420    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.128ns  (logic 1.142ns (3.669%)  route 29.986ns (96.331%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.668    30.055    my_love/guesses[1]
    SLICE_X12Y55         LUT4 (Prop_lut4_I2_O)        0.316    30.371 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][0][1]_i_1/O
                         net (fo=1, routed)           0.000    30.371    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][0][1]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X12Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X12Y55         FDRE (Setup_fdre_C_D)        0.077    38.964    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                         -30.371    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.657ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.014ns  (logic 1.142ns (3.682%)  route 29.872ns (96.318%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.554    29.942    my_love/guesses[1]
    SLICE_X13Y57         LUT6 (Prop_lut6_I3_O)        0.316    30.258 r  my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][3][1]_i_1/O
                         net (fo=1, routed)           0.000    30.258    my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][3][1]_i_1_n_0
    SLICE_X13Y57         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.523    38.503    my_love/clk_out1
    SLICE_X13Y57         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]/C
                         clock pessimism              0.480    38.983    
                         clock uncertainty           -0.098    38.886    
    SLICE_X13Y57         FDRE (Setup_fdre_C_D)        0.029    38.915    my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -30.258    
  -------------------------------------------------------------------
                         slack                                  8.657    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.979ns  (logic 1.142ns (3.686%)  route 29.837ns (96.314%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.519    29.906    my_love/guesses[1]
    SLICE_X12Y56         LUT4 (Prop_lut4_I2_O)        0.316    30.222 r  my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][0][1]_i_1/O
                         net (fo=1, routed)           0.000    30.222    my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][0][1]_i_1_n_0
    SLICE_X12Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X12Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X12Y56         FDRE (Setup_fdre_C_D)        0.077    38.964    my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                         -30.222    
  -------------------------------------------------------------------
                         slack                                  8.741    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.870ns  (logic 1.142ns (3.699%)  route 29.728ns (96.301%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.411    29.798    my_love/guesses[1]
    SLICE_X11Y60         LUT6 (Prop_lut6_I3_O)        0.316    30.114 r  my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][11][1]_i_1/O
                         net (fo=1, routed)           0.000    30.114    my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][11][1]_i_1_n_0
    SLICE_X11Y60         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.525    38.505    my_love/clk_out1
    SLICE_X11Y60         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]/C
                         clock pessimism              0.480    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.029    38.917    my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]
  -------------------------------------------------------------------
                         required time                         38.917    
                         arrival time                         -30.114    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.824ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.918ns  (logic 1.142ns (3.694%)  route 29.776ns (96.306%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.459    29.846    my_love/guesses[1]
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.316    30.162 r  my_love/row_generator[4].col_generator[4].pvr_prevs[4][4][10][1]_i_1/O
                         net (fo=1, routed)           0.000    30.162    my_love/row_generator[4].col_generator[4].pvr_prevs[4][4][10][1]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.594    38.574    my_love/clk_out1
    SLICE_X0Y80          FDRE                                         r  my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]/C
                         clock pessimism              0.480    39.054    
                         clock uncertainty           -0.098    38.957    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.029    38.986    my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]
  -------------------------------------------------------------------
                         required time                         38.986    
                         arrival time                         -30.162    
  -------------------------------------------------------------------
                         slack                                  8.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syn2/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.565    -0.599    xvga1/clk_out1
    SLICE_X39Y62         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.128    -0.331    syn2/vsync
    SLICE_X38Y62         SRL16E                                       r  syn2/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.836    -0.837    syn2/clk_out1
    SLICE_X38Y62         SRL16E                                       r  syn2/sync_reg[1]_srl2/CLK
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X38Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.387    syn2/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.729%)  route 0.111ns (37.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X47Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][4]/Q
                         net (fo=6, routed)           0.111    -0.347    my_love/row_generator[0].col_generator[7].done_countdown_reg_n_0_[0][7][4]
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.302 r  my_love/row_generator[0].col_generator[7].done_countdown[0][7][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.302    my_love/row_generator[0].col_generator[7].done_countdown[0][7][5]_i_3_n_0
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.837    -0.836    my_love/clk_out1
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.121    -0.367    my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X47Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/Q
                         net (fo=7, routed)           0.120    -0.337    my_love/row_generator[0].col_generator[7].done_countdown_reg_n_0_[0][7][0]
    SLICE_X46Y94         LUT3 (Prop_lut3_I1_O)        0.048    -0.289 r  my_love/row_generator[0].col_generator[7].done_countdown[0][7][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    my_love/row_generator[0].col_generator[7].done_countdown[0][7][2]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.837    -0.836    my_love/clk_out1
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.131    -0.357    my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X44Y89         FDRE                                         r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][2]/Q
                         net (fo=7, routed)           0.087    -0.370    my_love/row_generator[5].col_generator[6].done_countdown_reg_n_0_[5][6][2]
    SLICE_X45Y89         LUT6 (Prop_lut6_I2_O)        0.045    -0.325 r  my_love/row_generator[5].col_generator[6].done_countdown[5][6][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.325    my_love/row_generator[5].col_generator[6].done_countdown[5][6][5]_i_3_n_0
    SLICE_X45Y89         FDRE                                         r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.836    -0.837    my_love/clk_out1
    SLICE_X45Y89         FDRE                                         r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.092    -0.396    my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.093%)  route 0.087ns (31.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.572    -0.592    my_love/clk_out1
    SLICE_X28Y94         FDRE                                         r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][4]/Q
                         net (fo=6, routed)           0.087    -0.364    my_love/row_generator[3].col_generator[3].done_countdown_reg_n_0_[3][3][4]
    SLICE_X29Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  my_love/row_generator[3].col_generator[3].done_countdown[3][3][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.319    my_love/row_generator[3].col_generator[3].done_countdown[3][3][5]_i_3_n_0
    SLICE_X29Y94         FDRE                                         r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.842    -0.831    my_love/clk_out1
    SLICE_X29Y94         FDRE                                         r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X29Y94         FDRE (Hold_fdre_C_D)         0.092    -0.390    my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X47Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/Q
                         net (fo=7, routed)           0.120    -0.337    my_love/row_generator[0].col_generator[7].done_countdown_reg_n_0_[0][7][0]
    SLICE_X46Y94         LUT2 (Prop_lut2_I0_O)        0.045    -0.292 r  my_love/row_generator[0].col_generator[7].done_countdown[0][7][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    my_love/row_generator[0].col_generator[7].done_countdown[0][7][1]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.837    -0.836    my_love/clk_out1
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.120    -0.368    my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.563    -0.601    my_love/clk_out1
    SLICE_X47Y87         FDRE                                         r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][0]/Q
                         net (fo=7, routed)           0.121    -0.339    my_love/row_generator[2].col_generator[6].done_countdown_reg_n_0_[2][6][0]
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  my_love/row_generator[2].col_generator[6].done_countdown[2][6][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    my_love/row_generator[2].col_generator[6].done_countdown[2][6][3]_i_1_n_0
    SLICE_X46Y87         FDRE                                         r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.833    -0.840    my_love/clk_out1
    SLICE_X46Y87         FDRE                                         r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.120    -0.371    my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.563    -0.601    my_love/clk_out1
    SLICE_X57Y88         FDRE                                         r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][0]/Q
                         net (fo=7, routed)           0.121    -0.339    my_love/row_generator[3].col_generator[6].done_countdown_reg_n_0_[3][6][0]
    SLICE_X56Y88         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  my_love/row_generator[3].col_generator[6].done_countdown[3][6][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    my_love/row_generator[3].col_generator[6].done_countdown[3][6][3]_i_1_n_0
    SLICE_X56Y88         FDRE                                         r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.833    -0.840    my_love/clk_out1
    SLICE_X56Y88         FDRE                                         r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X56Y88         FDRE (Hold_fdre_C_D)         0.120    -0.371    my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.075%)  route 0.146ns (43.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.571    -0.593    my_love/clk_out1
    SLICE_X29Y92         FDRE                                         r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][1]/Q
                         net (fo=7, routed)           0.146    -0.307    my_love/row_generator[7].col_generator[1].done_countdown_reg_n_0_[7][1][1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  my_love/row_generator[7].col_generator[1].done_countdown[7][1][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.262    my_love/row_generator[7].col_generator[1].done_countdown[7][1][5]_i_3_n_0
    SLICE_X30Y92         FDRE                                         r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.841    -0.832    my_love/clk_out1
    SLICE_X30Y92         FDRE                                         r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.098    -0.460    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.121    -0.339    my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.568    -0.596    my_love/clk_out1
    SLICE_X44Y93         FDRE                                         r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][4]/Q
                         net (fo=6, routed)           0.095    -0.360    my_love/row_generator[6].col_generator[7].done_countdown_reg_n_0_[6][7][4]
    SLICE_X45Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  my_love/row_generator[6].col_generator[7].done_countdown[6][7][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.315    my_love/row_generator[6].col_generator[7].done_countdown[6][7][5]_i_3_n_0
    SLICE_X45Y93         FDRE                                         r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.838    -0.835    my_love/clk_out1
    SLICE_X45Y93         FDRE                                         r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.092    -0.394    my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.340ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.332ns  (logic 1.142ns (3.645%)  route 30.190ns (96.355%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.872    30.259    my_love/guesses[1]
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.316    30.575 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][3][1]_i_1/O
                         net (fo=1, routed)           0.000    30.575    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][3][1]_i_1_n_0
    SLICE_X13Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X13Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.029    38.916    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][3][1]
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                         -30.575    
  -------------------------------------------------------------------
                         slack                                  8.340    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.317ns  (logic 1.142ns (3.647%)  route 30.175ns (96.353%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.857    30.244    my_love/guesses[1]
    SLICE_X14Y55         LUT6 (Prop_lut6_I3_O)        0.316    30.560 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][1][1]_i_1/O
                         net (fo=1, routed)           0.000    30.560    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][1][1]_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X14Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X14Y55         FDRE (Setup_fdre_C_D)        0.077    38.964    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][1][1]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                         -30.560    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.489ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.183ns  (logic 1.142ns (3.662%)  route 30.041ns (96.338%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.723    30.110    my_love/guesses[1]
    SLICE_X13Y56         LUT6 (Prop_lut6_I3_O)        0.316    30.426 r  my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][1][1]_i_1/O
                         net (fo=1, routed)           0.000    30.426    my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][1][1]_i_1_n_0
    SLICE_X13Y56         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X13Y56         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)        0.029    38.916    my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][1][1]
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                         -30.426    
  -------------------------------------------------------------------
                         slack                                  8.489    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.182ns  (logic 1.142ns (3.662%)  route 30.040ns (96.338%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.722    30.109    my_love/guesses[1]
    SLICE_X11Y57         LUT6 (Prop_lut6_I3_O)        0.316    30.425 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][10][1]_i_1/O
                         net (fo=1, routed)           0.000    30.425    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][10][1]_i_1_n_0
    SLICE_X11Y57         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.526    38.506    my_love/clk_out1
    SLICE_X11Y57         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]/C
                         clock pessimism              0.480    38.986    
                         clock uncertainty           -0.098    38.889    
    SLICE_X11Y57         FDRE (Setup_fdre_C_D)        0.029    38.918    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][10][1]
  -------------------------------------------------------------------
                         required time                         38.918    
                         arrival time                         -30.425    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.177ns  (logic 1.142ns (3.663%)  route 30.035ns (96.337%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.717    30.104    my_love/guesses[1]
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.316    30.420 r  my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][2][1]_i_1/O
                         net (fo=1, routed)           0.000    30.420    my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][2][1]_i_1_n_0
    SLICE_X14Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X14Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)        0.077    38.964    my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][2][1]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                         -30.420    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.128ns  (logic 1.142ns (3.669%)  route 29.986ns (96.331%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.668    30.055    my_love/guesses[1]
    SLICE_X12Y55         LUT4 (Prop_lut4_I2_O)        0.316    30.371 r  my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][0][1]_i_1/O
                         net (fo=1, routed)           0.000    30.371    my_love/row_generator[3].col_generator[4].pvr_prevs[3][4][0][1]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X12Y55         FDRE                                         r  my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X12Y55         FDRE (Setup_fdre_C_D)        0.077    38.964    my_love/row_generator[3].col_generator[4].pvr_prevs_reg[3][4][0][1]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                         -30.371    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.657ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.014ns  (logic 1.142ns (3.682%)  route 29.872ns (96.318%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.554    29.942    my_love/guesses[1]
    SLICE_X13Y57         LUT6 (Prop_lut6_I3_O)        0.316    30.258 r  my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][3][1]_i_1/O
                         net (fo=1, routed)           0.000    30.258    my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][3][1]_i_1_n_0
    SLICE_X13Y57         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.523    38.503    my_love/clk_out1
    SLICE_X13Y57         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]/C
                         clock pessimism              0.480    38.983    
                         clock uncertainty           -0.098    38.886    
    SLICE_X13Y57         FDRE (Setup_fdre_C_D)        0.029    38.915    my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][3][1]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -30.258    
  -------------------------------------------------------------------
                         slack                                  8.657    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.979ns  (logic 1.142ns (3.686%)  route 29.837ns (96.314%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.519    29.906    my_love/guesses[1]
    SLICE_X12Y56         LUT4 (Prop_lut4_I2_O)        0.316    30.222 r  my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][0][1]_i_1/O
                         net (fo=1, routed)           0.000    30.222    my_love/row_generator[0].col_generator[4].pvr_prevs[0][4][0][1]_i_1_n_0
    SLICE_X12Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.524    38.504    my_love/clk_out1
    SLICE_X12Y56         FDRE                                         r  my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]/C
                         clock pessimism              0.480    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X12Y56         FDRE (Setup_fdre_C_D)        0.077    38.964    my_love/row_generator[0].col_generator[4].pvr_prevs_reg[0][4][0][1]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                         -30.222    
  -------------------------------------------------------------------
                         slack                                  8.741    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.870ns  (logic 1.142ns (3.699%)  route 29.728ns (96.301%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.411    29.798    my_love/guesses[1]
    SLICE_X11Y60         LUT6 (Prop_lut6_I3_O)        0.316    30.114 r  my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][11][1]_i_1/O
                         net (fo=1, routed)           0.000    30.114    my_love/row_generator[2].col_generator[4].pvr_prevs[2][4][11][1]_i_1_n_0
    SLICE_X11Y60         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.525    38.505    my_love/clk_out1
    SLICE_X11Y60         FDRE                                         r  my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]/C
                         clock pessimism              0.480    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.029    38.917    my_love/row_generator[2].col_generator[4].pvr_prevs_reg[2][4][11][1]
  -------------------------------------------------------------------
                         required time                         38.917    
                         arrival time                         -30.114    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.824ns  (required time - arrival time)
  Source:                 my_love/guess_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.918ns  (logic 1.142ns (3.694%)  route 29.776ns (96.306%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.783    -0.757    my_love/clk_out1
    SLICE_X47Y176        FDRE                                         r  my_love/guess_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  my_love/guess_number_reg[2]/Q
                         net (fo=138, routed)         2.318     2.017    my_love/guess_number_reg[2]
    SLICE_X39Y172        MUXF7 (Prop_muxf7_S_O)       0.276     2.293 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4/O
                         net (fo=1, routed)           0.000     2.293    my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_4_n_0
    SLICE_X39Y172        MUXF8 (Prop_muxf8_I1_O)      0.094     2.387 f  my_love/row_generator[1].col_generator[1].pvr_prevs_reg[1][1][0][1]_i_2/O
                         net (fo=1378, routed)       27.459    29.846    my_love/guesses[1]
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.316    30.162 r  my_love/row_generator[4].col_generator[4].pvr_prevs[4][4][10][1]_i_1/O
                         net (fo=1, routed)           0.000    30.162    my_love/row_generator[4].col_generator[4].pvr_prevs[4][4][10][1]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       1.594    38.574    my_love/clk_out1
    SLICE_X0Y80          FDRE                                         r  my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]/C
                         clock pessimism              0.480    39.054    
                         clock uncertainty           -0.098    38.957    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.029    38.986    my_love/row_generator[4].col_generator[4].pvr_prevs_reg[4][4][10][1]
  -------------------------------------------------------------------
                         required time                         38.986    
                         arrival time                         -30.162    
  -------------------------------------------------------------------
                         slack                                  8.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syn2/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.565    -0.599    xvga1/clk_out1
    SLICE_X39Y62         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.128    -0.331    syn2/vsync
    SLICE_X38Y62         SRL16E                                       r  syn2/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.836    -0.837    syn2/clk_out1
    SLICE_X38Y62         SRL16E                                       r  syn2/sync_reg[1]_srl2/CLK
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X38Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.387    syn2/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.729%)  route 0.111ns (37.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X47Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][4]/Q
                         net (fo=6, routed)           0.111    -0.347    my_love/row_generator[0].col_generator[7].done_countdown_reg_n_0_[0][7][4]
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.302 r  my_love/row_generator[0].col_generator[7].done_countdown[0][7][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.302    my_love/row_generator[0].col_generator[7].done_countdown[0][7][5]_i_3_n_0
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.837    -0.836    my_love/clk_out1
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.121    -0.367    my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X47Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/Q
                         net (fo=7, routed)           0.120    -0.337    my_love/row_generator[0].col_generator[7].done_countdown_reg_n_0_[0][7][0]
    SLICE_X46Y94         LUT3 (Prop_lut3_I1_O)        0.048    -0.289 r  my_love/row_generator[0].col_generator[7].done_countdown[0][7][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    my_love/row_generator[0].col_generator[7].done_countdown[0][7][2]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.837    -0.836    my_love/clk_out1
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.131    -0.357    my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X44Y89         FDRE                                         r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][2]/Q
                         net (fo=7, routed)           0.087    -0.370    my_love/row_generator[5].col_generator[6].done_countdown_reg_n_0_[5][6][2]
    SLICE_X45Y89         LUT6 (Prop_lut6_I2_O)        0.045    -0.325 r  my_love/row_generator[5].col_generator[6].done_countdown[5][6][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.325    my_love/row_generator[5].col_generator[6].done_countdown[5][6][5]_i_3_n_0
    SLICE_X45Y89         FDRE                                         r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.836    -0.837    my_love/clk_out1
    SLICE_X45Y89         FDRE                                         r  my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.092    -0.396    my_love/row_generator[5].col_generator[6].done_countdown_reg[5][6][5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.093%)  route 0.087ns (31.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.572    -0.592    my_love/clk_out1
    SLICE_X28Y94         FDRE                                         r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][4]/Q
                         net (fo=6, routed)           0.087    -0.364    my_love/row_generator[3].col_generator[3].done_countdown_reg_n_0_[3][3][4]
    SLICE_X29Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  my_love/row_generator[3].col_generator[3].done_countdown[3][3][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.319    my_love/row_generator[3].col_generator[3].done_countdown[3][3][5]_i_3_n_0
    SLICE_X29Y94         FDRE                                         r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.842    -0.831    my_love/clk_out1
    SLICE_X29Y94         FDRE                                         r  my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X29Y94         FDRE (Hold_fdre_C_D)         0.092    -0.390    my_love/row_generator[3].col_generator[3].done_countdown_reg[3][3][5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.566    -0.598    my_love/clk_out1
    SLICE_X47Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][0]/Q
                         net (fo=7, routed)           0.120    -0.337    my_love/row_generator[0].col_generator[7].done_countdown_reg_n_0_[0][7][0]
    SLICE_X46Y94         LUT2 (Prop_lut2_I0_O)        0.045    -0.292 r  my_love/row_generator[0].col_generator[7].done_countdown[0][7][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    my_love/row_generator[0].col_generator[7].done_countdown[0][7][1]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.837    -0.836    my_love/clk_out1
    SLICE_X46Y94         FDRE                                         r  my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.120    -0.368    my_love/row_generator[0].col_generator[7].done_countdown_reg[0][7][1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.563    -0.601    my_love/clk_out1
    SLICE_X47Y87         FDRE                                         r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][0]/Q
                         net (fo=7, routed)           0.121    -0.339    my_love/row_generator[2].col_generator[6].done_countdown_reg_n_0_[2][6][0]
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  my_love/row_generator[2].col_generator[6].done_countdown[2][6][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    my_love/row_generator[2].col_generator[6].done_countdown[2][6][3]_i_1_n_0
    SLICE_X46Y87         FDRE                                         r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.833    -0.840    my_love/clk_out1
    SLICE_X46Y87         FDRE                                         r  my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.120    -0.371    my_love/row_generator[2].col_generator[6].done_countdown_reg[2][6][3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.563    -0.601    my_love/clk_out1
    SLICE_X57Y88         FDRE                                         r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][0]/Q
                         net (fo=7, routed)           0.121    -0.339    my_love/row_generator[3].col_generator[6].done_countdown_reg_n_0_[3][6][0]
    SLICE_X56Y88         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  my_love/row_generator[3].col_generator[6].done_countdown[3][6][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    my_love/row_generator[3].col_generator[6].done_countdown[3][6][3]_i_1_n_0
    SLICE_X56Y88         FDRE                                         r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.833    -0.840    my_love/clk_out1
    SLICE_X56Y88         FDRE                                         r  my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X56Y88         FDRE (Hold_fdre_C_D)         0.120    -0.371    my_love/row_generator[3].col_generator[6].done_countdown_reg[3][6][3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.075%)  route 0.146ns (43.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.571    -0.593    my_love/clk_out1
    SLICE_X29Y92         FDRE                                         r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][1]/Q
                         net (fo=7, routed)           0.146    -0.307    my_love/row_generator[7].col_generator[1].done_countdown_reg_n_0_[7][1][1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  my_love/row_generator[7].col_generator[1].done_countdown[7][1][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.262    my_love/row_generator[7].col_generator[1].done_countdown[7][1][5]_i_3_n_0
    SLICE_X30Y92         FDRE                                         r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.841    -0.832    my_love/clk_out1
    SLICE_X30Y92         FDRE                                         r  my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.098    -0.460    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.121    -0.339    my_love/row_generator[7].col_generator[1].done_countdown_reg[7][1][5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.568    -0.596    my_love/clk_out1
    SLICE_X44Y93         FDRE                                         r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][4]/Q
                         net (fo=6, routed)           0.095    -0.360    my_love/row_generator[6].col_generator[7].done_countdown_reg_n_0_[6][7][4]
    SLICE_X45Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  my_love/row_generator[6].col_generator[7].done_countdown[6][7][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.315    my_love/row_generator[6].col_generator[7].done_countdown[6][7][5]_i_3_n_0
    SLICE_X45Y93         FDRE                                         r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=15406, routed)       0.838    -0.835    my_love/clk_out1
    SLICE_X45Y93         FDRE                                         r  my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.092    -0.394    my_love/row_generator[6].col_generator[7].done_countdown_reg[6][7][5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.079    





