#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002131f367310 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000002131f3d8390_0 .net "PC", 31 0, v000002131f3d34f0_0;  1 drivers
v000002131f3d9010_0 .var "clk", 0 0;
v000002131f3d8bb0_0 .net "clkout", 0 0, L_000002131f361040;  1 drivers
v000002131f3d9650_0 .net "cycles_consumed", 31 0, v000002131f3d6ed0_0;  1 drivers
v000002131f3d8070_0 .net "regs0", 31 0, L_000002131f360a20;  1 drivers
v000002131f3d8750_0 .net "regs1", 31 0, L_000002131f360cc0;  1 drivers
v000002131f3d8ed0_0 .net "regs2", 31 0, L_000002131f360e10;  1 drivers
v000002131f3d8d90_0 .net "regs3", 31 0, L_000002131f360d30;  1 drivers
v000002131f3d82f0_0 .net "regs4", 31 0, L_000002131f360e80;  1 drivers
v000002131f3d81b0_0 .net "regs5", 31 0, L_000002131f3610b0;  1 drivers
v000002131f3d84d0_0 .var "rst", 0 0;
S_000002131f2e5ba0 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000002131f367310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002131f36a890 .param/l "RType" 0 4 2, C4<000000>;
P_000002131f36a8c8 .param/l "add" 0 4 5, C4<100000>;
P_000002131f36a900 .param/l "addi" 0 4 8, C4<001000>;
P_000002131f36a938 .param/l "addu" 0 4 5, C4<100001>;
P_000002131f36a970 .param/l "and_" 0 4 5, C4<100100>;
P_000002131f36a9a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002131f36a9e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002131f36aa18 .param/l "bne" 0 4 10, C4<000101>;
P_000002131f36aa50 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002131f36aa88 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002131f36aac0 .param/l "j" 0 4 12, C4<000010>;
P_000002131f36aaf8 .param/l "jal" 0 4 12, C4<000011>;
P_000002131f36ab30 .param/l "jr" 0 4 6, C4<001000>;
P_000002131f36ab68 .param/l "lw" 0 4 8, C4<100011>;
P_000002131f36aba0 .param/l "nor_" 0 4 5, C4<100111>;
P_000002131f36abd8 .param/l "or_" 0 4 5, C4<100101>;
P_000002131f36ac10 .param/l "ori" 0 4 8, C4<001101>;
P_000002131f36ac48 .param/l "sgt" 0 4 6, C4<101011>;
P_000002131f36ac80 .param/l "sll" 0 4 6, C4<000000>;
P_000002131f36acb8 .param/l "slt" 0 4 5, C4<101010>;
P_000002131f36acf0 .param/l "slti" 0 4 8, C4<101010>;
P_000002131f36ad28 .param/l "srl" 0 4 6, C4<000010>;
P_000002131f36ad60 .param/l "sub" 0 4 5, C4<100010>;
P_000002131f36ad98 .param/l "subu" 0 4 5, C4<100011>;
P_000002131f36add0 .param/l "sw" 0 4 8, C4<101011>;
P_000002131f36ae08 .param/l "xor_" 0 4 5, C4<100110>;
P_000002131f36ae40 .param/l "xori" 0 4 8, C4<001110>;
L_000002131f360ef0 .functor NOT 1, v000002131f3d84d0_0, C4<0>, C4<0>, C4<0>;
L_000002131f360fd0 .functor NOT 1, v000002131f3d84d0_0, C4<0>, C4<0>, C4<0>;
L_000002131f360710 .functor NOT 1, v000002131f3d84d0_0, C4<0>, C4<0>, C4<0>;
L_000002131f360f60 .functor NOT 1, v000002131f3d84d0_0, C4<0>, C4<0>, C4<0>;
L_000002131f360860 .functor NOT 1, v000002131f3d84d0_0, C4<0>, C4<0>, C4<0>;
L_000002131f3608d0 .functor NOT 1, v000002131f3d84d0_0, C4<0>, C4<0>, C4<0>;
L_000002131f360630 .functor NOT 1, v000002131f3d84d0_0, C4<0>, C4<0>, C4<0>;
L_000002131f360c50 .functor NOT 1, v000002131f3d84d0_0, C4<0>, C4<0>, C4<0>;
L_000002131f361040 .functor OR 1, v000002131f3d9010_0, v000002131f3589d0_0, C4<0>, C4<0>;
L_000002131f360a90 .functor OR 1, L_000002131f3d9330, L_000002131f3d8b10, C4<0>, C4<0>;
L_000002131f360da0 .functor AND 1, L_000002131f433360, L_000002131f432960, C4<1>, C4<1>;
L_000002131f360940 .functor NOT 1, v000002131f3d84d0_0, C4<0>, C4<0>, C4<0>;
L_000002131f361120 .functor OR 1, L_000002131f4332c0, L_000002131f433b80, C4<0>, C4<0>;
L_000002131f360b00 .functor OR 1, L_000002131f361120, L_000002131f433400, C4<0>, C4<0>;
L_000002131f361190 .functor OR 1, L_000002131f433ae0, L_000002131f433c20, C4<0>, C4<0>;
L_000002131f361200 .functor AND 1, L_000002131f432640, L_000002131f361190, C4<1>, C4<1>;
L_000002131f360470 .functor OR 1, L_000002131f432320, L_000002131f432460, C4<0>, C4<0>;
L_000002131f3604e0 .functor AND 1, L_000002131f432280, L_000002131f360470, C4<1>, C4<1>;
L_000002131f31b6f0 .functor NOT 1, L_000002131f361040, C4<0>, C4<0>, C4<0>;
v000002131f3d18d0_0 .net "ALUOp", 3 0, v000002131f358430_0;  1 drivers
v000002131f3d24b0_0 .net "ALUResult", 31 0, v000002131f37e150_0;  1 drivers
v000002131f3d2cd0_0 .net "ALUSrc", 0 0, v000002131f3584d0_0;  1 drivers
v000002131f3d2b90_0 .net "ALUin2", 31 0, L_000002131f431f60;  1 drivers
v000002131f3d1fb0_0 .net "MemReadEn", 0 0, v000002131f358f70_0;  1 drivers
v000002131f3d1830_0 .net "MemWriteEn", 0 0, v000002131f358750_0;  1 drivers
v000002131f3d1b50_0 .net "MemtoReg", 0 0, v000002131f359830_0;  1 drivers
v000002131f3d2eb0_0 .net "PC", 31 0, v000002131f3d34f0_0;  alias, 1 drivers
v000002131f3d3090_0 .net "PCPlus1", 31 0, L_000002131f3d9290;  1 drivers
v000002131f3d2190_0 .net "PCsrc", 1 0, v000002131f37dc50_0;  1 drivers
v000002131f3d2550_0 .net "RegDst", 0 0, v000002131f359010_0;  1 drivers
v000002131f3d25f0_0 .net "RegWriteEn", 0 0, v000002131f358bb0_0;  1 drivers
v000002131f3d3130_0 .net "WriteRegister", 4 0, L_000002131f4321e0;  1 drivers
v000002131f3d31d0_0 .net *"_ivl_0", 0 0, L_000002131f360ef0;  1 drivers
L_000002131f3d9ea0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002131f3d1650_0 .net/2u *"_ivl_10", 4 0, L_000002131f3d9ea0;  1 drivers
L_000002131f3da290 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d29b0_0 .net *"_ivl_101", 15 0, L_000002131f3da290;  1 drivers
v000002131f3d1c90_0 .net *"_ivl_102", 31 0, L_000002131f432f00;  1 drivers
L_000002131f3da2d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d2d70_0 .net *"_ivl_105", 25 0, L_000002131f3da2d8;  1 drivers
L_000002131f3da320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d2690_0 .net/2u *"_ivl_106", 31 0, L_000002131f3da320;  1 drivers
v000002131f3d2370_0 .net *"_ivl_108", 0 0, L_000002131f433360;  1 drivers
L_000002131f3da368 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002131f3d1790_0 .net/2u *"_ivl_110", 5 0, L_000002131f3da368;  1 drivers
v000002131f3d3450_0 .net *"_ivl_112", 0 0, L_000002131f432960;  1 drivers
v000002131f3d2f50_0 .net *"_ivl_115", 0 0, L_000002131f360da0;  1 drivers
v000002131f3d2050_0 .net *"_ivl_116", 47 0, L_000002131f433900;  1 drivers
L_000002131f3da3b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d1970_0 .net *"_ivl_119", 15 0, L_000002131f3da3b0;  1 drivers
L_000002131f3d9ee8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002131f3d3270_0 .net/2u *"_ivl_12", 5 0, L_000002131f3d9ee8;  1 drivers
v000002131f3d1bf0_0 .net *"_ivl_120", 47 0, L_000002131f433540;  1 drivers
L_000002131f3da3f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d1d30_0 .net *"_ivl_123", 15 0, L_000002131f3da3f8;  1 drivers
v000002131f3d3310_0 .net *"_ivl_125", 0 0, L_000002131f432820;  1 drivers
v000002131f3d1dd0_0 .net *"_ivl_126", 31 0, L_000002131f4320a0;  1 drivers
v000002131f3d33b0_0 .net *"_ivl_128", 47 0, L_000002131f4337c0;  1 drivers
v000002131f3d1e70_0 .net *"_ivl_130", 47 0, L_000002131f432c80;  1 drivers
v000002131f3d2730_0 .net *"_ivl_132", 47 0, L_000002131f432a00;  1 drivers
v000002131f3d16f0_0 .net *"_ivl_134", 47 0, L_000002131f433860;  1 drivers
L_000002131f3da440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002131f3d27d0_0 .net/2u *"_ivl_138", 1 0, L_000002131f3da440;  1 drivers
v000002131f3d2870_0 .net *"_ivl_14", 0 0, L_000002131f3d9ab0;  1 drivers
v000002131f3d2910_0 .net *"_ivl_140", 0 0, L_000002131f432780;  1 drivers
L_000002131f3da488 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002131f3d1f10_0 .net/2u *"_ivl_142", 1 0, L_000002131f3da488;  1 drivers
v000002131f3d2230_0 .net *"_ivl_144", 0 0, L_000002131f432fa0;  1 drivers
L_000002131f3da4d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002131f3d22d0_0 .net/2u *"_ivl_146", 1 0, L_000002131f3da4d0;  1 drivers
v000002131f3d2410_0 .net *"_ivl_148", 0 0, L_000002131f432b40;  1 drivers
L_000002131f3da518 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002131f3d2a50_0 .net/2u *"_ivl_150", 31 0, L_000002131f3da518;  1 drivers
L_000002131f3da560 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002131f3d3fc0_0 .net/2u *"_ivl_152", 31 0, L_000002131f3da560;  1 drivers
v000002131f3d51e0_0 .net *"_ivl_154", 31 0, L_000002131f432aa0;  1 drivers
v000002131f3d3b60_0 .net *"_ivl_156", 31 0, L_000002131f432be0;  1 drivers
L_000002131f3d9f30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002131f3d4f60_0 .net/2u *"_ivl_16", 4 0, L_000002131f3d9f30;  1 drivers
v000002131f3d4740_0 .net *"_ivl_160", 0 0, L_000002131f360940;  1 drivers
L_000002131f3da5f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d3f20_0 .net/2u *"_ivl_162", 31 0, L_000002131f3da5f0;  1 drivers
L_000002131f3da6c8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002131f3d4c40_0 .net/2u *"_ivl_166", 5 0, L_000002131f3da6c8;  1 drivers
v000002131f3d4ce0_0 .net *"_ivl_168", 0 0, L_000002131f4332c0;  1 drivers
L_000002131f3da710 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002131f3d4d80_0 .net/2u *"_ivl_170", 5 0, L_000002131f3da710;  1 drivers
v000002131f3d4a60_0 .net *"_ivl_172", 0 0, L_000002131f433b80;  1 drivers
v000002131f3d4560_0 .net *"_ivl_175", 0 0, L_000002131f361120;  1 drivers
L_000002131f3da758 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002131f3d3ca0_0 .net/2u *"_ivl_176", 5 0, L_000002131f3da758;  1 drivers
v000002131f3d3c00_0 .net *"_ivl_178", 0 0, L_000002131f433400;  1 drivers
v000002131f3d46a0_0 .net *"_ivl_181", 0 0, L_000002131f360b00;  1 drivers
L_000002131f3da7a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d3a20_0 .net/2u *"_ivl_182", 15 0, L_000002131f3da7a0;  1 drivers
v000002131f3d5280_0 .net *"_ivl_184", 31 0, L_000002131f4334a0;  1 drivers
v000002131f3d4b00_0 .net *"_ivl_187", 0 0, L_000002131f4335e0;  1 drivers
v000002131f3d5320_0 .net *"_ivl_188", 15 0, L_000002131f433680;  1 drivers
v000002131f3d47e0_0 .net *"_ivl_19", 4 0, L_000002131f3d8f70;  1 drivers
v000002131f3d4e20_0 .net *"_ivl_190", 31 0, L_000002131f433a40;  1 drivers
v000002131f3d53c0_0 .net *"_ivl_194", 31 0, L_000002131f4328c0;  1 drivers
L_000002131f3da7e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d4920_0 .net *"_ivl_197", 25 0, L_000002131f3da7e8;  1 drivers
L_000002131f3da830 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d41a0_0 .net/2u *"_ivl_198", 31 0, L_000002131f3da830;  1 drivers
L_000002131f3d9e58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d5460_0 .net/2u *"_ivl_2", 5 0, L_000002131f3d9e58;  1 drivers
v000002131f3d4ec0_0 .net *"_ivl_20", 4 0, L_000002131f3d8110;  1 drivers
v000002131f3d5000_0 .net *"_ivl_200", 0 0, L_000002131f432640;  1 drivers
L_000002131f3da878 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d3840_0 .net/2u *"_ivl_202", 5 0, L_000002131f3da878;  1 drivers
v000002131f3d5500_0 .net *"_ivl_204", 0 0, L_000002131f433ae0;  1 drivers
L_000002131f3da8c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002131f3d4880_0 .net/2u *"_ivl_206", 5 0, L_000002131f3da8c0;  1 drivers
v000002131f3d3660_0 .net *"_ivl_208", 0 0, L_000002131f433c20;  1 drivers
v000002131f3d3d40_0 .net *"_ivl_211", 0 0, L_000002131f361190;  1 drivers
v000002131f3d3700_0 .net *"_ivl_213", 0 0, L_000002131f361200;  1 drivers
L_000002131f3da908 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002131f3d4060_0 .net/2u *"_ivl_214", 5 0, L_000002131f3da908;  1 drivers
v000002131f3d4240_0 .net *"_ivl_216", 0 0, L_000002131f433cc0;  1 drivers
L_000002131f3da950 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002131f3d4380_0 .net/2u *"_ivl_218", 31 0, L_000002131f3da950;  1 drivers
v000002131f3d4600_0 .net *"_ivl_220", 31 0, L_000002131f433d60;  1 drivers
v000002131f3d4420_0 .net *"_ivl_224", 31 0, L_000002131f432140;  1 drivers
L_000002131f3da998 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d49c0_0 .net *"_ivl_227", 25 0, L_000002131f3da998;  1 drivers
L_000002131f3da9e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d4100_0 .net/2u *"_ivl_228", 31 0, L_000002131f3da9e0;  1 drivers
v000002131f3d50a0_0 .net *"_ivl_230", 0 0, L_000002131f432280;  1 drivers
L_000002131f3daa28 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d37a0_0 .net/2u *"_ivl_232", 5 0, L_000002131f3daa28;  1 drivers
v000002131f3d4ba0_0 .net *"_ivl_234", 0 0, L_000002131f432320;  1 drivers
L_000002131f3daa70 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002131f3d3e80_0 .net/2u *"_ivl_236", 5 0, L_000002131f3daa70;  1 drivers
v000002131f3d42e0_0 .net *"_ivl_238", 0 0, L_000002131f432460;  1 drivers
v000002131f3d5140_0 .net *"_ivl_24", 0 0, L_000002131f360710;  1 drivers
v000002131f3d44c0_0 .net *"_ivl_241", 0 0, L_000002131f360470;  1 drivers
v000002131f3d38e0_0 .net *"_ivl_243", 0 0, L_000002131f3604e0;  1 drivers
L_000002131f3daab8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002131f3d3980_0 .net/2u *"_ivl_244", 5 0, L_000002131f3daab8;  1 drivers
v000002131f3d3ac0_0 .net *"_ivl_246", 0 0, L_000002131f4326e0;  1 drivers
v000002131f3d3de0_0 .net *"_ivl_248", 31 0, L_000002131f4379e0;  1 drivers
L_000002131f3d9f78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002131f3d6a70_0 .net/2u *"_ivl_26", 4 0, L_000002131f3d9f78;  1 drivers
v000002131f3d6430_0 .net *"_ivl_29", 4 0, L_000002131f3d87f0;  1 drivers
v000002131f3d6250_0 .net *"_ivl_32", 0 0, L_000002131f360f60;  1 drivers
L_000002131f3d9fc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002131f3d6c50_0 .net/2u *"_ivl_34", 4 0, L_000002131f3d9fc0;  1 drivers
v000002131f3d6b10_0 .net *"_ivl_37", 4 0, L_000002131f3d9510;  1 drivers
v000002131f3d6bb0_0 .net *"_ivl_40", 0 0, L_000002131f360860;  1 drivers
L_000002131f3da008 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d6d90_0 .net/2u *"_ivl_42", 15 0, L_000002131f3da008;  1 drivers
v000002131f3d66b0_0 .net *"_ivl_45", 15 0, L_000002131f3d8890;  1 drivers
v000002131f3d5710_0 .net *"_ivl_48", 0 0, L_000002131f3608d0;  1 drivers
v000002131f3d6930_0 .net *"_ivl_5", 5 0, L_000002131f3d9d30;  1 drivers
L_000002131f3da050 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d5cb0_0 .net/2u *"_ivl_50", 36 0, L_000002131f3da050;  1 drivers
L_000002131f3da098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d6e30_0 .net/2u *"_ivl_52", 31 0, L_000002131f3da098;  1 drivers
v000002131f3d5f30_0 .net *"_ivl_55", 4 0, L_000002131f3d9830;  1 drivers
v000002131f3d62f0_0 .net *"_ivl_56", 36 0, L_000002131f3d9bf0;  1 drivers
v000002131f3d6750_0 .net *"_ivl_58", 36 0, L_000002131f3d8930;  1 drivers
v000002131f3d6070_0 .net *"_ivl_62", 0 0, L_000002131f360630;  1 drivers
L_000002131f3da0e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d6390_0 .net/2u *"_ivl_64", 5 0, L_000002131f3da0e0;  1 drivers
v000002131f3d6f70_0 .net *"_ivl_67", 5 0, L_000002131f3d98d0;  1 drivers
v000002131f3d57b0_0 .net *"_ivl_70", 0 0, L_000002131f360c50;  1 drivers
L_000002131f3da128 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d6cf0_0 .net/2u *"_ivl_72", 57 0, L_000002131f3da128;  1 drivers
L_000002131f3da170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f3d5df0_0 .net/2u *"_ivl_74", 31 0, L_000002131f3da170;  1 drivers
v000002131f3d67f0_0 .net *"_ivl_77", 25 0, L_000002131f3d8570;  1 drivers
v000002131f3d7510_0 .net *"_ivl_78", 57 0, L_000002131f3d89d0;  1 drivers
v000002131f3d69d0_0 .net *"_ivl_8", 0 0, L_000002131f360fd0;  1 drivers
v000002131f3d5e90_0 .net *"_ivl_80", 57 0, L_000002131f3d8a70;  1 drivers
L_000002131f3da1b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002131f3d6110_0 .net/2u *"_ivl_84", 31 0, L_000002131f3da1b8;  1 drivers
L_000002131f3da200 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002131f3d5fd0_0 .net/2u *"_ivl_88", 5 0, L_000002131f3da200;  1 drivers
v000002131f3d61b0_0 .net *"_ivl_90", 0 0, L_000002131f3d9330;  1 drivers
L_000002131f3da248 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002131f3d64d0_0 .net/2u *"_ivl_92", 5 0, L_000002131f3da248;  1 drivers
v000002131f3d6570_0 .net *"_ivl_94", 0 0, L_000002131f3d8b10;  1 drivers
v000002131f3d6610_0 .net *"_ivl_97", 0 0, L_000002131f360a90;  1 drivers
v000002131f3d7290_0 .net *"_ivl_98", 47 0, L_000002131f432e60;  1 drivers
v000002131f3d6890_0 .net "adderResult", 31 0, L_000002131f433180;  1 drivers
v000002131f3d5990_0 .net "address", 31 0, L_000002131f3d91f0;  1 drivers
v000002131f3d5c10_0 .net "clk", 0 0, L_000002131f361040;  alias, 1 drivers
v000002131f3d6ed0_0 .var "cycles_consumed", 31 0;
o000002131f381888 .functor BUFZ 1, C4<z>; HiZ drive
v000002131f3d7010_0 .net "excep_flag", 0 0, o000002131f381888;  0 drivers
v000002131f3d70b0_0 .net "extImm", 31 0, L_000002131f433720;  1 drivers
v000002131f3d7150_0 .net "funct", 5 0, L_000002131f3d9c90;  1 drivers
v000002131f3d71f0_0 .net "hlt", 0 0, v000002131f3589d0_0;  1 drivers
v000002131f3d7330_0 .net "imm", 15 0, L_000002131f3d9b50;  1 drivers
v000002131f3d5ad0_0 .net "immediate", 31 0, L_000002131f431ec0;  1 drivers
v000002131f3d73d0_0 .net "input_clk", 0 0, v000002131f3d9010_0;  1 drivers
v000002131f3d7470_0 .net "instruction", 31 0, L_000002131f432dc0;  1 drivers
v000002131f3d58f0_0 .net "memoryReadData", 31 0, v000002131f3d20f0_0;  1 drivers
v000002131f3d5670_0 .net "nextPC", 31 0, L_000002131f432d20;  1 drivers
v000002131f3d5850_0 .net "opcode", 5 0, L_000002131f3d7e90;  1 drivers
v000002131f3d5a30_0 .net "rd", 4 0, L_000002131f3d9970;  1 drivers
v000002131f3d5b70_0 .net "readData1", 31 0, L_000002131f3609b0;  1 drivers
v000002131f3d5d50_0 .net "readData1_w", 31 0, L_000002131f4378a0;  1 drivers
v000002131f3d9150_0 .net "readData2", 31 0, L_000002131f360be0;  1 drivers
v000002131f3d86b0_0 .net "regs0", 31 0, L_000002131f360a20;  alias, 1 drivers
v000002131f3d8c50_0 .net "regs1", 31 0, L_000002131f360cc0;  alias, 1 drivers
v000002131f3d9a10_0 .net "regs2", 31 0, L_000002131f360e10;  alias, 1 drivers
v000002131f3d8cf0_0 .net "regs3", 31 0, L_000002131f360d30;  alias, 1 drivers
v000002131f3d9790_0 .net "regs4", 31 0, L_000002131f360e80;  alias, 1 drivers
v000002131f3d95b0_0 .net "regs5", 31 0, L_000002131f3610b0;  alias, 1 drivers
v000002131f3d8610_0 .net "rs", 4 0, L_000002131f3d90b0;  1 drivers
v000002131f3d9470_0 .net "rst", 0 0, v000002131f3d84d0_0;  1 drivers
v000002131f3d8430_0 .net "rt", 4 0, L_000002131f3d96f0;  1 drivers
v000002131f3d7fd0_0 .net "shamt", 31 0, L_000002131f3d8250;  1 drivers
v000002131f3d8e30_0 .net "wire_instruction", 31 0, L_000002131f360390;  1 drivers
v000002131f3d93d0_0 .net "writeData", 31 0, L_000002131f436c20;  1 drivers
v000002131f3d7f30_0 .net "zero", 0 0, L_000002131f437a80;  1 drivers
L_000002131f3d9d30 .part L_000002131f432dc0, 26, 6;
L_000002131f3d7e90 .functor MUXZ 6, L_000002131f3d9d30, L_000002131f3d9e58, L_000002131f360ef0, C4<>;
L_000002131f3d9ab0 .cmp/eq 6, L_000002131f3d7e90, L_000002131f3d9ee8;
L_000002131f3d8f70 .part L_000002131f432dc0, 11, 5;
L_000002131f3d8110 .functor MUXZ 5, L_000002131f3d8f70, L_000002131f3d9f30, L_000002131f3d9ab0, C4<>;
L_000002131f3d9970 .functor MUXZ 5, L_000002131f3d8110, L_000002131f3d9ea0, L_000002131f360fd0, C4<>;
L_000002131f3d87f0 .part L_000002131f432dc0, 21, 5;
L_000002131f3d90b0 .functor MUXZ 5, L_000002131f3d87f0, L_000002131f3d9f78, L_000002131f360710, C4<>;
L_000002131f3d9510 .part L_000002131f432dc0, 16, 5;
L_000002131f3d96f0 .functor MUXZ 5, L_000002131f3d9510, L_000002131f3d9fc0, L_000002131f360f60, C4<>;
L_000002131f3d8890 .part L_000002131f432dc0, 0, 16;
L_000002131f3d9b50 .functor MUXZ 16, L_000002131f3d8890, L_000002131f3da008, L_000002131f360860, C4<>;
L_000002131f3d9830 .part L_000002131f432dc0, 6, 5;
L_000002131f3d9bf0 .concat [ 5 32 0 0], L_000002131f3d9830, L_000002131f3da098;
L_000002131f3d8930 .functor MUXZ 37, L_000002131f3d9bf0, L_000002131f3da050, L_000002131f3608d0, C4<>;
L_000002131f3d8250 .part L_000002131f3d8930, 0, 32;
L_000002131f3d98d0 .part L_000002131f432dc0, 0, 6;
L_000002131f3d9c90 .functor MUXZ 6, L_000002131f3d98d0, L_000002131f3da0e0, L_000002131f360630, C4<>;
L_000002131f3d8570 .part L_000002131f432dc0, 0, 26;
L_000002131f3d89d0 .concat [ 26 32 0 0], L_000002131f3d8570, L_000002131f3da170;
L_000002131f3d8a70 .functor MUXZ 58, L_000002131f3d89d0, L_000002131f3da128, L_000002131f360c50, C4<>;
L_000002131f3d91f0 .part L_000002131f3d8a70, 0, 32;
L_000002131f3d9290 .arith/sum 32, v000002131f3d34f0_0, L_000002131f3da1b8;
L_000002131f3d9330 .cmp/eq 6, L_000002131f3d7e90, L_000002131f3da200;
L_000002131f3d8b10 .cmp/eq 6, L_000002131f3d7e90, L_000002131f3da248;
L_000002131f432e60 .concat [ 32 16 0 0], L_000002131f3d91f0, L_000002131f3da290;
L_000002131f432f00 .concat [ 6 26 0 0], L_000002131f3d7e90, L_000002131f3da2d8;
L_000002131f433360 .cmp/eq 32, L_000002131f432f00, L_000002131f3da320;
L_000002131f432960 .cmp/eq 6, L_000002131f3d9c90, L_000002131f3da368;
L_000002131f433900 .concat [ 32 16 0 0], L_000002131f3609b0, L_000002131f3da3b0;
L_000002131f433540 .concat [ 32 16 0 0], v000002131f3d34f0_0, L_000002131f3da3f8;
L_000002131f432820 .part L_000002131f3d9b50, 15, 1;
LS_000002131f4320a0_0_0 .concat [ 1 1 1 1], L_000002131f432820, L_000002131f432820, L_000002131f432820, L_000002131f432820;
LS_000002131f4320a0_0_4 .concat [ 1 1 1 1], L_000002131f432820, L_000002131f432820, L_000002131f432820, L_000002131f432820;
LS_000002131f4320a0_0_8 .concat [ 1 1 1 1], L_000002131f432820, L_000002131f432820, L_000002131f432820, L_000002131f432820;
LS_000002131f4320a0_0_12 .concat [ 1 1 1 1], L_000002131f432820, L_000002131f432820, L_000002131f432820, L_000002131f432820;
LS_000002131f4320a0_0_16 .concat [ 1 1 1 1], L_000002131f432820, L_000002131f432820, L_000002131f432820, L_000002131f432820;
LS_000002131f4320a0_0_20 .concat [ 1 1 1 1], L_000002131f432820, L_000002131f432820, L_000002131f432820, L_000002131f432820;
LS_000002131f4320a0_0_24 .concat [ 1 1 1 1], L_000002131f432820, L_000002131f432820, L_000002131f432820, L_000002131f432820;
LS_000002131f4320a0_0_28 .concat [ 1 1 1 1], L_000002131f432820, L_000002131f432820, L_000002131f432820, L_000002131f432820;
LS_000002131f4320a0_1_0 .concat [ 4 4 4 4], LS_000002131f4320a0_0_0, LS_000002131f4320a0_0_4, LS_000002131f4320a0_0_8, LS_000002131f4320a0_0_12;
LS_000002131f4320a0_1_4 .concat [ 4 4 4 4], LS_000002131f4320a0_0_16, LS_000002131f4320a0_0_20, LS_000002131f4320a0_0_24, LS_000002131f4320a0_0_28;
L_000002131f4320a0 .concat [ 16 16 0 0], LS_000002131f4320a0_1_0, LS_000002131f4320a0_1_4;
L_000002131f4337c0 .concat [ 16 32 0 0], L_000002131f3d9b50, L_000002131f4320a0;
L_000002131f432c80 .arith/sum 48, L_000002131f433540, L_000002131f4337c0;
L_000002131f432a00 .functor MUXZ 48, L_000002131f432c80, L_000002131f433900, L_000002131f360da0, C4<>;
L_000002131f433860 .functor MUXZ 48, L_000002131f432a00, L_000002131f432e60, L_000002131f360a90, C4<>;
L_000002131f433180 .part L_000002131f433860, 0, 32;
L_000002131f432780 .cmp/eq 2, v000002131f37dc50_0, L_000002131f3da440;
L_000002131f432fa0 .cmp/eq 2, v000002131f37dc50_0, L_000002131f3da488;
L_000002131f432b40 .cmp/eq 2, v000002131f37dc50_0, L_000002131f3da4d0;
L_000002131f432aa0 .functor MUXZ 32, L_000002131f3da560, L_000002131f3da518, L_000002131f432b40, C4<>;
L_000002131f432be0 .functor MUXZ 32, L_000002131f432aa0, L_000002131f433180, L_000002131f432fa0, C4<>;
L_000002131f432d20 .functor MUXZ 32, L_000002131f432be0, L_000002131f3d9290, L_000002131f432780, C4<>;
L_000002131f432dc0 .functor MUXZ 32, L_000002131f360390, L_000002131f3da5f0, L_000002131f360940, C4<>;
L_000002131f4332c0 .cmp/eq 6, L_000002131f3d7e90, L_000002131f3da6c8;
L_000002131f433b80 .cmp/eq 6, L_000002131f3d7e90, L_000002131f3da710;
L_000002131f433400 .cmp/eq 6, L_000002131f3d7e90, L_000002131f3da758;
L_000002131f4334a0 .concat [ 16 16 0 0], L_000002131f3d9b50, L_000002131f3da7a0;
L_000002131f4335e0 .part L_000002131f3d9b50, 15, 1;
LS_000002131f433680_0_0 .concat [ 1 1 1 1], L_000002131f4335e0, L_000002131f4335e0, L_000002131f4335e0, L_000002131f4335e0;
LS_000002131f433680_0_4 .concat [ 1 1 1 1], L_000002131f4335e0, L_000002131f4335e0, L_000002131f4335e0, L_000002131f4335e0;
LS_000002131f433680_0_8 .concat [ 1 1 1 1], L_000002131f4335e0, L_000002131f4335e0, L_000002131f4335e0, L_000002131f4335e0;
LS_000002131f433680_0_12 .concat [ 1 1 1 1], L_000002131f4335e0, L_000002131f4335e0, L_000002131f4335e0, L_000002131f4335e0;
L_000002131f433680 .concat [ 4 4 4 4], LS_000002131f433680_0_0, LS_000002131f433680_0_4, LS_000002131f433680_0_8, LS_000002131f433680_0_12;
L_000002131f433a40 .concat [ 16 16 0 0], L_000002131f3d9b50, L_000002131f433680;
L_000002131f433720 .functor MUXZ 32, L_000002131f433a40, L_000002131f4334a0, L_000002131f360b00, C4<>;
L_000002131f4328c0 .concat [ 6 26 0 0], L_000002131f3d7e90, L_000002131f3da7e8;
L_000002131f432640 .cmp/eq 32, L_000002131f4328c0, L_000002131f3da830;
L_000002131f433ae0 .cmp/eq 6, L_000002131f3d9c90, L_000002131f3da878;
L_000002131f433c20 .cmp/eq 6, L_000002131f3d9c90, L_000002131f3da8c0;
L_000002131f433cc0 .cmp/eq 6, L_000002131f3d7e90, L_000002131f3da908;
L_000002131f433d60 .functor MUXZ 32, L_000002131f433720, L_000002131f3da950, L_000002131f433cc0, C4<>;
L_000002131f431ec0 .functor MUXZ 32, L_000002131f433d60, L_000002131f3d8250, L_000002131f361200, C4<>;
L_000002131f432140 .concat [ 6 26 0 0], L_000002131f3d7e90, L_000002131f3da998;
L_000002131f432280 .cmp/eq 32, L_000002131f432140, L_000002131f3da9e0;
L_000002131f432320 .cmp/eq 6, L_000002131f3d9c90, L_000002131f3daa28;
L_000002131f432460 .cmp/eq 6, L_000002131f3d9c90, L_000002131f3daa70;
L_000002131f4326e0 .cmp/eq 6, L_000002131f3d7e90, L_000002131f3daab8;
L_000002131f4379e0 .functor MUXZ 32, L_000002131f3609b0, v000002131f3d34f0_0, L_000002131f4326e0, C4<>;
L_000002131f4378a0 .functor MUXZ 32, L_000002131f4379e0, L_000002131f360be0, L_000002131f3604e0, C4<>;
S_000002131f2e5d30 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000002131f2e5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002131f34c630 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002131f360320 .functor NOT 1, v000002131f3584d0_0, C4<0>, C4<0>, C4<0>;
v000002131f359ab0_0 .net *"_ivl_0", 0 0, L_000002131f360320;  1 drivers
v000002131f359f10_0 .net "in1", 31 0, L_000002131f360be0;  alias, 1 drivers
v000002131f358b10_0 .net "in2", 31 0, L_000002131f431ec0;  alias, 1 drivers
v000002131f35a190_0 .net "out", 31 0, L_000002131f431f60;  alias, 1 drivers
v000002131f3596f0_0 .net "s", 0 0, v000002131f3584d0_0;  alias, 1 drivers
L_000002131f431f60 .functor MUXZ 32, L_000002131f431ec0, L_000002131f360be0, L_000002131f360320, C4<>;
S_000002131f2e5260 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000002131f2e5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002131f369640 .param/l "RType" 0 4 2, C4<000000>;
P_000002131f369678 .param/l "add" 0 4 5, C4<100000>;
P_000002131f3696b0 .param/l "addi" 0 4 8, C4<001000>;
P_000002131f3696e8 .param/l "addu" 0 4 5, C4<100001>;
P_000002131f369720 .param/l "and_" 0 4 5, C4<100100>;
P_000002131f369758 .param/l "andi" 0 4 8, C4<001100>;
P_000002131f369790 .param/l "beq" 0 4 10, C4<000100>;
P_000002131f3697c8 .param/l "bne" 0 4 10, C4<000101>;
P_000002131f369800 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002131f369838 .param/l "j" 0 4 12, C4<000010>;
P_000002131f369870 .param/l "jal" 0 4 12, C4<000011>;
P_000002131f3698a8 .param/l "jr" 0 4 6, C4<001000>;
P_000002131f3698e0 .param/l "lw" 0 4 8, C4<100011>;
P_000002131f369918 .param/l "nor_" 0 4 5, C4<100111>;
P_000002131f369950 .param/l "or_" 0 4 5, C4<100101>;
P_000002131f369988 .param/l "ori" 0 4 8, C4<001101>;
P_000002131f3699c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002131f3699f8 .param/l "sll" 0 4 6, C4<000000>;
P_000002131f369a30 .param/l "slt" 0 4 5, C4<101010>;
P_000002131f369a68 .param/l "slti" 0 4 8, C4<101010>;
P_000002131f369aa0 .param/l "srl" 0 4 6, C4<000010>;
P_000002131f369ad8 .param/l "sub" 0 4 5, C4<100010>;
P_000002131f369b10 .param/l "subu" 0 4 5, C4<100011>;
P_000002131f369b48 .param/l "sw" 0 4 8, C4<101011>;
P_000002131f369b80 .param/l "xor_" 0 4 5, C4<100110>;
P_000002131f369bb8 .param/l "xori" 0 4 8, C4<001110>;
v000002131f358430_0 .var "ALUOp", 3 0;
v000002131f3584d0_0 .var "ALUSrc", 0 0;
v000002131f358f70_0 .var "MemReadEn", 0 0;
v000002131f358750_0 .var "MemWriteEn", 0 0;
v000002131f359830_0 .var "MemtoReg", 0 0;
v000002131f359010_0 .var "RegDst", 0 0;
v000002131f358bb0_0 .var "RegWriteEn", 0 0;
v000002131f3587f0_0 .net "funct", 5 0, L_000002131f3d9c90;  alias, 1 drivers
v000002131f3589d0_0 .var "hlt", 0 0;
v000002131f358a70_0 .net "opcode", 5 0, L_000002131f3d7e90;  alias, 1 drivers
v000002131f3590b0_0 .net "rst", 0 0, v000002131f3d84d0_0;  alias, 1 drivers
E_000002131f34c6f0 .event anyedge, v000002131f3590b0_0, v000002131f358a70_0, v000002131f3587f0_0;
S_000002131f369c00 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000002131f2e5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002131f34cb70 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002131f360390 .functor BUFZ 32, L_000002131f432000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131f359150_0 .net "Data_Out", 31 0, L_000002131f360390;  alias, 1 drivers
v000002131f359330 .array "InstMem", 0 1023, 31 0;
v000002131f359470_0 .net *"_ivl_0", 31 0, L_000002131f432000;  1 drivers
v000002131f359790_0 .net *"_ivl_3", 9 0, L_000002131f4323c0;  1 drivers
v000002131f3598d0_0 .net *"_ivl_4", 11 0, L_000002131f433040;  1 drivers
L_000002131f3da5a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002131f359b50_0 .net *"_ivl_7", 1 0, L_000002131f3da5a8;  1 drivers
v000002131f359c90_0 .net "addr", 31 0, v000002131f3d34f0_0;  alias, 1 drivers
v000002131f331d60_0 .var/i "i", 31 0;
L_000002131f432000 .array/port v000002131f359330, L_000002131f433040;
L_000002131f4323c0 .part v000002131f3d34f0_0, 0, 10;
L_000002131f433040 .concat [ 10 2 0 0], L_000002131f4323c0, L_000002131f3da5a8;
S_000002131f2e53f0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000002131f2e5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002131f3609b0 .functor BUFZ 32, L_000002131f4330e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002131f360be0 .functor BUFZ 32, L_000002131f4339a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131f37d2f0_1 .array/port v000002131f37d2f0, 1;
L_000002131f360a20 .functor BUFZ 32, v000002131f37d2f0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131f37d2f0_2 .array/port v000002131f37d2f0, 2;
L_000002131f360cc0 .functor BUFZ 32, v000002131f37d2f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131f37d2f0_3 .array/port v000002131f37d2f0, 3;
L_000002131f360e10 .functor BUFZ 32, v000002131f37d2f0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131f37d2f0_4 .array/port v000002131f37d2f0, 4;
L_000002131f360d30 .functor BUFZ 32, v000002131f37d2f0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131f37d2f0_5 .array/port v000002131f37d2f0, 5;
L_000002131f360e80 .functor BUFZ 32, v000002131f37d2f0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131f37d2f0_6 .array/port v000002131f37d2f0, 6;
L_000002131f3610b0 .functor BUFZ 32, v000002131f37d2f0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131f37db10_0 .net *"_ivl_0", 31 0, L_000002131f4330e0;  1 drivers
v000002131f37d6b0_0 .net *"_ivl_10", 6 0, L_000002131f4325a0;  1 drivers
L_000002131f3da680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002131f37d390_0 .net *"_ivl_13", 1 0, L_000002131f3da680;  1 drivers
v000002131f37d750_0 .net *"_ivl_2", 6 0, L_000002131f433220;  1 drivers
L_000002131f3da638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002131f37e650_0 .net *"_ivl_5", 1 0, L_000002131f3da638;  1 drivers
v000002131f37d250_0 .net *"_ivl_8", 31 0, L_000002131f4339a0;  1 drivers
v000002131f37d4d0_0 .net "clk", 0 0, L_000002131f361040;  alias, 1 drivers
v000002131f37da70_0 .var/i "i", 31 0;
v000002131f37ded0_0 .net "readData1", 31 0, L_000002131f3609b0;  alias, 1 drivers
v000002131f37eab0_0 .net "readData2", 31 0, L_000002131f360be0;  alias, 1 drivers
v000002131f37ed30_0 .net "readRegister1", 4 0, L_000002131f3d90b0;  alias, 1 drivers
v000002131f37ebf0_0 .net "readRegister2", 4 0, L_000002131f3d96f0;  alias, 1 drivers
v000002131f37d2f0 .array "registers", 31 0, 31 0;
v000002131f37eb50_0 .net "regs0", 31 0, L_000002131f360a20;  alias, 1 drivers
v000002131f37dd90_0 .net "regs1", 31 0, L_000002131f360cc0;  alias, 1 drivers
v000002131f37e830_0 .net "regs2", 31 0, L_000002131f360e10;  alias, 1 drivers
v000002131f37e6f0_0 .net "regs3", 31 0, L_000002131f360d30;  alias, 1 drivers
v000002131f37e790_0 .net "regs4", 31 0, L_000002131f360e80;  alias, 1 drivers
v000002131f37d9d0_0 .net "regs5", 31 0, L_000002131f3610b0;  alias, 1 drivers
v000002131f37cf30_0 .net "rst", 0 0, v000002131f3d84d0_0;  alias, 1 drivers
v000002131f37e470_0 .net "we", 0 0, v000002131f358bb0_0;  alias, 1 drivers
v000002131f37df70_0 .net "writeData", 31 0, L_000002131f436c20;  alias, 1 drivers
v000002131f37e8d0_0 .net "writeRegister", 4 0, L_000002131f4321e0;  alias, 1 drivers
E_000002131f34c3f0/0 .event negedge, v000002131f3590b0_0;
E_000002131f34c3f0/1 .event posedge, v000002131f37d4d0_0;
E_000002131f34c3f0 .event/or E_000002131f34c3f0/0, E_000002131f34c3f0/1;
L_000002131f4330e0 .array/port v000002131f37d2f0, L_000002131f433220;
L_000002131f433220 .concat [ 5 2 0 0], L_000002131f3d90b0, L_000002131f3da638;
L_000002131f4339a0 .array/port v000002131f37d2f0, L_000002131f4325a0;
L_000002131f4325a0 .concat [ 5 2 0 0], L_000002131f3d96f0, L_000002131f3da680;
S_000002131f2cd460 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002131f2e53f0;
 .timescale 0 0;
v000002131f331e00_0 .var/i "i", 31 0;
S_000002131f2cd5f0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000002131f2e5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002131f34c530 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002131f3605c0 .functor NOT 1, v000002131f359010_0, C4<0>, C4<0>, C4<0>;
v000002131f37d070_0 .net *"_ivl_0", 0 0, L_000002131f3605c0;  1 drivers
v000002131f37d890_0 .net "in1", 4 0, L_000002131f3d96f0;  alias, 1 drivers
v000002131f37d7f0_0 .net "in2", 4 0, L_000002131f3d9970;  alias, 1 drivers
v000002131f37edd0_0 .net "out", 4 0, L_000002131f4321e0;  alias, 1 drivers
v000002131f37d930_0 .net "s", 0 0, v000002131f359010_0;  alias, 1 drivers
L_000002131f4321e0 .functor MUXZ 5, L_000002131f3d9970, L_000002131f3d96f0, L_000002131f3605c0, C4<>;
S_000002131f3195a0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000002131f2e5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002131f34c9f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002131f4384e0 .functor NOT 1, v000002131f359830_0, C4<0>, C4<0>, C4<0>;
v000002131f37e3d0_0 .net *"_ivl_0", 0 0, L_000002131f4384e0;  1 drivers
v000002131f37dcf0_0 .net "in1", 31 0, v000002131f37e150_0;  alias, 1 drivers
v000002131f37e5b0_0 .net "in2", 31 0, v000002131f3d20f0_0;  alias, 1 drivers
v000002131f37d110_0 .net "out", 31 0, L_000002131f436c20;  alias, 1 drivers
v000002131f37e010_0 .net "s", 0 0, v000002131f359830_0;  alias, 1 drivers
L_000002131f436c20 .functor MUXZ 32, v000002131f3d20f0_0, v000002131f37e150_0, L_000002131f4384e0, C4<>;
S_000002131f319730 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000002131f2e5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002131f2c6af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002131f2c6b28 .param/l "AND" 0 9 12, C4<0010>;
P_000002131f2c6b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000002131f2c6b98 .param/l "OR" 0 9 12, C4<0011>;
P_000002131f2c6bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002131f2c6c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000002131f2c6c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000002131f2c6c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000002131f2c6cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002131f2c6ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002131f2c6d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002131f2c6d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002131f3dab00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131f37dbb0_0 .net/2u *"_ivl_0", 31 0, L_000002131f3dab00;  1 drivers
v000002131f37ec90_0 .net "opSel", 3 0, v000002131f358430_0;  alias, 1 drivers
v000002131f37cfd0_0 .net "operand1", 31 0, L_000002131f4378a0;  alias, 1 drivers
v000002131f37d1b0_0 .net "operand2", 31 0, L_000002131f431f60;  alias, 1 drivers
v000002131f37e150_0 .var "result", 31 0;
v000002131f37ea10_0 .net "zero", 0 0, L_000002131f437a80;  alias, 1 drivers
E_000002131f34c570 .event anyedge, v000002131f358430_0, v000002131f37cfd0_0, v000002131f35a190_0;
L_000002131f437a80 .cmp/eq 32, v000002131f37e150_0, L_000002131f3dab00;
S_000002131f2c6da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000002131f2e5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002131f3cc020 .param/l "RType" 0 4 2, C4<000000>;
P_000002131f3cc058 .param/l "add" 0 4 5, C4<100000>;
P_000002131f3cc090 .param/l "addi" 0 4 8, C4<001000>;
P_000002131f3cc0c8 .param/l "addu" 0 4 5, C4<100001>;
P_000002131f3cc100 .param/l "and_" 0 4 5, C4<100100>;
P_000002131f3cc138 .param/l "andi" 0 4 8, C4<001100>;
P_000002131f3cc170 .param/l "beq" 0 4 10, C4<000100>;
P_000002131f3cc1a8 .param/l "bne" 0 4 10, C4<000101>;
P_000002131f3cc1e0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002131f3cc218 .param/l "j" 0 4 12, C4<000010>;
P_000002131f3cc250 .param/l "jal" 0 4 12, C4<000011>;
P_000002131f3cc288 .param/l "jr" 0 4 6, C4<001000>;
P_000002131f3cc2c0 .param/l "lw" 0 4 8, C4<100011>;
P_000002131f3cc2f8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002131f3cc330 .param/l "or_" 0 4 5, C4<100101>;
P_000002131f3cc368 .param/l "ori" 0 4 8, C4<001101>;
P_000002131f3cc3a0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002131f3cc3d8 .param/l "sll" 0 4 6, C4<000000>;
P_000002131f3cc410 .param/l "slt" 0 4 5, C4<101010>;
P_000002131f3cc448 .param/l "slti" 0 4 8, C4<101010>;
P_000002131f3cc480 .param/l "srl" 0 4 6, C4<000010>;
P_000002131f3cc4b8 .param/l "sub" 0 4 5, C4<100010>;
P_000002131f3cc4f0 .param/l "subu" 0 4 5, C4<100011>;
P_000002131f3cc528 .param/l "sw" 0 4 8, C4<101011>;
P_000002131f3cc560 .param/l "xor_" 0 4 5, C4<100110>;
P_000002131f3cc598 .param/l "xori" 0 4 8, C4<001110>;
v000002131f37dc50_0 .var "PCsrc", 1 0;
v000002131f37de30_0 .net "excep_flag", 0 0, o000002131f381888;  alias, 0 drivers
v000002131f37e0b0_0 .net "funct", 5 0, L_000002131f3d9c90;  alias, 1 drivers
v000002131f37d430_0 .net "opcode", 5 0, L_000002131f3d7e90;  alias, 1 drivers
v000002131f37d570_0 .net "operand1", 31 0, L_000002131f3609b0;  alias, 1 drivers
v000002131f37e1f0_0 .net "operand2", 31 0, L_000002131f431f60;  alias, 1 drivers
v000002131f37e290_0 .net "rst", 0 0, v000002131f3d84d0_0;  alias, 1 drivers
E_000002131f34c770/0 .event anyedge, v000002131f3590b0_0, v000002131f37de30_0, v000002131f358a70_0, v000002131f37ded0_0;
E_000002131f34c770/1 .event anyedge, v000002131f35a190_0, v000002131f3587f0_0;
E_000002131f34c770 .event/or E_000002131f34c770/0, E_000002131f34c770/1;
S_000002131f2fa5b0 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000002131f2e5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002131f37d610 .array "DataMem", 0 1023, 31 0;
v000002131f37e330_0 .net "address", 31 0, v000002131f37e150_0;  alias, 1 drivers
v000002131f37e510_0 .net "clock", 0 0, L_000002131f31b6f0;  1 drivers
v000002131f37e970_0 .net "data", 31 0, L_000002131f360be0;  alias, 1 drivers
v000002131f3d2af0_0 .var/i "i", 31 0;
v000002131f3d20f0_0 .var "q", 31 0;
v000002131f3d1ab0_0 .net "rden", 0 0, v000002131f358f70_0;  alias, 1 drivers
v000002131f3d2e10_0 .net "wren", 0 0, v000002131f358750_0;  alias, 1 drivers
E_000002131f34ca30 .event posedge, v000002131f37e510_0;
S_000002131f2fa740 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000002131f2e5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002131f34c7f0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002131f3d1a10_0 .net "PCin", 31 0, L_000002131f432d20;  alias, 1 drivers
v000002131f3d34f0_0 .var "PCout", 31 0;
v000002131f3d2c30_0 .net "clk", 0 0, L_000002131f361040;  alias, 1 drivers
v000002131f3d2ff0_0 .net "rst", 0 0, v000002131f3d84d0_0;  alias, 1 drivers
    .scope S_000002131f2c6da0;
T_0 ;
    %wait E_000002131f34c770;
    %load/vec4 v000002131f37e290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002131f37dc50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002131f37de30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002131f37dc50_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002131f37d430_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002131f37d570_0;
    %load/vec4 v000002131f37e1f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002131f37d430_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002131f37d570_0;
    %load/vec4 v000002131f37e1f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002131f37d430_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002131f37d430_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002131f37d430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002131f37e0b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002131f37dc50_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002131f37dc50_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002131f2fa740;
T_1 ;
    %wait E_000002131f34c3f0;
    %load/vec4 v000002131f3d2ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002131f3d34f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002131f3d1a10_0;
    %assign/vec4 v000002131f3d34f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002131f369c00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002131f331d60_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002131f331d60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002131f331d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %load/vec4 v000002131f331d60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002131f331d60_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f359330, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002131f2e5260;
T_3 ;
    %wait E_000002131f34c6f0;
    %load/vec4 v000002131f3590b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002131f3589d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002131f358430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131f3584d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131f358bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131f358750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131f359830_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131f358f70_0, 0;
    %assign/vec4 v000002131f359010_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002131f3589d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002131f358430_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002131f3584d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002131f358bb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002131f358750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002131f359830_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002131f358f70_0, 0, 1;
    %store/vec4 v000002131f359010_0, 0, 1;
    %load/vec4 v000002131f358a70_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f3589d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f359010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f358bb0_0, 0;
    %load/vec4 v000002131f3587f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f3584d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f3584d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f358bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f359010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f3584d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f358bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131f359010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f3584d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f358bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f3584d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f358bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f3584d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f358bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f3584d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f358bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f3584d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f358f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f358bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f3584d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f359830_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f358750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131f3584d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002131f358430_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002131f2e53f0;
T_4 ;
    %wait E_000002131f34c3f0;
    %fork t_1, S_000002131f2cd460;
    %jmp t_0;
    .scope S_000002131f2cd460;
t_1 ;
    %load/vec4 v000002131f37cf30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002131f331e00_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002131f331e00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002131f331e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f37d2f0, 0, 4;
    %load/vec4 v000002131f331e00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002131f331e00_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002131f37e470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002131f37df70_0;
    %load/vec4 v000002131f37e8d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f37d2f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f37d2f0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002131f2e53f0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002131f2e53f0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002131f37da70_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002131f37da70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002131f37da70_0;
    %ix/getv/s 4, v000002131f37da70_0;
    %load/vec4a v000002131f37d2f0, 4;
    %ix/getv/s 4, v000002131f37da70_0;
    %load/vec4a v000002131f37d2f0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002131f37da70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002131f37da70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002131f319730;
T_6 ;
    %wait E_000002131f34c570;
    %load/vec4 v000002131f37ec90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002131f37e150_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002131f37cfd0_0;
    %load/vec4 v000002131f37d1b0_0;
    %add;
    %assign/vec4 v000002131f37e150_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002131f37cfd0_0;
    %load/vec4 v000002131f37d1b0_0;
    %sub;
    %assign/vec4 v000002131f37e150_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002131f37cfd0_0;
    %load/vec4 v000002131f37d1b0_0;
    %and;
    %assign/vec4 v000002131f37e150_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002131f37cfd0_0;
    %load/vec4 v000002131f37d1b0_0;
    %or;
    %assign/vec4 v000002131f37e150_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002131f37cfd0_0;
    %load/vec4 v000002131f37d1b0_0;
    %xor;
    %assign/vec4 v000002131f37e150_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002131f37cfd0_0;
    %load/vec4 v000002131f37d1b0_0;
    %or;
    %inv;
    %assign/vec4 v000002131f37e150_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002131f37cfd0_0;
    %load/vec4 v000002131f37d1b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002131f37e150_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002131f37d1b0_0;
    %load/vec4 v000002131f37cfd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002131f37e150_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002131f37cfd0_0;
    %ix/getv 4, v000002131f37d1b0_0;
    %shiftl 4;
    %assign/vec4 v000002131f37e150_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002131f37cfd0_0;
    %ix/getv 4, v000002131f37d1b0_0;
    %shiftr 4;
    %assign/vec4 v000002131f37e150_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002131f2fa5b0;
T_7 ;
    %wait E_000002131f34ca30;
    %load/vec4 v000002131f3d1ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002131f37e330_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002131f37d610, 4;
    %assign/vec4 v000002131f3d20f0_0, 0;
T_7.0 ;
    %load/vec4 v000002131f3d2e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002131f37e970_0;
    %ix/getv 3, v000002131f37e330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f37d610, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002131f2fa5b0;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f37d610, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f37d610, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f37d610, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f37d610, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f37d610, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f37d610, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f37d610, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f37d610, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f37d610, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131f37d610, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002131f2fa5b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002131f3d2af0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002131f3d2af0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002131f3d2af0_0;
    %load/vec4a v000002131f37d610, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000002131f3d2af0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002131f3d2af0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002131f3d2af0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002131f2e5ba0;
T_10 ;
    %wait E_000002131f34c3f0;
    %load/vec4 v000002131f3d9470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002131f3d6ed0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002131f3d6ed0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002131f3d6ed0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002131f367310;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002131f3d9010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002131f3d84d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002131f367310;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002131f3d9010_0;
    %inv;
    %assign/vec4 v000002131f3d9010_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002131f367310;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002131f3d84d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002131f3d84d0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002131f3d9650_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
