Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 56f0c2795620477d84d559fb3fe9004f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project_Top_behav xil_defaultlib.Project_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.Half_Adder
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Project_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Project_Top_behav
