lbl_80051008:
/* 80051008 00000000  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 8005100C 00000004  7C 08 02 A6 */	mflr r0
/* 80051010 00000008  90 01 00 54 */	stw r0, 0x54(r1)
/* 80051014 0000000C  39 61 00 50 */	addi r11, r1, 0x50
/* 80051018 00000010  48 31 11 B1 */	bl _savegpr_24
/* 8005101C 00000014  7C 7F 1B 78 */	mr r31, r3
/* 80051020 00000018  7C 98 23 78 */	mr r24, r4
/* 80051024 0000001C  7C D9 33 78 */	mr r25, r6
/* 80051028 00000020  7C FA 3B 78 */	mr r26, r7
/* 8005102C 00000024  7D 1B 43 78 */	mr r27, r8
/* 80051030 00000028  7D 3C 4B 78 */	mr r28, r9
/* 80051034 0000002C  8B A1 00 5B */	lbz r29, 0x5b(r1)
/* 80051038 00000030  C0 05 00 00 */	lfs f0, 0(r5)
/* 8005103C 00000034  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 80051040 00000038  C0 05 00 04 */	lfs f0, 4(r5)
/* 80051044 0000003C  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 80051048 00000040  C0 05 00 08 */	lfs f0, 8(r5)
/* 8005104C 00000044  D0 01 00 20 */	stfs f0, 0x20(r1)
/* 80051050 00000048  38 81 00 18 */	addi r4, r1, 0x18
/* 80051054 0000004C  7D 45 53 78 */	mr r5, r10
/* 80051058 00000050  7F 06 C3 78 */	mr r6, r24
/* 8005105C 00000054  7F A8 EB 78 */	mr r8, r29
/* 80051060 00000058  4B FF FC 65 */	bl checkWaterIn__7dPaPo_cFP4cXyzPC4cXyzPC12dKy_tevstr_cUlScff
/* 80051064 0000005C  7C 7E 1B 78 */	mr r30, r3
/* 80051068 00000060  38 00 00 FF */	li r0, 0xff
/* 8005106C 00000064  98 1F 00 34 */	stb r0, 0x34(r31)
/* 80051070 00000068  98 1F 00 35 */	stb r0, 0x35(r31)
/* 80051074 0000006C  2C 1E 00 01 */	cmpwi r30, 1
/* 80051078 00000070  40 82 00 6C */	bne lbl_800510E4
/* 8005107C 00000074  57 40 03 DF */	rlwinm. r0, r26, 0, 0xf, 0xf
/* 80051080 00000078  41 82 00 64 */	beq lbl_800510E4
/* 80051084 0000007C  93 81 00 08 */	stw r28, 8(r1)
/* 80051088 00000080  93 A1 00 0C */	stw r29, 0xc(r1)
/* 8005108C 00000084  38 1F 00 34 */	addi r0, r31, 0x34
/* 80051090 00000088  90 01 00 10 */	stw r0, 0x10(r1)
/* 80051094 0000008C  38 1F 00 36 */	addi r0, r31, 0x36
/* 80051098 00000090  90 01 00 14 */	stw r0, 0x14(r1)
/* 8005109C 00000094  7F E3 FB 78 */	mr r3, r31
/* 800510A0 00000098  38 9F 00 08 */	addi r4, r31, 8
/* 800510A4 0000009C  7F C5 F3 78 */	mr r5, r30
/* 800510A8 000000A0  7F 06 C3 78 */	mr r6, r24
/* 800510AC 000000A4  38 E1 00 18 */	addi r7, r1, 0x18
/* 800510B0 000000A8  7F 28 CB 78 */	mr r8, r25
/* 800510B4 000000AC  7F 49 D3 78 */	mr r9, r26
/* 800510B8 000000B0  7C EA 3B 78 */	mr r10, r7
/* 800510BC 000000B4  4B FF FD C1 */	bl setEffect__7dPaPo_cFPUliPC12dKy_tevstr_cPC4cXyzUlUlPC4cXyzPC5csXyzScPUcPUc
/* 800510C0 000000B8  88 1F 00 34 */	lbz r0, 0x34(r31)
/* 800510C4 000000BC  28 00 00 02 */	cmplwi r0, 2
/* 800510C8 000000C0  40 82 00 14 */	bne lbl_800510DC
/* 800510CC 000000C4  38 00 00 10 */	li r0, 0x10
/* 800510D0 000000C8  98 1F 00 34 */	stb r0, 0x34(r31)
/* 800510D4 000000CC  38 00 00 14 */	li r0, 0x14
/* 800510D8 000000D0  98 1F 00 36 */	stb r0, 0x36(r31)
lbl_800510DC:
/* 800510DC 00000000  38 60 00 03 */	li r3, 3
/* 800510E0 00000004  48 00 00 44 */	b lbl_80051124
lbl_800510E4:
/* 800510E4 00000000  93 81 00 08 */	stw r28, 8(r1)
/* 800510E8 00000004  93 A1 00 0C */	stw r29, 0xc(r1)
/* 800510EC 00000008  38 1F 00 34 */	addi r0, r31, 0x34
/* 800510F0 0000000C  90 01 00 10 */	stw r0, 0x10(r1)
/* 800510F4 00000010  38 1F 00 36 */	addi r0, r31, 0x36
/* 800510F8 00000014  90 01 00 14 */	stw r0, 0x14(r1)
/* 800510FC 00000018  7F E3 FB 78 */	mr r3, r31
/* 80051100 0000001C  38 9F 00 08 */	addi r4, r31, 8
/* 80051104 00000020  7F C5 F3 78 */	mr r5, r30
/* 80051108 00000024  7F 06 C3 78 */	mr r6, r24
/* 8005110C 00000028  38 E1 00 18 */	addi r7, r1, 0x18
/* 80051110 0000002C  7F 28 CB 78 */	mr r8, r25
/* 80051114 00000030  7F 49 D3 78 */	mr r9, r26
/* 80051118 00000034  7F 6A DB 78 */	mr r10, r27
/* 8005111C 00000038  4B FF FD 61 */	bl setEffect__7dPaPo_cFPUliPC12dKy_tevstr_cPC4cXyzUlUlPC4cXyzPC5csXyzScPUcPUc
/* 80051120 0000003C  7F C3 F3 78 */	mr r3, r30
lbl_80051124:
/* 80051124 00000000  39 61 00 50 */	addi r11, r1, 0x50
/* 80051128 00000004  48 31 10 ED */	bl _restgpr_24
/* 8005112C 00000008  80 01 00 54 */	lwz r0, 0x54(r1)
/* 80051130 0000000C  7C 08 03 A6 */	mtlr r0
/* 80051134 00000010  38 21 00 50 */	addi r1, r1, 0x50
/* 80051138 00000014  4E 80 00 20 */	blr 
