
main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000134 <Default_Reset_Handler>:
  *         supplied main() routine is called. 
  * @param  None
  * @retval None
  */
void Default_Reset_Handler(void)
{
 8000134:	b580      	push	{r7, lr}
 8000136:	b082      	sub	sp, #8
 8000138:	af00      	add	r7, sp, #0

		// Initialize data and bss 
  unsigned long *pulSrc, *pulDest;

  // Copy the data segment initializers from flash to SRAM 
  pulSrc = &_sidata;
 800013a:	4b10      	ldr	r3, [pc, #64]	; (800017c <zero_loop+0x18>)
 800013c:	607b      	str	r3, [r7, #4]

  for(pulDest = &_sdata; pulDest < &_edata; )
 800013e:	4b10      	ldr	r3, [pc, #64]	; (8000180 <zero_loop+0x1c>)
 8000140:	603b      	str	r3, [r7, #0]
 8000142:	e007      	b.n	8000154 <Default_Reset_Handler+0x20>
  {
    *(pulDest++) = *(pulSrc++);
 8000144:	683b      	ldr	r3, [r7, #0]
 8000146:	1d1a      	adds	r2, r3, #4
 8000148:	603a      	str	r2, [r7, #0]
 800014a:	687a      	ldr	r2, [r7, #4]
 800014c:	1d11      	adds	r1, r2, #4
 800014e:	6079      	str	r1, [r7, #4]
 8000150:	6812      	ldr	r2, [r2, #0]
 8000152:	601a      	str	r2, [r3, #0]
  unsigned long *pulSrc, *pulDest;

  // Copy the data segment initializers from flash to SRAM 
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8000154:	683b      	ldr	r3, [r7, #0]
 8000156:	4a0b      	ldr	r2, [pc, #44]	; (8000184 <zero_loop+0x20>)
 8000158:	4293      	cmp	r3, r2
 800015a:	d3f3      	bcc.n	8000144 <Default_Reset_Handler+0x10>
    *(pulDest++) = *(pulSrc++);
  }
  
  // Zero fill the bss segment.  This is done with inline assembly since this
  //  will clear the value of pulDest if it is not kept in a register. 
  __asm("  ldr     r0, =_sbss\n"
 800015c:	480c      	ldr	r0, [pc, #48]	; (8000190 <ADC1_2_IRQHandler+0x8>)
 800015e:	490d      	ldr	r1, [pc, #52]	; (8000194 <ADC1_2_IRQHandler+0xc>)
 8000160:	f04f 0200 	mov.w	r2, #0

08000164 <zero_loop>:
 8000164:	4288      	cmp	r0, r1
 8000166:	bfb8      	it	lt
 8000168:	f840 2b04 	strlt.w	r2, [r0], #4
 800016c:	dbfa      	blt.n	8000164 <zero_loop>
        "    it      lt\n"
        "    strlt   r2, [r0], #4\n"
        "    blt     zero_loop");
  
  /* Setup the microcontroller system. */
  SystemInit();
 800016e:	f000 f8ab 	bl	80002c8 <SystemInit>
    
  /* Call the application's entry point.*/
  main();
 8000172:	f000 f811 	bl	8000198 <main>
}
 8000176:	3708      	adds	r7, #8
 8000178:	46bd      	mov	sp, r7
 800017a:	bd80      	pop	{r7, pc}
 800017c:	08004688 	.word	0x08004688
 8000180:	20000000 	.word	0x20000000
 8000184:	20000060 	.word	0x20000060

08000188 <ADC1_2_IRQHandler>:
  *         preserving the system state for examination by a debugger.
  * @param  None
  * @retval None  
  */
static void Default_Handler(void) 
{
 8000188:	b480      	push	{r7}
 800018a:	af00      	add	r7, sp, #0
  /* Go into an infinite loop. */
  while (1) 
  {
  }
 800018c:	e7fe      	b.n	800018c <ADC1_2_IRQHandler+0x4>
 800018e:	0000      	.short	0x0000
 8000190:	20000474 	.word	0x20000474
 8000194:	200004d8 	.word	0x200004d8

08000198 <main>:
u16 Period = 500;

void MyKeyTest( u8 key );

int main(int argc, char *argv[])
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b082      	sub	sp, #8
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
 80001a0:	6039      	str	r1, [r7, #0]
	HardInit();
 80001a2:	f000 fa25 	bl	80005f0 <HardInit>
    //Time3Start( );
    PwmStart( );
 80001a6:	f000 fd7b 	bl	8000ca0 <PwmStart>
	while(1)
	{
		//delay_ms(1000);
		KeyTest( MyKeyTest );	
 80001aa:	4802      	ldr	r0, [pc, #8]	; (80001b4 <main+0x1c>)
 80001ac:	f000 fc38 	bl	8000a20 <KeyTest>
		//LedGreen.LedRollBack( &LedGreen );
	}
 80001b0:	e7fb      	b.n	80001aa <main+0x12>
 80001b2:	bf00      	nop
 80001b4:	080001b9 	.word	0x080001b9

080001b8 <MyKeyTest>:
}

	
void MyKeyTest( u8 key )
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	b082      	sub	sp, #8
 80001bc:	af00      	add	r7, sp, #0
 80001be:	4603      	mov	r3, r0
 80001c0:	71fb      	strb	r3, [r7, #7]
	switch (key)
 80001c2:	79fb      	ldrb	r3, [r7, #7]
 80001c4:	2b03      	cmp	r3, #3
 80001c6:	d82f      	bhi.n	8000228 <MyKeyTest+0x70>
 80001c8:	a201      	add	r2, pc, #4	; (adr r2, 80001d0 <MyKeyTest+0x18>)
 80001ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001ce:	bf00      	nop
 80001d0:	080001e1 	.word	0x080001e1
 80001d4:	080001f9 	.word	0x080001f9
 80001d8:	08000211 	.word	0x08000211
 80001dc:	08000221 	.word	0x08000221
	{
		case KEY0:
				LedGreen.LedRollBack( &LedGreen );
 80001e0:	4b13      	ldr	r3, [pc, #76]	; (8000230 <MyKeyTest+0x78>)
 80001e2:	69db      	ldr	r3, [r3, #28]
 80001e4:	4812      	ldr	r0, [pc, #72]	; (8000230 <MyKeyTest+0x78>)
 80001e6:	4798      	blx	r3
				//LedRed.LedBlink( &LedRed, 1000 );
				PwmSetDutyCycle( DutyCycle+10 ); 
 80001e8:	4b12      	ldr	r3, [pc, #72]	; (8000234 <MyKeyTest+0x7c>)
 80001ea:	881b      	ldrh	r3, [r3, #0]
 80001ec:	330a      	adds	r3, #10
 80001ee:	b29b      	uxth	r3, r3
 80001f0:	4618      	mov	r0, r3
 80001f2:	f000 fd3d 	bl	8000c70 <PwmSetDutyCycle>
			break;
 80001f6:	e017      	b.n	8000228 <MyKeyTest+0x70>
		case KEY1:
				LedGreen.LedRollBack( &LedGreen );
 80001f8:	4b0d      	ldr	r3, [pc, #52]	; (8000230 <MyKeyTest+0x78>)
 80001fa:	69db      	ldr	r3, [r3, #28]
 80001fc:	480c      	ldr	r0, [pc, #48]	; (8000230 <MyKeyTest+0x78>)
 80001fe:	4798      	blx	r3
				PwmSetDutyCycle( DutyCycle-10 ); 
 8000200:	4b0c      	ldr	r3, [pc, #48]	; (8000234 <MyKeyTest+0x7c>)
 8000202:	881b      	ldrh	r3, [r3, #0]
 8000204:	3b0a      	subs	r3, #10
 8000206:	b29b      	uxth	r3, r3
 8000208:	4618      	mov	r0, r3
 800020a:	f000 fd31 	bl	8000c70 <PwmSetDutyCycle>
			break;
 800020e:	e00b      	b.n	8000228 <MyKeyTest+0x70>
		case KEY2:
				//LedRed.LedOFF( &LedRed );
				PwmSetPeriodUs( Period+50 ); 
 8000210:	4b09      	ldr	r3, [pc, #36]	; (8000238 <MyKeyTest+0x80>)
 8000212:	881b      	ldrh	r3, [r3, #0]
 8000214:	3332      	adds	r3, #50	; 0x32
 8000216:	b29b      	uxth	r3, r3
 8000218:	4618      	mov	r0, r3
 800021a:	f000 fd11 	bl	8000c40 <PwmSetPeriodUs>
			break;
 800021e:	e003      	b.n	8000228 <MyKeyTest+0x70>
		case KEYWK:
				Beep.PlayMusic( );	
 8000220:	4b06      	ldr	r3, [pc, #24]	; (800023c <MyKeyTest+0x84>)
 8000222:	699b      	ldr	r3, [r3, #24]
 8000224:	4798      	blx	r3
			break;
 8000226:	bf00      	nop
	}
}
 8000228:	3708      	adds	r7, #8
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}
 800022e:	bf00      	nop
 8000230:	200004b8 	.word	0x200004b8
 8000234:	20000000 	.word	0x20000000
 8000238:	20000002 	.word	0x20000002
 800023c:	2000047c 	.word	0x2000047c

08000240 <TIM3_IRQHandler>:


void TIM3_IRQHandler(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM3,TIM_IT_Update)==SET) //Ê∫¢Âá∫‰∏≠Êñ≠
 8000244:	4807      	ldr	r0, [pc, #28]	; (8000264 <TIM3_IRQHandler+0x24>)
 8000246:	2101      	movs	r1, #1
 8000248:	f003 f9fc 	bl	8003644 <TIM_GetITStatus>
 800024c:	4603      	mov	r3, r0
 800024e:	2b01      	cmp	r3, #1
 8000250:	d103      	bne.n	800025a <TIM3_IRQHandler+0x1a>
	{
		LedRed.LedRollBack( &LedRed );
 8000252:	4b05      	ldr	r3, [pc, #20]	; (8000268 <TIM3_IRQHandler+0x28>)
 8000254:	69db      	ldr	r3, [r3, #28]
 8000256:	4804      	ldr	r0, [pc, #16]	; (8000268 <TIM3_IRQHandler+0x28>)
 8000258:	4798      	blx	r3
	}
	TIM_ClearITPendingBit(TIM3,TIM_IT_Update); //Ê∏ÖÈô§‰∏≠Êñ≠Ê†áÂøó‰Ωç
 800025a:	4802      	ldr	r0, [pc, #8]	; (8000264 <TIM3_IRQHandler+0x24>)
 800025c:	2101      	movs	r1, #1
 800025e:	f003 fa1b 	bl	8003698 <TIM_ClearITPendingBit>
}
 8000262:	bd80      	pop	{r7, pc}
 8000264:	40000400 	.word	0x40000400
 8000268:	20000498 	.word	0x20000498

0800026c <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0
}
 8000270:	46bd      	mov	sp, r7
 8000272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000276:	4770      	bx	lr

08000278 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000278:	b480      	push	{r7}
 800027a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 800027c:	e7fe      	b.n	800027c <HardFault_Handler+0x4>
 800027e:	bf00      	nop

08000280 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000284:	e7fe      	b.n	8000284 <MemManage_Handler+0x4>
 8000286:	bf00      	nop

08000288 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000288:	b480      	push	{r7}
 800028a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 800028c:	e7fe      	b.n	800028c <BusFault_Handler+0x4>
 800028e:	bf00      	nop

08000290 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000294:	e7fe      	b.n	8000294 <UsageFault_Handler+0x4>
 8000296:	bf00      	nop

08000298 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
}
 800029c:	46bd      	mov	sp, r7
 800029e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a2:	4770      	bx	lr

080002a4 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80002a4:	b480      	push	{r7}
 80002a6:	af00      	add	r7, sp, #0
}
 80002a8:	46bd      	mov	sp, r7
 80002aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ae:	4770      	bx	lr

080002b0 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
}
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr

080002bc <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80002bc:	b480      	push	{r7}
 80002be:	af00      	add	r7, sp, #0
}
 80002c0:	46bd      	mov	sp, r7
 80002c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c6:	4770      	bx	lr

080002c8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80002cc:	4a11      	ldr	r2, [pc, #68]	; (8000314 <SystemInit+0x4c>)
 80002ce:	4b11      	ldr	r3, [pc, #68]	; (8000314 <SystemInit+0x4c>)
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	f043 0301 	orr.w	r3, r3, #1
 80002d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80002d8:	4b0e      	ldr	r3, [pc, #56]	; (8000314 <SystemInit+0x4c>)
 80002da:	2200      	movs	r2, #0
 80002dc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80002de:	4a0d      	ldr	r2, [pc, #52]	; (8000314 <SystemInit+0x4c>)
 80002e0:	4b0c      	ldr	r3, [pc, #48]	; (8000314 <SystemInit+0x4c>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80002e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80002ec:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80002ee:	4b09      	ldr	r3, [pc, #36]	; (8000314 <SystemInit+0x4c>)
 80002f0:	4a09      	ldr	r2, [pc, #36]	; (8000318 <SystemInit+0x50>)
 80002f2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80002f4:	4a07      	ldr	r2, [pc, #28]	; (8000314 <SystemInit+0x4c>)
 80002f6:	4b07      	ldr	r3, [pc, #28]	; (8000314 <SystemInit+0x4c>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80002fe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000300:	4b04      	ldr	r3, [pc, #16]	; (8000314 <SystemInit+0x4c>)
 8000302:	2200      	movs	r2, #0
 8000304:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000306:	f000 f887 	bl	8000418 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800030a:	4b04      	ldr	r3, [pc, #16]	; (800031c <SystemInit+0x54>)
 800030c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000310:	609a      	str	r2, [r3, #8]
#endif
}
 8000312:	bd80      	pop	{r7, pc}
 8000314:	40023800 	.word	0x40023800
 8000318:	24003010 	.word	0x24003010
 800031c:	e000ed00 	.word	0xe000ed00

08000320 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000320:	b480      	push	{r7}
 8000322:	b087      	sub	sp, #28
 8000324:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000326:	2300      	movs	r3, #0
 8000328:	613b      	str	r3, [r7, #16]
 800032a:	2300      	movs	r3, #0
 800032c:	617b      	str	r3, [r7, #20]
 800032e:	2302      	movs	r3, #2
 8000330:	60fb      	str	r3, [r7, #12]
 8000332:	2300      	movs	r3, #0
 8000334:	60bb      	str	r3, [r7, #8]
 8000336:	2302      	movs	r3, #2
 8000338:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800033a:	4b32      	ldr	r3, [pc, #200]	; (8000404 <SystemCoreClockUpdate+0xe4>)
 800033c:	689b      	ldr	r3, [r3, #8]
 800033e:	f003 030c 	and.w	r3, r3, #12
 8000342:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000344:	693b      	ldr	r3, [r7, #16]
 8000346:	2b04      	cmp	r3, #4
 8000348:	d007      	beq.n	800035a <SystemCoreClockUpdate+0x3a>
 800034a:	2b08      	cmp	r3, #8
 800034c:	d009      	beq.n	8000362 <SystemCoreClockUpdate+0x42>
 800034e:	2b00      	cmp	r3, #0
 8000350:	d13f      	bne.n	80003d2 <SystemCoreClockUpdate+0xb2>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000352:	4b2d      	ldr	r3, [pc, #180]	; (8000408 <SystemCoreClockUpdate+0xe8>)
 8000354:	4a2d      	ldr	r2, [pc, #180]	; (800040c <SystemCoreClockUpdate+0xec>)
 8000356:	601a      	str	r2, [r3, #0]
      break;
 8000358:	e03f      	b.n	80003da <SystemCoreClockUpdate+0xba>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800035a:	4b2b      	ldr	r3, [pc, #172]	; (8000408 <SystemCoreClockUpdate+0xe8>)
 800035c:	4a2c      	ldr	r2, [pc, #176]	; (8000410 <SystemCoreClockUpdate+0xf0>)
 800035e:	601a      	str	r2, [r3, #0]
      break;
 8000360:	e03b      	b.n	80003da <SystemCoreClockUpdate+0xba>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000362:	4b28      	ldr	r3, [pc, #160]	; (8000404 <SystemCoreClockUpdate+0xe4>)
 8000364:	685b      	ldr	r3, [r3, #4]
 8000366:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800036a:	0d9b      	lsrs	r3, r3, #22
 800036c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800036e:	4b25      	ldr	r3, [pc, #148]	; (8000404 <SystemCoreClockUpdate+0xe4>)
 8000370:	685b      	ldr	r3, [r3, #4]
 8000372:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000376:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000378:	68bb      	ldr	r3, [r7, #8]
 800037a:	2b00      	cmp	r3, #0
 800037c:	d00d      	beq.n	800039a <SystemCoreClockUpdate+0x7a>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800037e:	4a24      	ldr	r2, [pc, #144]	; (8000410 <SystemCoreClockUpdate+0xf0>)
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	fbb2 f2f3 	udiv	r2, r2, r3
 8000386:	4b1f      	ldr	r3, [pc, #124]	; (8000404 <SystemCoreClockUpdate+0xe4>)
 8000388:	6859      	ldr	r1, [r3, #4]
 800038a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800038e:	400b      	ands	r3, r1
 8000390:	099b      	lsrs	r3, r3, #6
 8000392:	fb03 f302 	mul.w	r3, r3, r2
 8000396:	617b      	str	r3, [r7, #20]
 8000398:	e00c      	b.n	80003b4 <SystemCoreClockUpdate+0x94>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800039a:	4a1c      	ldr	r2, [pc, #112]	; (800040c <SystemCoreClockUpdate+0xec>)
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	fbb2 f2f3 	udiv	r2, r2, r3
 80003a2:	4b18      	ldr	r3, [pc, #96]	; (8000404 <SystemCoreClockUpdate+0xe4>)
 80003a4:	6859      	ldr	r1, [r3, #4]
 80003a6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80003aa:	400b      	ands	r3, r1
 80003ac:	099b      	lsrs	r3, r3, #6
 80003ae:	fb03 f302 	mul.w	r3, r3, r2
 80003b2:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80003b4:	4b13      	ldr	r3, [pc, #76]	; (8000404 <SystemCoreClockUpdate+0xe4>)
 80003b6:	685b      	ldr	r3, [r3, #4]
 80003b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80003bc:	0c1b      	lsrs	r3, r3, #16
 80003be:	3301      	adds	r3, #1
 80003c0:	005b      	lsls	r3, r3, #1
 80003c2:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80003c4:	697a      	ldr	r2, [r7, #20]
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80003cc:	4a0e      	ldr	r2, [pc, #56]	; (8000408 <SystemCoreClockUpdate+0xe8>)
 80003ce:	6013      	str	r3, [r2, #0]
      break;
 80003d0:	e003      	b.n	80003da <SystemCoreClockUpdate+0xba>
    default:
      SystemCoreClock = HSI_VALUE;
 80003d2:	4b0d      	ldr	r3, [pc, #52]	; (8000408 <SystemCoreClockUpdate+0xe8>)
 80003d4:	4a0d      	ldr	r2, [pc, #52]	; (800040c <SystemCoreClockUpdate+0xec>)
 80003d6:	601a      	str	r2, [r3, #0]
      break;
 80003d8:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80003da:	4b0a      	ldr	r3, [pc, #40]	; (8000404 <SystemCoreClockUpdate+0xe4>)
 80003dc:	689b      	ldr	r3, [r3, #8]
 80003de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80003e2:	091b      	lsrs	r3, r3, #4
 80003e4:	4a0b      	ldr	r2, [pc, #44]	; (8000414 <SystemCoreClockUpdate+0xf4>)
 80003e6:	5cd3      	ldrb	r3, [r2, r3]
 80003e8:	b2db      	uxtb	r3, r3
 80003ea:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80003ec:	4b06      	ldr	r3, [pc, #24]	; (8000408 <SystemCoreClockUpdate+0xe8>)
 80003ee:	681a      	ldr	r2, [r3, #0]
 80003f0:	693b      	ldr	r3, [r7, #16]
 80003f2:	fa22 f303 	lsr.w	r3, r2, r3
 80003f6:	4a04      	ldr	r2, [pc, #16]	; (8000408 <SystemCoreClockUpdate+0xe8>)
 80003f8:	6013      	str	r3, [r2, #0]
}
 80003fa:	371c      	adds	r7, #28
 80003fc:	46bd      	mov	sp, r7
 80003fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000402:	4770      	bx	lr
 8000404:	40023800 	.word	0x40023800
 8000408:	20000004 	.word	0x20000004
 800040c:	00f42400 	.word	0x00f42400
 8000410:	007a1200 	.word	0x007a1200
 8000414:	20000008 	.word	0x20000008

08000418 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000418:	b480      	push	{r7}
 800041a:	b083      	sub	sp, #12
 800041c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800041e:	2300      	movs	r3, #0
 8000420:	607b      	str	r3, [r7, #4]
 8000422:	2300      	movs	r3, #0
 8000424:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000426:	4a35      	ldr	r2, [pc, #212]	; (80004fc <SetSysClock+0xe4>)
 8000428:	4b34      	ldr	r3, [pc, #208]	; (80004fc <SetSysClock+0xe4>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000430:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000432:	4b32      	ldr	r3, [pc, #200]	; (80004fc <SetSysClock+0xe4>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800043a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	3301      	adds	r3, #1
 8000440:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000442:	683b      	ldr	r3, [r7, #0]
 8000444:	2b00      	cmp	r3, #0
 8000446:	d103      	bne.n	8000450 <SetSysClock+0x38>
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800044e:	d1f0      	bne.n	8000432 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000450:	4b2a      	ldr	r3, [pc, #168]	; (80004fc <SetSysClock+0xe4>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000458:	2b00      	cmp	r3, #0
 800045a:	d002      	beq.n	8000462 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800045c:	2301      	movs	r3, #1
 800045e:	603b      	str	r3, [r7, #0]
 8000460:	e001      	b.n	8000466 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000462:	2300      	movs	r3, #0
 8000464:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	2b01      	cmp	r3, #1
 800046a:	d142      	bne.n	80004f2 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800046c:	4a23      	ldr	r2, [pc, #140]	; (80004fc <SetSysClock+0xe4>)
 800046e:	4b23      	ldr	r3, [pc, #140]	; (80004fc <SetSysClock+0xe4>)
 8000470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000472:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000476:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000478:	4a21      	ldr	r2, [pc, #132]	; (8000500 <SetSysClock+0xe8>)
 800047a:	4b21      	ldr	r3, [pc, #132]	; (8000500 <SetSysClock+0xe8>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000482:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000484:	4a1d      	ldr	r2, [pc, #116]	; (80004fc <SetSysClock+0xe4>)
 8000486:	4b1d      	ldr	r3, [pc, #116]	; (80004fc <SetSysClock+0xe4>)
 8000488:	689b      	ldr	r3, [r3, #8]
 800048a:	6093      	str	r3, [r2, #8]

#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800048c:	4a1b      	ldr	r2, [pc, #108]	; (80004fc <SetSysClock+0xe4>)
 800048e:	4b1b      	ldr	r3, [pc, #108]	; (80004fc <SetSysClock+0xe4>)
 8000490:	689b      	ldr	r3, [r3, #8]
 8000492:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000496:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000498:	4a18      	ldr	r2, [pc, #96]	; (80004fc <SetSysClock+0xe4>)
 800049a:	4b18      	ldr	r3, [pc, #96]	; (80004fc <SetSysClock+0xe4>)
 800049c:	689b      	ldr	r3, [r3, #8]
 800049e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80004a2:	6093      	str	r3, [r2, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80004a4:	4b15      	ldr	r3, [pc, #84]	; (80004fc <SetSysClock+0xe4>)
 80004a6:	4a17      	ldr	r2, [pc, #92]	; (8000504 <SetSysClock+0xec>)
 80004a8:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80004aa:	4a14      	ldr	r2, [pc, #80]	; (80004fc <SetSysClock+0xe4>)
 80004ac:	4b13      	ldr	r3, [pc, #76]	; (80004fc <SetSysClock+0xe4>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80004b4:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80004b6:	bf00      	nop
 80004b8:	4b10      	ldr	r3, [pc, #64]	; (80004fc <SetSysClock+0xe4>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d0f9      	beq.n	80004b8 <SetSysClock+0xa0>
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
#endif /* STM32F427_437x || STM32F429_439xx  */

#if defined (STM32F40_41xxx)     
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80004c4:	4b10      	ldr	r3, [pc, #64]	; (8000508 <SetSysClock+0xf0>)
 80004c6:	f240 7205 	movw	r2, #1797	; 0x705
 80004ca:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80004cc:	4a0b      	ldr	r2, [pc, #44]	; (80004fc <SetSysClock+0xe4>)
 80004ce:	4b0b      	ldr	r3, [pc, #44]	; (80004fc <SetSysClock+0xe4>)
 80004d0:	689b      	ldr	r3, [r3, #8]
 80004d2:	f023 0303 	bic.w	r3, r3, #3
 80004d6:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80004d8:	4a08      	ldr	r2, [pc, #32]	; (80004fc <SetSysClock+0xe4>)
 80004da:	4b08      	ldr	r3, [pc, #32]	; (80004fc <SetSysClock+0xe4>)
 80004dc:	689b      	ldr	r3, [r3, #8]
 80004de:	f043 0302 	orr.w	r3, r3, #2
 80004e2:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80004e4:	bf00      	nop
 80004e6:	4b05      	ldr	r3, [pc, #20]	; (80004fc <SetSysClock+0xe4>)
 80004e8:	689b      	ldr	r3, [r3, #8]
 80004ea:	f003 030c 	and.w	r3, r3, #12
 80004ee:	2b08      	cmp	r3, #8
 80004f0:	d1f9      	bne.n	80004e6 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80004f2:	370c      	adds	r7, #12
 80004f4:	46bd      	mov	sp, r7
 80004f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fa:	4770      	bx	lr
 80004fc:	40023800 	.word	0x40023800
 8000500:	40007000 	.word	0x40007000
 8000504:	07405408 	.word	0x07405408
 8000508:	40023c00 	.word	0x40023c00

0800050c <LED_Init>:
#include "time3.h"
#include "pwm.h"


void LED_Init( void )
{
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0

	LedRed.pin = LEDRED;
 8000510:	4b1d      	ldr	r3, [pc, #116]	; (8000588 <LED_Init+0x7c>)
 8000512:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000516:	801a      	strh	r2, [r3, #0]
    LedRed.LedInit = LedInit;
 8000518:	4b1b      	ldr	r3, [pc, #108]	; (8000588 <LED_Init+0x7c>)
 800051a:	4a1c      	ldr	r2, [pc, #112]	; (800058c <LED_Init+0x80>)
 800051c:	605a      	str	r2, [r3, #4]
    LedRed.LedON = LedOn;
 800051e:	4b1a      	ldr	r3, [pc, #104]	; (8000588 <LED_Init+0x7c>)
 8000520:	4a1b      	ldr	r2, [pc, #108]	; (8000590 <LED_Init+0x84>)
 8000522:	609a      	str	r2, [r3, #8]
    LedRed.LedOFF = LedOff;
 8000524:	4b18      	ldr	r3, [pc, #96]	; (8000588 <LED_Init+0x7c>)
 8000526:	4a1b      	ldr	r2, [pc, #108]	; (8000594 <LED_Init+0x88>)
 8000528:	60da      	str	r2, [r3, #12]
    LedRed.SetValue = SetValue;
 800052a:	4b17      	ldr	r3, [pc, #92]	; (8000588 <LED_Init+0x7c>)
 800052c:	4a1a      	ldr	r2, [pc, #104]	; (8000598 <LED_Init+0x8c>)
 800052e:	611a      	str	r2, [r3, #16]
    LedRed.GetLedStatus = GetLedStatus;
 8000530:	4b15      	ldr	r3, [pc, #84]	; (8000588 <LED_Init+0x7c>)
 8000532:	4a1a      	ldr	r2, [pc, #104]	; (800059c <LED_Init+0x90>)
 8000534:	615a      	str	r2, [r3, #20]
    LedRed.LedBlink = LedBlink;
 8000536:	4b14      	ldr	r3, [pc, #80]	; (8000588 <LED_Init+0x7c>)
 8000538:	4a19      	ldr	r2, [pc, #100]	; (80005a0 <LED_Init+0x94>)
 800053a:	619a      	str	r2, [r3, #24]
    LedRed.LedRollBack = LedRollBack;
 800053c:	4b12      	ldr	r3, [pc, #72]	; (8000588 <LED_Init+0x7c>)
 800053e:	4a19      	ldr	r2, [pc, #100]	; (80005a4 <LED_Init+0x98>)
 8000540:	61da      	str	r2, [r3, #28]
	LedRed.LedInit( &LedRed );
 8000542:	4b11      	ldr	r3, [pc, #68]	; (8000588 <LED_Init+0x7c>)
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	4810      	ldr	r0, [pc, #64]	; (8000588 <LED_Init+0x7c>)
 8000548:	4798      	blx	r3

	LedGreen.pin = LEDGREEN;
 800054a:	4b17      	ldr	r3, [pc, #92]	; (80005a8 <LED_Init+0x9c>)
 800054c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000550:	801a      	strh	r2, [r3, #0]
    LedGreen.LedInit = LedInit;
 8000552:	4b15      	ldr	r3, [pc, #84]	; (80005a8 <LED_Init+0x9c>)
 8000554:	4a0d      	ldr	r2, [pc, #52]	; (800058c <LED_Init+0x80>)
 8000556:	605a      	str	r2, [r3, #4]
    LedGreen.LedON = LedOn;
 8000558:	4b13      	ldr	r3, [pc, #76]	; (80005a8 <LED_Init+0x9c>)
 800055a:	4a0d      	ldr	r2, [pc, #52]	; (8000590 <LED_Init+0x84>)
 800055c:	609a      	str	r2, [r3, #8]
    LedGreen.LedOFF = LedOff;
 800055e:	4b12      	ldr	r3, [pc, #72]	; (80005a8 <LED_Init+0x9c>)
 8000560:	4a0c      	ldr	r2, [pc, #48]	; (8000594 <LED_Init+0x88>)
 8000562:	60da      	str	r2, [r3, #12]
    LedGreen.SetValue = SetValue;
 8000564:	4b10      	ldr	r3, [pc, #64]	; (80005a8 <LED_Init+0x9c>)
 8000566:	4a0c      	ldr	r2, [pc, #48]	; (8000598 <LED_Init+0x8c>)
 8000568:	611a      	str	r2, [r3, #16]
    LedGreen.GetLedStatus = GetLedStatus;
 800056a:	4b0f      	ldr	r3, [pc, #60]	; (80005a8 <LED_Init+0x9c>)
 800056c:	4a0b      	ldr	r2, [pc, #44]	; (800059c <LED_Init+0x90>)
 800056e:	615a      	str	r2, [r3, #20]
    LedGreen.LedBlink = LedBlink;
 8000570:	4b0d      	ldr	r3, [pc, #52]	; (80005a8 <LED_Init+0x9c>)
 8000572:	4a0b      	ldr	r2, [pc, #44]	; (80005a0 <LED_Init+0x94>)
 8000574:	619a      	str	r2, [r3, #24]
    LedGreen.LedRollBack = LedRollBack;
 8000576:	4b0c      	ldr	r3, [pc, #48]	; (80005a8 <LED_Init+0x9c>)
 8000578:	4a0a      	ldr	r2, [pc, #40]	; (80005a4 <LED_Init+0x98>)
 800057a:	61da      	str	r2, [r3, #28]
	LedGreen.LedInit( &LedGreen );
 800057c:	4b0a      	ldr	r3, [pc, #40]	; (80005a8 <LED_Init+0x9c>)
 800057e:	685b      	ldr	r3, [r3, #4]
 8000580:	4809      	ldr	r0, [pc, #36]	; (80005a8 <LED_Init+0x9c>)
 8000582:	4798      	blx	r3
	LedGreen.LedBlink = LedBlinkGreen;
	LedGreen.LedRollBack = LedBlinkGreen;
	LedGreen.LedInit( );
#endif 	
	
}
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	20000498 	.word	0x20000498
 800058c:	08000a41 	.word	0x08000a41
 8000590:	08000ae9 	.word	0x08000ae9
 8000594:	08000b01 	.word	0x08000b01
 8000598:	08000a89 	.word	0x08000a89
 800059c:	08000ac5 	.word	0x08000ac5
 80005a0:	08000b19 	.word	0x08000b19
 80005a4:	08000b4d 	.word	0x08000b4d
 80005a8:	200004b8 	.word	0x200004b8

080005ac <BEEP_INIT>:

void BEEP_INIT( void )
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
	Beep.BeepInit = BeepInit ;
 80005b0:	4b09      	ldr	r3, [pc, #36]	; (80005d8 <BEEP_INIT+0x2c>)
 80005b2:	4a0a      	ldr	r2, [pc, #40]	; (80005dc <BEEP_INIT+0x30>)
 80005b4:	609a      	str	r2, [r3, #8]
	Beep.BeepOn = BeepOn ;
 80005b6:	4b08      	ldr	r3, [pc, #32]	; (80005d8 <BEEP_INIT+0x2c>)
 80005b8:	4a09      	ldr	r2, [pc, #36]	; (80005e0 <BEEP_INIT+0x34>)
 80005ba:	60da      	str	r2, [r3, #12]
	Beep.BeepOff = BeepOff ;
 80005bc:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <BEEP_INIT+0x2c>)
 80005be:	4a09      	ldr	r2, [pc, #36]	; (80005e4 <BEEP_INIT+0x38>)
 80005c0:	611a      	str	r2, [r3, #16]
	Beep.BeepOnHzTime = BeepOnHzTime ;
 80005c2:	4b05      	ldr	r3, [pc, #20]	; (80005d8 <BEEP_INIT+0x2c>)
 80005c4:	4a08      	ldr	r2, [pc, #32]	; (80005e8 <BEEP_INIT+0x3c>)
 80005c6:	615a      	str	r2, [r3, #20]
	Beep.PlayMusic = PlayMusic ;
 80005c8:	4b03      	ldr	r3, [pc, #12]	; (80005d8 <BEEP_INIT+0x2c>)
 80005ca:	4a08      	ldr	r2, [pc, #32]	; (80005ec <BEEP_INIT+0x40>)
 80005cc:	619a      	str	r2, [r3, #24]

	Beep.BeepInit( );
 80005ce:	4b02      	ldr	r3, [pc, #8]	; (80005d8 <BEEP_INIT+0x2c>)
 80005d0:	689b      	ldr	r3, [r3, #8]
 80005d2:	4798      	blx	r3
}
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	2000047c 	.word	0x2000047c
 80005dc:	0800078d 	.word	0x0800078d
 80005e0:	080007d1 	.word	0x080007d1
 80005e4:	080007e5 	.word	0x080007e5
 80005e8:	080007f9 	.word	0x080007f9
 80005ec:	08000865 	.word	0x08000865

080005f0 <HardInit>:


void HardInit( void )
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80005f4:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80005f8:	f000 fc36 	bl	8000e68 <NVIC_PriorityGroupConfig>
	delay_init( 168 );
 80005fc:	20a8      	movs	r0, #168	; 0xa8
 80005fe:	f000 f80d 	bl	800061c <delay_init>
	uart_init( 115200 );
 8000602:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8000606:	f000 fbaf 	bl	8000d68 <uart_init>

	LED_Init( );
 800060a:	f7ff ff7f 	bl	800050c <LED_Init>
	BEEP_INIT();
 800060e:	f7ff ffcd 	bl	80005ac <BEEP_INIT>
	KeyPinInit( );
 8000612:	f000 f957 	bl	80008c4 <KeyPinInit>
//	IwdgStart1S( );
	//Time3InitMs( 1000 );
	PwmInit( );
 8000616:	f000 faf1 	bl	8000bfc <PwmInit>
//	TIM14_PWM_Init(500-1,84-1);
//	Time14PwmInit_HZ( 2000 );
//	TIM5_CH1_Cap_Init(0XFFFFFFFF, 84-1);
//	PadInit( 8 );
//	FSMC_SRAM_Init( );
}
 800061a:	bd80      	pop	{r7, pc}

0800061c <delay_init>:
static u8  fac_us=0;	
static u16 fac_ms=0;	
	

void delay_init(u8 SYSCLK)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	4603      	mov	r3, r0
 8000624:	71fb      	strb	r3, [r7, #7]
 	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK_Div8); 
 8000626:	f06f 0004 	mvn.w	r0, #4
 800062a:	f000 fcc5 	bl	8000fb8 <SysTick_CLKSourceConfig>

	fac_us=SYSCLK/8;				
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	08db      	lsrs	r3, r3, #3
 8000632:	b2da      	uxtb	r2, r3
 8000634:	4b08      	ldr	r3, [pc, #32]	; (8000658 <delay_init+0x3c>)
 8000636:	701a      	strb	r2, [r3, #0]
	fac_ms=(u16)fac_us*1000;		
 8000638:	4b07      	ldr	r3, [pc, #28]	; (8000658 <delay_init+0x3c>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	b29b      	uxth	r3, r3
 800063e:	461a      	mov	r2, r3
 8000640:	0152      	lsls	r2, r2, #5
 8000642:	1ad2      	subs	r2, r2, r3
 8000644:	0092      	lsls	r2, r2, #2
 8000646:	4413      	add	r3, r2
 8000648:	00db      	lsls	r3, r3, #3
 800064a:	b29a      	uxth	r2, r3
 800064c:	4b03      	ldr	r3, [pc, #12]	; (800065c <delay_init+0x40>)
 800064e:	801a      	strh	r2, [r3, #0]

}								    
 8000650:	3708      	adds	r7, #8
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	20000474 	.word	0x20000474
 800065c:	20000476 	.word	0x20000476

08000660 <delay_us>:

void delay_us(u32 nus)
{		
 8000660:	b480      	push	{r7}
 8000662:	b085      	sub	sp, #20
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
	u32 temp;	    	 
	SysTick->LOAD=nus*fac_us; 				// ±º‰º”‘ÿ	  		 
 8000668:	4a15      	ldr	r2, [pc, #84]	; (80006c0 <delay_us+0x60>)
 800066a:	4b16      	ldr	r3, [pc, #88]	; (80006c4 <delay_us+0x64>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	4619      	mov	r1, r3
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	fb03 f301 	mul.w	r3, r3, r1
 8000676:	6053      	str	r3, [r2, #4]
	SysTick->VAL=0x00;        				//«Âø’º∆ ˝∆˜
 8000678:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <delay_us+0x60>)
 800067a:	2200      	movs	r2, #0
 800067c:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk ; //ø™ ºµπ ˝ 	 
 800067e:	4a10      	ldr	r2, [pc, #64]	; (80006c0 <delay_us+0x60>)
 8000680:	4b0f      	ldr	r3, [pc, #60]	; (80006c0 <delay_us+0x60>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f043 0301 	orr.w	r3, r3, #1
 8000688:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 800068a:	4b0d      	ldr	r3, [pc, #52]	; (80006c0 <delay_us+0x60>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	60fb      	str	r3, [r7, #12]
	}while((temp&0x01)&&!(temp&(1<<16)));	//µ»¥˝ ±º‰µΩ¥Ô   
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	f003 0301 	and.w	r3, r3, #1
 8000696:	2b00      	cmp	r3, #0
 8000698:	d004      	beq.n	80006a4 <delay_us+0x44>
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d0f2      	beq.n	800068a <delay_us+0x2a>
	SysTick->CTRL&=~SysTick_CTRL_ENABLE_Msk; //πÿ±’º∆ ˝∆˜
 80006a4:	4a06      	ldr	r2, [pc, #24]	; (80006c0 <delay_us+0x60>)
 80006a6:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <delay_us+0x60>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	f023 0301 	bic.w	r3, r3, #1
 80006ae:	6013      	str	r3, [r2, #0]
	SysTick->VAL =0X00;       				//«Âø’º∆ ˝∆˜ 
 80006b0:	4b03      	ldr	r3, [pc, #12]	; (80006c0 <delay_us+0x60>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	609a      	str	r2, [r3, #8]
}
 80006b6:	3714      	adds	r7, #20
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr
 80006c0:	e000e010 	.word	0xe000e010
 80006c4:	20000474 	.word	0x20000474

080006c8 <delay_xms>:

void delay_xms(u16 nms)
{	 		  	  
 80006c8:	b480      	push	{r7}
 80006ca:	b085      	sub	sp, #20
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	80fb      	strh	r3, [r7, #6]
	u32 temp;		   
	SysTick->LOAD=(u32)nms*fac_ms;			// ±º‰º”‘ÿ(SysTick->LOADŒ™24bit)
 80006d2:	4a15      	ldr	r2, [pc, #84]	; (8000728 <delay_xms+0x60>)
 80006d4:	88fb      	ldrh	r3, [r7, #6]
 80006d6:	4915      	ldr	r1, [pc, #84]	; (800072c <delay_xms+0x64>)
 80006d8:	8809      	ldrh	r1, [r1, #0]
 80006da:	fb01 f303 	mul.w	r3, r1, r3
 80006de:	6053      	str	r3, [r2, #4]
	SysTick->VAL =0x00;           			//«Âø’º∆ ˝∆˜
 80006e0:	4b11      	ldr	r3, [pc, #68]	; (8000728 <delay_xms+0x60>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk ;          //ø™ ºµπ ˝ 
 80006e6:	4a10      	ldr	r2, [pc, #64]	; (8000728 <delay_xms+0x60>)
 80006e8:	4b0f      	ldr	r3, [pc, #60]	; (8000728 <delay_xms+0x60>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f043 0301 	orr.w	r3, r3, #1
 80006f0:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 80006f2:	4b0d      	ldr	r3, [pc, #52]	; (8000728 <delay_xms+0x60>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	60fb      	str	r3, [r7, #12]
	}while((temp&0x01)&&!(temp&(1<<16)));	//µ»¥˝ ±º‰µΩ¥Ô   
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d004      	beq.n	800070c <delay_xms+0x44>
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000708:	2b00      	cmp	r3, #0
 800070a:	d0f2      	beq.n	80006f2 <delay_xms+0x2a>
	SysTick->CTRL&=~SysTick_CTRL_ENABLE_Msk;       //πÿ±’º∆ ˝∆˜
 800070c:	4a06      	ldr	r2, [pc, #24]	; (8000728 <delay_xms+0x60>)
 800070e:	4b06      	ldr	r3, [pc, #24]	; (8000728 <delay_xms+0x60>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	f023 0301 	bic.w	r3, r3, #1
 8000716:	6013      	str	r3, [r2, #0]
	SysTick->VAL =0X00;     		  		//«Âø’º∆ ˝∆˜	  	    
 8000718:	4b03      	ldr	r3, [pc, #12]	; (8000728 <delay_xms+0x60>)
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
} 
 800071e:	3714      	adds	r7, #20
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr
 8000728:	e000e010 	.word	0xe000e010
 800072c:	20000476 	.word	0x20000476

08000730 <delay_ms>:

void delay_ms(u16 nms)
{	 	 
 8000730:	b580      	push	{r7, lr}
 8000732:	b084      	sub	sp, #16
 8000734:	af00      	add	r7, sp, #0
 8000736:	4603      	mov	r3, r0
 8000738:	80fb      	strh	r3, [r7, #6]
	u8 repeat=nms/540;	
 800073a:	88fb      	ldrh	r3, [r7, #6]
 800073c:	4a12      	ldr	r2, [pc, #72]	; (8000788 <delay_ms+0x58>)
 800073e:	fba2 2303 	umull	r2, r3, r2, r3
 8000742:	0a5b      	lsrs	r3, r3, #9
 8000744:	b29b      	uxth	r3, r3
 8000746:	73fb      	strb	r3, [r7, #15]
						
	u16 remain=nms%540;
 8000748:	88fb      	ldrh	r3, [r7, #6]
 800074a:	4a0f      	ldr	r2, [pc, #60]	; (8000788 <delay_ms+0x58>)
 800074c:	fba2 1203 	umull	r1, r2, r2, r3
 8000750:	0a52      	lsrs	r2, r2, #9
 8000752:	f44f 7107 	mov.w	r1, #540	; 0x21c
 8000756:	fb01 f202 	mul.w	r2, r1, r2
 800075a:	1a9b      	subs	r3, r3, r2
 800075c:	81bb      	strh	r3, [r7, #12]
	while(repeat)
 800075e:	e006      	b.n	800076e <delay_ms+0x3e>
	{
		delay_xms(540);
 8000760:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8000764:	f7ff ffb0 	bl	80006c8 <delay_xms>
		repeat--;
 8000768:	7bfb      	ldrb	r3, [r7, #15]
 800076a:	3b01      	subs	r3, #1
 800076c:	73fb      	strb	r3, [r7, #15]
void delay_ms(u16 nms)
{	 	 
	u8 repeat=nms/540;	
						
	u16 remain=nms%540;
	while(repeat)
 800076e:	7bfb      	ldrb	r3, [r7, #15]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d1f5      	bne.n	8000760 <delay_ms+0x30>
	{
		delay_xms(540);
		repeat--;
	}
	if(remain)delay_xms(remain);
 8000774:	89bb      	ldrh	r3, [r7, #12]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d003      	beq.n	8000782 <delay_ms+0x52>
 800077a:	89bb      	ldrh	r3, [r7, #12]
 800077c:	4618      	mov	r0, r3
 800077e:	f7ff ffa3 	bl	80006c8 <delay_xms>
} 
 8000782:	3710      	adds	r7, #16
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	f2b9d649 	.word	0xf2b9d649

0800078c <BeepInit>:




void BeepInit( void )
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8000792:	2020      	movs	r0, #32
 8000794:	2101      	movs	r1, #1
 8000796:	f001 fa55 	bl	8001c44 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = BEEPPIN;
 800079a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800079e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80007a0:	2301      	movs	r3, #1
 80007a2:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80007a4:	2300      	movs	r3, #0
 80007a6:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80007a8:	2303      	movs	r3, #3
 80007aa:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80007ac:	2301      	movs	r3, #1
 80007ae:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOF, &GPIO_InitStructure);
 80007b0:	463b      	mov	r3, r7
 80007b2:	4806      	ldr	r0, [pc, #24]	; (80007cc <BeepInit+0x40>)
 80007b4:	4619      	mov	r1, r3
 80007b6:	f000 fccd 	bl	8001154 <GPIO_Init>
	
	GPIO_ResetBits(GPIOF, BEEPPIN);
 80007ba:	4804      	ldr	r0, [pc, #16]	; (80007cc <BeepInit+0x40>)
 80007bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007c0:	f000 fdf0 	bl	80013a4 <GPIO_ResetBits>
}
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40021400 	.word	0x40021400

080007d0 <BeepOn>:

void BeepOn( void )
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
	GPIO_SetBits( GPIOF, BEEPPIN );	
 80007d4:	4802      	ldr	r0, [pc, #8]	; (80007e0 <BeepOn+0x10>)
 80007d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007da:	f000 fdd5 	bl	8001388 <GPIO_SetBits>
}
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40021400 	.word	0x40021400

080007e4 <BeepOff>:

void BeepOff( void )
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
	GPIO_ResetBits( GPIOF, BEEPPIN );
 80007e8:	4802      	ldr	r0, [pc, #8]	; (80007f4 <BeepOff+0x10>)
 80007ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007ee:	f000 fdd9 	bl	80013a4 <GPIO_ResetBits>
}
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	40021400 	.word	0x40021400

080007f8 <BeepOnHzTime>:

void BeepOnHzTime( u16 hz, u32 time )
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	6039      	str	r1, [r7, #0]
 8000802:	80fb      	strh	r3, [r7, #6]
	u32 num = time*hz/1000 ;
 8000804:	88fb      	ldrh	r3, [r7, #6]
 8000806:	683a      	ldr	r2, [r7, #0]
 8000808:	fb02 f303 	mul.w	r3, r2, r3
 800080c:	4a14      	ldr	r2, [pc, #80]	; (8000860 <BeepOnHzTime+0x68>)
 800080e:	fba2 2303 	umull	r2, r3, r2, r3
 8000812:	099b      	lsrs	r3, r3, #6
 8000814:	60fb      	str	r3, [r7, #12]
	while( num--  )
 8000816:	e01b      	b.n	8000850 <BeepOnHzTime+0x58>
	{
		BeepOn( );
 8000818:	f7ff ffda 	bl	80007d0 <BeepOn>
		delay_us( (50000/hz)*10 );
 800081c:	88fb      	ldrh	r3, [r7, #6]
 800081e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000822:	fb92 f2f3 	sdiv	r2, r2, r3
 8000826:	4613      	mov	r3, r2
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	4413      	add	r3, r2
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	4618      	mov	r0, r3
 8000830:	f7ff ff16 	bl	8000660 <delay_us>
		BeepOff( );
 8000834:	f7ff ffd6 	bl	80007e4 <BeepOff>
		delay_us( (50000/hz)*10 );
 8000838:	88fb      	ldrh	r3, [r7, #6]
 800083a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800083e:	fb92 f2f3 	sdiv	r2, r2, r3
 8000842:	4613      	mov	r3, r2
 8000844:	009b      	lsls	r3, r3, #2
 8000846:	4413      	add	r3, r2
 8000848:	005b      	lsls	r3, r3, #1
 800084a:	4618      	mov	r0, r3
 800084c:	f7ff ff08 	bl	8000660 <delay_us>
}

void BeepOnHzTime( u16 hz, u32 time )
{
	u32 num = time*hz/1000 ;
	while( num--  )
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	1e5a      	subs	r2, r3, #1
 8000854:	60fa      	str	r2, [r7, #12]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d1de      	bne.n	8000818 <BeepOnHzTime+0x20>
		BeepOn( );
		delay_us( (50000/hz)*10 );
		BeepOff( );
		delay_us( (50000/hz)*10 );
	}
}
 800085a:	3710      	adds	r7, #16
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	10624dd3 	.word	0x10624dd3

08000864 <PlayMusic>:

void PlayMusic( void )
{
 8000864:	b590      	push	{r4, r7, lr}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
 800086a:	4c13      	ldr	r4, [pc, #76]	; (80008b8 <PlayMusic+0x54>)
 800086c:	447c      	add	r4, pc
	u16 i = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	80fb      	strh	r3, [r7, #6]
	while(SONG_HZ[i]!=0 || SONG_TIME[i]!=0)
 8000872:	e011      	b.n	8000898 <PlayMusic+0x34>
	{
		BeepOnHzTime(SONG_HZ[i], SONG_TIME[i]*20);
 8000874:	88fb      	ldrh	r3, [r7, #6]
 8000876:	4a11      	ldr	r2, [pc, #68]	; (80008bc <PlayMusic+0x58>)
 8000878:	58a2      	ldr	r2, [r4, r2]
 800087a:	5cd3      	ldrb	r3, [r2, r3]
 800087c:	b299      	uxth	r1, r3
 800087e:	88fb      	ldrh	r3, [r7, #6]
 8000880:	4a0f      	ldr	r2, [pc, #60]	; (80008c0 <PlayMusic+0x5c>)
 8000882:	58a2      	ldr	r2, [r4, r2]
 8000884:	5cd3      	ldrb	r3, [r2, r3]
 8000886:	461a      	mov	r2, r3
 8000888:	4613      	mov	r3, r2
 800088a:	009b      	lsls	r3, r3, #2
 800088c:	4413      	add	r3, r2
 800088e:	009b      	lsls	r3, r3, #2
 8000890:	4608      	mov	r0, r1
 8000892:	4619      	mov	r1, r3
 8000894:	f7ff ffb0 	bl	80007f8 <BeepOnHzTime>
}

void PlayMusic( void )
{
	u16 i = 0;
	while(SONG_HZ[i]!=0 || SONG_TIME[i]!=0)
 8000898:	88fb      	ldrh	r3, [r7, #6]
 800089a:	4a08      	ldr	r2, [pc, #32]	; (80008bc <PlayMusic+0x58>)
 800089c:	58a2      	ldr	r2, [r4, r2]
 800089e:	5cd3      	ldrb	r3, [r2, r3]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d1e7      	bne.n	8000874 <PlayMusic+0x10>
 80008a4:	88fb      	ldrh	r3, [r7, #6]
 80008a6:	4a06      	ldr	r2, [pc, #24]	; (80008c0 <PlayMusic+0x5c>)
 80008a8:	58a2      	ldr	r2, [r4, r2]
 80008aa:	5cd3      	ldrb	r3, [r2, r3]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d1e1      	bne.n	8000874 <PlayMusic+0x10>
	{
		BeepOnHzTime(SONG_HZ[i], SONG_TIME[i]*20);
	}
}
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd90      	pop	{r4, r7, pc}
 80008b6:	bf00      	nop
 80008b8:	17fffbf0 	.word	0x17fffbf0
 80008bc:	00000004 	.word	0x00000004
 80008c0:	00000000 	.word	0x00000000

080008c4 <KeyPinInit>:
#include "stm32f4xx_rcc.h"
#include "delay.h"


void KeyPinInit( void )
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
	
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE | RCC_AHB1Periph_GPIOA, ENABLE);
 80008ca:	2011      	movs	r0, #17
 80008cc:	2101      	movs	r1, #1
 80008ce:	f001 f9b9 	bl	8001c44 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = PINKEY0|PINKEY1|PINKEY2;
 80008d2:	231c      	movs	r3, #28
 80008d4:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80008d6:	2300      	movs	r3, #0
 80008d8:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80008da:	2303      	movs	r3, #3
 80008dc:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80008de:	2301      	movs	r3, #1
 80008e0:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOE, &GPIO_InitStructure);
 80008e2:	463b      	mov	r3, r7
 80008e4:	4809      	ldr	r0, [pc, #36]	; (800090c <KeyPinInit+0x48>)
 80008e6:	4619      	mov	r1, r3
 80008e8:	f000 fc34 	bl	8001154 <GPIO_Init>
	
	GPIO_InitStructure.GPIO_Pin = PINKEYWK;
 80008ec:	2301      	movs	r3, #1
 80008ee:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80008f0:	2300      	movs	r3, #0
 80008f2:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80008f4:	2303      	movs	r3, #3
 80008f6:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 80008f8:	2302      	movs	r3, #2
 80008fa:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008fc:	463b      	mov	r3, r7
 80008fe:	4804      	ldr	r0, [pc, #16]	; (8000910 <KeyPinInit+0x4c>)
 8000900:	4619      	mov	r1, r3
 8000902:	f000 fc27 	bl	8001154 <GPIO_Init>
	
}
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	40021000 	.word	0x40021000
 8000910:	40020000 	.word	0x40020000

08000914 <GetKeyStatus>:


s8 GetKeyStatus( u8 pin )
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	71fb      	strb	r3, [r7, #7]
	switch (pin)
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	2b03      	cmp	r3, #3
 8000922:	d829      	bhi.n	8000978 <GetKeyStatus+0x64>
 8000924:	a202      	add	r2, pc, #8	; (adr r2, 8000930 <GetKeyStatus+0x1c>)
 8000926:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800092a:	441a      	add	r2, r3
 800092c:	4710      	bx	r2
 800092e:	bf00      	nop
 8000930:	00000011 	.word	0x00000011
 8000934:	0000001f 	.word	0x0000001f
 8000938:	0000002d 	.word	0x0000002d
 800093c:	0000003b 	.word	0x0000003b
	{
		case KEY0:
			return GPIO_ReadInputDataBit( GPIOE, PINKEY0 );
 8000940:	4810      	ldr	r0, [pc, #64]	; (8000984 <GetKeyStatus+0x70>)
 8000942:	2110      	movs	r1, #16
 8000944:	f000 fcd0 	bl	80012e8 <GPIO_ReadInputDataBit>
 8000948:	4603      	mov	r3, r0
 800094a:	b2db      	uxtb	r3, r3
 800094c:	e015      	b.n	800097a <GetKeyStatus+0x66>
			break;
		case KEY1:
			return GPIO_ReadInputDataBit( GPIOE, PINKEY1 );
 800094e:	480d      	ldr	r0, [pc, #52]	; (8000984 <GetKeyStatus+0x70>)
 8000950:	2108      	movs	r1, #8
 8000952:	f000 fcc9 	bl	80012e8 <GPIO_ReadInputDataBit>
 8000956:	4603      	mov	r3, r0
 8000958:	b2db      	uxtb	r3, r3
 800095a:	e00e      	b.n	800097a <GetKeyStatus+0x66>
			break;
		case KEY2:
			return GPIO_ReadInputDataBit( GPIOE, PINKEY2 );
 800095c:	4809      	ldr	r0, [pc, #36]	; (8000984 <GetKeyStatus+0x70>)
 800095e:	2104      	movs	r1, #4
 8000960:	f000 fcc2 	bl	80012e8 <GPIO_ReadInputDataBit>
 8000964:	4603      	mov	r3, r0
 8000966:	b2db      	uxtb	r3, r3
 8000968:	e007      	b.n	800097a <GetKeyStatus+0x66>
			break;
		case KEYWK:
			return GPIO_ReadInputDataBit( GPIOA, PINKEYWK );
 800096a:	4807      	ldr	r0, [pc, #28]	; (8000988 <GetKeyStatus+0x74>)
 800096c:	2101      	movs	r1, #1
 800096e:	f000 fcbb 	bl	80012e8 <GPIO_ReadInputDataBit>
 8000972:	4603      	mov	r3, r0
 8000974:	b2db      	uxtb	r3, r3
 8000976:	e000      	b.n	800097a <GetKeyStatus+0x66>
			break;
		default:
			return -1;
 8000978:	23ff      	movs	r3, #255	; 0xff
 800097a:	b25b      	sxtb	r3, r3
	}
}
 800097c:	4618      	mov	r0, r3
 800097e:	3708      	adds	r7, #8
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	40021000 	.word	0x40021000
 8000988:	40020000 	.word	0x40020000

0800098c <WhichKeyPress>:

u8 WhichKeyPress( void )
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
	u8 i;
	while(1)
	{
		if( KEY0PRESS == GetKeyStatus( KEY0 ) )
 8000990:	2000      	movs	r0, #0
 8000992:	f7ff ffbf 	bl	8000914 <GetKeyStatus>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d10a      	bne.n	80009b2 <WhichKeyPress+0x26>
		{
			delay_ms(100);
 800099c:	2064      	movs	r0, #100	; 0x64
 800099e:	f7ff fec7 	bl	8000730 <delay_ms>
			if( KEY0PRESS == GetKeyStatus( KEY0 ) )
 80009a2:	2000      	movs	r0, #0
 80009a4:	f7ff ffb6 	bl	8000914 <GetKeyStatus>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d101      	bne.n	80009b2 <WhichKeyPress+0x26>
				return KEY0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	e033      	b.n	8000a1a <WhichKeyPress+0x8e>
		}

		if( KEY1PRESS == GetKeyStatus( KEY1 ) )
 80009b2:	2001      	movs	r0, #1
 80009b4:	f7ff ffae 	bl	8000914 <GetKeyStatus>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d10a      	bne.n	80009d4 <WhichKeyPress+0x48>
		{
			delay_ms(100);
 80009be:	2064      	movs	r0, #100	; 0x64
 80009c0:	f7ff feb6 	bl	8000730 <delay_ms>
			if( KEY1PRESS == GetKeyStatus( KEY1 ) )
 80009c4:	2001      	movs	r0, #1
 80009c6:	f7ff ffa5 	bl	8000914 <GetKeyStatus>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d101      	bne.n	80009d4 <WhichKeyPress+0x48>
				return KEY1;
 80009d0:	2301      	movs	r3, #1
 80009d2:	e022      	b.n	8000a1a <WhichKeyPress+0x8e>
		}

		if( KEY2PRESS == GetKeyStatus( KEY2 ) )
 80009d4:	2002      	movs	r0, #2
 80009d6:	f7ff ff9d 	bl	8000914 <GetKeyStatus>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d10a      	bne.n	80009f6 <WhichKeyPress+0x6a>
		{
			delay_ms(100);
 80009e0:	2064      	movs	r0, #100	; 0x64
 80009e2:	f7ff fea5 	bl	8000730 <delay_ms>
			if( KEY0PRESS == GetKeyStatus( KEY2 ) )
 80009e6:	2002      	movs	r0, #2
 80009e8:	f7ff ff94 	bl	8000914 <GetKeyStatus>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d101      	bne.n	80009f6 <WhichKeyPress+0x6a>
				return KEY2;
 80009f2:	2302      	movs	r3, #2
 80009f4:	e011      	b.n	8000a1a <WhichKeyPress+0x8e>
		}

		if( KEYWKPRESS == GetKeyStatus( KEYWK ) )
 80009f6:	2003      	movs	r0, #3
 80009f8:	f7ff ff8c 	bl	8000914 <GetKeyStatus>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	d10a      	bne.n	8000a18 <WhichKeyPress+0x8c>
		{
			delay_ms(100);
 8000a02:	2064      	movs	r0, #100	; 0x64
 8000a04:	f7ff fe94 	bl	8000730 <delay_ms>
			if( KEYWKPRESS == GetKeyStatus( KEYWK ) )
 8000a08:	2003      	movs	r0, #3
 8000a0a:	f7ff ff83 	bl	8000914 <GetKeyStatus>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d101      	bne.n	8000a18 <WhichKeyPress+0x8c>
				return KEYWK;
 8000a14:	2303      	movs	r3, #3
 8000a16:	e000      	b.n	8000a1a <WhichKeyPress+0x8e>
		}

	}
 8000a18:	e7ba      	b.n	8000990 <WhichKeyPress+0x4>
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop

08000a20 <KeyTest>:


void KeyTest( KEYTEST pFun )
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
	KEYTEST  KeyTestHandle = pFun;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	60fb      	str	r3, [r7, #12]
	KeyTestHandle( WhichKeyPress() );
 8000a2c:	f7ff ffae 	bl	800098c <WhichKeyPress>
 8000a30:	4603      	mov	r3, r0
 8000a32:	461a      	mov	r2, r3
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	4610      	mov	r0, r2
 8000a38:	4798      	blx	r3
}
 8000a3a:	3710      	adds	r7, #16
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <LedInit>:
*/



void LedInit( LED* led )
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);  //Only support the GPIOF as OutPut
 8000a48:	2020      	movs	r0, #32
 8000a4a:	2101      	movs	r1, #1
 8000a4c:	f001 f8fa 	bl	8001c44 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = (*led).pin;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	881b      	ldrh	r3, [r3, #0]
 8000a54:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000a56:	2301      	movs	r3, #1
 8000a58:	733b      	strb	r3, [r7, #12]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000a5e:	2303      	movs	r3, #3
 8000a60:	737b      	strb	r3, [r7, #13]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000a62:	2301      	movs	r3, #1
 8000a64:	73fb      	strb	r3, [r7, #15]
	GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000a66:	f107 0308 	add.w	r3, r7, #8
 8000a6a:	4806      	ldr	r0, [pc, #24]	; (8000a84 <LedInit+0x44>)
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	f000 fb71 	bl	8001154 <GPIO_Init>
	
	GPIO_SetBits(GPIOF, (*led).pin );
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	881b      	ldrh	r3, [r3, #0]
 8000a76:	4803      	ldr	r0, [pc, #12]	; (8000a84 <LedInit+0x44>)
 8000a78:	4619      	mov	r1, r3
 8000a7a:	f000 fc85 	bl	8001388 <GPIO_SetBits>
}
 8000a7e:	3710      	adds	r7, #16
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	40021400 	.word	0x40021400

08000a88 <SetValue>:

void SetValue( LED* led, u8 value )
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	460b      	mov	r3, r1
 8000a92:	70fb      	strb	r3, [r7, #3]
	if(value == LedStatus_ON)
 8000a94:	78fb      	ldrb	r3, [r7, #3]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d106      	bne.n	8000aa8 <SetValue+0x20>
		GPIO_ResetBits( GPIOF, (*led).pin );
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	4808      	ldr	r0, [pc, #32]	; (8000ac0 <SetValue+0x38>)
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	f000 fc7f 	bl	80013a4 <GPIO_ResetBits>
 8000aa6:	e008      	b.n	8000aba <SetValue+0x32>
	else if( value == LedStatus_OFF )
 8000aa8:	78fb      	ldrb	r3, [r7, #3]
 8000aaa:	2b01      	cmp	r3, #1
 8000aac:	d105      	bne.n	8000aba <SetValue+0x32>
		GPIO_SetBits( GPIOF, (*led).pin );
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	881b      	ldrh	r3, [r3, #0]
 8000ab2:	4803      	ldr	r0, [pc, #12]	; (8000ac0 <SetValue+0x38>)
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	f000 fc67 	bl	8001388 <GPIO_SetBits>
}
 8000aba:	3708      	adds	r7, #8
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40021400 	.word	0x40021400

08000ac4 <GetLedStatus>:

u8 GetLedStatus( LED* led )
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
	return GPIO_ReadOutputDataBit( GPIOF, (*led).pin );
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	881b      	ldrh	r3, [r3, #0]
 8000ad0:	4804      	ldr	r0, [pc, #16]	; (8000ae4 <GetLedStatus+0x20>)
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	f000 fc30 	bl	8001338 <GPIO_ReadOutputDataBit>
 8000ad8:	4603      	mov	r3, r0
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	40021400 	.word	0x40021400

08000ae8 <LedOn>:

void LedOn( LED* led )
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
	(*led).SetValue( led, LedStatus_ON );
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	691b      	ldr	r3, [r3, #16]
 8000af4:	6878      	ldr	r0, [r7, #4]
 8000af6:	2100      	movs	r1, #0
 8000af8:	4798      	blx	r3
}
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <LedOff>:

void LedOff( LED* led )
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
	(*led).SetValue( led, LedStatus_OFF );
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	691b      	ldr	r3, [r3, #16]
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	2101      	movs	r1, #1
 8000b10:	4798      	blx	r3
}
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <LedBlink>:

void LedBlink( LED* led, u16 time )
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	460b      	mov	r3, r1
 8000b22:	807b      	strh	r3, [r7, #2]
	(*led).LedON( led );
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	689b      	ldr	r3, [r3, #8]
 8000b28:	6878      	ldr	r0, [r7, #4]
 8000b2a:	4798      	blx	r3
	delay_ms( time );
 8000b2c:	887b      	ldrh	r3, [r7, #2]
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f7ff fdfe 	bl	8000730 <delay_ms>
	(*led).LedOFF( led );
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	68db      	ldr	r3, [r3, #12]
 8000b38:	6878      	ldr	r0, [r7, #4]
 8000b3a:	4798      	blx	r3
	delay_ms( time );
 8000b3c:	887b      	ldrh	r3, [r7, #2]
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f7ff fdf6 	bl	8000730 <delay_ms>
}
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop

08000b4c <LedRollBack>:

void LedRollBack( LED* led )
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
	((*led).GetLedStatus(led) == LedStatus_ON) ? (*led).LedOFF(led) : (*led).LedON(led);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	695b      	ldr	r3, [r3, #20]
 8000b58:	6878      	ldr	r0, [r7, #4]
 8000b5a:	4798      	blx	r3
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d104      	bne.n	8000b6c <LedRollBack+0x20>
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	68db      	ldr	r3, [r3, #12]
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	4798      	blx	r3
 8000b6a:	e003      	b.n	8000b74 <LedRollBack+0x28>
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	689b      	ldr	r3, [r3, #8]
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	4798      	blx	r3
}
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop

08000b7c <PwmPinInit>:

static u16 Period=0;


static void PwmPinInit( void )
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE); 
 8000b82:	2020      	movs	r0, #32
 8000b84:	2101      	movs	r1, #1
 8000b86:	f001 f85d 	bl	8001c44 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9; //GPIOF9
 8000b8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b8e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF; //Â§çÁî®ÂäüËÉΩ
 8000b90:	2302      	movs	r3, #2
 8000b92:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz; //ÈÄüÂ∫¶ 50MHz
 8000b94:	2303      	movs	r3, #3
 8000b96:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //Êé®ÊåΩÂ§çÁî®ËæìÂá∫
 8000b98:	2300      	movs	r3, #0
 8000b9a:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //‰∏äÊãâ
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOF,&GPIO_InitStructure); 
 8000ba0:	463b      	mov	r3, r7
 8000ba2:	4806      	ldr	r0, [pc, #24]	; (8000bbc <PwmPinInit+0x40>)
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	f000 fad5 	bl	8001154 <GPIO_Init>

	GPIO_PinAFConfig(GPIOF,GPIO_PinSource9,GPIO_AF_TIM14); 
 8000baa:	4804      	ldr	r0, [pc, #16]	; (8000bbc <PwmPinInit+0x40>)
 8000bac:	2109      	movs	r1, #9
 8000bae:	2209      	movs	r2, #9
 8000bb0:	f000 fc3e 	bl	8001430 <GPIO_PinAFConfig>

}
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40021400 	.word	0x40021400

08000bc0 <PwmTimeInit1Us>:

static void PwmTimeInit1Us( u16 per )
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b086      	sub	sp, #24
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM14,ENABLE);
 8000bca:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000bce:	2101      	movs	r1, #1
 8000bd0:	f001 f892 	bl	8001cf8 <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseStructure.TIM_Prescaler = PWMHZ-1 ; //ÂÆöÊó∂Âô®ÂàÜÈ¢ë 84MHz
 8000bd4:	2353      	movs	r3, #83	; 0x53
 8000bd6:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up; //Âêë‰∏äËÆ°Êï∞Ê®°Âºè
 8000bd8:	2300      	movs	r3, #0
 8000bda:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Period = per-1; //Ëá™Âä®ÈáçË£ÖËΩΩÂÄº 500
 8000bdc:	88fb      	ldrh	r3, [r7, #6]
 8000bde:	3b01      	subs	r3, #1
 8000be0:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1; 
 8000be2:	2300      	movs	r3, #0
 8000be4:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseInit(TIM14,&TIM_TimeBaseStructure);
 8000be6:	f107 030c 	add.w	r3, r7, #12
 8000bea:	4803      	ldr	r0, [pc, #12]	; (8000bf8 <PwmTimeInit1Us+0x38>)
 8000bec:	4619      	mov	r1, r3
 8000bee:	f001 fb7f 	bl	80022f0 <TIM_TimeBaseInit>
}
 8000bf2:	3718      	adds	r7, #24
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	40002000 	.word	0x40002000

08000bfc <PwmInit>:

void PwmInit( void )
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af00      	add	r7, sp, #0
	TIM_OCInitTypeDef TIM_OCInitStructure;

	PwmPinInit( );
 8000c02:	f7ff ffbb 	bl	8000b7c <PwmPinInit>
	PwmTimeInit1Us( PWMPERIOD );
 8000c06:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c0a:	f7ff ffd9 	bl	8000bc0 <PwmTimeInit1Us>

	//ÂàùÂßãÂåñ TIM14 Channel1 PWM Ê®°Âºè
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1; //PWM Ë∞ÉÂà∂Ê®°Âºè 1
 8000c0e:	2360      	movs	r3, #96	; 0x60
 8000c10:	80bb      	strh	r3, [r7, #4]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable; //ÊØîËæÉËæìÂá∫‰ΩøËÉΩ
 8000c12:	2301      	movs	r3, #1
 8000c14:	80fb      	strh	r3, [r7, #6]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low; //ËæìÂá∫ÊûÅÊÄß‰Ωé
 8000c16:	2302      	movs	r3, #2
 8000c18:	823b      	strh	r3, [r7, #16]
	TIM_OC1Init(TIM14, &TIM_OCInitStructure); //ÂàùÂßãÂåñÂ§ñËÆæ TIM1 4OC1
 8000c1a:	1d3b      	adds	r3, r7, #4
 8000c1c:	4807      	ldr	r0, [pc, #28]	; (8000c3c <PwmInit+0x40>)
 8000c1e:	4619      	mov	r1, r3
 8000c20:	f001 fd08 	bl	8002634 <TIM_OC1Init>

	TIM_OC1PreloadConfig(TIM14, TIM_OCPreload_Enable); //‰ΩøËÉΩÈ¢ÑË£ÖËΩΩÂØÑÂ≠òÂô®
 8000c24:	4805      	ldr	r0, [pc, #20]	; (8000c3c <PwmInit+0x40>)
 8000c26:	2108      	movs	r1, #8
 8000c28:	f002 f818 	bl	8002c5c <TIM_OC1PreloadConfig>
	TIM_ARRPreloadConfig(TIM14,ENABLE);//ARPE ‰ΩøËÉΩ
 8000c2c:	4803      	ldr	r0, [pc, #12]	; (8000c3c <PwmInit+0x40>)
 8000c2e:	2101      	movs	r1, #1
 8000c30:	f001 fc88 	bl	8002544 <TIM_ARRPreloadConfig>
}
 8000c34:	3718      	adds	r7, #24
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40002000 	.word	0x40002000

08000c40 <PwmSetPeriodUs>:

void PwmSetPeriodUs( u16 time )
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	80fb      	strh	r3, [r7, #6]
	if( time < 65535 )
 8000c4a:	88fb      	ldrh	r3, [r7, #6]
 8000c4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d008      	beq.n	8000c66 <PwmSetPeriodUs+0x26>
	{
		PwmTimeInit1Us( time );	
 8000c54:	88fb      	ldrh	r3, [r7, #6]
 8000c56:	4618      	mov	r0, r3
 8000c58:	f7ff ffb2 	bl	8000bc0 <PwmTimeInit1Us>
		Period = time;
 8000c5c:	4b03      	ldr	r3, [pc, #12]	; (8000c6c <PwmSetPeriodUs+0x2c>)
 8000c5e:	447b      	add	r3, pc
 8000c60:	461a      	mov	r2, r3
 8000c62:	88fb      	ldrh	r3, [r7, #6]
 8000c64:	8013      	strh	r3, [r2, #0]
	}
}
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	17fff816 	.word	0x17fff816

08000c70 <PwmSetDutyCycle>:

void PwmSetDutyCycle( u16 num )
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	4603      	mov	r3, r0
 8000c78:	80fb      	strh	r3, [r7, #6]
	if( num < Period )
 8000c7a:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <PwmSetDutyCycle+0x2c>)
 8000c7c:	447b      	add	r3, pc
 8000c7e:	881b      	ldrh	r3, [r3, #0]
 8000c80:	88fa      	ldrh	r2, [r7, #6]
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d204      	bcs.n	8000c90 <PwmSetDutyCycle+0x20>
	{
		TIM_SetCompare1( TIM14, num );
 8000c86:	88fb      	ldrh	r3, [r7, #6]
 8000c88:	4803      	ldr	r0, [pc, #12]	; (8000c98 <PwmSetDutyCycle+0x28>)
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	f001 ff3a 	bl	8002b04 <TIM_SetCompare1>
	}
}
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	40002000 	.word	0x40002000
 8000c9c:	17fff7f8 	.word	0x17fff7f8

08000ca0 <PwmStart>:

void PwmStart( void )
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
	TIM_Cmd(TIM14, ENABLE); 
 8000ca4:	4802      	ldr	r0, [pc, #8]	; (8000cb0 <PwmStart+0x10>)
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	f001 fca4 	bl	80025f4 <TIM_Cmd>
}
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40002000 	.word	0x40002000

08000cb4 <PwmStop>:

void PwmStop( void )
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
	TIM_Cmd(TIM14, DISABLE); 
 8000cb8:	4802      	ldr	r0, [pc, #8]	; (8000cc4 <PwmStop+0x10>)
 8000cba:	2100      	movs	r1, #0
 8000cbc:	f001 fc9a 	bl	80025f4 <TIM_Cmd>
}
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	40002000 	.word	0x40002000

08000cc8 <_write>:
#include "led.h"
//#include <stdio.h>
//#include <stdlib.h>

int _write (int fd, char *pBuffer, int size)  
{  
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	60f8      	str	r0, [r7, #12]
 8000cd0:	60b9      	str	r1, [r7, #8]
 8000cd2:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < size; i++)  
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	617b      	str	r3, [r7, #20]
 8000cd8:	e013      	b.n	8000d02 <_write+0x3a>
	{  
		while (!(USART1->SR & USART_SR_TXE))  
 8000cda:	bf00      	nop
 8000cdc:	4b0d      	ldr	r3, [pc, #52]	; (8000d14 <_write+0x4c>)
 8000cde:	881b      	ldrh	r3, [r3, #0]
 8000ce0:	b29b      	uxth	r3, r3
 8000ce2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d0f8      	beq.n	8000cdc <_write+0x14>
		{  
		}  
		USART_SendData(USART1, pBuffer[i]);
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	68ba      	ldr	r2, [r7, #8]
 8000cee:	4413      	add	r3, r2
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	b29b      	uxth	r3, r3
 8000cf4:	4807      	ldr	r0, [pc, #28]	; (8000d14 <_write+0x4c>)
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	f003 fa34 	bl	8004164 <USART_SendData>
//#include <stdio.h>
//#include <stdlib.h>

int _write (int fd, char *pBuffer, int size)  
{  
	for (int i = 0; i < size; i++)  
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	3301      	adds	r3, #1
 8000d00:	617b      	str	r3, [r7, #20]
 8000d02:	697a      	ldr	r2, [r7, #20]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	429a      	cmp	r2, r3
 8000d08:	dbe7      	blt.n	8000cda <_write+0x12>
			USART_SendData(USART1, '\n');
			while(USART_GetFlagStatus(USART1,USART_FLAG_TC)!=SET);
		}*/
	}
	
	return size;  
 8000d0a:	687b      	ldr	r3, [r7, #4]
}  
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3718      	adds	r7, #24
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	40011000 	.word	0x40011000

08000d18 <_read>:
int _read (int fd, char *pBuffer, int size)  
{  
 8000d18:	b590      	push	{r4, r7, lr}
 8000d1a:	b087      	sub	sp, #28
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < size; i++)  
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]
 8000d28:	e013      	b.n	8000d52 <_read+0x3a>
	{  
		while ((USART1->SR & USART_SR_RXNE) == 0)  
 8000d2a:	bf00      	nop
 8000d2c:	4b0d      	ldr	r3, [pc, #52]	; (8000d64 <_read+0x4c>)
 8000d2e:	881b      	ldrh	r3, [r3, #0]
 8000d30:	b29b      	uxth	r3, r3
 8000d32:	f003 0320 	and.w	r3, r3, #32
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d0f8      	beq.n	8000d2c <_read+0x14>
		{  
		}  
  
		pBuffer[i] = USART_ReceiveData(USART1);  
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	68ba      	ldr	r2, [r7, #8]
 8000d3e:	18d4      	adds	r4, r2, r3
 8000d40:	4808      	ldr	r0, [pc, #32]	; (8000d64 <_read+0x4c>)
 8000d42:	f003 fa21 	bl	8004188 <USART_ReceiveData>
 8000d46:	4603      	mov	r3, r0
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	7023      	strb	r3, [r4, #0]
	
	return size;  
}  
int _read (int fd, char *pBuffer, int size)  
{  
	for (int i = 0; i < size; i++)  
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	617b      	str	r3, [r7, #20]
 8000d52:	697a      	ldr	r2, [r7, #20]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	429a      	cmp	r2, r3
 8000d58:	dbe7      	blt.n	8000d2a <_read+0x12>
		{  
		}  
  
		pBuffer[i] = USART_ReceiveData(USART1);  
	}  
	return size;  
 8000d5a:	687b      	ldr	r3, [r7, #4]
} 
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	371c      	adds	r7, #28
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd90      	pop	{r4, r7, pc}
 8000d64:	40011000 	.word	0x40011000

08000d68 <uart_init>:

u8 USART_RX_BUF[USART_REC_LEN];     //Ω” ’ª∫≥Â,◊Ó¥ÛUSART_REC_LEN∏ˆ◊÷Ω⁄.
u16 USART_RX_STA=0;       //Ω” ’◊¥Ã¨±Íº«	


void uart_init(u32 bound){
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b08a      	sub	sp, #40	; 0x28
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
	//GPIO∂Àø⁄…Ë÷√
    GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE); // πƒ‹GPIOA ±÷”
 8000d70:	2001      	movs	r0, #1
 8000d72:	2101      	movs	r1, #1
 8000d74:	f000 ff66 	bl	8001c44 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);// πƒ‹USART1 ±÷”
 8000d78:	2010      	movs	r0, #16
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	f000 ffda 	bl	8001d34 <RCC_APB2PeriphClockCmd>
 
	//¥Æø⁄1∂‘”¶“˝Ω≈∏¥”√”≥…‰
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_USART1); //GPIOA9∏¥”√Œ™USART1
 8000d80:	4825      	ldr	r0, [pc, #148]	; (8000e18 <uart_init+0xb0>)
 8000d82:	2109      	movs	r1, #9
 8000d84:	2207      	movs	r2, #7
 8000d86:	f000 fb53 	bl	8001430 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_USART1); //GPIOA10∏¥”√Œ™USART1
 8000d8a:	4823      	ldr	r0, [pc, #140]	; (8000e18 <uart_init+0xb0>)
 8000d8c:	210a      	movs	r1, #10
 8000d8e:	2207      	movs	r2, #7
 8000d90:	f000 fb4e 	bl	8001430 <GPIO_PinAFConfig>
	
	//USART1∂Àø⁄≈‰÷√
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10; //GPIOA9”ÎGPIOA10
 8000d94:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000d98:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//∏¥”√π¶ƒ‹
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;	//ÀŸ∂»50MHz
 8000da0:	2302      	movs	r3, #2
 8000da2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //Õ∆ÕÏ∏¥”√ ‰≥ˆ
 8000da6:	2300      	movs	r3, #0
 8000da8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //…œ¿≠
 8000dac:	2301      	movs	r3, #1
 8000dae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOA,&GPIO_InitStructure); //≥ı ºªØPA9£¨PA10
 8000db2:	f107 0320 	add.w	r3, r7, #32
 8000db6:	4818      	ldr	r0, [pc, #96]	; (8000e18 <uart_init+0xb0>)
 8000db8:	4619      	mov	r1, r3
 8000dba:	f000 f9cb 	bl	8001154 <GPIO_Init>

	//USART1 ≥ı ºªØ…Ë÷√
	USART_InitStructure.USART_BaudRate = bound;//≤®Ãÿ¬ …Ë÷√
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	613b      	str	r3, [r7, #16]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;//◊÷≥§Œ™8Œª ˝æ›∏Ò Ω
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;//“ª∏ˆÕ£÷πŒª
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	82fb      	strh	r3, [r7, #22]
	USART_InitStructure.USART_Parity = USART_Parity_No;//Œﬁ∆Ê≈º–£—ÈŒª
 8000dca:	2300      	movs	r3, #0
 8000dcc:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;//Œﬁ”≤º˛ ˝æ›¡˜øÿ÷∆
 8000dce:	2300      	movs	r3, #0
 8000dd0:	83bb      	strh	r3, [r7, #28]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;	// ’∑¢ƒ£ Ω
 8000dd2:	230c      	movs	r3, #12
 8000dd4:	837b      	strh	r3, [r7, #26]
	USART_Init(USART1, &USART_InitStructure); //≥ı ºªØ¥Æø⁄1
 8000dd6:	f107 0310 	add.w	r3, r7, #16
 8000dda:	4810      	ldr	r0, [pc, #64]	; (8000e1c <uart_init+0xb4>)
 8000ddc:	4619      	mov	r1, r3
 8000dde:	f003 f82b 	bl	8003e38 <USART_Init>
	
	USART_Cmd(USART1, ENABLE);  // πƒ‹¥Æø⁄1 
 8000de2:	480e      	ldr	r0, [pc, #56]	; (8000e1c <uart_init+0xb4>)
 8000de4:	2101      	movs	r1, #1
 8000de6:	f003 f93f 	bl	8004068 <USART_Cmd>
	
	//USART_ClearFlag(USART1, USART_FLAG_TC);
	
#if EN_USART1_RX	
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);//ø™∆Ùœ‡πÿ÷–∂œ
 8000dea:	480c      	ldr	r0, [pc, #48]	; (8000e1c <uart_init+0xb4>)
 8000dec:	f240 5125 	movw	r1, #1317	; 0x525
 8000df0:	2201      	movs	r2, #1
 8000df2:	f003 fb5d 	bl	80044b0 <USART_ITConfig>

	//Usart1 NVIC ≈‰÷√
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;//¥Æø⁄1÷–∂œÕ®µ¿
 8000df6:	2325      	movs	r3, #37	; 0x25
 8000df8:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=3;//«¿’º”≈œ»º∂3
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority =3;		//◊””≈œ»º∂3
 8000dfe:	2303      	movs	r3, #3
 8000e00:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQÕ®µ¿ πƒ‹
 8000e02:	2301      	movs	r3, #1
 8000e04:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);	//∏˘æ›÷∏∂®µƒ≤Œ ˝≥ı ºªØVICºƒ¥Ê∆˜°¢
 8000e06:	f107 030c 	add.w	r3, r7, #12
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f000 f83e 	bl	8000e8c <NVIC_Init>

#endif
	
}
 8000e10:	3728      	adds	r7, #40	; 0x28
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40020000 	.word	0x40020000
 8000e1c:	40011000 	.word	0x40011000

08000e20 <USART1_IRQHandler>:


void USART1_IRQHandler(void)                	//¥Æø⁄1÷–∂œ∑˛ŒÒ≥Ã–Ú
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
	u8 Res;

	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) 
 8000e26:	480f      	ldr	r0, [pc, #60]	; (8000e64 <USART1_IRQHandler+0x44>)
 8000e28:	f240 5125 	movw	r1, #1317	; 0x525
 8000e2c:	f003 fbb4 	bl	8004598 <USART_GetITStatus>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d012      	beq.n	8000e5c <USART1_IRQHandler+0x3c>
	{
		Res = USART_ReceiveData(USART1);
 8000e36:	480b      	ldr	r0, [pc, #44]	; (8000e64 <USART1_IRQHandler+0x44>)
 8000e38:	f003 f9a6 	bl	8004188 <USART_ReceiveData>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	71fb      	strb	r3, [r7, #7]

		//	LedBlink( LedGreen );
		//LedBlink( Res );
		USART_SendData( USART1, Res );
 8000e40:	79fb      	ldrb	r3, [r7, #7]
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	4807      	ldr	r0, [pc, #28]	; (8000e64 <USART1_IRQHandler+0x44>)
 8000e46:	4619      	mov	r1, r3
 8000e48:	f003 f98c 	bl	8004164 <USART_SendData>
		while(USART_GetFlagStatus(USART1,USART_FLAG_TC)!=SET);
 8000e4c:	bf00      	nop
 8000e4e:	4805      	ldr	r0, [pc, #20]	; (8000e64 <USART1_IRQHandler+0x44>)
 8000e50:	2140      	movs	r1, #64	; 0x40
 8000e52:	f003 fb75 	bl	8004540 <USART_GetFlagStatus>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	d1f8      	bne.n	8000e4e <USART1_IRQHandler+0x2e>
			}
		}   		 
#endif
	} 

} 
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40011000 	.word	0x40011000

08000e68 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000e70:	4a05      	ldr	r2, [pc, #20]	; (8000e88 <NVIC_PriorityGroupConfig+0x20>)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e7c:	60d3      	str	r3, [r2, #12]
}
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	e000ed00 	.word	0xe000ed00

08000e8c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b085      	sub	sp, #20
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000e94:	2300      	movs	r3, #0
 8000e96:	73fb      	strb	r3, [r7, #15]
 8000e98:	2300      	movs	r3, #0
 8000e9a:	73bb      	strb	r3, [r7, #14]
 8000e9c:	230f      	movs	r3, #15
 8000e9e:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	78db      	ldrb	r3, [r3, #3]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d038      	beq.n	8000f1a <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000ea8:	4b26      	ldr	r3, [pc, #152]	; (8000f44 <NVIC_Init+0xb8>)
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	43db      	mvns	r3, r3
 8000eae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000eb2:	0a1b      	lsrs	r3, r3, #8
 8000eb4:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000eb6:	7bfb      	ldrb	r3, [r7, #15]
 8000eb8:	f1c3 0304 	rsb	r3, r3, #4
 8000ebc:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000ebe:	7b7a      	ldrb	r2, [r7, #13]
 8000ec0:	7bfb      	ldrb	r3, [r7, #15]
 8000ec2:	fa42 f303 	asr.w	r3, r2, r3
 8000ec6:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	785b      	ldrb	r3, [r3, #1]
 8000ecc:	461a      	mov	r2, r3
 8000ece:	7bbb      	ldrb	r3, [r7, #14]
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	789a      	ldrb	r2, [r3, #2]
 8000eda:	7b7b      	ldrb	r3, [r7, #13]
 8000edc:	4013      	ands	r3, r2
 8000ede:	b2da      	uxtb	r2, r3
 8000ee0:	7bfb      	ldrb	r3, [r7, #15]
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000ee6:	7bfb      	ldrb	r3, [r7, #15]
 8000ee8:	011b      	lsls	r3, r3, #4
 8000eea:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000eec:	4a16      	ldr	r2, [pc, #88]	; (8000f48 <NVIC_Init+0xbc>)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	7bfa      	ldrb	r2, [r7, #15]
 8000ef6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000efa:	4a13      	ldr	r2, [pc, #76]	; (8000f48 <NVIC_Init+0xbc>)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	095b      	lsrs	r3, r3, #5
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	f003 031f 	and.w	r3, r3, #31
 8000f0e:	2101      	movs	r1, #1
 8000f10:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f14:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8000f18:	e00f      	b.n	8000f3a <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f1a:	490b      	ldr	r1, [pc, #44]	; (8000f48 <NVIC_Init+0xbc>)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	095b      	lsrs	r3, r3, #5
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	f003 031f 	and.w	r3, r3, #31
 8000f2e:	2201      	movs	r2, #1
 8000f30:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f32:	f100 0320 	add.w	r3, r0, #32
 8000f36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000f3a:	3714      	adds	r7, #20
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	e000ed00 	.word	0xe000ed00
 8000f48:	e000e100 	.word	0xe000e100

08000f4c <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8000f56:	4907      	ldr	r1, [pc, #28]	; (8000f74 <NVIC_SetVectorTable+0x28>)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8000f5e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	608b      	str	r3, [r1, #8]
}
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	460a      	mov	r2, r1
 8000f82:	71fb      	strb	r3, [r7, #7]
 8000f84:	4613      	mov	r3, r2
 8000f86:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8000f88:	79bb      	ldrb	r3, [r7, #6]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d006      	beq.n	8000f9c <NVIC_SystemLPConfig+0x24>
  {
    SCB->SCR |= LowPowerMode;
 8000f8e:	4909      	ldr	r1, [pc, #36]	; (8000fb4 <NVIC_SystemLPConfig+0x3c>)
 8000f90:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <NVIC_SystemLPConfig+0x3c>)
 8000f92:	691a      	ldr	r2, [r3, #16]
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	610b      	str	r3, [r1, #16]
 8000f9a:	e006      	b.n	8000faa <NVIC_SystemLPConfig+0x32>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 8000f9c:	4905      	ldr	r1, [pc, #20]	; (8000fb4 <NVIC_SystemLPConfig+0x3c>)
 8000f9e:	4b05      	ldr	r3, [pc, #20]	; (8000fb4 <NVIC_SystemLPConfig+0x3c>)
 8000fa0:	691a      	ldr	r2, [r3, #16]
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	43db      	mvns	r3, r3
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	610b      	str	r3, [r1, #16]
  }
}
 8000faa:	370c      	adds	r7, #12
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr
 8000fb4:	e000ed00 	.word	0xe000ed00

08000fb8 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b04      	cmp	r3, #4
 8000fc4:	d106      	bne.n	8000fd4 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8000fc6:	4a09      	ldr	r2, [pc, #36]	; (8000fec <SysTick_CLKSourceConfig+0x34>)
 8000fc8:	4b08      	ldr	r3, [pc, #32]	; (8000fec <SysTick_CLKSourceConfig+0x34>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f043 0304 	orr.w	r3, r3, #4
 8000fd0:	6013      	str	r3, [r2, #0]
 8000fd2:	e005      	b.n	8000fe0 <SysTick_CLKSourceConfig+0x28>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8000fd4:	4a05      	ldr	r2, [pc, #20]	; (8000fec <SysTick_CLKSourceConfig+0x34>)
 8000fd6:	4b05      	ldr	r3, [pc, #20]	; (8000fec <SysTick_CLKSourceConfig+0x34>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f023 0304 	bic.w	r3, r3, #4
 8000fde:	6013      	str	r3, [r2, #0]
  }
}
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	e000e010 	.word	0xe000e010

08000ff0 <GPIO_DeInit>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices.  
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a4b      	ldr	r2, [pc, #300]	; (8001128 <GPIO_DeInit+0x138>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d108      	bne.n	8001012 <GPIO_DeInit+0x22>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001000:	2001      	movs	r0, #1
 8001002:	2101      	movs	r1, #1
 8001004:	f000 feb4 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8001008:	2001      	movs	r0, #1
 800100a:	2100      	movs	r1, #0
 800100c:	f000 feb0 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
 8001010:	e086      	b.n	8001120 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOB)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a45      	ldr	r2, [pc, #276]	; (800112c <GPIO_DeInit+0x13c>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d108      	bne.n	800102c <GPIO_DeInit+0x3c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800101a:	2002      	movs	r0, #2
 800101c:	2101      	movs	r1, #1
 800101e:	f000 fea7 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8001022:	2002      	movs	r0, #2
 8001024:	2100      	movs	r1, #0
 8001026:	f000 fea3 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
 800102a:	e079      	b.n	8001120 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOC)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4a40      	ldr	r2, [pc, #256]	; (8001130 <GPIO_DeInit+0x140>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d108      	bne.n	8001046 <GPIO_DeInit+0x56>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001034:	2004      	movs	r0, #4
 8001036:	2101      	movs	r1, #1
 8001038:	f000 fe9a 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 800103c:	2004      	movs	r0, #4
 800103e:	2100      	movs	r1, #0
 8001040:	f000 fe96 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
 8001044:	e06c      	b.n	8001120 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOD)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4a3a      	ldr	r2, [pc, #232]	; (8001134 <GPIO_DeInit+0x144>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d108      	bne.n	8001060 <GPIO_DeInit+0x70>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800104e:	2008      	movs	r0, #8
 8001050:	2101      	movs	r1, #1
 8001052:	f000 fe8d 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 8001056:	2008      	movs	r0, #8
 8001058:	2100      	movs	r1, #0
 800105a:	f000 fe89 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
 800105e:	e05f      	b.n	8001120 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOE)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	4a35      	ldr	r2, [pc, #212]	; (8001138 <GPIO_DeInit+0x148>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d108      	bne.n	800107a <GPIO_DeInit+0x8a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8001068:	2010      	movs	r0, #16
 800106a:	2101      	movs	r1, #1
 800106c:	f000 fe80 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8001070:	2010      	movs	r0, #16
 8001072:	2100      	movs	r1, #0
 8001074:	f000 fe7c 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
 8001078:	e052      	b.n	8001120 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOF)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a2f      	ldr	r2, [pc, #188]	; (800113c <GPIO_DeInit+0x14c>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d108      	bne.n	8001094 <GPIO_DeInit+0xa4>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8001082:	2020      	movs	r0, #32
 8001084:	2101      	movs	r1, #1
 8001086:	f000 fe73 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 800108a:	2020      	movs	r0, #32
 800108c:	2100      	movs	r1, #0
 800108e:	f000 fe6f 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
 8001092:	e045      	b.n	8001120 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOG)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4a2a      	ldr	r2, [pc, #168]	; (8001140 <GPIO_DeInit+0x150>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d108      	bne.n	80010ae <GPIO_DeInit+0xbe>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 800109c:	2040      	movs	r0, #64	; 0x40
 800109e:	2101      	movs	r1, #1
 80010a0:	f000 fe66 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 80010a4:	2040      	movs	r0, #64	; 0x40
 80010a6:	2100      	movs	r1, #0
 80010a8:	f000 fe62 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
 80010ac:	e038      	b.n	8001120 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOH)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a24      	ldr	r2, [pc, #144]	; (8001144 <GPIO_DeInit+0x154>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d108      	bne.n	80010c8 <GPIO_DeInit+0xd8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 80010b6:	2080      	movs	r0, #128	; 0x80
 80010b8:	2101      	movs	r1, #1
 80010ba:	f000 fe59 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 80010be:	2080      	movs	r0, #128	; 0x80
 80010c0:	2100      	movs	r1, #0
 80010c2:	f000 fe55 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
 80010c6:	e02b      	b.n	8001120 <GPIO_DeInit+0x130>
  }

  else if (GPIOx == GPIOI)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	4a1f      	ldr	r2, [pc, #124]	; (8001148 <GPIO_DeInit+0x158>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d10a      	bne.n	80010e6 <GPIO_DeInit+0xf6>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 80010d0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80010d4:	2101      	movs	r1, #1
 80010d6:	f000 fe4b 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 80010da:	f44f 7080 	mov.w	r0, #256	; 0x100
 80010de:	2100      	movs	r1, #0
 80010e0:	f000 fe46 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
 80010e4:	e01c      	b.n	8001120 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOJ)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a18      	ldr	r2, [pc, #96]	; (800114c <GPIO_DeInit+0x15c>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d10a      	bne.n	8001104 <GPIO_DeInit+0x114>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, ENABLE);
 80010ee:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010f2:	2101      	movs	r1, #1
 80010f4:	f000 fe3c 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, DISABLE);
 80010f8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010fc:	2100      	movs	r1, #0
 80010fe:	f000 fe37 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
 8001102:	e00d      	b.n	8001120 <GPIO_DeInit+0x130>
  }
  else
  {
    if (GPIOx == GPIOK)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4a12      	ldr	r2, [pc, #72]	; (8001150 <GPIO_DeInit+0x160>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d109      	bne.n	8001120 <GPIO_DeInit+0x130>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
 800110c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001110:	2101      	movs	r1, #1
 8001112:	f000 fe2d 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
 8001116:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800111a:	2100      	movs	r1, #0
 800111c:	f000 fe28 	bl	8001d70 <RCC_AHB1PeriphResetCmd>
    }
  }
}
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40020000 	.word	0x40020000
 800112c:	40020400 	.word	0x40020400
 8001130:	40020800 	.word	0x40020800
 8001134:	40020c00 	.word	0x40020c00
 8001138:	40021000 	.word	0x40021000
 800113c:	40021400 	.word	0x40021400
 8001140:	40021800 	.word	0x40021800
 8001144:	40021c00 	.word	0x40021c00
 8001148:	40022000 	.word	0x40022000
 800114c:	40022400 	.word	0x40022400
 8001150:	40022800 	.word	0x40022800

08001154 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001154:	b480      	push	{r7}
 8001156:	b087      	sub	sp, #28
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800115e:	2300      	movs	r3, #0
 8001160:	617b      	str	r3, [r7, #20]
 8001162:	2300      	movs	r3, #0
 8001164:	613b      	str	r3, [r7, #16]
 8001166:	2300      	movs	r3, #0
 8001168:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800116a:	2300      	movs	r3, #0
 800116c:	617b      	str	r3, [r7, #20]
 800116e:	e076      	b.n	800125e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	2201      	movs	r2, #1
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	4013      	ands	r3, r2
 8001182:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001184:	68fa      	ldr	r2, [r7, #12]
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	429a      	cmp	r2, r3
 800118a:	d165      	bne.n	8001258 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	4619      	mov	r1, r3
 8001196:	2303      	movs	r3, #3
 8001198:	408b      	lsls	r3, r1
 800119a:	43db      	mvns	r3, r3
 800119c:	401a      	ands	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	791b      	ldrb	r3, [r3, #4]
 80011aa:	4619      	mov	r1, r3
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	fa01 f303 	lsl.w	r3, r1, r3
 80011b4:	431a      	orrs	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	791b      	ldrb	r3, [r3, #4]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d003      	beq.n	80011ca <GPIO_Init+0x76>
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	791b      	ldrb	r3, [r3, #4]
 80011c6:	2b02      	cmp	r3, #2
 80011c8:	d12e      	bne.n	8001228 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	689a      	ldr	r2, [r3, #8]
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	4619      	mov	r1, r3
 80011d4:	2303      	movs	r3, #3
 80011d6:	408b      	lsls	r3, r1
 80011d8:	43db      	mvns	r3, r3
 80011da:	401a      	ands	r2, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	689a      	ldr	r2, [r3, #8]
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	795b      	ldrb	r3, [r3, #5]
 80011e8:	4619      	mov	r1, r3
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	fa01 f303 	lsl.w	r3, r1, r3
 80011f2:	431a      	orrs	r2, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	685a      	ldr	r2, [r3, #4]
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	b29b      	uxth	r3, r3
 8001200:	4619      	mov	r1, r3
 8001202:	2301      	movs	r3, #1
 8001204:	408b      	lsls	r3, r1
 8001206:	43db      	mvns	r3, r3
 8001208:	401a      	ands	r2, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	683a      	ldr	r2, [r7, #0]
 8001214:	7992      	ldrb	r2, [r2, #6]
 8001216:	4611      	mov	r1, r2
 8001218:	697a      	ldr	r2, [r7, #20]
 800121a:	b292      	uxth	r2, r2
 800121c:	fa01 f202 	lsl.w	r2, r1, r2
 8001220:	b292      	uxth	r2, r2
 8001222:	431a      	orrs	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	68da      	ldr	r2, [r3, #12]
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	b29b      	uxth	r3, r3
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	2103      	movs	r1, #3
 8001234:	fa01 f303 	lsl.w	r3, r1, r3
 8001238:	43db      	mvns	r3, r3
 800123a:	401a      	ands	r2, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	68da      	ldr	r2, [r3, #12]
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	79db      	ldrb	r3, [r3, #7]
 8001248:	4619      	mov	r1, r3
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	fa01 f303 	lsl.w	r3, r1, r3
 8001252:	431a      	orrs	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	3301      	adds	r3, #1
 800125c:	617b      	str	r3, [r7, #20]
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	2b0f      	cmp	r3, #15
 8001262:	d985      	bls.n	8001170 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8001264:	371c      	adds	r7, #28
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop

08001270 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800127e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2200      	movs	r2, #0
 8001284:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2200      	movs	r2, #0
 800128a:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2200      	movs	r2, #0
 8001290:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2200      	movs	r2, #0
 8001296:	71da      	strb	r2, [r3, #7]
}
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop

080012a4 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	460b      	mov	r3, r1
 80012ae:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0x00010000;
 80012b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012b4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 80012b6:	887a      	ldrh	r2, [r7, #2]
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	61da      	str	r2, [r3, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80012c4:	887a      	ldrh	r2, [r7, #2]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	61da      	str	r2, [r3, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80012ca:	68fa      	ldr	r2, [r7, #12]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	69db      	ldr	r3, [r3, #28]
 80012d4:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	69db      	ldr	r3, [r3, #28]
 80012da:	60fb      	str	r3, [r7, #12]
}
 80012dc:	3714      	adds	r7, #20
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop

080012e8 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	460b      	mov	r3, r1
 80012f2:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80012f4:	2300      	movs	r3, #0
 80012f6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	691a      	ldr	r2, [r3, #16]
 80012fc:	887b      	ldrh	r3, [r7, #2]
 80012fe:	4013      	ands	r3, r2
 8001300:	2b00      	cmp	r3, #0
 8001302:	d002      	beq.n	800130a <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8001304:	2301      	movs	r3, #1
 8001306:	73fb      	strb	r3, [r7, #15]
 8001308:	e001      	b.n	800130e <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800130a:	2300      	movs	r3, #0
 800130c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800130e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3714      	adds	r7, #20
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <GPIO_ReadInputData>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	691b      	ldr	r3, [r3, #16]
 8001328:	b29b      	uxth	r3, r3
}
 800132a:	4618      	mov	r0, r3
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop

08001338 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *          This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	460b      	mov	r3, r1
 8001342:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8001344:	2300      	movs	r3, #0
 8001346:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if (((GPIOx->ODR) & GPIO_Pin) != (uint32_t)Bit_RESET)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	695a      	ldr	r2, [r3, #20]
 800134c:	887b      	ldrh	r3, [r7, #2]
 800134e:	4013      	ands	r3, r2
 8001350:	2b00      	cmp	r3, #0
 8001352:	d002      	beq.n	800135a <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8001354:	2301      	movs	r3, #1
 8001356:	73fb      	strb	r3, [r7, #15]
 8001358:	e001      	b.n	800135e <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800135a:	2300      	movs	r3, #0
 800135c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800135e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001360:	4618      	mov	r0, r3
 8001362:	3714      	adds	r7, #20
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <GPIO_ReadOutputData>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	695b      	ldr	r3, [r3, #20]
 8001378:	b29b      	uxth	r3, r3
}
 800137a:	4618      	mov	r0, r3
 800137c:	370c      	adds	r7, #12
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop

08001388 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	460b      	mov	r3, r1
 8001392:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	887a      	ldrh	r2, [r7, #2]
 8001398:	831a      	strh	r2, [r3, #24]
}
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	460b      	mov	r3, r1
 80013ae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	887a      	ldrh	r2, [r7, #2]
 80013b4:	835a      	strh	r2, [r3, #26]
}
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	460b      	mov	r3, r1
 80013ca:	807b      	strh	r3, [r7, #2]
 80013cc:	4613      	mov	r3, r2
 80013ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 80013d0:	787b      	ldrb	r3, [r7, #1]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d003      	beq.n	80013de <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	887a      	ldrh	r2, [r7, #2]
 80013da:	831a      	strh	r2, [r3, #24]
 80013dc:	e002      	b.n	80013e4 <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	887a      	ldrh	r2, [r7, #2]
 80013e2:	835a      	strh	r2, [r3, #26]
  }
}
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop

080013f0 <GPIO_Write>:
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	460b      	mov	r3, r1
 80013fa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 80013fc:	887a      	ldrh	r2, [r7, #2]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	615a      	str	r2, [r3, #20]
}
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <GPIO_ToggleBits>:
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	460b      	mov	r3, r1
 8001416:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	695a      	ldr	r2, [r3, #20]
 800141c:	887b      	ldrh	r3, [r7, #2]
 800141e:	405a      	eors	r2, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	615a      	str	r2, [r3, #20]
}
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop

08001430 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001430:	b480      	push	{r7}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	460b      	mov	r3, r1
 800143a:	807b      	strh	r3, [r7, #2]
 800143c:	4613      	mov	r3, r2
 800143e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001440:	2300      	movs	r3, #0
 8001442:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001444:	2300      	movs	r3, #0
 8001446:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001448:	787b      	ldrb	r3, [r7, #1]
 800144a:	887a      	ldrh	r2, [r7, #2]
 800144c:	f002 0207 	and.w	r2, r2, #7
 8001450:	0092      	lsls	r2, r2, #2
 8001452:	4093      	lsls	r3, r2
 8001454:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001456:	887b      	ldrh	r3, [r7, #2]
 8001458:	08db      	lsrs	r3, r3, #3
 800145a:	b29b      	uxth	r3, r3
 800145c:	4618      	mov	r0, r3
 800145e:	887b      	ldrh	r3, [r7, #2]
 8001460:	08db      	lsrs	r3, r3, #3
 8001462:	b29b      	uxth	r3, r3
 8001464:	461a      	mov	r2, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	3208      	adds	r2, #8
 800146a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800146e:	887b      	ldrh	r3, [r7, #2]
 8001470:	f003 0307 	and.w	r3, r3, #7
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4619      	mov	r1, r3
 8001478:	230f      	movs	r3, #15
 800147a:	408b      	lsls	r3, r1
 800147c:	43db      	mvns	r3, r3
 800147e:	ea02 0103 	and.w	r1, r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f100 0208 	add.w	r2, r0, #8
 8001488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800148c:	887b      	ldrh	r3, [r7, #2]
 800148e:	08db      	lsrs	r3, r3, #3
 8001490:	b29b      	uxth	r3, r3
 8001492:	461a      	mov	r2, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	3208      	adds	r2, #8
 8001498:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	4313      	orrs	r3, r2
 80014a0:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80014a2:	887b      	ldrh	r3, [r7, #2]
 80014a4:	08db      	lsrs	r3, r3, #3
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	461a      	mov	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	3208      	adds	r2, #8
 80014ae:	68b9      	ldr	r1, [r7, #8]
 80014b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80014b4:	3714      	adds	r7, #20
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop

080014c0 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80014c4:	4a16      	ldr	r2, [pc, #88]	; (8001520 <RCC_DeInit+0x60>)
 80014c6:	4b16      	ldr	r3, [pc, #88]	; (8001520 <RCC_DeInit+0x60>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f043 0301 	orr.w	r3, r3, #1
 80014ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80014d0:	4b13      	ldr	r3, [pc, #76]	; (8001520 <RCC_DeInit+0x60>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 80014d6:	4a12      	ldr	r2, [pc, #72]	; (8001520 <RCC_DeInit+0x60>)
 80014d8:	4b11      	ldr	r3, [pc, #68]	; (8001520 <RCC_DeInit+0x60>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80014e0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80014e4:	6013      	str	r3, [r2, #0]
  
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80014e6:	4b0e      	ldr	r3, [pc, #56]	; (8001520 <RCC_DeInit+0x60>)
 80014e8:	4a0e      	ldr	r2, [pc, #56]	; (8001524 <RCC_DeInit+0x64>)
 80014ea:	605a      	str	r2, [r3, #4]

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F413_423xx) || defined(STM32F469_479xx)  
  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 80014ec:	4b0c      	ldr	r3, [pc, #48]	; (8001520 <RCC_DeInit+0x60>)
 80014ee:	4a0e      	ldr	r2, [pc, #56]	; (8001528 <RCC_DeInit+0x68>)
 80014f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F446xx || STM32F413_423xx || STM32F469_479xx */

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx) 
  /* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */
  RCC->PLLSAICFGR = 0x24003000;
 80014f4:	4b0a      	ldr	r3, [pc, #40]	; (8001520 <RCC_DeInit+0x60>)
 80014f6:	4a0d      	ldr	r2, [pc, #52]	; (800152c <RCC_DeInit+0x6c>)
 80014f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
  
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80014fc:	4a08      	ldr	r2, [pc, #32]	; (8001520 <RCC_DeInit+0x60>)
 80014fe:	4b08      	ldr	r3, [pc, #32]	; (8001520 <RCC_DeInit+0x60>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001506:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001508:	4b05      	ldr	r3, [pc, #20]	; (8001520 <RCC_DeInit+0x60>)
 800150a:	2200      	movs	r2, #0
 800150c:	60da      	str	r2, [r3, #12]

  /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx and STM32F413_423xx devices */
  RCC->DCKCFGR = 0x00000000;
 800150e:	4b04      	ldr	r3, [pc, #16]	; (8001520 <RCC_DeInit+0x60>)
 8001510:	2200      	movs	r2, #0
 8001512:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  
#if defined(STM32F410xx) || defined(STM32F413_423xx)
  /* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx and STM32F413_423xx devices */
  RCC->DCKCFGR2 = 0x00000000;
#endif /* STM32F410xx || STM32F413_423xx */  
}
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	40023800 	.word	0x40023800
 8001524:	24003010 	.word	0x24003010
 8001528:	20003000 	.word	0x20003000
 800152c:	24003000 	.word	0x24003000

08001530 <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 800153a:	4b05      	ldr	r3, [pc, #20]	; (8001550 <RCC_HSEConfig+0x20>)
 800153c:	2200      	movs	r2, #0
 800153e:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8001540:	4a03      	ldr	r2, [pc, #12]	; (8001550 <RCC_HSEConfig+0x20>)
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	7013      	strb	r3, [r2, #0]
}
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	40023802 	.word	0x40023802

08001554 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
 800155a:	2300      	movs	r3, #0
 800155c:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 800155e:	2300      	movs	r3, #0
 8001560:	71fb      	strb	r3, [r7, #7]
  FlagStatus hsestatus = RESET;
 8001562:	2300      	movs	r3, #0
 8001564:	71bb      	strb	r3, [r7, #6]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8001566:	2031      	movs	r0, #49	; 0x31
 8001568:	f000 fd70 	bl	800204c <RCC_GetFlagStatus>
 800156c:	4603      	mov	r3, r0
 800156e:	71bb      	strb	r3, [r7, #6]
    startupcounter++;
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	3301      	adds	r3, #1
 8001574:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800157c:	d002      	beq.n	8001584 <RCC_WaitForHSEStartUp+0x30>
 800157e:	79bb      	ldrb	r3, [r7, #6]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d0f0      	beq.n	8001566 <RCC_WaitForHSEStartUp+0x12>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8001584:	2031      	movs	r0, #49	; 0x31
 8001586:	f000 fd61 	bl	800204c <RCC_GetFlagStatus>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d002      	beq.n	8001596 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 8001590:	2301      	movs	r3, #1
 8001592:	71fb      	strb	r3, [r7, #7]
 8001594:	e001      	b.n	800159a <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8001596:	2300      	movs	r3, #0
 8001598:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 800159a:	79fb      	ldrb	r3, [r7, #7]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *         This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	4603      	mov	r3, r0
 80015ac:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 80015ae:	2300      	movs	r3, #0
 80015b0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 80015b2:	4b0a      	ldr	r3, [pc, #40]	; (80015dc <RCC_AdjustHSICalibrationValue+0x38>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	60fb      	str	r3, [r7, #12]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80015be:	60fb      	str	r3, [r7, #12]

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 80015c0:	79fb      	ldrb	r3, [r7, #7]
 80015c2:	00db      	lsls	r3, r3, #3
 80015c4:	68fa      	ldr	r2, [r7, #12]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CR = tmpreg;
 80015ca:	4a04      	ldr	r2, [pc, #16]	; (80015dc <RCC_AdjustHSICalibrationValue+0x38>)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	6013      	str	r3, [r2, #0]
}
 80015d0:	3714      	adds	r7, #20
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	40023800 	.word	0x40023800

080015e0 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80015ea:	4a04      	ldr	r2, [pc, #16]	; (80015fc <RCC_HSICmd+0x1c>)
 80015ec:	79fb      	ldrb	r3, [r7, #7]
 80015ee:	6013      	str	r3, [r2, #0]
}
 80015f0:	370c      	adds	r7, #12
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	42470000 	.word	0x42470000

08001600 <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800160a:	4b0c      	ldr	r3, [pc, #48]	; (800163c <RCC_LSEConfig+0x3c>)
 800160c:	2200      	movs	r2, #0
 800160e:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001610:	4b0a      	ldr	r3, [pc, #40]	; (800163c <RCC_LSEConfig+0x3c>)
 8001612:	2200      	movs	r2, #0
 8001614:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d002      	beq.n	8001622 <RCC_LSEConfig+0x22>
 800161c:	2b04      	cmp	r3, #4
 800161e:	d004      	beq.n	800162a <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 8001620:	e007      	b.n	8001632 <RCC_LSEConfig+0x32>
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8001622:	4b06      	ldr	r3, [pc, #24]	; (800163c <RCC_LSEConfig+0x3c>)
 8001624:	2201      	movs	r2, #1
 8001626:	701a      	strb	r2, [r3, #0]
      break;
 8001628:	e003      	b.n	8001632 <RCC_LSEConfig+0x32>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 800162a:	4b04      	ldr	r3, [pc, #16]	; (800163c <RCC_LSEConfig+0x3c>)
 800162c:	2205      	movs	r2, #5
 800162e:	701a      	strb	r2, [r3, #0]
      break;
 8001630:	bf00      	nop
    default:
      break;
  }
}
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr
 800163c:	40023870 	.word	0x40023870

08001640 <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 800164a:	4a04      	ldr	r2, [pc, #16]	; (800165c <RCC_LSICmd+0x1c>)
 800164c:	79fb      	ldrb	r3, [r7, #7]
 800164e:	6013      	str	r3, [r2, #0]
}
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	42470e80 	.word	0x42470e80

08001660 <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
 800166c:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 800166e:	490a      	ldr	r1, [pc, #40]	; (8001698 <RCC_PLLConfig+0x38>)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	019a      	lsls	r2, r3, #6
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	431a      	orrs	r2, r3
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	085b      	lsrs	r3, r3, #1
 800167c:	3b01      	subs	r3, #1
 800167e:	041b      	lsls	r3, r3, #16
 8001680:	431a      	orrs	r2, r3
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	431a      	orrs	r2, r3
                 (PLLQ << 24);
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	061b      	lsls	r3, r3, #24
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 800168a:	4313      	orrs	r3, r2
 800168c:	604b      	str	r3, [r1, #4]
                 (PLLQ << 24);
}
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr
 8001698:	40023800 	.word	0x40023800

0800169c <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	4603      	mov	r3, r0
 80016a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80016a6:	4a04      	ldr	r2, [pc, #16]	; (80016b8 <RCC_PLLCmd+0x1c>)
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	6013      	str	r3, [r2, #0]
}
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	42470060 	.word	0x42470060

080016bc <RCC_PLLI2SConfig>:
  *         on the I2S clock frequency.
  *   
  * @retval None
  */
void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 80016c6:	4906      	ldr	r1, [pc, #24]	; (80016e0 <RCC_PLLI2SConfig+0x24>)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	019a      	lsls	r2, r3, #6
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	071b      	lsls	r3, r3, #28
 80016d0:	4313      	orrs	r3, r2
 80016d2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
}
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	40023800 	.word	0x40023800

080016e4 <RCC_PLLI2SCmd>:
  * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 80016ee:	4a04      	ldr	r2, [pc, #16]	; (8001700 <RCC_PLLI2SCmd+0x1c>)
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	6013      	str	r3, [r2, #0]
}
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	42470068 	.word	0x42470068

08001704 <RCC_PLLSAIConfig>:
  *          This parameter must be a number between 2 and 7.
  *   
  * @retval None
  */
void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR)
{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
  assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));
  assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
  
  RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
 8001710:	4907      	ldr	r1, [pc, #28]	; (8001730 <RCC_PLLSAIConfig+0x2c>)
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	019a      	lsls	r2, r3, #6
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	061b      	lsls	r3, r3, #24
 800171a:	431a      	orrs	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	071b      	lsls	r3, r3, #28
 8001720:	4313      	orrs	r3, r2
 8001722:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8001726:	3714      	adds	r7, #20
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	40023800 	.word	0x40023800

08001734 <RCC_PLLSAICmd>:
  * @note   The PLLSAI is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLSAI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLSAICmd(FunctionalState NewState)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
 800173e:	4a04      	ldr	r2, [pc, #16]	; (8001750 <RCC_PLLSAICmd+0x1c>)
 8001740:	79fb      	ldrb	r3, [r7, #7]
 8001742:	6013      	str	r3, [r2, #0]
}
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	42470070 	.word	0x42470070

08001754 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 800175e:	4a04      	ldr	r2, [pc, #16]	; (8001770 <RCC_ClockSecuritySystemCmd+0x1c>)
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	6013      	str	r3, [r2, #0]
}
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	4247004c 	.word	0x4247004c

08001774 <RCC_MCO1Config>:
  *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
  *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
  * @retval None
  */
void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
{
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 8001782:	4b0a      	ldr	r3, [pc, #40]	; (80017ac <RCC_MCO1Config+0x38>)
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	60fb      	str	r3, [r7, #12]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 800178e:	60fb      	str	r3, [r7, #12]

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	4313      	orrs	r3, r2
 8001796:	68fa      	ldr	r2, [r7, #12]
 8001798:	4313      	orrs	r3, r2
 800179a:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800179c:	4a03      	ldr	r2, [pc, #12]	; (80017ac <RCC_MCO1Config+0x38>)
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	6093      	str	r3, [r2, #8]

#if defined(STM32F410xx)
  RCC_MCO1Cmd(ENABLE);
#endif /* STM32F410xx */   
}
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	40023800 	.word	0x40023800

080017b0 <RCC_MCO2Config>:
  * @note  For STM32F410xx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b085      	sub	sp, #20
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80017ba:	2300      	movs	r3, #0
 80017bc:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 80017be:	4b0a      	ldr	r3, [pc, #40]	; (80017e8 <RCC_MCO2Config+0x38>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80017ca:	60fb      	str	r3, [r7, #12]

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	68fa      	ldr	r2, [r7, #12]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80017d8:	4a03      	ldr	r2, [pc, #12]	; (80017e8 <RCC_MCO2Config+0x38>)
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	6093      	str	r3, [r2, #8]

#if defined(STM32F410xx)
  RCC_MCO2Cmd(ENABLE);
#endif /* STM32F410xx */   
}
 80017de:	3714      	adds	r7, #20
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	40023800 	.word	0x40023800

080017ec <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source (RCC_SYSCLKSource_PLLPCLK for STM32F446xx devices)
  *            @arg RCC_SYSCLKSource_PLLRCLK: PLL R selected as system clock source only for STM32F412xG, STM32F413_423xx and STM32F446xx devices
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 80017f8:	4b09      	ldr	r3, [pc, #36]	; (8001820 <RCC_SYSCLKConfig+0x34>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	f023 0303 	bic.w	r3, r3, #3
 8001804:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	4313      	orrs	r3, r2
 800180c:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800180e:	4a04      	ldr	r2, [pc, #16]	; (8001820 <RCC_SYSCLKConfig+0x34>)
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	6093      	str	r3, [r2, #8]
}
 8001814:	3714      	adds	r7, #20
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	40023800 	.word	0x40023800

08001824 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock (PLL P for STM32F446xx devices)
  *              - 0x0C: PLL R used as system clock (only for STM32F412xG, STM32F413_423xx and STM32F446xx devices)
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8001828:	4b05      	ldr	r3, [pc, #20]	; (8001840 <RCC_GetSYSCLKSource+0x1c>)
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	b2db      	uxtb	r3, r3
 800182e:	f003 030c 	and.w	r3, r3, #12
 8001832:	b2db      	uxtb	r3, r3
}
 8001834:	4618      	mov	r0, r3
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	40023800 	.word	0x40023800

08001844 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800184c:	2300      	movs	r3, #0
 800184e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8001850:	4b09      	ldr	r3, [pc, #36]	; (8001878 <RCC_HCLKConfig+0x34>)
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800185c:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	4313      	orrs	r3, r2
 8001864:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001866:	4a04      	ldr	r2, [pc, #16]	; (8001878 <RCC_HCLKConfig+0x34>)
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	6093      	str	r3, [r2, #8]
}
 800186c:	3714      	adds	r7, #20
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	40023800 	.word	0x40023800

0800187c <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001884:	2300      	movs	r3, #0
 8001886:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001888:	4b09      	ldr	r3, [pc, #36]	; (80018b0 <RCC_PCLK1Config+0x34>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001894:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001896:	68fa      	ldr	r2, [r7, #12]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4313      	orrs	r3, r2
 800189c:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800189e:	4a04      	ldr	r2, [pc, #16]	; (80018b0 <RCC_PCLK1Config+0x34>)
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	6093      	str	r3, [r2, #8]
}
 80018a4:	3714      	adds	r7, #20
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	40023800 	.word	0x40023800

080018b4 <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b085      	sub	sp, #20
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80018bc:	2300      	movs	r3, #0
 80018be:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80018c0:	4b09      	ldr	r3, [pc, #36]	; (80018e8 <RCC_PCLK2Config+0x34>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80018cc:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	00db      	lsls	r3, r3, #3
 80018d2:	68fa      	ldr	r2, [r7, #12]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80018d8:	4a03      	ldr	r2, [pc, #12]	; (80018e8 <RCC_PCLK2Config+0x34>)
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	6093      	str	r3, [r2, #8]
}
 80018de:	3714      	adds	r7, #20
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr
 80018e8:	40023800 	.word	0x40023800

080018ec <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b089      	sub	sp, #36	; 0x24
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80018f4:	2300      	movs	r3, #0
 80018f6:	61bb      	str	r3, [r7, #24]
 80018f8:	2300      	movs	r3, #0
 80018fa:	617b      	str	r3, [r7, #20]
 80018fc:	2300      	movs	r3, #0
 80018fe:	61fb      	str	r3, [r7, #28]
 8001900:	2302      	movs	r3, #2
 8001902:	613b      	str	r3, [r7, #16]
 8001904:	2300      	movs	r3, #0
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	2302      	movs	r3, #2
 800190a:	60bb      	str	r3, [r7, #8]
#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
  uint32_t pllr = 2;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800190c:	4b48      	ldr	r3, [pc, #288]	; (8001a30 <RCC_GetClocksFreq+0x144>)
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f003 030c 	and.w	r3, r3, #12
 8001914:	61bb      	str	r3, [r7, #24]
  
  switch (tmp)
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	2b04      	cmp	r3, #4
 800191a:	d007      	beq.n	800192c <RCC_GetClocksFreq+0x40>
 800191c:	2b08      	cmp	r3, #8
 800191e:	d009      	beq.n	8001934 <RCC_GetClocksFreq+0x48>
 8001920:	2b00      	cmp	r3, #0
 8001922:	d13f      	bne.n	80019a4 <RCC_GetClocksFreq+0xb8>
  {
  case 0x00:  /* HSI used as system clock source */
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4a43      	ldr	r2, [pc, #268]	; (8001a34 <RCC_GetClocksFreq+0x148>)
 8001928:	601a      	str	r2, [r3, #0]
    break;
 800192a:	e03f      	b.n	80019ac <RCC_GetClocksFreq+0xc0>
  case 0x04:  /* HSE used as system clock  source */
    RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	4a42      	ldr	r2, [pc, #264]	; (8001a38 <RCC_GetClocksFreq+0x14c>)
 8001930:	601a      	str	r2, [r3, #0]
    break;
 8001932:	e03b      	b.n	80019ac <RCC_GetClocksFreq+0xc0>
  case 0x08:  /* PLL P used as system clock  source */
    
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */    
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001934:	4b3e      	ldr	r3, [pc, #248]	; (8001a30 <RCC_GetClocksFreq+0x144>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800193c:	0d9b      	lsrs	r3, r3, #22
 800193e:	60fb      	str	r3, [r7, #12]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001940:	4b3b      	ldr	r3, [pc, #236]	; (8001a30 <RCC_GetClocksFreq+0x144>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001948:	60bb      	str	r3, [r7, #8]
    
    if (pllsource != 0)
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d00d      	beq.n	800196c <RCC_GetClocksFreq+0x80>
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001950:	4a39      	ldr	r2, [pc, #228]	; (8001a38 <RCC_GetClocksFreq+0x14c>)
 8001952:	68bb      	ldr	r3, [r7, #8]
 8001954:	fbb2 f2f3 	udiv	r2, r2, r3
 8001958:	4b35      	ldr	r3, [pc, #212]	; (8001a30 <RCC_GetClocksFreq+0x144>)
 800195a:	6859      	ldr	r1, [r3, #4]
 800195c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001960:	400b      	ands	r3, r1
 8001962:	099b      	lsrs	r3, r3, #6
 8001964:	fb03 f302 	mul.w	r3, r3, r2
 8001968:	61fb      	str	r3, [r7, #28]
 800196a:	e00c      	b.n	8001986 <RCC_GetClocksFreq+0x9a>
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800196c:	4a31      	ldr	r2, [pc, #196]	; (8001a34 <RCC_GetClocksFreq+0x148>)
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	fbb2 f2f3 	udiv	r2, r2, r3
 8001974:	4b2e      	ldr	r3, [pc, #184]	; (8001a30 <RCC_GetClocksFreq+0x144>)
 8001976:	6859      	ldr	r1, [r3, #4]
 8001978:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800197c:	400b      	ands	r3, r1
 800197e:	099b      	lsrs	r3, r3, #6
 8001980:	fb03 f302 	mul.w	r3, r3, r2
 8001984:	61fb      	str	r3, [r7, #28]
    }
    
    pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001986:	4b2a      	ldr	r3, [pc, #168]	; (8001a30 <RCC_GetClocksFreq+0x144>)
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800198e:	0c1b      	lsrs	r3, r3, #16
 8001990:	3301      	adds	r3, #1
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	613b      	str	r3, [r7, #16]
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001996:	69fa      	ldr	r2, [r7, #28]
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	fbb2 f2f3 	udiv	r2, r2, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	601a      	str	r2, [r3, #0]
    break;
 80019a2:	e003      	b.n	80019ac <RCC_GetClocksFreq+0xc0>
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
    break;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
    
  default:
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a23      	ldr	r2, [pc, #140]	; (8001a34 <RCC_GetClocksFreq+0x148>)
 80019a8:	601a      	str	r2, [r3, #0]
    break;
 80019aa:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
  
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80019ac:	4b20      	ldr	r3, [pc, #128]	; (8001a30 <RCC_GetClocksFreq+0x144>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019b4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80019b6:	69bb      	ldr	r3, [r7, #24]
 80019b8:	091b      	lsrs	r3, r3, #4
 80019ba:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80019bc:	4a1f      	ldr	r2, [pc, #124]	; (8001a3c <RCC_GetClocksFreq+0x150>)
 80019be:	69bb      	ldr	r3, [r7, #24]
 80019c0:	4413      	add	r3, r2
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	40da      	lsrs	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80019d4:	4b16      	ldr	r3, [pc, #88]	; (8001a30 <RCC_GetClocksFreq+0x144>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80019dc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	0a9b      	lsrs	r3, r3, #10
 80019e2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80019e4:	4a15      	ldr	r2, [pc, #84]	; (8001a3c <RCC_GetClocksFreq+0x150>)
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	4413      	add	r3, r2
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	685a      	ldr	r2, [r3, #4]
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	40da      	lsrs	r2, r3
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80019fc:	4b0c      	ldr	r3, [pc, #48]	; (8001a30 <RCC_GetClocksFreq+0x144>)
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001a04:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	0b5b      	lsrs	r3, r3, #13
 8001a0a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001a0c:	4a0b      	ldr	r2, [pc, #44]	; (8001a3c <RCC_GetClocksFreq+0x150>)
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	4413      	add	r3, r2
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685a      	ldr	r2, [r3, #4]
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	40da      	lsrs	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	60da      	str	r2, [r3, #12]
}
 8001a24:	3724      	adds	r7, #36	; 0x24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	40023800 	.word	0x40023800
 8001a34:	00f42400 	.word	0x00f42400
 8001a38:	007a1200 	.word	0x007a1200
 8001a3c:	20000050 	.word	0x20000050

08001a40 <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001a56:	d111      	bne.n	8001a7c <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8001a58:	4b0f      	ldr	r3, [pc, #60]	; (8001a98 <RCC_RTCCLKConfig+0x58>)
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001a64:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001a6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a70:	68fa      	ldr	r2, [r7, #12]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8001a76:	4a08      	ldr	r2, [pc, #32]	; (8001a98 <RCC_RTCCLKConfig+0x58>)
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	6093      	str	r3, [r2, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8001a7c:	4906      	ldr	r1, [pc, #24]	; (8001a98 <RCC_RTCCLKConfig+0x58>)
 8001a7e:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <RCC_RTCCLKConfig+0x58>)
 8001a80:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	670b      	str	r3, [r1, #112]	; 0x70
}
 8001a8c:	3714      	adds	r7, #20
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	40023800 	.word	0x40023800

08001a9c <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8001aa6:	4a04      	ldr	r2, [pc, #16]	; (8001ab8 <RCC_RTCCLKCmd+0x1c>)
 8001aa8:	79fb      	ldrb	r3, [r7, #7]
 8001aaa:	6013      	str	r3, [r2, #0]
}
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	42470e3c 	.word	0x42470e3c

08001abc <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8001ac6:	4a04      	ldr	r2, [pc, #16]	; (8001ad8 <RCC_BackupResetCmd+0x1c>)
 8001ac8:	79fb      	ldrb	r3, [r7, #7]
 8001aca:	6013      	str	r3, [r2, #0]
}
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	42470e40 	.word	0x42470e40

08001adc <RCC_I2SCLKConfig>:
  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as I2S clock source
  * @retval None
  */
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;  
 8001ae4:	4a03      	ldr	r2, [pc, #12]	; (8001af4 <RCC_I2SCLKConfig+0x18>)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6013      	str	r3, [r2, #0]
}
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	4247015c 	.word	0x4247015c

08001af8 <RCC_SAIBlockACLKConfig>:
  *            @arg RCC_SAIACLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as SAI1 Block A clock
  * @retval None
  */
void RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
  
  tmpreg = RCC->DCKCFGR;
 8001b04:	4b0a      	ldr	r3, [pc, #40]	; (8001b30 <RCC_SAIBlockACLKConfig+0x38>)
 8001b06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b0a:	60fb      	str	r3, [r7, #12]

  /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001b12:	60fb      	str	r3, [r7, #12]

  /* Set SAI Block A source selection value */
  tmpreg |= RCC_SAIBlockACLKSource;
 8001b14:	68fa      	ldr	r2, [r7, #12]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8001b1c:	4a04      	ldr	r2, [pc, #16]	; (8001b30 <RCC_SAIBlockACLKConfig+0x38>)
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8001b24:	3714      	adds	r7, #20
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40023800 	.word	0x40023800

08001b34 <RCC_SAIBlockBCLKConfig>:
  *            @arg RCC_SAIBCLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as SAI1 Block B clock
  * @retval None
  */
void RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b085      	sub	sp, #20
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
  
  tmpreg = RCC->DCKCFGR;
 8001b40:	4b0a      	ldr	r3, [pc, #40]	; (8001b6c <RCC_SAIBlockBCLKConfig+0x38>)
 8001b42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b46:	60fb      	str	r3, [r7, #12]

  /* Clear RCC_DCKCFGR_SAI1BSRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001b4e:	60fb      	str	r3, [r7, #12]

  /* Set SAI Block B source selection value */
  tmpreg |= RCC_SAIBlockBCLKSource;
 8001b50:	68fa      	ldr	r2, [r7, #12]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	4313      	orrs	r3, r2
 8001b56:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8001b58:	4a04      	ldr	r2, [pc, #16]	; (8001b6c <RCC_SAIBlockBCLKConfig+0x38>)
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8001b60:	3714      	adds	r7, #20
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	40023800 	.word	0x40023800

08001b70 <RCC_SAIPLLI2SClkDivConfig>:
  *          SAI1 clock frequency = f(PLLI2S_Q) / RCC_PLLI2SDivQ 
  *              
  * @retval None
  */
void RCC_SAIPLLI2SClkDivConfig(uint32_t RCC_PLLI2SDivQ)  
{
 8001b70:	b480      	push	{r7}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
  
  tmpreg = RCC->DCKCFGR;
 8001b7c:	4b0a      	ldr	r3, [pc, #40]	; (8001ba8 <RCC_SAIPLLI2SClkDivConfig+0x38>)
 8001b7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b82:	60fb      	str	r3, [r7, #12]

  /* Clear PLLI2SDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f023 031f 	bic.w	r3, r3, #31
 8001b8a:	60fb      	str	r3, [r7, #12]

  /* Set PLLI2SDIVQ values */
  tmpreg |= (RCC_PLLI2SDivQ - 1);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	68fa      	ldr	r2, [r7, #12]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8001b96:	4a04      	ldr	r2, [pc, #16]	; (8001ba8 <RCC_SAIPLLI2SClkDivConfig+0x38>)
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8001b9e:	3714      	adds	r7, #20
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	40023800 	.word	0x40023800

08001bac <RCC_SAIPLLSAIClkDivConfig>:
  *          SAI1 clock frequency = f(PLLSAI_Q) / RCC_PLLSAIDivQ  
  *              
  * @retval None
  */
void RCC_SAIPLLSAIClkDivConfig(uint32_t RCC_PLLSAIDivQ)  
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
  
  tmpreg = RCC->DCKCFGR;
 8001bb8:	4b0b      	ldr	r3, [pc, #44]	; (8001be8 <RCC_SAIPLLSAIClkDivConfig+0x3c>)
 8001bba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001bbe:	60fb      	str	r3, [r7, #12]

  /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8001bc6:	60fb      	str	r3, [r7, #12]

  /* Set PLLSAIDIVQ values */
  tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	021b      	lsls	r3, r3, #8
 8001bce:	68fa      	ldr	r2, [r7, #12]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8001bd4:	4a04      	ldr	r2, [pc, #16]	; (8001be8 <RCC_SAIPLLSAIClkDivConfig+0x3c>)
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8001bdc:	3714      	adds	r7, #20
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	40023800 	.word	0x40023800

08001bec <RCC_LTDCCLKDivConfig>:
  *            @arg RCC_PLLSAIDivR_Div16: LTDC clock = f(PLLSAI_R)/16
  *            
  * @retval None
  */
void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
  
  tmpreg = RCC->DCKCFGR;
 8001bf8:	4b0a      	ldr	r3, [pc, #40]	; (8001c24 <RCC_LTDCCLKDivConfig+0x38>)
 8001bfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001bfe:	60fb      	str	r3, [r7, #12]

  /* Clear PLLSAIDIVR[2:0] bits */
  tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001c06:	60fb      	str	r3, [r7, #12]

  /* Set PLLSAIDIVR values */
  tmpreg |= RCC_PLLSAIDivR;
 8001c08:	68fa      	ldr	r2, [r7, #12]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8001c10:	4a04      	ldr	r2, [pc, #16]	; (8001c24 <RCC_LTDCCLKDivConfig+0x38>)
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8001c18:	3714      	adds	r7, #20
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	40023800 	.word	0x40023800

08001c28 <RCC_TIMCLKPresConfig>:
  *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding 
  *                 to division by 8 or more.
  * @retval None
  */
void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));

  *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 8001c30:	4a03      	ldr	r2, [pc, #12]	; (8001c40 <RCC_TIMCLKPresConfig+0x18>)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6013      	str	r3, [r2, #0]
}
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	424711e0 	.word	0x424711e0

08001c44 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001c50:	78fb      	ldrb	r3, [r7, #3]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d006      	beq.n	8001c64 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001c56:	4909      	ldr	r1, [pc, #36]	; (8001c7c <RCC_AHB1PeriphClockCmd+0x38>)
 8001c58:	4b08      	ldr	r3, [pc, #32]	; (8001c7c <RCC_AHB1PeriphClockCmd+0x38>)
 8001c5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	630b      	str	r3, [r1, #48]	; 0x30
 8001c62:	e006      	b.n	8001c72 <RCC_AHB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001c64:	4905      	ldr	r1, [pc, #20]	; (8001c7c <RCC_AHB1PeriphClockCmd+0x38>)
 8001c66:	4b05      	ldr	r3, [pc, #20]	; (8001c7c <RCC_AHB1PeriphClockCmd+0x38>)
 8001c68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	4013      	ands	r3, r2
 8001c70:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	40023800 	.word	0x40023800

08001c80 <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	460b      	mov	r3, r1
 8001c8a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001c8c:	78fb      	ldrb	r3, [r7, #3]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d006      	beq.n	8001ca0 <RCC_AHB2PeriphClockCmd+0x20>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8001c92:	4909      	ldr	r1, [pc, #36]	; (8001cb8 <RCC_AHB2PeriphClockCmd+0x38>)
 8001c94:	4b08      	ldr	r3, [pc, #32]	; (8001cb8 <RCC_AHB2PeriphClockCmd+0x38>)
 8001c96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	634b      	str	r3, [r1, #52]	; 0x34
 8001c9e:	e006      	b.n	8001cae <RCC_AHB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8001ca0:	4905      	ldr	r1, [pc, #20]	; (8001cb8 <RCC_AHB2PeriphClockCmd+0x38>)
 8001ca2:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <RCC_AHB2PeriphClockCmd+0x38>)
 8001ca4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	4013      	ands	r3, r2
 8001cac:	634b      	str	r3, [r1, #52]	; 0x34
  }
}
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	40023800 	.word	0x40023800

08001cbc <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001cc8:	78fb      	ldrb	r3, [r7, #3]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d006      	beq.n	8001cdc <RCC_AHB3PeriphClockCmd+0x20>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8001cce:	4909      	ldr	r1, [pc, #36]	; (8001cf4 <RCC_AHB3PeriphClockCmd+0x38>)
 8001cd0:	4b08      	ldr	r3, [pc, #32]	; (8001cf4 <RCC_AHB3PeriphClockCmd+0x38>)
 8001cd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	638b      	str	r3, [r1, #56]	; 0x38
 8001cda:	e006      	b.n	8001cea <RCC_AHB3PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8001cdc:	4905      	ldr	r1, [pc, #20]	; (8001cf4 <RCC_AHB3PeriphClockCmd+0x38>)
 8001cde:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <RCC_AHB3PeriphClockCmd+0x38>)
 8001ce0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	638b      	str	r3, [r1, #56]	; 0x38
  }
}
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	40023800 	.word	0x40023800

08001cf8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	460b      	mov	r3, r1
 8001d02:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001d04:	78fb      	ldrb	r3, [r7, #3]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d006      	beq.n	8001d18 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001d0a:	4909      	ldr	r1, [pc, #36]	; (8001d30 <RCC_APB1PeriphClockCmd+0x38>)
 8001d0c:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <RCC_APB1PeriphClockCmd+0x38>)
 8001d0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	640b      	str	r3, [r1, #64]	; 0x40
 8001d16:	e006      	b.n	8001d26 <RCC_APB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001d18:	4905      	ldr	r1, [pc, #20]	; (8001d30 <RCC_APB1PeriphClockCmd+0x38>)
 8001d1a:	4b05      	ldr	r3, [pc, #20]	; (8001d30 <RCC_APB1PeriphClockCmd+0x38>)
 8001d1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	43db      	mvns	r3, r3
 8001d22:	4013      	ands	r3, r2
 8001d24:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr
 8001d30:	40023800 	.word	0x40023800

08001d34 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001d40:	78fb      	ldrb	r3, [r7, #3]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d006      	beq.n	8001d54 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001d46:	4909      	ldr	r1, [pc, #36]	; (8001d6c <RCC_APB2PeriphClockCmd+0x38>)
 8001d48:	4b08      	ldr	r3, [pc, #32]	; (8001d6c <RCC_APB2PeriphClockCmd+0x38>)
 8001d4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	644b      	str	r3, [r1, #68]	; 0x44
 8001d52:	e006      	b.n	8001d62 <RCC_APB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001d54:	4905      	ldr	r1, [pc, #20]	; (8001d6c <RCC_APB2PeriphClockCmd+0x38>)
 8001d56:	4b05      	ldr	r3, [pc, #20]	; (8001d6c <RCC_APB2PeriphClockCmd+0x38>)
 8001d58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	43db      	mvns	r3, r3
 8001d5e:	4013      	ands	r3, r2
 8001d60:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr
 8001d6c:	40023800 	.word	0x40023800

08001d70 <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	460b      	mov	r3, r1
 8001d7a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001d7c:	78fb      	ldrb	r3, [r7, #3]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d006      	beq.n	8001d90 <RCC_AHB1PeriphResetCmd+0x20>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8001d82:	4909      	ldr	r1, [pc, #36]	; (8001da8 <RCC_AHB1PeriphResetCmd+0x38>)
 8001d84:	4b08      	ldr	r3, [pc, #32]	; (8001da8 <RCC_AHB1PeriphResetCmd+0x38>)
 8001d86:	691a      	ldr	r2, [r3, #16]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	610b      	str	r3, [r1, #16]
 8001d8e:	e006      	b.n	8001d9e <RCC_AHB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8001d90:	4905      	ldr	r1, [pc, #20]	; (8001da8 <RCC_AHB1PeriphResetCmd+0x38>)
 8001d92:	4b05      	ldr	r3, [pc, #20]	; (8001da8 <RCC_AHB1PeriphResetCmd+0x38>)
 8001d94:	691a      	ldr	r2, [r3, #16]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	610b      	str	r3, [r1, #16]
  }
}
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr
 8001da8:	40023800 	.word	0x40023800

08001dac <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	460b      	mov	r3, r1
 8001db6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001db8:	78fb      	ldrb	r3, [r7, #3]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d006      	beq.n	8001dcc <RCC_AHB2PeriphResetCmd+0x20>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8001dbe:	4909      	ldr	r1, [pc, #36]	; (8001de4 <RCC_AHB2PeriphResetCmd+0x38>)
 8001dc0:	4b08      	ldr	r3, [pc, #32]	; (8001de4 <RCC_AHB2PeriphResetCmd+0x38>)
 8001dc2:	695a      	ldr	r2, [r3, #20]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	614b      	str	r3, [r1, #20]
 8001dca:	e006      	b.n	8001dda <RCC_AHB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8001dcc:	4905      	ldr	r1, [pc, #20]	; (8001de4 <RCC_AHB2PeriphResetCmd+0x38>)
 8001dce:	4b05      	ldr	r3, [pc, #20]	; (8001de4 <RCC_AHB2PeriphResetCmd+0x38>)
 8001dd0:	695a      	ldr	r2, [r3, #20]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	614b      	str	r3, [r1, #20]
  }
}
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	40023800 	.word	0x40023800

08001de8 <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	460b      	mov	r3, r1
 8001df2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001df4:	78fb      	ldrb	r3, [r7, #3]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d006      	beq.n	8001e08 <RCC_AHB3PeriphResetCmd+0x20>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8001dfa:	4909      	ldr	r1, [pc, #36]	; (8001e20 <RCC_AHB3PeriphResetCmd+0x38>)
 8001dfc:	4b08      	ldr	r3, [pc, #32]	; (8001e20 <RCC_AHB3PeriphResetCmd+0x38>)
 8001dfe:	699a      	ldr	r2, [r3, #24]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	618b      	str	r3, [r1, #24]
 8001e06:	e006      	b.n	8001e16 <RCC_AHB3PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8001e08:	4905      	ldr	r1, [pc, #20]	; (8001e20 <RCC_AHB3PeriphResetCmd+0x38>)
 8001e0a:	4b05      	ldr	r3, [pc, #20]	; (8001e20 <RCC_AHB3PeriphResetCmd+0x38>)
 8001e0c:	699a      	ldr	r2, [r3, #24]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	43db      	mvns	r3, r3
 8001e12:	4013      	ands	r3, r2
 8001e14:	618b      	str	r3, [r1, #24]
  }
}
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	40023800 	.word	0x40023800

08001e24 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001e30:	78fb      	ldrb	r3, [r7, #3]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d006      	beq.n	8001e44 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001e36:	4909      	ldr	r1, [pc, #36]	; (8001e5c <RCC_APB1PeriphResetCmd+0x38>)
 8001e38:	4b08      	ldr	r3, [pc, #32]	; (8001e5c <RCC_APB1PeriphResetCmd+0x38>)
 8001e3a:	6a1a      	ldr	r2, [r3, #32]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	620b      	str	r3, [r1, #32]
 8001e42:	e006      	b.n	8001e52 <RCC_APB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001e44:	4905      	ldr	r1, [pc, #20]	; (8001e5c <RCC_APB1PeriphResetCmd+0x38>)
 8001e46:	4b05      	ldr	r3, [pc, #20]	; (8001e5c <RCC_APB1PeriphResetCmd+0x38>)
 8001e48:	6a1a      	ldr	r2, [r3, #32]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	4013      	ands	r3, r2
 8001e50:	620b      	str	r3, [r1, #32]
  }
}
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	40023800 	.word	0x40023800

08001e60 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	460b      	mov	r3, r1
 8001e6a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001e6c:	78fb      	ldrb	r3, [r7, #3]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d006      	beq.n	8001e80 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001e72:	4909      	ldr	r1, [pc, #36]	; (8001e98 <RCC_APB2PeriphResetCmd+0x38>)
 8001e74:	4b08      	ldr	r3, [pc, #32]	; (8001e98 <RCC_APB2PeriphResetCmd+0x38>)
 8001e76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	624b      	str	r3, [r1, #36]	; 0x24
 8001e7e:	e006      	b.n	8001e8e <RCC_APB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001e80:	4905      	ldr	r1, [pc, #20]	; (8001e98 <RCC_APB2PeriphResetCmd+0x38>)
 8001e82:	4b05      	ldr	r3, [pc, #20]	; (8001e98 <RCC_APB2PeriphResetCmd+0x38>)
 8001e84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	40023800 	.word	0x40023800

08001e9c <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001ea8:	78fb      	ldrb	r3, [r7, #3]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d006      	beq.n	8001ebc <RCC_AHB1PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8001eae:	4909      	ldr	r1, [pc, #36]	; (8001ed4 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 8001eb0:	4b08      	ldr	r3, [pc, #32]	; (8001ed4 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 8001eb2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	650b      	str	r3, [r1, #80]	; 0x50
 8001eba:	e006      	b.n	8001eca <RCC_AHB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8001ebc:	4905      	ldr	r1, [pc, #20]	; (8001ed4 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 8001ebe:	4b05      	ldr	r3, [pc, #20]	; (8001ed4 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 8001ec0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	650b      	str	r3, [r1, #80]	; 0x50
  }
}
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	40023800 	.word	0x40023800

08001ed8 <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001ee4:	78fb      	ldrb	r3, [r7, #3]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d006      	beq.n	8001ef8 <RCC_AHB2PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8001eea:	4909      	ldr	r1, [pc, #36]	; (8001f10 <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8001eec:	4b08      	ldr	r3, [pc, #32]	; (8001f10 <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8001eee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	654b      	str	r3, [r1, #84]	; 0x54
 8001ef6:	e006      	b.n	8001f06 <RCC_AHB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8001ef8:	4905      	ldr	r1, [pc, #20]	; (8001f10 <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8001efa:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8001efc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	43db      	mvns	r3, r3
 8001f02:	4013      	ands	r3, r2
 8001f04:	654b      	str	r3, [r1, #84]	; 0x54
  }
}
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	40023800 	.word	0x40023800

08001f14 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001f20:	78fb      	ldrb	r3, [r7, #3]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d006      	beq.n	8001f34 <RCC_AHB3PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8001f26:	4909      	ldr	r1, [pc, #36]	; (8001f4c <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8001f28:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8001f2a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	658b      	str	r3, [r1, #88]	; 0x58
 8001f32:	e006      	b.n	8001f42 <RCC_AHB3PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8001f34:	4905      	ldr	r1, [pc, #20]	; (8001f4c <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8001f36:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8001f38:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	43db      	mvns	r3, r3
 8001f3e:	4013      	ands	r3, r2
 8001f40:	658b      	str	r3, [r1, #88]	; 0x58
  }
}
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr
 8001f4c:	40023800 	.word	0x40023800

08001f50 <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	460b      	mov	r3, r1
 8001f5a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001f5c:	78fb      	ldrb	r3, [r7, #3]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d006      	beq.n	8001f70 <RCC_APB1PeriphClockLPModeCmd+0x20>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8001f62:	4909      	ldr	r1, [pc, #36]	; (8001f88 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8001f64:	4b08      	ldr	r3, [pc, #32]	; (8001f88 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8001f66:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	660b      	str	r3, [r1, #96]	; 0x60
 8001f6e:	e006      	b.n	8001f7e <RCC_APB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8001f70:	4905      	ldr	r1, [pc, #20]	; (8001f88 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8001f72:	4b05      	ldr	r3, [pc, #20]	; (8001f88 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8001f74:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	660b      	str	r3, [r1, #96]	; 0x60
  }
}
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	40023800 	.word	0x40023800

08001f8c <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	460b      	mov	r3, r1
 8001f96:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001f98:	78fb      	ldrb	r3, [r7, #3]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d006      	beq.n	8001fac <RCC_APB2PeriphClockLPModeCmd+0x20>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8001f9e:	4909      	ldr	r1, [pc, #36]	; (8001fc4 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 8001fa0:	4b08      	ldr	r3, [pc, #32]	; (8001fc4 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 8001fa2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	664b      	str	r3, [r1, #100]	; 0x64
 8001faa:	e006      	b.n	8001fba <RCC_APB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 8001fac:	4905      	ldr	r1, [pc, #20]	; (8001fc4 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 8001fae:	4b05      	ldr	r3, [pc, #20]	; (8001fc4 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 8001fb0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	664b      	str	r3, [r1, #100]	; 0x64
  }
}
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	40023800 	.word	0x40023800

08001fc8 <RCC_LSEModeConfig>:
  *            @arg RCC_LSE_LOWPOWER_MODE:  LSE oscillator in low power mode.
  *            @arg RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode.
  * @retval None
  */
void RCC_LSEModeConfig(uint8_t RCC_Mode)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE_MODE(RCC_Mode));
  
  if(RCC_Mode == RCC_LSE_HIGHDRIVE_MODE)
 8001fd2:	79fb      	ldrb	r3, [r7, #7]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d106      	bne.n	8001fe6 <RCC_LSEModeConfig+0x1e>
  {
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 8001fd8:	4a08      	ldr	r2, [pc, #32]	; (8001ffc <RCC_LSEModeConfig+0x34>)
 8001fda:	4b08      	ldr	r3, [pc, #32]	; (8001ffc <RCC_LSEModeConfig+0x34>)
 8001fdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fde:	f043 0308 	orr.w	r3, r3, #8
 8001fe2:	6713      	str	r3, [r2, #112]	; 0x70
 8001fe4:	e005      	b.n	8001ff2 <RCC_LSEModeConfig+0x2a>
  }
  else
  {
    CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 8001fe6:	4a05      	ldr	r2, [pc, #20]	; (8001ffc <RCC_LSEModeConfig+0x34>)
 8001fe8:	4b04      	ldr	r3, [pc, #16]	; (8001ffc <RCC_LSEModeConfig+0x34>)
 8001fea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fec:	f023 0308 	bic.w	r3, r3, #8
 8001ff0:	6713      	str	r3, [r2, #112]	; 0x70
  }
}
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr
 8001ffc:	40023800 	.word	0x40023800

08002000 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	460a      	mov	r2, r1
 800200a:	71fb      	strb	r3, [r7, #7]
 800200c:	4613      	mov	r3, r2
 800200e:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002010:	79bb      	ldrb	r3, [r7, #6]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d008      	beq.n	8002028 <RCC_ITConfig+0x28>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8002016:	490c      	ldr	r1, [pc, #48]	; (8002048 <RCC_ITConfig+0x48>)
 8002018:	4b0b      	ldr	r3, [pc, #44]	; (8002048 <RCC_ITConfig+0x48>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	b2da      	uxtb	r2, r3
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	4313      	orrs	r3, r2
 8002022:	b2db      	uxtb	r3, r3
 8002024:	700b      	strb	r3, [r1, #0]
 8002026:	e009      	b.n	800203c <RCC_ITConfig+0x3c>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8002028:	4907      	ldr	r1, [pc, #28]	; (8002048 <RCC_ITConfig+0x48>)
 800202a:	4b07      	ldr	r3, [pc, #28]	; (8002048 <RCC_ITConfig+0x48>)
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	b2da      	uxtb	r2, r3
 8002030:	79fb      	ldrb	r3, [r7, #7]
 8002032:	43db      	mvns	r3, r3
 8002034:	b2db      	uxtb	r3, r3
 8002036:	4013      	ands	r3, r2
 8002038:	b2db      	uxtb	r3, r3
 800203a:	700b      	strb	r3, [r1, #0]
  }
}
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	4002380d 	.word	0x4002380d

0800204c <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 800204c:	b480      	push	{r7}
 800204e:	b087      	sub	sp, #28
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8002056:	2300      	movs	r3, #0
 8002058:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 800205a:	2300      	movs	r3, #0
 800205c:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 800205e:	2300      	movs	r3, #0
 8002060:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8002062:	79fb      	ldrb	r3, [r7, #7]
 8002064:	095b      	lsrs	r3, r3, #5
 8002066:	b2db      	uxtb	r3, r3
 8002068:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2b01      	cmp	r3, #1
 800206e:	d103      	bne.n	8002078 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8002070:	4b12      	ldr	r3, [pc, #72]	; (80020bc <RCC_GetFlagStatus+0x70>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	617b      	str	r3, [r7, #20]
 8002076:	e009      	b.n	800208c <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2b02      	cmp	r3, #2
 800207c:	d103      	bne.n	8002086 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 800207e:	4b0f      	ldr	r3, [pc, #60]	; (80020bc <RCC_GetFlagStatus+0x70>)
 8002080:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002082:	617b      	str	r3, [r7, #20]
 8002084:	e002      	b.n	800208c <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8002086:	4b0d      	ldr	r3, [pc, #52]	; (80020bc <RCC_GetFlagStatus+0x70>)
 8002088:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800208a:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 800208c:	79fb      	ldrb	r3, [r7, #7]
 800208e:	f003 031f 	and.w	r3, r3, #31
 8002092:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	697a      	ldr	r2, [r7, #20]
 8002098:	fa22 f303 	lsr.w	r3, r2, r3
 800209c:	f003 0301 	and.w	r3, r3, #1
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d002      	beq.n	80020aa <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 80020a4:	2301      	movs	r3, #1
 80020a6:	74fb      	strb	r3, [r7, #19]
 80020a8:	e001      	b.n	80020ae <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 80020aa:	2300      	movs	r3, #0
 80020ac:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 80020ae:	7cfb      	ldrb	r3, [r7, #19]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	371c      	adds	r7, #28
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	40023800 	.word	0x40023800

080020c0 <RCC_ClearFlag>:
  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 80020c4:	4a04      	ldr	r2, [pc, #16]	; (80020d8 <RCC_ClearFlag+0x18>)
 80020c6:	4b04      	ldr	r3, [pc, #16]	; (80020d8 <RCC_ClearFlag+0x18>)
 80020c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020ce:	6753      	str	r3, [r2, #116]	; 0x74
}
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	40023800 	.word	0x40023800

080020dc <RCC_GetITStatus>:
  *            @arg RCC_IT_PLLSAIRDY: PLLSAI clock ready interrupt (only for STM32F42xxx/43xxx/446xx/469xx/479xx devices)
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 80020dc:	b480      	push	{r7}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 80020e6:	2300      	movs	r3, #0
 80020e8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 80020ea:	4b09      	ldr	r3, [pc, #36]	; (8002110 <RCC_GetITStatus+0x34>)
 80020ec:	68da      	ldr	r2, [r3, #12]
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	4013      	ands	r3, r2
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d002      	beq.n	80020fc <RCC_GetITStatus+0x20>
  {
    bitstatus = SET;
 80020f6:	2301      	movs	r3, #1
 80020f8:	73fb      	strb	r3, [r7, #15]
 80020fa:	e001      	b.n	8002100 <RCC_GetITStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 80020fc:	2300      	movs	r3, #0
 80020fe:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 8002100:	7bfb      	ldrb	r3, [r7, #15]
}
 8002102:	4618      	mov	r0, r3
 8002104:	3714      	adds	r7, #20
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	40023800 	.word	0x40023800

08002114 <RCC_ClearITPendingBit>:
  *            @arg RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx/446xx/469xx/479xx devices) 
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 800211e:	4a04      	ldr	r2, [pc, #16]	; (8002130 <RCC_ClearITPendingBit+0x1c>)
 8002120:	79fb      	ldrb	r3, [r7, #7]
 8002122:	7013      	strb	r3, [r2, #0]
}
 8002124:	370c      	adds	r7, #12
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	4002380e 	.word	0x4002380e

08002134 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4a5f      	ldr	r2, [pc, #380]	; (80022bc <TIM_DeInit+0x188>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d108      	bne.n	8002156 <TIM_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8002144:	2001      	movs	r0, #1
 8002146:	2101      	movs	r1, #1
 8002148:	f7ff fe8a 	bl	8001e60 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 800214c:	2001      	movs	r0, #1
 800214e:	2100      	movs	r1, #0
 8002150:	f7ff fe86 	bl	8001e60 <RCC_APB2PeriphResetCmd>
 8002154:	e0af      	b.n	80022b6 <TIM_DeInit+0x182>
  } 
  else if (TIMx == TIM2) 
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800215c:	d108      	bne.n	8002170 <TIM_DeInit+0x3c>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 800215e:	2001      	movs	r0, #1
 8002160:	2101      	movs	r1, #1
 8002162:	f7ff fe5f 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8002166:	2001      	movs	r0, #1
 8002168:	2100      	movs	r1, #0
 800216a:	f7ff fe5b 	bl	8001e24 <RCC_APB1PeriphResetCmd>
 800216e:	e0a2      	b.n	80022b6 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM3)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	4a53      	ldr	r2, [pc, #332]	; (80022c0 <TIM_DeInit+0x18c>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d108      	bne.n	800218a <TIM_DeInit+0x56>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8002178:	2002      	movs	r0, #2
 800217a:	2101      	movs	r1, #1
 800217c:	f7ff fe52 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8002180:	2002      	movs	r0, #2
 8002182:	2100      	movs	r1, #0
 8002184:	f7ff fe4e 	bl	8001e24 <RCC_APB1PeriphResetCmd>
 8002188:	e095      	b.n	80022b6 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM4)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a4d      	ldr	r2, [pc, #308]	; (80022c4 <TIM_DeInit+0x190>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d108      	bne.n	80021a4 <TIM_DeInit+0x70>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8002192:	2004      	movs	r0, #4
 8002194:	2101      	movs	r1, #1
 8002196:	f7ff fe45 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 800219a:	2004      	movs	r0, #4
 800219c:	2100      	movs	r1, #0
 800219e:	f7ff fe41 	bl	8001e24 <RCC_APB1PeriphResetCmd>
 80021a2:	e088      	b.n	80022b6 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM5)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4a48      	ldr	r2, [pc, #288]	; (80022c8 <TIM_DeInit+0x194>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d108      	bne.n	80021be <TIM_DeInit+0x8a>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 80021ac:	2008      	movs	r0, #8
 80021ae:	2101      	movs	r1, #1
 80021b0:	f7ff fe38 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 80021b4:	2008      	movs	r0, #8
 80021b6:	2100      	movs	r1, #0
 80021b8:	f7ff fe34 	bl	8001e24 <RCC_APB1PeriphResetCmd>
 80021bc:	e07b      	b.n	80022b6 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM6)  
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4a42      	ldr	r2, [pc, #264]	; (80022cc <TIM_DeInit+0x198>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d108      	bne.n	80021d8 <TIM_DeInit+0xa4>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 80021c6:	2010      	movs	r0, #16
 80021c8:	2101      	movs	r1, #1
 80021ca:	f7ff fe2b 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 80021ce:	2010      	movs	r0, #16
 80021d0:	2100      	movs	r1, #0
 80021d2:	f7ff fe27 	bl	8001e24 <RCC_APB1PeriphResetCmd>
 80021d6:	e06e      	b.n	80022b6 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM7)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4a3d      	ldr	r2, [pc, #244]	; (80022d0 <TIM_DeInit+0x19c>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d108      	bne.n	80021f2 <TIM_DeInit+0xbe>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 80021e0:	2020      	movs	r0, #32
 80021e2:	2101      	movs	r1, #1
 80021e4:	f7ff fe1e 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 80021e8:	2020      	movs	r0, #32
 80021ea:	2100      	movs	r1, #0
 80021ec:	f7ff fe1a 	bl	8001e24 <RCC_APB1PeriphResetCmd>
 80021f0:	e061      	b.n	80022b6 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM8)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a37      	ldr	r2, [pc, #220]	; (80022d4 <TIM_DeInit+0x1a0>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d108      	bne.n	800220c <TIM_DeInit+0xd8>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 80021fa:	2002      	movs	r0, #2
 80021fc:	2101      	movs	r1, #1
 80021fe:	f7ff fe2f 	bl	8001e60 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8002202:	2002      	movs	r0, #2
 8002204:	2100      	movs	r1, #0
 8002206:	f7ff fe2b 	bl	8001e60 <RCC_APB2PeriphResetCmd>
 800220a:	e054      	b.n	80022b6 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM9)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4a32      	ldr	r2, [pc, #200]	; (80022d8 <TIM_DeInit+0x1a4>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d10a      	bne.n	800222a <TIM_DeInit+0xf6>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8002214:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002218:	2101      	movs	r1, #1
 800221a:	f7ff fe21 	bl	8001e60 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 800221e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002222:	2100      	movs	r1, #0
 8002224:	f7ff fe1c 	bl	8001e60 <RCC_APB2PeriphResetCmd>
 8002228:	e045      	b.n	80022b6 <TIM_DeInit+0x182>
   }  
  else if (TIMx == TIM10)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a2b      	ldr	r2, [pc, #172]	; (80022dc <TIM_DeInit+0x1a8>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d10a      	bne.n	8002248 <TIM_DeInit+0x114>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 8002232:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002236:	2101      	movs	r1, #1
 8002238:	f7ff fe12 	bl	8001e60 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 800223c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002240:	2100      	movs	r1, #0
 8002242:	f7ff fe0d 	bl	8001e60 <RCC_APB2PeriphResetCmd>
 8002246:	e036      	b.n	80022b6 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM11) 
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	4a25      	ldr	r2, [pc, #148]	; (80022e0 <TIM_DeInit+0x1ac>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d10a      	bne.n	8002266 <TIM_DeInit+0x132>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8002250:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002254:	2101      	movs	r1, #1
 8002256:	f7ff fe03 	bl	8001e60 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 800225a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800225e:	2100      	movs	r1, #0
 8002260:	f7ff fdfe 	bl	8001e60 <RCC_APB2PeriphResetCmd>
 8002264:	e027      	b.n	80022b6 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM12)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a1e      	ldr	r2, [pc, #120]	; (80022e4 <TIM_DeInit+0x1b0>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d108      	bne.n	8002280 <TIM_DeInit+0x14c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 800226e:	2040      	movs	r0, #64	; 0x40
 8002270:	2101      	movs	r1, #1
 8002272:	f7ff fdd7 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8002276:	2040      	movs	r0, #64	; 0x40
 8002278:	2100      	movs	r1, #0
 800227a:	f7ff fdd3 	bl	8001e24 <RCC_APB1PeriphResetCmd>
 800227e:	e01a      	b.n	80022b6 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM13) 
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a19      	ldr	r2, [pc, #100]	; (80022e8 <TIM_DeInit+0x1b4>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d108      	bne.n	800229a <TIM_DeInit+0x166>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8002288:	2080      	movs	r0, #128	; 0x80
 800228a:	2101      	movs	r1, #1
 800228c:	f7ff fdca 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8002290:	2080      	movs	r0, #128	; 0x80
 8002292:	2100      	movs	r1, #0
 8002294:	f7ff fdc6 	bl	8001e24 <RCC_APB1PeriphResetCmd>
 8002298:	e00d      	b.n	80022b6 <TIM_DeInit+0x182>
  }  
  else
  { 
    if (TIMx == TIM14) 
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a13      	ldr	r2, [pc, #76]	; (80022ec <TIM_DeInit+0x1b8>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d109      	bne.n	80022b6 <TIM_DeInit+0x182>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 80022a2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80022a6:	2101      	movs	r1, #1
 80022a8:	f7ff fdbc 	bl	8001e24 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 80022ac:	f44f 7080 	mov.w	r0, #256	; 0x100
 80022b0:	2100      	movs	r1, #0
 80022b2:	f7ff fdb7 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    }   
  }
}
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40010000 	.word	0x40010000
 80022c0:	40000400 	.word	0x40000400
 80022c4:	40000800 	.word	0x40000800
 80022c8:	40000c00 	.word	0x40000c00
 80022cc:	40001000 	.word	0x40001000
 80022d0:	40001400 	.word	0x40001400
 80022d4:	40010400 	.word	0x40010400
 80022d8:	40014000 	.word	0x40014000
 80022dc:	40014400 	.word	0x40014400
 80022e0:	40014800 	.word	0x40014800
 80022e4:	40001800 	.word	0x40001800
 80022e8:	40001c00 	.word	0x40001c00
 80022ec:	40002000 	.word	0x40002000

080022f0 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	881b      	ldrh	r3, [r3, #0]
 8002302:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4a28      	ldr	r2, [pc, #160]	; (80023a8 <TIM_TimeBaseInit+0xb8>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d013      	beq.n	8002334 <TIM_TimeBaseInit+0x44>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a27      	ldr	r2, [pc, #156]	; (80023ac <TIM_TimeBaseInit+0xbc>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d00f      	beq.n	8002334 <TIM_TimeBaseInit+0x44>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800231a:	d00b      	beq.n	8002334 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a24      	ldr	r2, [pc, #144]	; (80023b0 <TIM_TimeBaseInit+0xc0>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d007      	beq.n	8002334 <TIM_TimeBaseInit+0x44>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	4a23      	ldr	r2, [pc, #140]	; (80023b4 <TIM_TimeBaseInit+0xc4>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d003      	beq.n	8002334 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4a22      	ldr	r2, [pc, #136]	; (80023b8 <TIM_TimeBaseInit+0xc8>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d108      	bne.n	8002346 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8002334:	89fb      	ldrh	r3, [r7, #14]
 8002336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800233a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	885a      	ldrh	r2, [r3, #2]
 8002340:	89fb      	ldrh	r3, [r7, #14]
 8002342:	4313      	orrs	r3, r2
 8002344:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a1c      	ldr	r2, [pc, #112]	; (80023bc <TIM_TimeBaseInit+0xcc>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d00c      	beq.n	8002368 <TIM_TimeBaseInit+0x78>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a1b      	ldr	r2, [pc, #108]	; (80023c0 <TIM_TimeBaseInit+0xd0>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d008      	beq.n	8002368 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8002356:	89fb      	ldrh	r3, [r7, #14]
 8002358:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800235c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	891a      	ldrh	r2, [r3, #8]
 8002362:	89fb      	ldrh	r3, [r7, #14]
 8002364:	4313      	orrs	r3, r2
 8002366:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	89fa      	ldrh	r2, [r7, #14]
 800236c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	685a      	ldr	r2, [r3, #4]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	881a      	ldrh	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a09      	ldr	r2, [pc, #36]	; (80023a8 <TIM_TimeBaseInit+0xb8>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d003      	beq.n	800238e <TIM_TimeBaseInit+0x9e>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a08      	ldr	r2, [pc, #32]	; (80023ac <TIM_TimeBaseInit+0xbc>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d104      	bne.n	8002398 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	7a9b      	ldrb	r3, [r3, #10]
 8002392:	b29a      	uxth	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2201      	movs	r2, #1
 800239c:	829a      	strh	r2, [r3, #20]
}
 800239e:	3714      	adds	r7, #20
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr
 80023a8:	40010000 	.word	0x40010000
 80023ac:	40010400 	.word	0x40010400
 80023b0:	40000400 	.word	0x40000400
 80023b4:	40000800 	.word	0x40000800
 80023b8:	40000c00 	.word	0x40000c00
 80023bc:	40001000 	.word	0x40001000
 80023c0:	40001400 	.word	0x40001400

080023c4 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80023d2:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	729a      	strb	r2, [r3, #10]
}
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop

080023f8 <TIM_PrescalerConfig>:
  *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	460b      	mov	r3, r1
 8002402:	807b      	strh	r3, [r7, #2]
 8002404:	4613      	mov	r3, r2
 8002406:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	887a      	ldrh	r2, [r7, #2]
 800240c:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	883a      	ldrh	r2, [r7, #0]
 8002412:	829a      	strh	r2, [r3, #20]
}
 8002414:	370c      	adds	r7, #12
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop

08002420 <TIM_CounterModeConfig>:
  *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	460b      	mov	r3, r1
 800242a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
 800242c:	2300      	movs	r3, #0
 800242e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	881b      	ldrh	r3, [r3, #0]
 8002434:	81fb      	strh	r3, [r7, #14]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002436:	89fb      	ldrh	r3, [r7, #14]
 8002438:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800243c:	81fb      	strh	r3, [r7, #14]

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 800243e:	89fa      	ldrh	r2, [r7, #14]
 8002440:	887b      	ldrh	r3, [r7, #2]
 8002442:	4313      	orrs	r3, r2
 8002444:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	89fa      	ldrh	r2, [r7, #14]
 800244a:	801a      	strh	r2, [r3, #0]
}
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop

08002458 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	683a      	ldr	r2, [r7, #0]
 8002466:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop

08002474 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	683a      	ldr	r2, [r7, #0]
 8002482:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop

08002490 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Counter Register value
  */
uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800249c:	4618      	mov	r0, r3
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024b4:	b29b      	uxth	r3, r3
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop

080024c4 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	460b      	mov	r3, r1
 80024ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80024d0:	78fb      	ldrb	r3, [r7, #3]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d008      	beq.n	80024e8 <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	881b      	ldrh	r3, [r3, #0]
 80024da:	b29b      	uxth	r3, r3
 80024dc:	f043 0302 	orr.w	r3, r3, #2
 80024e0:	b29a      	uxth	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	801a      	strh	r2, [r3, #0]
 80024e6:	e007      	b.n	80024f8 <TIM_UpdateDisableConfig+0x34>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	881b      	ldrh	r3, [r3, #0]
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	f023 0302 	bic.w	r3, r3, #2
 80024f2:	b29a      	uxth	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	801a      	strh	r2, [r3, #0]
  }
}
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop

08002504 <TIM_UpdateRequestConfig>:
  *                 generation through the slave mode controller.
  *            @arg TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	460b      	mov	r3, r1
 800250e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8002510:	887b      	ldrh	r3, [r7, #2]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d008      	beq.n	8002528 <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	881b      	ldrh	r3, [r3, #0]
 800251a:	b29b      	uxth	r3, r3
 800251c:	f043 0304 	orr.w	r3, r3, #4
 8002520:	b29a      	uxth	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	801a      	strh	r2, [r3, #0]
 8002526:	e007      	b.n	8002538 <TIM_UpdateRequestConfig+0x34>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	881b      	ldrh	r3, [r3, #0]
 800252c:	b29b      	uxth	r3, r3
 800252e:	f023 0304 	bic.w	r3, r3, #4
 8002532:	b29a      	uxth	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	801a      	strh	r2, [r3, #0]
  }
}
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop

08002544 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	460b      	mov	r3, r1
 800254e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002550:	78fb      	ldrb	r3, [r7, #3]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d008      	beq.n	8002568 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	881b      	ldrh	r3, [r3, #0]
 800255a:	b29b      	uxth	r3, r3
 800255c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002560:	b29a      	uxth	r2, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	801a      	strh	r2, [r3, #0]
 8002566:	e007      	b.n	8002578 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	881b      	ldrh	r3, [r3, #0]
 800256c:	b29b      	uxth	r3, r3
 800256e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002572:	b29a      	uxth	r2, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	801a      	strh	r2, [r3, #0]
  }
}
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop

08002584 <TIM_SelectOnePulseMode>:
  *            @arg TIM_OPMode_Single
  *            @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	460b      	mov	r3, r1
 800258e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	881b      	ldrh	r3, [r3, #0]
 8002594:	b29b      	uxth	r3, r3
 8002596:	f023 0308 	bic.w	r3, r3, #8
 800259a:	b29a      	uxth	r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	801a      	strh	r2, [r3, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	881b      	ldrh	r3, [r3, #0]
 80025a4:	b29a      	uxth	r2, r3
 80025a6:	887b      	ldrh	r3, [r7, #2]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	b29a      	uxth	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	801a      	strh	r2, [r3, #0]
}
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop

080025bc <TIM_SetClockDivision>:
  *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	460b      	mov	r3, r1
 80025c6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	881b      	ldrh	r3, [r3, #0]
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025d2:	b29a      	uxth	r2, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	801a      	strh	r2, [r3, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	881b      	ldrh	r3, [r3, #0]
 80025dc:	b29a      	uxth	r2, r3
 80025de:	887b      	ldrh	r3, [r7, #2]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	801a      	strh	r2, [r3, #0]
}
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop

080025f4 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	460b      	mov	r3, r1
 80025fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002600:	78fb      	ldrb	r3, [r7, #3]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d008      	beq.n	8002618 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	881b      	ldrh	r3, [r3, #0]
 800260a:	b29b      	uxth	r3, r3
 800260c:	f043 0301 	orr.w	r3, r3, #1
 8002610:	b29a      	uxth	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	801a      	strh	r2, [r3, #0]
 8002616:	e007      	b.n	8002628 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	881b      	ldrh	r3, [r3, #0]
 800261c:	b29b      	uxth	r3, r3
 800261e:	f023 0301 	bic.w	r3, r3, #1
 8002622:	b29a      	uxth	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	801a      	strh	r2, [r3, #0]
  }
}
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop

08002634 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800263e:	2300      	movs	r3, #0
 8002640:	817b      	strh	r3, [r7, #10]
 8002642:	2300      	movs	r3, #0
 8002644:	81fb      	strh	r3, [r7, #14]
 8002646:	2300      	movs	r3, #0
 8002648:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	8c1b      	ldrh	r3, [r3, #32]
 800264e:	b29b      	uxth	r3, r3
 8002650:	f023 0301 	bic.w	r3, r3, #1
 8002654:	b29a      	uxth	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	8c1b      	ldrh	r3, [r3, #32]
 800265e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	889b      	ldrh	r3, [r3, #4]
 8002664:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	8b1b      	ldrh	r3, [r3, #24]
 800266a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 800266c:	897b      	ldrh	r3, [r7, #10]
 800266e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002672:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8002674:	897b      	ldrh	r3, [r7, #10]
 8002676:	f023 0303 	bic.w	r3, r3, #3
 800267a:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	881a      	ldrh	r2, [r3, #0]
 8002680:	897b      	ldrh	r3, [r7, #10]
 8002682:	4313      	orrs	r3, r2
 8002684:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8002686:	89fb      	ldrh	r3, [r7, #14]
 8002688:	f023 0302 	bic.w	r3, r3, #2
 800268c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	899a      	ldrh	r2, [r3, #12]
 8002692:	89fb      	ldrh	r3, [r7, #14]
 8002694:	4313      	orrs	r3, r2
 8002696:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	885a      	ldrh	r2, [r3, #2]
 800269c:	89fb      	ldrh	r3, [r7, #14]
 800269e:	4313      	orrs	r3, r2
 80026a0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a1e      	ldr	r2, [pc, #120]	; (8002720 <TIM_OC1Init+0xec>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d003      	beq.n	80026b2 <TIM_OC1Init+0x7e>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a1d      	ldr	r2, [pc, #116]	; (8002724 <TIM_OC1Init+0xf0>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d123      	bne.n	80026fa <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80026b2:	89fb      	ldrh	r3, [r7, #14]
 80026b4:	f023 0308 	bic.w	r3, r3, #8
 80026b8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	89da      	ldrh	r2, [r3, #14]
 80026be:	89fb      	ldrh	r3, [r7, #14]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80026c4:	89fb      	ldrh	r3, [r7, #14]
 80026c6:	f023 0304 	bic.w	r3, r3, #4
 80026ca:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	889a      	ldrh	r2, [r3, #4]
 80026d0:	89fb      	ldrh	r3, [r7, #14]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 80026d6:	89bb      	ldrh	r3, [r7, #12]
 80026d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80026dc:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80026de:	89bb      	ldrh	r3, [r7, #12]
 80026e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80026e4:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	8a1a      	ldrh	r2, [r3, #16]
 80026ea:	89bb      	ldrh	r3, [r7, #12]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	8a5a      	ldrh	r2, [r3, #18]
 80026f4:	89bb      	ldrh	r3, [r7, #12]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	89ba      	ldrh	r2, [r7, #12]
 80026fe:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	897a      	ldrh	r2, [r7, #10]
 8002704:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	89fa      	ldrh	r2, [r7, #14]
 8002712:	841a      	strh	r2, [r3, #32]
}
 8002714:	3714      	adds	r7, #20
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	40010000 	.word	0x40010000
 8002724:	40010400 	.word	0x40010400

08002728 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002732:	2300      	movs	r3, #0
 8002734:	817b      	strh	r3, [r7, #10]
 8002736:	2300      	movs	r3, #0
 8002738:	81fb      	strh	r3, [r7, #14]
 800273a:	2300      	movs	r3, #0
 800273c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	8c1b      	ldrh	r3, [r3, #32]
 8002742:	b29b      	uxth	r3, r3
 8002744:	f023 0310 	bic.w	r3, r3, #16
 8002748:	b29a      	uxth	r2, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	8c1b      	ldrh	r3, [r3, #32]
 8002752:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	889b      	ldrh	r3, [r3, #4]
 8002758:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	8b1b      	ldrh	r3, [r3, #24]
 800275e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 8002760:	897b      	ldrh	r3, [r7, #10]
 8002762:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002766:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8002768:	897b      	ldrh	r3, [r7, #10]
 800276a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800276e:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	881b      	ldrh	r3, [r3, #0]
 8002774:	021b      	lsls	r3, r3, #8
 8002776:	b29a      	uxth	r2, r3
 8002778:	897b      	ldrh	r3, [r7, #10]
 800277a:	4313      	orrs	r3, r2
 800277c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 800277e:	89fb      	ldrh	r3, [r7, #14]
 8002780:	f023 0320 	bic.w	r3, r3, #32
 8002784:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	899b      	ldrh	r3, [r3, #12]
 800278a:	011b      	lsls	r3, r3, #4
 800278c:	b29a      	uxth	r2, r3
 800278e:	89fb      	ldrh	r3, [r7, #14]
 8002790:	4313      	orrs	r3, r2
 8002792:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	885b      	ldrh	r3, [r3, #2]
 8002798:	011b      	lsls	r3, r3, #4
 800279a:	b29a      	uxth	r2, r3
 800279c:	89fb      	ldrh	r3, [r7, #14]
 800279e:	4313      	orrs	r3, r2
 80027a0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a22      	ldr	r2, [pc, #136]	; (8002830 <TIM_OC2Init+0x108>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d003      	beq.n	80027b2 <TIM_OC2Init+0x8a>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a21      	ldr	r2, [pc, #132]	; (8002834 <TIM_OC2Init+0x10c>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d12b      	bne.n	800280a <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80027b2:	89fb      	ldrh	r3, [r7, #14]
 80027b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027b8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	89db      	ldrh	r3, [r3, #14]
 80027be:	011b      	lsls	r3, r3, #4
 80027c0:	b29a      	uxth	r2, r3
 80027c2:	89fb      	ldrh	r3, [r7, #14]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 80027c8:	89fb      	ldrh	r3, [r7, #14]
 80027ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027ce:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	889b      	ldrh	r3, [r3, #4]
 80027d4:	011b      	lsls	r3, r3, #4
 80027d6:	b29a      	uxth	r2, r3
 80027d8:	89fb      	ldrh	r3, [r7, #14]
 80027da:	4313      	orrs	r3, r2
 80027dc:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 80027de:	89bb      	ldrh	r3, [r7, #12]
 80027e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80027e4:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 80027e6:	89bb      	ldrh	r3, [r7, #12]
 80027e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80027ec:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	8a1b      	ldrh	r3, [r3, #16]
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	b29a      	uxth	r2, r3
 80027f6:	89bb      	ldrh	r3, [r7, #12]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	8a5b      	ldrh	r3, [r3, #18]
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	b29a      	uxth	r2, r3
 8002804:	89bb      	ldrh	r3, [r7, #12]
 8002806:	4313      	orrs	r3, r2
 8002808:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	89ba      	ldrh	r2, [r7, #12]
 800280e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	897a      	ldrh	r2, [r7, #10]
 8002814:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	689a      	ldr	r2, [r3, #8]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	89fa      	ldrh	r2, [r7, #14]
 8002822:	841a      	strh	r2, [r3, #32]
}
 8002824:	3714      	adds	r7, #20
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	40010000 	.word	0x40010000
 8002834:	40010400 	.word	0x40010400

08002838 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002842:	2300      	movs	r3, #0
 8002844:	817b      	strh	r3, [r7, #10]
 8002846:	2300      	movs	r3, #0
 8002848:	81fb      	strh	r3, [r7, #14]
 800284a:	2300      	movs	r3, #0
 800284c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	8c1b      	ldrh	r3, [r3, #32]
 8002852:	b29b      	uxth	r3, r3
 8002854:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002858:	b29a      	uxth	r2, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	8c1b      	ldrh	r3, [r3, #32]
 8002862:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	889b      	ldrh	r3, [r3, #4]
 8002868:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	8b9b      	ldrh	r3, [r3, #28]
 800286e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8002870:	897b      	ldrh	r3, [r7, #10]
 8002872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002876:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8002878:	897b      	ldrh	r3, [r7, #10]
 800287a:	f023 0303 	bic.w	r3, r3, #3
 800287e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	881a      	ldrh	r2, [r3, #0]
 8002884:	897b      	ldrh	r3, [r7, #10]
 8002886:	4313      	orrs	r3, r2
 8002888:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800288a:	89fb      	ldrh	r3, [r7, #14]
 800288c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002890:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	899b      	ldrh	r3, [r3, #12]
 8002896:	021b      	lsls	r3, r3, #8
 8002898:	b29a      	uxth	r2, r3
 800289a:	89fb      	ldrh	r3, [r7, #14]
 800289c:	4313      	orrs	r3, r2
 800289e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	885b      	ldrh	r3, [r3, #2]
 80028a4:	021b      	lsls	r3, r3, #8
 80028a6:	b29a      	uxth	r2, r3
 80028a8:	89fb      	ldrh	r3, [r7, #14]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a22      	ldr	r2, [pc, #136]	; (800293c <TIM_OC3Init+0x104>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d003      	beq.n	80028be <TIM_OC3Init+0x86>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a21      	ldr	r2, [pc, #132]	; (8002940 <TIM_OC3Init+0x108>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d12b      	bne.n	8002916 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 80028be:	89fb      	ldrh	r3, [r7, #14]
 80028c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80028c4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	89db      	ldrh	r3, [r3, #14]
 80028ca:	021b      	lsls	r3, r3, #8
 80028cc:	b29a      	uxth	r2, r3
 80028ce:	89fb      	ldrh	r3, [r7, #14]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80028d4:	89fb      	ldrh	r3, [r7, #14]
 80028d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80028da:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	889b      	ldrh	r3, [r3, #4]
 80028e0:	021b      	lsls	r3, r3, #8
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	89fb      	ldrh	r3, [r7, #14]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 80028ea:	89bb      	ldrh	r3, [r7, #12]
 80028ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80028f0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 80028f2:	89bb      	ldrh	r3, [r7, #12]
 80028f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80028f8:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	8a1b      	ldrh	r3, [r3, #16]
 80028fe:	011b      	lsls	r3, r3, #4
 8002900:	b29a      	uxth	r2, r3
 8002902:	89bb      	ldrh	r3, [r7, #12]
 8002904:	4313      	orrs	r3, r2
 8002906:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	8a5b      	ldrh	r3, [r3, #18]
 800290c:	011b      	lsls	r3, r3, #4
 800290e:	b29a      	uxth	r2, r3
 8002910:	89bb      	ldrh	r3, [r7, #12]
 8002912:	4313      	orrs	r3, r2
 8002914:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	89ba      	ldrh	r2, [r7, #12]
 800291a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	897a      	ldrh	r2, [r7, #10]
 8002920:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	689a      	ldr	r2, [r3, #8]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	89fa      	ldrh	r2, [r7, #14]
 800292e:	841a      	strh	r2, [r3, #32]
}
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	40010000 	.word	0x40010000
 8002940:	40010400 	.word	0x40010400

08002944 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002944:	b480      	push	{r7}
 8002946:	b085      	sub	sp, #20
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800294e:	2300      	movs	r3, #0
 8002950:	81bb      	strh	r3, [r7, #12]
 8002952:	2300      	movs	r3, #0
 8002954:	817b      	strh	r3, [r7, #10]
 8002956:	2300      	movs	r3, #0
 8002958:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	8c1b      	ldrh	r3, [r3, #32]
 800295e:	b29b      	uxth	r3, r3
 8002960:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002964:	b29a      	uxth	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	8c1b      	ldrh	r3, [r3, #32]
 800296e:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	889b      	ldrh	r3, [r3, #4]
 8002974:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	8b9b      	ldrh	r3, [r3, #28]
 800297a:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 800297c:	89bb      	ldrh	r3, [r7, #12]
 800297e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002982:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8002984:	89bb      	ldrh	r3, [r7, #12]
 8002986:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800298a:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	881b      	ldrh	r3, [r3, #0]
 8002990:	021b      	lsls	r3, r3, #8
 8002992:	b29a      	uxth	r2, r3
 8002994:	89bb      	ldrh	r3, [r7, #12]
 8002996:	4313      	orrs	r3, r2
 8002998:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800299a:	897b      	ldrh	r3, [r7, #10]
 800299c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80029a0:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	899b      	ldrh	r3, [r3, #12]
 80029a6:	031b      	lsls	r3, r3, #12
 80029a8:	b29a      	uxth	r2, r3
 80029aa:	897b      	ldrh	r3, [r7, #10]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	885b      	ldrh	r3, [r3, #2]
 80029b4:	031b      	lsls	r3, r3, #12
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	897b      	ldrh	r3, [r7, #10]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4a11      	ldr	r2, [pc, #68]	; (8002a08 <TIM_OC4Init+0xc4>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d003      	beq.n	80029ce <TIM_OC4Init+0x8a>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a10      	ldr	r2, [pc, #64]	; (8002a0c <TIM_OC4Init+0xc8>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d10a      	bne.n	80029e4 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 80029ce:	89fb      	ldrh	r3, [r7, #14]
 80029d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80029d4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	8a1b      	ldrh	r3, [r3, #16]
 80029da:	019b      	lsls	r3, r3, #6
 80029dc:	b29a      	uxth	r2, r3
 80029de:	89fb      	ldrh	r3, [r7, #14]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	89fa      	ldrh	r2, [r7, #14]
 80029e8:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	89ba      	ldrh	r2, [r7, #12]
 80029ee:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	689a      	ldr	r2, [r3, #8]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	897a      	ldrh	r2, [r7, #10]
 80029fc:	841a      	strh	r2, [r3, #32]
}
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr
 8002a08:	40010000 	.word	0x40010000
 8002a0c:	40010400 	.word	0x40010400

08002a10 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	825a      	strh	r2, [r3, #18]
}
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop

08002a54 <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b085      	sub	sp, #20
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	807b      	strh	r3, [r7, #2]
 8002a60:	4613      	mov	r3, r2
 8002a62:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
 8002a64:	2300      	movs	r3, #0
 8002a66:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_OFFSET;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	3318      	adds	r3, #24
 8002a74:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 8002a76:	887b      	ldrh	r3, [r7, #2]
 8002a78:	2201      	movs	r2, #1
 8002a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7e:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	8c1b      	ldrh	r3, [r3, #32]
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	897b      	ldrh	r3, [r7, #10]
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8002a94:	887b      	ldrh	r3, [r7, #2]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d002      	beq.n	8002aa0 <TIM_SelectOCxM+0x4c>
 8002a9a:	887b      	ldrh	r3, [r7, #2]
 8002a9c:	2b08      	cmp	r3, #8
 8002a9e:	d114      	bne.n	8002aca <TIM_SelectOCxM+0x76>
  {
    tmp += (TIM_Channel>>1);
 8002aa0:	887b      	ldrh	r3, [r7, #2]
 8002aa2:	085b      	lsrs	r3, r3, #1
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4413      	add	r3, r2
 8002aac:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6819      	ldr	r1, [r3, #0]
 8002ab4:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8002ab8:	400b      	ands	r3, r1
 8002aba:	6013      	str	r3, [r2, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	68fa      	ldr	r2, [r7, #12]
 8002ac0:	6811      	ldr	r1, [r2, #0]
 8002ac2:	883a      	ldrh	r2, [r7, #0]
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	e017      	b.n	8002afa <TIM_SelectOCxM+0xa6>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 8002aca:	887b      	ldrh	r3, [r7, #2]
 8002acc:	3b04      	subs	r3, #4
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	085b      	lsrs	r3, r3, #1
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	4413      	add	r3, r2
 8002ada:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 8002adc:	68fa      	ldr	r2, [r7, #12]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6819      	ldr	r1, [r3, #0]
 8002ae2:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8002ae6:	400b      	ands	r3, r1
 8002ae8:	6013      	str	r3, [r2, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	68fa      	ldr	r2, [r7, #12]
 8002aee:	6812      	ldr	r2, [r2, #0]
 8002af0:	8839      	ldrh	r1, [r7, #0]
 8002af2:	0209      	lsls	r1, r1, #8
 8002af4:	b289      	uxth	r1, r1
 8002af6:	430a      	orrs	r2, r1
 8002af8:	601a      	str	r2, [r3, #0]
  }
}
 8002afa:	3714      	adds	r7, #20
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	683a      	ldr	r2, [r7, #0]
 8002b12:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop

08002b20 <TIM_SetCompare2>:
  *         peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop

08002b3c <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop

08002b58 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	683a      	ldr	r2, [r7, #0]
 8002b66:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop

08002b74 <TIM_ForcedOC1Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b085      	sub	sp, #20
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002b80:	2300      	movs	r3, #0
 8002b82:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	8b1b      	ldrh	r3, [r3, #24]
 8002b88:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 8002b8a:	89fb      	ldrh	r3, [r7, #14]
 8002b8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b90:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8002b92:	89fa      	ldrh	r2, [r7, #14]
 8002b94:	887b      	ldrh	r3, [r7, #2]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	89fa      	ldrh	r2, [r7, #14]
 8002b9e:	831a      	strh	r2, [r3, #24]
}
 8002ba0:	3714      	adds	r7, #20
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop

08002bac <TIM_ForcedOC2Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	8b1b      	ldrh	r3, [r3, #24]
 8002bc0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 8002bc2:	89fb      	ldrh	r3, [r7, #14]
 8002bc4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002bc8:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 8002bca:	887b      	ldrh	r3, [r7, #2]
 8002bcc:	021b      	lsls	r3, r3, #8
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	89fb      	ldrh	r3, [r7, #14]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	89fa      	ldrh	r2, [r7, #14]
 8002bda:	831a      	strh	r2, [r3, #24]
}
 8002bdc:	3714      	adds	r7, #20
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop

08002be8 <TIM_ForcedOC3Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b085      	sub	sp, #20
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	8b9b      	ldrh	r3, [r3, #28]
 8002bfc:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 8002bfe:	89fb      	ldrh	r3, [r7, #14]
 8002c00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c04:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8002c06:	89fa      	ldrh	r2, [r7, #14]
 8002c08:	887b      	ldrh	r3, [r7, #2]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	89fa      	ldrh	r2, [r7, #14]
 8002c12:	839a      	strh	r2, [r3, #28]
}
 8002c14:	3714      	adds	r7, #20
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop

08002c20 <TIM_ForcedOC4Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	460b      	mov	r3, r1
 8002c2a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	8b9b      	ldrh	r3, [r3, #28]
 8002c34:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 8002c36:	89fb      	ldrh	r3, [r7, #14]
 8002c38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c3c:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8002c3e:	887b      	ldrh	r3, [r7, #2]
 8002c40:	021b      	lsls	r3, r3, #8
 8002c42:	b29a      	uxth	r2, r3
 8002c44:	89fb      	ldrh	r3, [r7, #14]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	89fa      	ldrh	r2, [r7, #14]
 8002c4e:	839a      	strh	r2, [r3, #28]
}
 8002c50:	3714      	adds	r7, #20
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop

08002c5c <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	460b      	mov	r3, r1
 8002c66:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	8b1b      	ldrh	r3, [r3, #24]
 8002c70:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8002c72:	89fb      	ldrh	r3, [r7, #14]
 8002c74:	f023 0308 	bic.w	r3, r3, #8
 8002c78:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8002c7a:	89fa      	ldrh	r2, [r7, #14]
 8002c7c:	887b      	ldrh	r3, [r7, #2]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	89fa      	ldrh	r2, [r7, #14]
 8002c86:	831a      	strh	r2, [r3, #24]
}
 8002c88:	3714      	adds	r7, #20
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop

08002c94 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b085      	sub	sp, #20
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	460b      	mov	r3, r1
 8002c9e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	8b1b      	ldrh	r3, [r3, #24]
 8002ca8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8002caa:	89fb      	ldrh	r3, [r7, #14]
 8002cac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002cb0:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8002cb2:	887b      	ldrh	r3, [r7, #2]
 8002cb4:	021b      	lsls	r3, r3, #8
 8002cb6:	b29a      	uxth	r2, r3
 8002cb8:	89fb      	ldrh	r3, [r7, #14]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	89fa      	ldrh	r2, [r7, #14]
 8002cc2:	831a      	strh	r2, [r3, #24]
}
 8002cc4:	3714      	adds	r7, #20
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop

08002cd0 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	460b      	mov	r3, r1
 8002cda:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	8b9b      	ldrh	r3, [r3, #28]
 8002ce4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8002ce6:	89fb      	ldrh	r3, [r7, #14]
 8002ce8:	f023 0308 	bic.w	r3, r3, #8
 8002cec:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8002cee:	89fa      	ldrh	r2, [r7, #14]
 8002cf0:	887b      	ldrh	r3, [r7, #2]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	89fa      	ldrh	r2, [r7, #14]
 8002cfa:	839a      	strh	r2, [r3, #28]
}
 8002cfc:	3714      	adds	r7, #20
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop

08002d08 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	460b      	mov	r3, r1
 8002d12:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002d14:	2300      	movs	r3, #0
 8002d16:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	8b9b      	ldrh	r3, [r3, #28]
 8002d1c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8002d1e:	89fb      	ldrh	r3, [r7, #14]
 8002d20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d24:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8002d26:	887b      	ldrh	r3, [r7, #2]
 8002d28:	021b      	lsls	r3, r3, #8
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	89fb      	ldrh	r3, [r7, #14]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	89fa      	ldrh	r2, [r7, #14]
 8002d36:	839a      	strh	r2, [r3, #28]
}
 8002d38:	3714      	adds	r7, #20
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop

08002d44 <TIM_OC1FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002d50:	2300      	movs	r3, #0
 8002d52:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	8b1b      	ldrh	r3, [r3, #24]
 8002d58:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 8002d5a:	89fb      	ldrh	r3, [r7, #14]
 8002d5c:	f023 0304 	bic.w	r3, r3, #4
 8002d60:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8002d62:	89fa      	ldrh	r2, [r7, #14]
 8002d64:	887b      	ldrh	r3, [r7, #2]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	89fa      	ldrh	r2, [r7, #14]
 8002d6e:	831a      	strh	r2, [r3, #24]
}
 8002d70:	3714      	adds	r7, #20
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop

08002d7c <TIM_OC2FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	460b      	mov	r3, r1
 8002d86:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	8b1b      	ldrh	r3, [r3, #24]
 8002d90:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 8002d92:	89fb      	ldrh	r3, [r7, #14]
 8002d94:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d98:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 8002d9a:	887b      	ldrh	r3, [r7, #2]
 8002d9c:	021b      	lsls	r3, r3, #8
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	89fb      	ldrh	r3, [r7, #14]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	89fa      	ldrh	r2, [r7, #14]
 8002daa:	831a      	strh	r2, [r3, #24]
}
 8002dac:	3714      	adds	r7, #20
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop

08002db8 <TIM_OC3FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	8b9b      	ldrh	r3, [r3, #28]
 8002dcc:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 8002dce:	89fb      	ldrh	r3, [r7, #14]
 8002dd0:	f023 0304 	bic.w	r3, r3, #4
 8002dd4:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8002dd6:	89fa      	ldrh	r2, [r7, #14]
 8002dd8:	887b      	ldrh	r3, [r7, #2]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	89fa      	ldrh	r2, [r7, #14]
 8002de2:	839a      	strh	r2, [r3, #28]
}
 8002de4:	3714      	adds	r7, #20
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop

08002df0 <TIM_OC4FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	8b9b      	ldrh	r3, [r3, #28]
 8002e04:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 8002e06:	89fb      	ldrh	r3, [r7, #14]
 8002e08:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e0c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8002e0e:	887b      	ldrh	r3, [r7, #2]
 8002e10:	021b      	lsls	r3, r3, #8
 8002e12:	b29a      	uxth	r2, r3
 8002e14:	89fb      	ldrh	r3, [r7, #14]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	89fa      	ldrh	r2, [r7, #14]
 8002e1e:	839a      	strh	r2, [r3, #28]
}
 8002e20:	3714      	adds	r7, #20
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop

08002e2c <TIM_ClearOC1Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	460b      	mov	r3, r1
 8002e36:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	8b1b      	ldrh	r3, [r3, #24]
 8002e40:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 8002e42:	89fb      	ldrh	r3, [r7, #14]
 8002e44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e48:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8002e4a:	89fa      	ldrh	r2, [r7, #14]
 8002e4c:	887b      	ldrh	r3, [r7, #2]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	89fa      	ldrh	r2, [r7, #14]
 8002e56:	831a      	strh	r2, [r3, #24]
}
 8002e58:	3714      	adds	r7, #20
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop

08002e64 <TIM_ClearOC2Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002e70:	2300      	movs	r3, #0
 8002e72:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	8b1b      	ldrh	r3, [r3, #24]
 8002e78:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 8002e7a:	89fb      	ldrh	r3, [r7, #14]
 8002e7c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002e80:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8002e82:	887b      	ldrh	r3, [r7, #2]
 8002e84:	021b      	lsls	r3, r3, #8
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	89fb      	ldrh	r3, [r7, #14]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	89fa      	ldrh	r2, [r7, #14]
 8002e92:	831a      	strh	r2, [r3, #24]
}
 8002e94:	3714      	adds	r7, #20
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop

08002ea0 <TIM_ClearOC3Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002eac:	2300      	movs	r3, #0
 8002eae:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	8b9b      	ldrh	r3, [r3, #28]
 8002eb4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 8002eb6:	89fb      	ldrh	r3, [r7, #14]
 8002eb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ebc:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8002ebe:	89fa      	ldrh	r2, [r7, #14]
 8002ec0:	887b      	ldrh	r3, [r7, #2]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	89fa      	ldrh	r2, [r7, #14]
 8002eca:	839a      	strh	r2, [r3, #28]
}
 8002ecc:	3714      	adds	r7, #20
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop

08002ed8 <TIM_ClearOC4Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b085      	sub	sp, #20
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	8b9b      	ldrh	r3, [r3, #28]
 8002eec:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 8002eee:	89fb      	ldrh	r3, [r7, #14]
 8002ef0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002ef4:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 8002ef6:	887b      	ldrh	r3, [r7, #2]
 8002ef8:	021b      	lsls	r3, r3, #8
 8002efa:	b29a      	uxth	r2, r3
 8002efc:	89fb      	ldrh	r3, [r7, #14]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	89fa      	ldrh	r2, [r7, #14]
 8002f06:	839a      	strh	r2, [r3, #28]
}
 8002f08:	3714      	adds	r7, #20
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop

08002f14 <TIM_OC1PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002f20:	2300      	movs	r3, #0
 8002f22:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	8c1b      	ldrh	r3, [r3, #32]
 8002f28:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 8002f2a:	89fb      	ldrh	r3, [r7, #14]
 8002f2c:	f023 0302 	bic.w	r3, r3, #2
 8002f30:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
 8002f32:	89fa      	ldrh	r2, [r7, #14]
 8002f34:	887b      	ldrh	r3, [r7, #2]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	89fa      	ldrh	r2, [r7, #14]
 8002f3e:	841a      	strh	r2, [r3, #32]
}
 8002f40:	3714      	adds	r7, #20
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop

08002f4c <TIM_OC1NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b085      	sub	sp, #20
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	460b      	mov	r3, r1
 8002f56:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	8c1b      	ldrh	r3, [r3, #32]
 8002f60:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8002f62:	89fb      	ldrh	r3, [r7, #14]
 8002f64:	f023 0308 	bic.w	r3, r3, #8
 8002f68:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
 8002f6a:	89fa      	ldrh	r2, [r7, #14]
 8002f6c:	887b      	ldrh	r3, [r7, #2]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	89fa      	ldrh	r2, [r7, #14]
 8002f76:	841a      	strh	r2, [r3, #32]
}
 8002f78:	3714      	adds	r7, #20
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop

08002f84 <TIM_OC2PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002f90:	2300      	movs	r3, #0
 8002f92:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	8c1b      	ldrh	r3, [r3, #32]
 8002f98:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 8002f9a:	89fb      	ldrh	r3, [r7, #14]
 8002f9c:	f023 0320 	bic.w	r3, r3, #32
 8002fa0:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8002fa2:	887b      	ldrh	r3, [r7, #2]
 8002fa4:	011b      	lsls	r3, r3, #4
 8002fa6:	b29a      	uxth	r2, r3
 8002fa8:	89fb      	ldrh	r3, [r7, #14]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	89fa      	ldrh	r2, [r7, #14]
 8002fb2:	841a      	strh	r2, [r3, #32]
}
 8002fb4:	3714      	adds	r7, #20
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop

08002fc0 <TIM_OC2NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b085      	sub	sp, #20
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	460b      	mov	r3, r1
 8002fca:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	8c1b      	ldrh	r3, [r3, #32]
 8002fd4:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8002fd6:	89fb      	ldrh	r3, [r7, #14]
 8002fd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fdc:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 8002fde:	887b      	ldrh	r3, [r7, #2]
 8002fe0:	011b      	lsls	r3, r3, #4
 8002fe2:	b29a      	uxth	r2, r3
 8002fe4:	89fb      	ldrh	r3, [r7, #14]
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	89fa      	ldrh	r2, [r7, #14]
 8002fee:	841a      	strh	r2, [r3, #32]
}
 8002ff0:	3714      	adds	r7, #20
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop

08002ffc <TIM_OC3PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	460b      	mov	r3, r1
 8003006:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8003008:	2300      	movs	r3, #0
 800300a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	8c1b      	ldrh	r3, [r3, #32]
 8003010:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8003012:	89fb      	ldrh	r3, [r7, #14]
 8003014:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003018:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 800301a:	887b      	ldrh	r3, [r7, #2]
 800301c:	021b      	lsls	r3, r3, #8
 800301e:	b29a      	uxth	r2, r3
 8003020:	89fb      	ldrh	r3, [r7, #14]
 8003022:	4313      	orrs	r3, r2
 8003024:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	89fa      	ldrh	r2, [r7, #14]
 800302a:	841a      	strh	r2, [r3, #32]
}
 800302c:	3714      	adds	r7, #20
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop

08003038 <TIM_OC3NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8003038:	b480      	push	{r7}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	460b      	mov	r3, r1
 8003042:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8003044:	2300      	movs	r3, #0
 8003046:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	8c1b      	ldrh	r3, [r3, #32]
 800304c:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 800304e:	89fb      	ldrh	r3, [r7, #14]
 8003050:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003054:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8003056:	887b      	ldrh	r3, [r7, #2]
 8003058:	021b      	lsls	r3, r3, #8
 800305a:	b29a      	uxth	r2, r3
 800305c:	89fb      	ldrh	r3, [r7, #14]
 800305e:	4313      	orrs	r3, r2
 8003060:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	89fa      	ldrh	r2, [r7, #14]
 8003066:	841a      	strh	r2, [r3, #32]
}
 8003068:	3714      	adds	r7, #20
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop

08003074 <TIM_OC4PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	460b      	mov	r3, r1
 800307e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8003080:	2300      	movs	r3, #0
 8003082:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	8c1b      	ldrh	r3, [r3, #32]
 8003088:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800308a:	89fb      	ldrh	r3, [r7, #14]
 800308c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003090:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 8003092:	887b      	ldrh	r3, [r7, #2]
 8003094:	031b      	lsls	r3, r3, #12
 8003096:	b29a      	uxth	r2, r3
 8003098:	89fb      	ldrh	r3, [r7, #14]
 800309a:	4313      	orrs	r3, r2
 800309c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	89fa      	ldrh	r2, [r7, #14]
 80030a2:	841a      	strh	r2, [r3, #32]
}
 80030a4:	3714      	adds	r7, #20
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop

080030b0 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	460b      	mov	r3, r1
 80030ba:	807b      	strh	r3, [r7, #2]
 80030bc:	4613      	mov	r3, r2
 80030be:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 80030c0:	2300      	movs	r3, #0
 80030c2:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 80030c4:	887b      	ldrh	r3, [r7, #2]
 80030c6:	2201      	movs	r2, #1
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	8c1b      	ldrh	r3, [r3, #32]
 80030d2:	b29a      	uxth	r2, r3
 80030d4:	89fb      	ldrh	r3, [r7, #14]
 80030d6:	43db      	mvns	r3, r3
 80030d8:	b29b      	uxth	r3, r3
 80030da:	4013      	ands	r3, r2
 80030dc:	b29a      	uxth	r2, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	8c1b      	ldrh	r3, [r3, #32]
 80030e6:	b29a      	uxth	r2, r3
 80030e8:	8839      	ldrh	r1, [r7, #0]
 80030ea:	887b      	ldrh	r3, [r7, #2]
 80030ec:	fa01 f303 	lsl.w	r3, r1, r3
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	4313      	orrs	r3, r2
 80030f4:	b29a      	uxth	r2, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	841a      	strh	r2, [r3, #32]
}
 80030fa:	3714      	adds	r7, #20
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr

08003104 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	460b      	mov	r3, r1
 800310e:	807b      	strh	r3, [r7, #2]
 8003110:	4613      	mov	r3, r2
 8003112:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8003114:	2300      	movs	r3, #0
 8003116:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;
 8003118:	887b      	ldrh	r3, [r7, #2]
 800311a:	2204      	movs	r2, #4
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	8c1b      	ldrh	r3, [r3, #32]
 8003126:	b29a      	uxth	r2, r3
 8003128:	89fb      	ldrh	r3, [r7, #14]
 800312a:	43db      	mvns	r3, r3
 800312c:	b29b      	uxth	r3, r3
 800312e:	4013      	ands	r3, r2
 8003130:	b29a      	uxth	r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	8c1b      	ldrh	r3, [r3, #32]
 800313a:	b29a      	uxth	r2, r3
 800313c:	8839      	ldrh	r1, [r7, #0]
 800313e:	887b      	ldrh	r3, [r7, #2]
 8003140:	fa01 f303 	lsl.w	r3, r1, r3
 8003144:	b29b      	uxth	r3, r3
 8003146:	4313      	orrs	r3, r2
 8003148:	b29a      	uxth	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	841a      	strh	r2, [r3, #32]
}
 800314e:	3714      	adds	r7, #20
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	881b      	ldrh	r3, [r3, #0]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d10f      	bne.n	800318a <TIM_ICInit+0x32>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	8859      	ldrh	r1, [r3, #2]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	889a      	ldrh	r2, [r3, #4]
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	891b      	ldrh	r3, [r3, #8]
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f000 fcb0 	bl	8003adc <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	88db      	ldrh	r3, [r3, #6]
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	4619      	mov	r1, r3
 8003184:	f000 f8e0 	bl	8003348 <TIM_SetIC1Prescaler>
 8003188:	e036      	b.n	80031f8 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	881b      	ldrh	r3, [r3, #0]
 800318e:	2b04      	cmp	r3, #4
 8003190:	d10f      	bne.n	80031b2 <TIM_ICInit+0x5a>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	8859      	ldrh	r1, [r3, #2]
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	889a      	ldrh	r2, [r3, #4]
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	891b      	ldrh	r3, [r3, #8]
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f000 fcde 	bl	8003b60 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	88db      	ldrh	r3, [r3, #6]
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	4619      	mov	r1, r3
 80031ac:	f000 f8e8 	bl	8003380 <TIM_SetIC2Prescaler>
 80031b0:	e022      	b.n	80031f8 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	881b      	ldrh	r3, [r3, #0]
 80031b6:	2b08      	cmp	r3, #8
 80031b8:	d10f      	bne.n	80031da <TIM_ICInit+0x82>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	8859      	ldrh	r1, [r3, #2]
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	889a      	ldrh	r2, [r3, #4]
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	891b      	ldrh	r3, [r3, #8]
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 fd16 	bl	8003bf8 <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	88db      	ldrh	r3, [r3, #6]
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	4619      	mov	r1, r3
 80031d4:	f000 f8f2 	bl	80033bc <TIM_SetIC3Prescaler>
 80031d8:	e00e      	b.n	80031f8 <TIM_ICInit+0xa0>
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	8859      	ldrh	r1, [r3, #2]
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	889a      	ldrh	r2, [r3, #4]
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	891b      	ldrh	r3, [r3, #8]
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f000 fd4e 	bl	8003c88 <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	88db      	ldrh	r3, [r3, #6]
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	4619      	mov	r1, r3
 80031f4:	f000 f8fe 	bl	80033f4 <TIM_SetIC4Prescaler>
  }
}
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop

08003200 <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	811a      	strh	r2, [r3, #8]
}
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 800323a:	2300      	movs	r3, #0
 800323c:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 800323e:	2301      	movs	r3, #1
 8003240:	81bb      	strh	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	885b      	ldrh	r3, [r3, #2]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d102      	bne.n	8003250 <TIM_PWMIConfig+0x20>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 800324a:	2302      	movs	r3, #2
 800324c:	81fb      	strh	r3, [r7, #14]
 800324e:	e001      	b.n	8003254 <TIM_PWMIConfig+0x24>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 8003250:	2300      	movs	r3, #0
 8003252:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	889b      	ldrh	r3, [r3, #4]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d102      	bne.n	8003262 <TIM_PWMIConfig+0x32>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 800325c:	2302      	movs	r3, #2
 800325e:	81bb      	strh	r3, [r7, #12]
 8003260:	e001      	b.n	8003266 <TIM_PWMIConfig+0x36>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 8003262:	2301      	movs	r3, #1
 8003264:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	881b      	ldrh	r3, [r3, #0]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d11c      	bne.n	80032a8 <TIM_PWMIConfig+0x78>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	8859      	ldrh	r1, [r3, #2]
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	889a      	ldrh	r2, [r3, #4]
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	891b      	ldrh	r3, [r3, #8]
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 fc2e 	bl	8003adc <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	88db      	ldrh	r3, [r3, #6]
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	4619      	mov	r1, r3
 8003288:	f000 f85e 	bl	8003348 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	891b      	ldrh	r3, [r3, #8]
 8003290:	89f9      	ldrh	r1, [r7, #14]
 8003292:	89ba      	ldrh	r2, [r7, #12]
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f000 fc63 	bl	8003b60 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	88db      	ldrh	r3, [r3, #6]
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	4619      	mov	r1, r3
 80032a2:	f000 f86d 	bl	8003380 <TIM_SetIC2Prescaler>
 80032a6:	e01b      	b.n	80032e0 <TIM_PWMIConfig+0xb0>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	8859      	ldrh	r1, [r3, #2]
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	889a      	ldrh	r2, [r3, #4]
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	891b      	ldrh	r3, [r3, #8]
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f000 fc53 	bl	8003b60 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	88db      	ldrh	r3, [r3, #6]
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	4619      	mov	r1, r3
 80032c2:	f000 f85d 	bl	8003380 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	891b      	ldrh	r3, [r3, #8]
 80032ca:	89f9      	ldrh	r1, [r7, #14]
 80032cc:	89ba      	ldrh	r2, [r7, #12]
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 fc04 	bl	8003adc <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	88db      	ldrh	r3, [r3, #6]
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	4619      	mov	r1, r3
 80032dc:	f000 f834 	bl	8003348 <TIM_SetIC1Prescaler>
  }
}
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop

080032e8 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <TIM_GetCapture2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 800330c:	4618      	mov	r0, r3
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 8003318:	b480      	push	{r7}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8003324:	4618      	mov	r0, r3
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr

08003330 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800333c:	4618      	mov	r0, r3
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <TIM_SetIC1Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	460b      	mov	r3, r1
 8003352:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	8b1b      	ldrh	r3, [r3, #24]
 8003358:	b29b      	uxth	r3, r3
 800335a:	f023 030c 	bic.w	r3, r3, #12
 800335e:	b29a      	uxth	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	831a      	strh	r2, [r3, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	8b1b      	ldrh	r3, [r3, #24]
 8003368:	b29a      	uxth	r2, r3
 800336a:	887b      	ldrh	r3, [r7, #2]
 800336c:	4313      	orrs	r3, r2
 800336e:	b29a      	uxth	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	831a      	strh	r2, [r3, #24]
}
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop

08003380 <TIM_SetIC2Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	460b      	mov	r3, r1
 800338a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	8b1b      	ldrh	r3, [r3, #24]
 8003390:	b29b      	uxth	r3, r3
 8003392:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003396:	b29a      	uxth	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	831a      	strh	r2, [r3, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	8b1b      	ldrh	r3, [r3, #24]
 80033a0:	b29a      	uxth	r2, r3
 80033a2:	887b      	ldrh	r3, [r7, #2]
 80033a4:	021b      	lsls	r3, r3, #8
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	4313      	orrs	r3, r2
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	831a      	strh	r2, [r3, #24]
}
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop

080033bc <TIM_SetIC3Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	460b      	mov	r3, r1
 80033c6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	8b9b      	ldrh	r3, [r3, #28]
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	f023 030c 	bic.w	r3, r3, #12
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	839a      	strh	r2, [r3, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	8b9b      	ldrh	r3, [r3, #28]
 80033dc:	b29a      	uxth	r2, r3
 80033de:	887b      	ldrh	r3, [r7, #2]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	839a      	strh	r2, [r3, #28]
}
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop

080033f4 <TIM_SetIC4Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	460b      	mov	r3, r1
 80033fe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	8b9b      	ldrh	r3, [r3, #28]
 8003404:	b29b      	uxth	r3, r3
 8003406:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800340a:	b29a      	uxth	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	839a      	strh	r2, [r3, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	8b9b      	ldrh	r3, [r3, #28]
 8003414:	b29a      	uxth	r2, r3
 8003416:	887b      	ldrh	r3, [r7, #2]
 8003418:	021b      	lsls	r3, r3, #8
 800341a:	b29b      	uxth	r3, r3
 800341c:	4313      	orrs	r3, r2
 800341e:	b29a      	uxth	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	839a      	strh	r2, [r3, #28]
}
 8003424:	370c      	adds	r7, #12
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop

08003430 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	881a      	ldrh	r2, [r3, #0]
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	885b      	ldrh	r3, [r3, #2]
 8003442:	4313      	orrs	r3, r2
 8003444:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	889b      	ldrh	r3, [r3, #4]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800344a:	4313      	orrs	r3, r2
 800344c:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	88db      	ldrh	r3, [r3, #6]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003452:	4313      	orrs	r3, r2
 8003454:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	891b      	ldrh	r3, [r3, #8]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800345a:	4313      	orrs	r3, r2
 800345c:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	895b      	ldrh	r3, [r3, #10]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003462:	4313      	orrs	r3, r2
 8003464:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	899b      	ldrh	r3, [r3, #12]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800346a:	4313      	orrs	r3, r2
 800346c:	b29a      	uxth	r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 8003474:	370c      	adds	r7, #12
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop

08003480 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	819a      	strh	r2, [r3, #12]
}
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	460b      	mov	r3, r1
 80034c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80034c8:	78fb      	ldrb	r3, [r7, #3]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00c      	beq.n	80034e8 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034de:	b29a      	uxth	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 80034e6:	e009      	b.n	80034fc <TIM_CtrlPWMOutputs+0x40>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 80034fc:	370c      	adds	r7, #12
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop

08003508 <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	460b      	mov	r3, r1
 8003512:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003514:	78fb      	ldrb	r3, [r7, #3]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d008      	beq.n	800352c <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	889b      	ldrh	r3, [r3, #4]
 800351e:	b29b      	uxth	r3, r3
 8003520:	f043 0304 	orr.w	r3, r3, #4
 8003524:	b29a      	uxth	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	809a      	strh	r2, [r3, #4]
 800352a:	e007      	b.n	800353c <TIM_SelectCOM+0x34>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	889b      	ldrh	r3, [r3, #4]
 8003530:	b29b      	uxth	r3, r3
 8003532:	f023 0304 	bic.w	r3, r3, #4
 8003536:	b29a      	uxth	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	809a      	strh	r2, [r3, #4]
  }
}
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop

08003548 <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	460b      	mov	r3, r1
 8003552:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003554:	78fb      	ldrb	r3, [r7, #3]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d008      	beq.n	800356c <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	889b      	ldrh	r3, [r3, #4]
 800355e:	b29b      	uxth	r3, r3
 8003560:	f043 0301 	orr.w	r3, r3, #1
 8003564:	b29a      	uxth	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	809a      	strh	r2, [r3, #4]
 800356a:	e007      	b.n	800357c <TIM_CCPreloadControl+0x34>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	889b      	ldrh	r3, [r3, #4]
 8003570:	b29b      	uxth	r3, r3
 8003572:	f023 0301 	bic.w	r3, r3, #1
 8003576:	b29a      	uxth	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	809a      	strh	r2, [r3, #4]
  }
}
 800357c:	370c      	adds	r7, #12
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop

08003588 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	460b      	mov	r3, r1
 8003592:	807b      	strh	r3, [r7, #2]
 8003594:	4613      	mov	r3, r2
 8003596:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003598:	787b      	ldrb	r3, [r7, #1]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d008      	beq.n	80035b0 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	899b      	ldrh	r3, [r3, #12]
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	887b      	ldrh	r3, [r7, #2]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	819a      	strh	r2, [r3, #12]
 80035ae:	e009      	b.n	80035c4 <TIM_ITConfig+0x3c>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	899b      	ldrh	r3, [r3, #12]
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	887b      	ldrh	r3, [r7, #2]
 80035b8:	43db      	mvns	r3, r3
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	4013      	ands	r3, r2
 80035be:	b29a      	uxth	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	819a      	strh	r2, [r3, #12]
  }
}
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop

080035d0 <TIM_GenerateEvent>:
  * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
  *        
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	460b      	mov	r3, r1
 80035da:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	887a      	ldrh	r2, [r7, #2]
 80035e0:	829a      	strh	r2, [r3, #20]
}
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <TIM_GetFlagStatus>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
  *
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	460b      	mov	r3, r1
 80035f6:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80035f8:	2300      	movs	r3, #0
 80035fa:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	8a1b      	ldrh	r3, [r3, #16]
 8003600:	b29a      	uxth	r2, r3
 8003602:	887b      	ldrh	r3, [r7, #2]
 8003604:	4013      	ands	r3, r2
 8003606:	b29b      	uxth	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	d002      	beq.n	8003612 <TIM_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 800360c:	2301      	movs	r3, #1
 800360e:	73fb      	strb	r3, [r7, #15]
 8003610:	e001      	b.n	8003616 <TIM_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8003612:	2300      	movs	r3, #0
 8003614:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003616:	7bfb      	ldrb	r3, [r7, #15]
}
 8003618:	4618      	mov	r0, r3
 800361a:	3714      	adds	r7, #20
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr

08003624 <TIM_ClearFlag>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
  *    
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	460b      	mov	r3, r1
 800362e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8003630:	887b      	ldrh	r3, [r7, #2]
 8003632:	43db      	mvns	r3, r3
 8003634:	b29a      	uxth	r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	821a      	strh	r2, [r3, #16]
}
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr

08003644 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8003644:	b480      	push	{r7}
 8003646:	b085      	sub	sp, #20
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	460b      	mov	r3, r1
 800364e:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8003650:	2300      	movs	r3, #0
 8003652:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8003654:	2300      	movs	r3, #0
 8003656:	81bb      	strh	r3, [r7, #12]
 8003658:	2300      	movs	r3, #0
 800365a:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	8a1b      	ldrh	r3, [r3, #16]
 8003660:	b29a      	uxth	r2, r3
 8003662:	887b      	ldrh	r3, [r7, #2]
 8003664:	4013      	ands	r3, r2
 8003666:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	899b      	ldrh	r3, [r3, #12]
 800366c:	b29a      	uxth	r2, r3
 800366e:	887b      	ldrh	r3, [r7, #2]
 8003670:	4013      	ands	r3, r2
 8003672:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8003674:	89bb      	ldrh	r3, [r7, #12]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d005      	beq.n	8003686 <TIM_GetITStatus+0x42>
 800367a:	897b      	ldrh	r3, [r7, #10]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d002      	beq.n	8003686 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8003680:	2301      	movs	r3, #1
 8003682:	73fb      	strb	r3, [r7, #15]
 8003684:	e001      	b.n	800368a <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8003686:	2300      	movs	r3, #0
 8003688:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800368a:	7bfb      	ldrb	r3, [r7, #15]
}
 800368c:	4618      	mov	r0, r3
 800368e:	3714      	adds	r7, #20
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	460b      	mov	r3, r1
 80036a2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80036a4:	887b      	ldrh	r3, [r7, #2]
 80036a6:	43db      	mvns	r3, r3
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	821a      	strh	r2, [r3, #16]
}
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <TIM_DMAConfig>:
  * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
  *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	460b      	mov	r3, r1
 80036c2:	807b      	strh	r3, [r7, #2]
 80036c4:	4613      	mov	r3, r2
 80036c6:	803b      	strh	r3, [r7, #0]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 80036c8:	887a      	ldrh	r2, [r7, #2]
 80036ca:	883b      	ldrh	r3, [r7, #0]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	460b      	mov	r3, r1
 80036ea:	807b      	strh	r3, [r7, #2]
 80036ec:	4613      	mov	r3, r2
 80036ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80036f0:	787b      	ldrb	r3, [r7, #1]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d008      	beq.n	8003708 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	899b      	ldrh	r3, [r3, #12]
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	887b      	ldrh	r3, [r7, #2]
 80036fe:	4313      	orrs	r3, r2
 8003700:	b29a      	uxth	r2, r3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	819a      	strh	r2, [r3, #12]
 8003706:	e009      	b.n	800371c <TIM_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	899b      	ldrh	r3, [r3, #12]
 800370c:	b29a      	uxth	r2, r3
 800370e:	887b      	ldrh	r3, [r7, #2]
 8003710:	43db      	mvns	r3, r3
 8003712:	b29b      	uxth	r3, r3
 8003714:	4013      	ands	r3, r2
 8003716:	b29a      	uxth	r2, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	819a      	strh	r2, [r3, #12]
  }
}
 800371c:	370c      	adds	r7, #12
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop

08003728 <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	460b      	mov	r3, r1
 8003732:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003734:	78fb      	ldrb	r3, [r7, #3]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d008      	beq.n	800374c <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	889b      	ldrh	r3, [r3, #4]
 800373e:	b29b      	uxth	r3, r3
 8003740:	f043 0308 	orr.w	r3, r3, #8
 8003744:	b29a      	uxth	r2, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	809a      	strh	r2, [r3, #4]
 800374a:	e007      	b.n	800375c <TIM_SelectCCDMA+0x34>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	889b      	ldrh	r3, [r3, #4]
 8003750:	b29b      	uxth	r3, r3
 8003752:	f023 0308 	bic.w	r3, r3, #8
 8003756:	b29a      	uxth	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	809a      	strh	r2, [r3, #4]
  }
}
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop

08003768 <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	891b      	ldrh	r3, [r3, #8]
 8003774:	b29b      	uxth	r3, r3
 8003776:	f023 0307 	bic.w	r3, r3, #7
 800377a:	b29a      	uxth	r2, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	811a      	strh	r2, [r3, #8]
}
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop

0800378c <TIM_ITRxExternalClockConfig>:
  *            @arg TIM_TS_ITR2: Internal Trigger 2
  *            @arg TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	460b      	mov	r3, r1
 8003796:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 8003798:	887b      	ldrh	r3, [r7, #2]
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	4619      	mov	r1, r3
 800379e:	f000 f887 	bl	80038b0 <TIM_SelectInputTrigger>

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	891b      	ldrh	r3, [r3, #8]
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	f043 0307 	orr.w	r3, r3, #7
 80037ac:	b29a      	uxth	r2, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	811a      	strh	r2, [r3, #8]
}
 80037b2:	3708      	adds	r7, #8
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <TIM_TIxExternalClockConfig>:
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	4608      	mov	r0, r1
 80037c2:	4611      	mov	r1, r2
 80037c4:	461a      	mov	r2, r3
 80037c6:	4603      	mov	r3, r0
 80037c8:	817b      	strh	r3, [r7, #10]
 80037ca:	460b      	mov	r3, r1
 80037cc:	813b      	strh	r3, [r7, #8]
 80037ce:	4613      	mov	r3, r2
 80037d0:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80037d2:	897b      	ldrh	r3, [r7, #10]
 80037d4:	2b60      	cmp	r3, #96	; 0x60
 80037d6:	d107      	bne.n	80037e8 <TIM_TIxExternalClockConfig+0x30>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 80037d8:	893a      	ldrh	r2, [r7, #8]
 80037da:	88fb      	ldrh	r3, [r7, #6]
 80037dc:	68f8      	ldr	r0, [r7, #12]
 80037de:	4611      	mov	r1, r2
 80037e0:	2201      	movs	r2, #1
 80037e2:	f000 f9bd 	bl	8003b60 <TI2_Config>
 80037e6:	e006      	b.n	80037f6 <TIM_TIxExternalClockConfig+0x3e>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 80037e8:	893a      	ldrh	r2, [r7, #8]
 80037ea:	88fb      	ldrh	r3, [r7, #6]
 80037ec:	68f8      	ldr	r0, [r7, #12]
 80037ee:	4611      	mov	r1, r2
 80037f0:	2201      	movs	r2, #1
 80037f2:	f000 f973 	bl	8003adc <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 80037f6:	897b      	ldrh	r3, [r7, #10]
 80037f8:	68f8      	ldr	r0, [r7, #12]
 80037fa:	4619      	mov	r1, r3
 80037fc:	f000 f858 	bl	80038b0 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	891b      	ldrh	r3, [r3, #8]
 8003804:	b29b      	uxth	r3, r3
 8003806:	f043 0307 	orr.w	r3, r3, #7
 800380a:	b29a      	uxth	r2, r3
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	811a      	strh	r2, [r3, #8]
}
 8003810:	3710      	adds	r7, #16
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop

08003818 <TIM_ETRClockMode1Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af00      	add	r7, sp, #0
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	4608      	mov	r0, r1
 8003822:	4611      	mov	r1, r2
 8003824:	461a      	mov	r2, r3
 8003826:	4603      	mov	r3, r0
 8003828:	817b      	strh	r3, [r7, #10]
 800382a:	460b      	mov	r3, r1
 800382c:	813b      	strh	r3, [r7, #8]
 800382e:	4613      	mov	r3, r2
 8003830:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8003832:	2300      	movs	r3, #0
 8003834:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8003836:	8979      	ldrh	r1, [r7, #10]
 8003838:	893a      	ldrh	r2, [r7, #8]
 800383a:	88fb      	ldrh	r3, [r7, #6]
 800383c:	68f8      	ldr	r0, [r7, #12]
 800383e:	f000 f8a7 	bl	8003990 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	891b      	ldrh	r3, [r3, #8]
 8003846:	82fb      	strh	r3, [r7, #22]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8003848:	8afb      	ldrh	r3, [r7, #22]
 800384a:	f023 0307 	bic.w	r3, r3, #7
 800384e:	82fb      	strh	r3, [r7, #22]

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8003850:	8afb      	ldrh	r3, [r7, #22]
 8003852:	f043 0307 	orr.w	r3, r3, #7
 8003856:	82fb      	strh	r3, [r7, #22]

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8003858:	8afb      	ldrh	r3, [r7, #22]
 800385a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800385e:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
 8003860:	8afb      	ldrh	r3, [r7, #22]
 8003862:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003866:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	8afa      	ldrh	r2, [r7, #22]
 800386c:	811a      	strh	r2, [r3, #8]
}
 800386e:	3718      	adds	r7, #24
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <TIM_ETRClockMode2Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	4608      	mov	r0, r1
 800387e:	4611      	mov	r1, r2
 8003880:	461a      	mov	r2, r3
 8003882:	4603      	mov	r3, r0
 8003884:	817b      	strh	r3, [r7, #10]
 8003886:	460b      	mov	r3, r1
 8003888:	813b      	strh	r3, [r7, #8]
 800388a:	4613      	mov	r3, r2
 800388c:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 800388e:	8979      	ldrh	r1, [r7, #10]
 8003890:	893a      	ldrh	r2, [r7, #8]
 8003892:	88fb      	ldrh	r3, [r7, #6]
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	f000 f87b 	bl	8003990 <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	891b      	ldrh	r3, [r3, #8]
 800389e:	b29b      	uxth	r3, r3
 80038a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	811a      	strh	r2, [r3, #8]
}
 80038aa:	3710      	adds	r7, #16
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <TIM_SelectInputTrigger>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b085      	sub	sp, #20
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	460b      	mov	r3, r1
 80038ba:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 80038bc:	2300      	movs	r3, #0
 80038be:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	891b      	ldrh	r3, [r3, #8]
 80038c4:	81fb      	strh	r3, [r7, #14]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 80038c6:	89fb      	ldrh	r3, [r7, #14]
 80038c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038cc:	81fb      	strh	r3, [r7, #14]

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80038ce:	89fa      	ldrh	r2, [r7, #14]
 80038d0:	887b      	ldrh	r3, [r7, #2]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	89fa      	ldrh	r2, [r7, #14]
 80038da:	811a      	strh	r2, [r3, #8]
}
 80038dc:	3714      	adds	r7, #20
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop

080038e8 <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	460b      	mov	r3, r1
 80038f2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	889b      	ldrh	r3, [r3, #4]
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038fe:	b29a      	uxth	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	889b      	ldrh	r3, [r3, #4]
 8003908:	b29a      	uxth	r2, r3
 800390a:	887b      	ldrh	r3, [r7, #2]
 800390c:	4313      	orrs	r3, r2
 800390e:	b29a      	uxth	r2, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	809a      	strh	r2, [r3, #4]
}
 8003914:	370c      	adds	r7, #12
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
 800391e:	bf00      	nop

08003920 <TIM_SelectSlaveMode>:
  *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI
  *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	460b      	mov	r3, r1
 800392a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	891b      	ldrh	r3, [r3, #8]
 8003930:	b29b      	uxth	r3, r3
 8003932:	f023 0307 	bic.w	r3, r3, #7
 8003936:	b29a      	uxth	r2, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	811a      	strh	r2, [r3, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	891b      	ldrh	r3, [r3, #8]
 8003940:	b29a      	uxth	r2, r3
 8003942:	887b      	ldrh	r3, [r7, #2]
 8003944:	4313      	orrs	r3, r2
 8003946:	b29a      	uxth	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	811a      	strh	r2, [r3, #8]
}
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop

08003958 <TIM_SelectMasterSlaveMode>:
  *                                             and its slaves (through TRGO)
  *            @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	460b      	mov	r3, r1
 8003962:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	891b      	ldrh	r3, [r3, #8]
 8003968:	b29b      	uxth	r3, r3
 800396a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800396e:	b29a      	uxth	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	891b      	ldrh	r3, [r3, #8]
 8003978:	b29a      	uxth	r2, r3
 800397a:	887b      	ldrh	r3, [r7, #2]
 800397c:	4313      	orrs	r3, r2
 800397e:	b29a      	uxth	r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	811a      	strh	r2, [r3, #8]
}
 8003984:	370c      	adds	r7, #12
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop

08003990 <TIM_ETRConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8003990:	b480      	push	{r7}
 8003992:	b087      	sub	sp, #28
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	4608      	mov	r0, r1
 800399a:	4611      	mov	r1, r2
 800399c:	461a      	mov	r2, r3
 800399e:	4603      	mov	r3, r0
 80039a0:	817b      	strh	r3, [r7, #10]
 80039a2:	460b      	mov	r3, r1
 80039a4:	813b      	strh	r3, [r7, #8]
 80039a6:	4613      	mov	r3, r2
 80039a8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 80039aa:	2300      	movs	r3, #0
 80039ac:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	891b      	ldrh	r3, [r3, #8]
 80039b2:	82fb      	strh	r3, [r7, #22]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 80039b4:	8afb      	ldrh	r3, [r7, #22]
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	82fb      	strh	r3, [r7, #22]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 80039ba:	88fb      	ldrh	r3, [r7, #6]
 80039bc:	021b      	lsls	r3, r3, #8
 80039be:	b29a      	uxth	r2, r3
 80039c0:	893b      	ldrh	r3, [r7, #8]
 80039c2:	4313      	orrs	r3, r2
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	897b      	ldrh	r3, [r7, #10]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	b29a      	uxth	r2, r3
 80039cc:	8afb      	ldrh	r3, [r7, #22]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	8afa      	ldrh	r2, [r7, #22]
 80039d6:	811a      	strh	r2, [r3, #8]
}
 80039d8:	371c      	adds	r7, #28
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop

080039e4 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b087      	sub	sp, #28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	4608      	mov	r0, r1
 80039ee:	4611      	mov	r1, r2
 80039f0:	461a      	mov	r2, r3
 80039f2:	4603      	mov	r3, r0
 80039f4:	817b      	strh	r3, [r7, #10]
 80039f6:	460b      	mov	r3, r1
 80039f8:	813b      	strh	r3, [r7, #8]
 80039fa:	4613      	mov	r3, r2
 80039fc:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 80039fe:	2300      	movs	r3, #0
 8003a00:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8003a02:	2300      	movs	r3, #0
 8003a04:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 8003a06:	2300      	movs	r3, #0
 8003a08:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	891b      	ldrh	r3, [r3, #8]
 8003a0e:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	8b1b      	ldrh	r3, [r3, #24]
 8003a14:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	8c1b      	ldrh	r3, [r3, #32]
 8003a1a:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8003a1c:	8afb      	ldrh	r3, [r7, #22]
 8003a1e:	f023 0307 	bic.w	r3, r3, #7
 8003a22:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8003a24:	8afa      	ldrh	r2, [r7, #22]
 8003a26:	897b      	ldrh	r3, [r7, #10]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8003a2c:	8abb      	ldrh	r3, [r7, #20]
 8003a2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a32:	f023 0303 	bic.w	r3, r3, #3
 8003a36:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8003a38:	8abb      	ldrh	r3, [r7, #20]
 8003a3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a3e:	f043 0301 	orr.w	r3, r3, #1
 8003a42:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 8003a44:	8a7b      	ldrh	r3, [r7, #18]
 8003a46:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003a4a:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8003a4c:	88fb      	ldrh	r3, [r7, #6]
 8003a4e:	011b      	lsls	r3, r3, #4
 8003a50:	b29a      	uxth	r2, r3
 8003a52:	893b      	ldrh	r3, [r7, #8]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	b29a      	uxth	r2, r3
 8003a58:	8a7b      	ldrh	r3, [r7, #18]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	8afa      	ldrh	r2, [r7, #22]
 8003a62:	811a      	strh	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8aba      	ldrh	r2, [r7, #20]
 8003a68:	831a      	strh	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	8a7a      	ldrh	r2, [r7, #18]
 8003a6e:	841a      	strh	r2, [r3, #32]
}
 8003a70:	371c      	adds	r7, #28
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop

08003a7c <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	460b      	mov	r3, r1
 8003a86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003a88:	78fb      	ldrb	r3, [r7, #3]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d008      	beq.n	8003aa0 <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	889b      	ldrh	r3, [r3, #4]
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a98:	b29a      	uxth	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	809a      	strh	r2, [r3, #4]
 8003a9e:	e007      	b.n	8003ab0 <TIM_SelectHallSensor+0x34>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	889b      	ldrh	r3, [r3, #4]
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	809a      	strh	r2, [r3, #4]
  }
}
 8003ab0:	370c      	adds	r7, #12
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop

08003abc <TIM_RemapConfig>:
  *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock
  *                                 (HSE divided by a programmable prescaler)  
  * @retval None
  */
void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	807b      	strh	r3, [r7, #2]
 /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	887a      	ldrh	r2, [r7, #2]
 8003acc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
}
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop

08003adc <TI1_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b087      	sub	sp, #28
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	4608      	mov	r0, r1
 8003ae6:	4611      	mov	r1, r2
 8003ae8:	461a      	mov	r2, r3
 8003aea:	4603      	mov	r3, r0
 8003aec:	817b      	strh	r3, [r7, #10]
 8003aee:	460b      	mov	r3, r1
 8003af0:	813b      	strh	r3, [r7, #8]
 8003af2:	4613      	mov	r3, r2
 8003af4:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 8003af6:	2300      	movs	r3, #0
 8003af8:	82fb      	strh	r3, [r7, #22]
 8003afa:	2300      	movs	r3, #0
 8003afc:	82bb      	strh	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	8c1b      	ldrh	r3, [r3, #32]
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	f023 0301 	bic.w	r3, r3, #1
 8003b08:	b29a      	uxth	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8b1b      	ldrh	r3, [r3, #24]
 8003b12:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	8c1b      	ldrh	r3, [r3, #32]
 8003b18:	82bb      	strh	r3, [r7, #20]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 8003b1a:	8afb      	ldrh	r3, [r7, #22]
 8003b1c:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8003b20:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8003b22:	88fb      	ldrh	r3, [r7, #6]
 8003b24:	011b      	lsls	r3, r3, #4
 8003b26:	b29a      	uxth	r2, r3
 8003b28:	893b      	ldrh	r3, [r7, #8]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	b29a      	uxth	r2, r3
 8003b2e:	8afb      	ldrh	r3, [r7, #22]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b34:	8abb      	ldrh	r3, [r7, #20]
 8003b36:	f023 030a 	bic.w	r3, r3, #10
 8003b3a:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8003b3c:	897a      	ldrh	r2, [r7, #10]
 8003b3e:	8abb      	ldrh	r3, [r7, #20]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	f043 0301 	orr.w	r3, r3, #1
 8003b48:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	8afa      	ldrh	r2, [r7, #22]
 8003b4e:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8aba      	ldrh	r2, [r7, #20]
 8003b54:	841a      	strh	r2, [r3, #32]
}
 8003b56:	371c      	adds	r7, #28
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <TI2_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b087      	sub	sp, #28
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	4608      	mov	r0, r1
 8003b6a:	4611      	mov	r1, r2
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	4603      	mov	r3, r0
 8003b70:	817b      	strh	r3, [r7, #10]
 8003b72:	460b      	mov	r3, r1
 8003b74:	813b      	strh	r3, [r7, #8]
 8003b76:	4613      	mov	r3, r2
 8003b78:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	82fb      	strh	r3, [r7, #22]
 8003b7e:	2300      	movs	r3, #0
 8003b80:	82bb      	strh	r3, [r7, #20]
 8003b82:	2300      	movs	r3, #0
 8003b84:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	8c1b      	ldrh	r3, [r3, #32]
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	f023 0310 	bic.w	r3, r3, #16
 8003b90:	b29a      	uxth	r2, r3
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	8b1b      	ldrh	r3, [r3, #24]
 8003b9a:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	8c1b      	ldrh	r3, [r3, #32]
 8003ba0:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8003ba2:	897b      	ldrh	r3, [r7, #10]
 8003ba4:	011b      	lsls	r3, r3, #4
 8003ba6:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8003ba8:	8afb      	ldrh	r3, [r7, #22]
 8003baa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bae:	051b      	lsls	r3, r3, #20
 8003bb0:	0d1b      	lsrs	r3, r3, #20
 8003bb2:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8003bb4:	88fb      	ldrh	r3, [r7, #6]
 8003bb6:	031b      	lsls	r3, r3, #12
 8003bb8:	b29a      	uxth	r2, r3
 8003bba:	8afb      	ldrh	r3, [r7, #22]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8003bc0:	893b      	ldrh	r3, [r7, #8]
 8003bc2:	021b      	lsls	r3, r3, #8
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	8afb      	ldrh	r3, [r7, #22]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003bcc:	8abb      	ldrh	r3, [r7, #20]
 8003bce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003bd2:	82bb      	strh	r3, [r7, #20]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8003bd4:	8a7a      	ldrh	r2, [r7, #18]
 8003bd6:	8abb      	ldrh	r3, [r7, #20]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	f043 0310 	orr.w	r3, r3, #16
 8003be0:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	8afa      	ldrh	r2, [r7, #22]
 8003be6:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8aba      	ldrh	r2, [r7, #20]
 8003bec:	841a      	strh	r2, [r3, #32]
}
 8003bee:	371c      	adds	r7, #28
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <TI3_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b087      	sub	sp, #28
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	4608      	mov	r0, r1
 8003c02:	4611      	mov	r1, r2
 8003c04:	461a      	mov	r2, r3
 8003c06:	4603      	mov	r3, r0
 8003c08:	817b      	strh	r3, [r7, #10]
 8003c0a:	460b      	mov	r3, r1
 8003c0c:	813b      	strh	r3, [r7, #8]
 8003c0e:	4613      	mov	r3, r2
 8003c10:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8003c12:	2300      	movs	r3, #0
 8003c14:	82fb      	strh	r3, [r7, #22]
 8003c16:	2300      	movs	r3, #0
 8003c18:	82bb      	strh	r3, [r7, #20]
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	8c1b      	ldrh	r3, [r3, #32]
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c28:	b29a      	uxth	r2, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8b9b      	ldrh	r3, [r3, #28]
 8003c32:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8c1b      	ldrh	r3, [r3, #32]
 8003c38:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8003c3a:	897b      	ldrh	r3, [r7, #10]
 8003c3c:	021b      	lsls	r3, r3, #8
 8003c3e:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 8003c40:	8afb      	ldrh	r3, [r7, #22]
 8003c42:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8003c46:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8003c48:	88fb      	ldrh	r3, [r7, #6]
 8003c4a:	011b      	lsls	r3, r3, #4
 8003c4c:	b29a      	uxth	r2, r3
 8003c4e:	893b      	ldrh	r3, [r7, #8]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	b29a      	uxth	r2, r3
 8003c54:	8afb      	ldrh	r3, [r7, #22]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003c5a:	8abb      	ldrh	r3, [r7, #20]
 8003c5c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003c60:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8003c62:	8a7a      	ldrh	r2, [r7, #18]
 8003c64:	8abb      	ldrh	r3, [r7, #20]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c6e:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	8afa      	ldrh	r2, [r7, #22]
 8003c74:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	8aba      	ldrh	r2, [r7, #20]
 8003c7a:	841a      	strh	r2, [r3, #32]
}
 8003c7c:	371c      	adds	r7, #28
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr
 8003c86:	bf00      	nop

08003c88 <TI4_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b087      	sub	sp, #28
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	4608      	mov	r0, r1
 8003c92:	4611      	mov	r1, r2
 8003c94:	461a      	mov	r2, r3
 8003c96:	4603      	mov	r3, r0
 8003c98:	817b      	strh	r3, [r7, #10]
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	813b      	strh	r3, [r7, #8]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	82fb      	strh	r3, [r7, #22]
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	82bb      	strh	r3, [r7, #20]
 8003caa:	2300      	movs	r3, #0
 8003cac:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8c1b      	ldrh	r3, [r3, #32]
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	8b9b      	ldrh	r3, [r3, #28]
 8003cc2:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8c1b      	ldrh	r3, [r3, #32]
 8003cc8:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 8003cca:	897b      	ldrh	r3, [r7, #10]
 8003ccc:	031b      	lsls	r3, r3, #12
 8003cce:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8003cd0:	8afb      	ldrh	r3, [r7, #22]
 8003cd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cd6:	051b      	lsls	r3, r3, #20
 8003cd8:	0d1b      	lsrs	r3, r3, #20
 8003cda:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8003cdc:	893b      	ldrh	r3, [r7, #8]
 8003cde:	021b      	lsls	r3, r3, #8
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	8afb      	ldrh	r3, [r7, #22]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8003ce8:	88fb      	ldrh	r3, [r7, #6]
 8003cea:	031b      	lsls	r3, r3, #12
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	8afb      	ldrh	r3, [r7, #22]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003cf4:	8abb      	ldrh	r3, [r7, #20]
 8003cf6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cfa:	045b      	lsls	r3, r3, #17
 8003cfc:	0c5b      	lsrs	r3, r3, #17
 8003cfe:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8003d00:	8a7a      	ldrh	r2, [r7, #18]
 8003d02:	8abb      	ldrh	r3, [r7, #20]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003d0c:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	8afa      	ldrh	r2, [r7, #22]
 8003d12:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8aba      	ldrh	r2, [r7, #20]
 8003d18:	841a      	strh	r2, [r3, #32]
}
 8003d1a:	371c      	adds	r7, #28
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a3a      	ldr	r2, [pc, #232]	; (8003e18 <USART_DeInit+0xf4>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d108      	bne.n	8003d46 <USART_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8003d34:	2010      	movs	r0, #16
 8003d36:	2101      	movs	r1, #1
 8003d38:	f7fe f892 	bl	8001e60 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8003d3c:	2010      	movs	r0, #16
 8003d3e:	2100      	movs	r1, #0
 8003d40:	f7fe f88e 	bl	8001e60 <RCC_APB2PeriphResetCmd>
 8003d44:	e065      	b.n	8003e12 <USART_DeInit+0xee>
  }
  else if (USARTx == USART2)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a34      	ldr	r2, [pc, #208]	; (8003e1c <USART_DeInit+0xf8>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d10a      	bne.n	8003d64 <USART_DeInit+0x40>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8003d4e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003d52:	2101      	movs	r1, #1
 8003d54:	f7fe f866 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8003d58:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003d5c:	2100      	movs	r1, #0
 8003d5e:	f7fe f861 	bl	8001e24 <RCC_APB1PeriphResetCmd>
 8003d62:	e056      	b.n	8003e12 <USART_DeInit+0xee>
  }
  else if (USARTx == USART3)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	4a2e      	ldr	r2, [pc, #184]	; (8003e20 <USART_DeInit+0xfc>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d10a      	bne.n	8003d82 <USART_DeInit+0x5e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8003d6c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003d70:	2101      	movs	r1, #1
 8003d72:	f7fe f857 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8003d76:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003d7a:	2100      	movs	r1, #0
 8003d7c:	f7fe f852 	bl	8001e24 <RCC_APB1PeriphResetCmd>
 8003d80:	e047      	b.n	8003e12 <USART_DeInit+0xee>
  }    
  else if (USARTx == UART4)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a27      	ldr	r2, [pc, #156]	; (8003e24 <USART_DeInit+0x100>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d10a      	bne.n	8003da0 <USART_DeInit+0x7c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8003d8a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003d8e:	2101      	movs	r1, #1
 8003d90:	f7fe f848 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8003d94:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003d98:	2100      	movs	r1, #0
 8003d9a:	f7fe f843 	bl	8001e24 <RCC_APB1PeriphResetCmd>
 8003d9e:	e038      	b.n	8003e12 <USART_DeInit+0xee>
  }
  else if (USARTx == UART5)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a21      	ldr	r2, [pc, #132]	; (8003e28 <USART_DeInit+0x104>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d10a      	bne.n	8003dbe <USART_DeInit+0x9a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8003da8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003dac:	2101      	movs	r1, #1
 8003dae:	f7fe f839 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8003db2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003db6:	2100      	movs	r1, #0
 8003db8:	f7fe f834 	bl	8001e24 <RCC_APB1PeriphResetCmd>
 8003dbc:	e029      	b.n	8003e12 <USART_DeInit+0xee>
  }  
  else if (USARTx == USART6)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a1a      	ldr	r2, [pc, #104]	; (8003e2c <USART_DeInit+0x108>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d108      	bne.n	8003dd8 <USART_DeInit+0xb4>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 8003dc6:	2020      	movs	r0, #32
 8003dc8:	2101      	movs	r1, #1
 8003dca:	f7fe f849 	bl	8001e60 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8003dce:	2020      	movs	r0, #32
 8003dd0:	2100      	movs	r1, #0
 8003dd2:	f7fe f845 	bl	8001e60 <RCC_APB2PeriphResetCmd>
 8003dd6:	e01c      	b.n	8003e12 <USART_DeInit+0xee>
  }
  else if (USARTx == UART7)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a15      	ldr	r2, [pc, #84]	; (8003e30 <USART_DeInit+0x10c>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d10a      	bne.n	8003df6 <USART_DeInit+0xd2>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, ENABLE);
 8003de0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003de4:	2101      	movs	r1, #1
 8003de6:	f7fe f81d 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, DISABLE);
 8003dea:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003dee:	2100      	movs	r1, #0
 8003df0:	f7fe f818 	bl	8001e24 <RCC_APB1PeriphResetCmd>
 8003df4:	e00d      	b.n	8003e12 <USART_DeInit+0xee>
  }     
  else
  {
    if (USARTx == UART8)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a0e      	ldr	r2, [pc, #56]	; (8003e34 <USART_DeInit+0x110>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d109      	bne.n	8003e12 <USART_DeInit+0xee>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
 8003dfe:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003e02:	2101      	movs	r1, #1
 8003e04:	f7fe f80e 	bl	8001e24 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
 8003e08:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003e0c:	2100      	movs	r1, #0
 8003e0e:	f7fe f809 	bl	8001e24 <RCC_APB1PeriphResetCmd>
    }
  }
}
 8003e12:	3708      	adds	r7, #8
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	40011000 	.word	0x40011000
 8003e1c:	40004400 	.word	0x40004400
 8003e20:	40004800 	.word	0x40004800
 8003e24:	40004c00 	.word	0x40004c00
 8003e28:	40005000 	.word	0x40005000
 8003e2c:	40011400 	.word	0x40011400
 8003e30:	40007800 	.word	0x40007800
 8003e34:	40007c00 	.word	0x40007c00

08003e38 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b08a      	sub	sp, #40	; 0x28
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8003e42:	2300      	movs	r3, #0
 8003e44:	627b      	str	r3, [r7, #36]	; 0x24
 8003e46:	2300      	movs	r3, #0
 8003e48:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	8a1b      	ldrh	r3, [r3, #16]
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8003e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003e60:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	88db      	ldrh	r3, [r3, #6]
 8003e66:	461a      	mov	r2, r3
 8003e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8003e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	899b      	ldrh	r3, [r3, #12]
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8003e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e80:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003e84:	f023 030c 	bic.w	r3, r3, #12
 8003e88:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	889a      	ldrh	r2, [r3, #4]
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	891b      	ldrh	r3, [r3, #8]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	8a9b      	ldrh	r3, [r3, #20]
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8003eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ebc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	899b      	ldrh	r3, [r3, #12]
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8003eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8003ed2:	f107 0308 	add.w	r3, r7, #8
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f7fd fd08 	bl	80018ec <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	4a31      	ldr	r2, [pc, #196]	; (8003fa4 <USART_Init+0x16c>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d003      	beq.n	8003eec <USART_Init+0xb4>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	4a30      	ldr	r2, [pc, #192]	; (8003fa8 <USART_Init+0x170>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d102      	bne.n	8003ef2 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	623b      	str	r3, [r7, #32]
 8003ef0:	e001      	b.n	8003ef6 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	899b      	ldrh	r3, [r3, #12]
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	b21b      	sxth	r3, r3
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	da0c      	bge.n	8003f1e <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8003f04:	6a3a      	ldr	r2, [r7, #32]
 8003f06:	4613      	mov	r3, r2
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	4413      	add	r3, r2
 8003f0c:	009a      	lsls	r2, r3, #2
 8003f0e:	441a      	add	r2, r3
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	005b      	lsls	r3, r3, #1
 8003f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f1a:	61fb      	str	r3, [r7, #28]
 8003f1c:	e00b      	b.n	8003f36 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8003f1e:	6a3a      	ldr	r2, [r7, #32]
 8003f20:	4613      	mov	r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	4413      	add	r3, r2
 8003f26:	009a      	lsls	r2, r3, #2
 8003f28:	441a      	add	r2, r3
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f34:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	4a1c      	ldr	r2, [pc, #112]	; (8003fac <USART_Init+0x174>)
 8003f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f3e:	095b      	lsrs	r3, r3, #5
 8003f40:	011b      	lsls	r3, r3, #4
 8003f42:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8003f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f46:	091b      	lsrs	r3, r3, #4
 8003f48:	2264      	movs	r2, #100	; 0x64
 8003f4a:	fb02 f303 	mul.w	r3, r2, r3
 8003f4e:	69fa      	ldr	r2, [r7, #28]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	899b      	ldrh	r3, [r3, #12]
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	b21b      	sxth	r3, r3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	da0c      	bge.n	8003f7c <USART_Init+0x144>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8003f62:	69bb      	ldr	r3, [r7, #24]
 8003f64:	00db      	lsls	r3, r3, #3
 8003f66:	3332      	adds	r3, #50	; 0x32
 8003f68:	4a10      	ldr	r2, [pc, #64]	; (8003fac <USART_Init+0x174>)
 8003f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f6e:	095b      	lsrs	r3, r3, #5
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f76:	4313      	orrs	r3, r2
 8003f78:	627b      	str	r3, [r7, #36]	; 0x24
 8003f7a:	e00b      	b.n	8003f94 <USART_Init+0x15c>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	011b      	lsls	r3, r3, #4
 8003f80:	3332      	adds	r3, #50	; 0x32
 8003f82:	4a0a      	ldr	r2, [pc, #40]	; (8003fac <USART_Init+0x174>)
 8003f84:	fba2 2303 	umull	r2, r3, r2, r3
 8003f88:	095b      	lsrs	r3, r3, #5
 8003f8a:	f003 030f 	and.w	r3, r3, #15
 8003f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f90:	4313      	orrs	r3, r2
 8003f92:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8003f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	811a      	strh	r2, [r3, #8]
}
 8003f9c:	3728      	adds	r7, #40	; 0x28
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	40011000 	.word	0x40011000
 8003fa8:	40011400 	.word	0x40011400
 8003fac:	51eb851f 	.word	0x51eb851f

08003fb0 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003fbe:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	220c      	movs	r2, #12
 8003fd6:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	819a      	strh	r2, [r3, #12]
}
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <USART_ClockInit>:
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b085      	sub	sp, #20
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	8a1b      	ldrh	r3, [r3, #16]
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004004:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	881a      	ldrh	r2, [r3, #0]
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800400e:	4313      	orrs	r3, r2
 8004010:	b29a      	uxth	r2, r3
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	889b      	ldrh	r3, [r3, #4]
 8004016:	4313      	orrs	r3, r2
 8004018:	b29a      	uxth	r2, r3
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	88db      	ldrh	r3, [r3, #6]
 800401e:	4313      	orrs	r3, r2
 8004020:	b29b      	uxth	r3, r3
 8004022:	461a      	mov	r2, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	4313      	orrs	r3, r2
 8004028:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	b29a      	uxth	r2, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	821a      	strh	r2, [r3, #16]
}
 8004032:	3714      	adds	r7, #20
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr

0800403c <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	80da      	strh	r2, [r3, #6]
}
 800405c:	370c      	adds	r7, #12
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop

08004068 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	460b      	mov	r3, r1
 8004072:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004074:	78fb      	ldrb	r3, [r7, #3]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d008      	beq.n	800408c <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	899b      	ldrh	r3, [r3, #12]
 800407e:	b29b      	uxth	r3, r3
 8004080:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004084:	b29a      	uxth	r2, r3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	819a      	strh	r2, [r3, #12]
 800408a:	e007      	b.n	800409c <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	899b      	ldrh	r3, [r3, #12]
 8004090:	b29b      	uxth	r3, r3
 8004092:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004096:	b29a      	uxth	r2, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	819a      	strh	r2, [r3, #12]
  }
}
 800409c:	370c      	adds	r7, #12
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop

080040a8 <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock. 
  * @note   The function is used for IrDA mode with UART4 and UART5.   
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	460b      	mov	r3, r1
 80040b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	8b1b      	ldrh	r3, [r3, #24]
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80040be:	b29a      	uxth	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	8b1b      	ldrh	r3, [r3, #24]
 80040c8:	b29a      	uxth	r2, r3
 80040ca:	78fb      	ldrb	r3, [r7, #3]
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	4313      	orrs	r3, r2
 80040d0:	b29a      	uxth	r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	831a      	strh	r2, [r3, #24]
}
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <USART_OverSampling8Cmd>:
  * @param  NewState: new state of the USART 8x oversampling mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	460b      	mov	r3, r1
 80040ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80040ec:	78fb      	ldrb	r3, [r7, #3]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00a      	beq.n	8004108 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	899b      	ldrh	r3, [r3, #12]
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004100:	b29a      	uxth	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	819a      	strh	r2, [r3, #12]
 8004106:	e007      	b.n	8004118 <USART_OverSampling8Cmd+0x38>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	899b      	ldrh	r3, [r3, #12]
 800410c:	b29b      	uxth	r3, r3
 800410e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004112:	b29a      	uxth	r2, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	819a      	strh	r2, [r3, #12]
  }
}  
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop

08004124 <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	460b      	mov	r3, r1
 800412e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004130:	78fb      	ldrb	r3, [r7, #3]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d008      	beq.n	8004148 <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	8a9b      	ldrh	r3, [r3, #20]
 800413a:	b29b      	uxth	r3, r3
 800413c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004140:	b29a      	uxth	r2, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	829a      	strh	r2, [r3, #20]
 8004146:	e007      	b.n	8004158 <USART_OneBitMethodCmd+0x34>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	8a9b      	ldrh	r3, [r3, #20]
 800414c:	b29b      	uxth	r3, r3
 800414e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004152:	b29a      	uxth	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	829a      	strh	r2, [r3, #20]
  }
}
 8004158:	370c      	adds	r7, #12
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop

08004164 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	460b      	mov	r3, r1
 800416e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8004170:	887b      	ldrh	r3, [r7, #2]
 8004172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004176:	b29a      	uxth	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	809a      	strh	r2, [r3, #4]
}
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop

08004188 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	889b      	ldrh	r3, [r3, #4]
 8004194:	b29b      	uxth	r3, r3
 8004196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800419a:	b29b      	uxth	r3, r3
}
 800419c:	4618      	mov	r0, r3
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <USART_SetAddress>:
  *         UART peripheral.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	460b      	mov	r3, r1
 80041b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	8a1b      	ldrh	r3, [r3, #16]
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	f023 030f 	bic.w	r3, r3, #15
 80041be:	b29a      	uxth	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	8a1b      	ldrh	r3, [r3, #16]
 80041c8:	b29a      	uxth	r2, r3
 80041ca:	78fb      	ldrb	r3, [r7, #3]
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	4313      	orrs	r3, r2
 80041d0:	b29a      	uxth	r2, r3
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	821a      	strh	r2, [r3, #16]
}
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	460b      	mov	r3, r1
 80041ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 80041ec:	78fb      	ldrb	r3, [r7, #3]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d008      	beq.n	8004204 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	899b      	ldrh	r3, [r3, #12]
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	f043 0302 	orr.w	r3, r3, #2
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	819a      	strh	r2, [r3, #12]
 8004202:	e007      	b.n	8004214 <USART_ReceiverWakeUpCmd+0x34>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	899b      	ldrh	r3, [r3, #12]
 8004208:	b29b      	uxth	r3, r3
 800420a:	f023 0302 	bic.w	r3, r3, #2
 800420e:	b29a      	uxth	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	819a      	strh	r2, [r3, #12]
  }
}
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop

08004220 <USART_WakeUpConfig>:
  *            @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *            @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	460b      	mov	r3, r1
 800422a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	899b      	ldrh	r3, [r3, #12]
 8004230:	b29b      	uxth	r3, r3
 8004232:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004236:	b29a      	uxth	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	899b      	ldrh	r3, [r3, #12]
 8004240:	b29a      	uxth	r2, r3
 8004242:	887b      	ldrh	r3, [r7, #2]
 8004244:	4313      	orrs	r3, r2
 8004246:	b29a      	uxth	r2, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	819a      	strh	r2, [r3, #12]
}
 800424c:	370c      	adds	r7, #12
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr
 8004256:	bf00      	nop

08004258 <USART_LINBreakDetectLengthConfig>:
  *            @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *            @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	460b      	mov	r3, r1
 8004262:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	8a1b      	ldrh	r3, [r3, #16]
 8004268:	b29b      	uxth	r3, r3
 800426a:	f023 0320 	bic.w	r3, r3, #32
 800426e:	b29a      	uxth	r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	8a1b      	ldrh	r3, [r3, #16]
 8004278:	b29a      	uxth	r2, r3
 800427a:	887b      	ldrh	r3, [r7, #2]
 800427c:	4313      	orrs	r3, r2
 800427e:	b29a      	uxth	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	821a      	strh	r2, [r3, #16]
}
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop

08004290 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	460b      	mov	r3, r1
 800429a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800429c:	78fb      	ldrb	r3, [r7, #3]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d008      	beq.n	80042b4 <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	8a1b      	ldrh	r3, [r3, #16]
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042ac:	b29a      	uxth	r2, r3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	821a      	strh	r2, [r3, #16]
 80042b2:	e007      	b.n	80042c4 <USART_LINCmd+0x34>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	8a1b      	ldrh	r3, [r3, #16]
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042be:	b29a      	uxth	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	821a      	strh	r2, [r3, #16]
  }
}
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop

080042d0 <USART_SendBreak>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	899b      	ldrh	r3, [r3, #12]
 80042dc:	b29b      	uxth	r3, r3
 80042de:	f043 0301 	orr.w	r3, r3, #1
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	819a      	strh	r2, [r3, #12]
}
 80042e8:	370c      	adds	r7, #12
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop

080042f4 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	460b      	mov	r3, r1
 80042fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004300:	78fb      	ldrb	r3, [r7, #3]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d008      	beq.n	8004318 <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	8a9b      	ldrh	r3, [r3, #20]
 800430a:	b29b      	uxth	r3, r3
 800430c:	f043 0308 	orr.w	r3, r3, #8
 8004310:	b29a      	uxth	r2, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	829a      	strh	r2, [r3, #20]
 8004316:	e007      	b.n	8004328 <USART_HalfDuplexCmd+0x34>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	8a9b      	ldrh	r3, [r3, #20]
 800431c:	b29b      	uxth	r3, r3
 800431e:	f023 0308 	bic.w	r3, r3, #8
 8004322:	b29a      	uxth	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	829a      	strh	r2, [r3, #20]
  }
}
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop

08004334 <USART_SetGuardTime>:
  *         UART peripheral.
  * @param  USART_GuardTime: specifies the guard time.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	460b      	mov	r3, r1
 800433e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	8b1b      	ldrh	r3, [r3, #24]
 8004344:	b29b      	uxth	r3, r3
 8004346:	b2db      	uxtb	r3, r3
 8004348:	b29a      	uxth	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	8b1b      	ldrh	r3, [r3, #24]
 8004352:	b29a      	uxth	r2, r3
 8004354:	78fb      	ldrb	r3, [r7, #3]
 8004356:	b29b      	uxth	r3, r3
 8004358:	021b      	lsls	r3, r3, #8
 800435a:	b29b      	uxth	r3, r3
 800435c:	4313      	orrs	r3, r2
 800435e:	b29a      	uxth	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	831a      	strh	r2, [r3, #24]
}
 8004364:	370c      	adds	r7, #12
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr
 800436e:	bf00      	nop

08004370 <USART_SmartCardCmd>:
  * @param  NewState: new state of the Smart Card mode.
  *          This parameter can be: ENABLE or DISABLE.      
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	460b      	mov	r3, r1
 800437a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800437c:	78fb      	ldrb	r3, [r7, #3]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d008      	beq.n	8004394 <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	8a9b      	ldrh	r3, [r3, #20]
 8004386:	b29b      	uxth	r3, r3
 8004388:	f043 0320 	orr.w	r3, r3, #32
 800438c:	b29a      	uxth	r2, r3
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	829a      	strh	r2, [r3, #20]
 8004392:	e007      	b.n	80043a4 <USART_SmartCardCmd+0x34>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	8a9b      	ldrh	r3, [r3, #20]
 8004398:	b29b      	uxth	r3, r3
 800439a:	f023 0320 	bic.w	r3, r3, #32
 800439e:	b29a      	uxth	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	829a      	strh	r2, [r3, #20]
  }
}
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop

080043b0 <USART_SmartCardNACKCmd>:
  * @param  NewState: new state of the NACK transmission.
  *          This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	460b      	mov	r3, r1
 80043ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80043bc:	78fb      	ldrb	r3, [r7, #3]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d008      	beq.n	80043d4 <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	8a9b      	ldrh	r3, [r3, #20]
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	f043 0310 	orr.w	r3, r3, #16
 80043cc:	b29a      	uxth	r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	829a      	strh	r2, [r3, #20]
 80043d2:	e007      	b.n	80043e4 <USART_SmartCardNACKCmd+0x34>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	8a9b      	ldrh	r3, [r3, #20]
 80043d8:	b29b      	uxth	r3, r3
 80043da:	f023 0310 	bic.w	r3, r3, #16
 80043de:	b29a      	uxth	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	829a      	strh	r2, [r3, #20]
  }
}
 80043e4:	370c      	adds	r7, #12
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop

080043f0 <USART_IrDAConfig>:
  *            @arg USART_IrDAMode_LowPower
  *            @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	460b      	mov	r3, r1
 80043fa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	8a9b      	ldrh	r3, [r3, #20]
 8004400:	b29b      	uxth	r3, r3
 8004402:	f023 0304 	bic.w	r3, r3, #4
 8004406:	b29a      	uxth	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	8a9b      	ldrh	r3, [r3, #20]
 8004410:	b29a      	uxth	r2, r3
 8004412:	887b      	ldrh	r3, [r7, #2]
 8004414:	4313      	orrs	r3, r2
 8004416:	b29a      	uxth	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	829a      	strh	r2, [r3, #20]
}
 800441c:	370c      	adds	r7, #12
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr
 8004426:	bf00      	nop

08004428 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	460b      	mov	r3, r1
 8004432:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8004434:	78fb      	ldrb	r3, [r7, #3]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d008      	beq.n	800444c <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	8a9b      	ldrh	r3, [r3, #20]
 800443e:	b29b      	uxth	r3, r3
 8004440:	f043 0302 	orr.w	r3, r3, #2
 8004444:	b29a      	uxth	r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	829a      	strh	r2, [r3, #20]
 800444a:	e007      	b.n	800445c <USART_IrDACmd+0x34>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	8a9b      	ldrh	r3, [r3, #20]
 8004450:	b29b      	uxth	r3, r3
 8004452:	f023 0302 	bic.w	r3, r3, #2
 8004456:	b29a      	uxth	r2, r3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	829a      	strh	r2, [r3, #20]
  }
}
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop

08004468 <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.   
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 8004468:	b480      	push	{r7}
 800446a:	b083      	sub	sp, #12
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	460b      	mov	r3, r1
 8004472:	807b      	strh	r3, [r7, #2]
 8004474:	4613      	mov	r3, r2
 8004476:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8004478:	787b      	ldrb	r3, [r7, #1]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d008      	beq.n	8004490 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	8a9b      	ldrh	r3, [r3, #20]
 8004482:	b29a      	uxth	r2, r3
 8004484:	887b      	ldrh	r3, [r7, #2]
 8004486:	4313      	orrs	r3, r2
 8004488:	b29a      	uxth	r2, r3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	829a      	strh	r2, [r3, #20]
 800448e:	e009      	b.n	80044a4 <USART_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	8a9b      	ldrh	r3, [r3, #20]
 8004494:	b29a      	uxth	r2, r3
 8004496:	887b      	ldrh	r3, [r7, #2]
 8004498:	43db      	mvns	r3, r3
 800449a:	b29b      	uxth	r3, r3
 800449c:	4013      	ands	r3, r2
 800449e:	b29a      	uxth	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	829a      	strh	r2, [r3, #20]
  }
}
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop

080044b0 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b087      	sub	sp, #28
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	460b      	mov	r3, r1
 80044ba:	807b      	strh	r3, [r7, #2]
 80044bc:	4613      	mov	r3, r2
 80044be:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80044c0:	2300      	movs	r3, #0
 80044c2:	613b      	str	r3, [r7, #16]
 80044c4:	2300      	movs	r3, #0
 80044c6:	60fb      	str	r3, [r7, #12]
 80044c8:	2300      	movs	r3, #0
 80044ca:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 80044cc:	2300      	movs	r3, #0
 80044ce:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80044d4:	887b      	ldrh	r3, [r7, #2]
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	095b      	lsrs	r3, r3, #5
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80044de:	887b      	ldrh	r3, [r7, #2]
 80044e0:	f003 031f 	and.w	r3, r3, #31
 80044e4:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2201      	movs	r2, #1
 80044ea:	fa02 f303 	lsl.w	r3, r2, r3
 80044ee:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d103      	bne.n	80044fe <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	330c      	adds	r3, #12
 80044fa:	617b      	str	r3, [r7, #20]
 80044fc:	e009      	b.n	8004512 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	2b02      	cmp	r3, #2
 8004502:	d103      	bne.n	800450c <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	3310      	adds	r3, #16
 8004508:	617b      	str	r3, [r7, #20]
 800450a:	e002      	b.n	8004512 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	3314      	adds	r3, #20
 8004510:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8004512:	787b      	ldrb	r3, [r7, #1]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d006      	beq.n	8004526 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	6811      	ldr	r1, [r2, #0]
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	430a      	orrs	r2, r1
 8004522:	601a      	str	r2, [r3, #0]
 8004524:	e006      	b.n	8004534 <USART_ITConfig+0x84>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	6811      	ldr	r1, [r2, #0]
 800452c:	68ba      	ldr	r2, [r7, #8]
 800452e:	43d2      	mvns	r2, r2
 8004530:	400a      	ands	r2, r1
 8004532:	601a      	str	r2, [r3, #0]
  }
}
 8004534:	371c      	adds	r7, #28
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr
 800453e:	bf00      	nop

08004540 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	460b      	mov	r3, r1
 800454a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800454c:	2300      	movs	r3, #0
 800454e:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	881b      	ldrh	r3, [r3, #0]
 8004554:	b29a      	uxth	r2, r3
 8004556:	887b      	ldrh	r3, [r7, #2]
 8004558:	4013      	ands	r3, r2
 800455a:	b29b      	uxth	r3, r3
 800455c:	2b00      	cmp	r3, #0
 800455e:	d002      	beq.n	8004566 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8004560:	2301      	movs	r3, #1
 8004562:	73fb      	strb	r3, [r7, #15]
 8004564:	e001      	b.n	800456a <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8004566:	2300      	movs	r3, #0
 8004568:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800456a:	7bfb      	ldrb	r3, [r7, #15]
}
 800456c:	4618      	mov	r0, r3
 800456e:	3714      	adds	r7, #20
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <USART_ClearFlag>:
  *          (USART_SendData()).
  *   
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	460b      	mov	r3, r1
 8004582:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8004584:	887b      	ldrh	r3, [r7, #2]
 8004586:	43db      	mvns	r3, r3
 8004588:	b29a      	uxth	r2, r3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	801a      	strh	r2, [r3, #0]
}
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8004598:	b480      	push	{r7}
 800459a:	b087      	sub	sp, #28
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	460b      	mov	r3, r1
 80045a2:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80045a4:	2300      	movs	r3, #0
 80045a6:	60fb      	str	r3, [r7, #12]
 80045a8:	2300      	movs	r3, #0
 80045aa:	617b      	str	r3, [r7, #20]
 80045ac:	2300      	movs	r3, #0
 80045ae:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80045b0:	2300      	movs	r3, #0
 80045b2:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80045b4:	887b      	ldrh	r3, [r7, #2]
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	095b      	lsrs	r3, r3, #5
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 80045be:	887b      	ldrh	r3, [r7, #2]
 80045c0:	f003 031f 	and.w	r3, r3, #31
 80045c4:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	2201      	movs	r2, #1
 80045ca:	fa02 f303 	lsl.w	r3, r2, r3
 80045ce:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d107      	bne.n	80045e6 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	899b      	ldrh	r3, [r3, #12]
 80045da:	b29b      	uxth	r3, r3
 80045dc:	461a      	mov	r2, r3
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	4013      	ands	r3, r2
 80045e2:	617b      	str	r3, [r7, #20]
 80045e4:	e011      	b.n	800460a <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d107      	bne.n	80045fc <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	8a1b      	ldrh	r3, [r3, #16]
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	461a      	mov	r2, r3
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	4013      	ands	r3, r2
 80045f8:	617b      	str	r3, [r7, #20]
 80045fa:	e006      	b.n	800460a <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	8a9b      	ldrh	r3, [r3, #20]
 8004600:	b29b      	uxth	r3, r3
 8004602:	461a      	mov	r2, r3
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	4013      	ands	r3, r2
 8004608:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 800460a:	887b      	ldrh	r3, [r7, #2]
 800460c:	0a1b      	lsrs	r3, r3, #8
 800460e:	b29b      	uxth	r3, r3
 8004610:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2201      	movs	r2, #1
 8004616:	fa02 f303 	lsl.w	r3, r2, r3
 800461a:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	881b      	ldrh	r3, [r3, #0]
 8004620:	b29b      	uxth	r3, r3
 8004622:	461a      	mov	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	4013      	ands	r3, r2
 8004628:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d005      	beq.n	800463c <USART_GetITStatus+0xa4>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d002      	beq.n	800463c <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8004636:	2301      	movs	r3, #1
 8004638:	74fb      	strb	r3, [r7, #19]
 800463a:	e001      	b.n	8004640 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 800463c:	2300      	movs	r3, #0
 800463e:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8004640:	7cfb      	ldrb	r3, [r7, #19]
}
 8004642:	4618      	mov	r0, r3
 8004644:	371c      	adds	r7, #28
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop

08004650 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8004650:	b480      	push	{r7}
 8004652:	b085      	sub	sp, #20
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	460b      	mov	r3, r1
 800465a:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 800465c:	2300      	movs	r3, #0
 800465e:	81fb      	strh	r3, [r7, #14]
 8004660:	2300      	movs	r3, #0
 8004662:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8004664:	887b      	ldrh	r3, [r7, #2]
 8004666:	0a1b      	lsrs	r3, r3, #8
 8004668:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 800466a:	89fb      	ldrh	r3, [r7, #14]
 800466c:	2201      	movs	r2, #1
 800466e:	fa02 f303 	lsl.w	r3, r2, r3
 8004672:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8004674:	89bb      	ldrh	r3, [r7, #12]
 8004676:	43db      	mvns	r3, r3
 8004678:	b29a      	uxth	r2, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	801a      	strh	r2, [r3, #0]
}
 800467e:	3714      	adds	r7, #20
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr
