
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[4.14,029/146] x86/mm: Clarify the whole ASID/kernel PCID/user PCID naming - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [4.14,029/146] x86/mm: Clarify the whole ASID/kernel PCID/user PCID naming</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=37061">gregkh@linuxfoundation.org</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Jan. 1, 2018, 2:37 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20180101140128.008675045@linuxfoundation.org&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10139059/mbox/"
   >mbox</a>
|
   <a href="/patch/10139059/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10139059/">/patch/10139059/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	E69BE60362 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon,  1 Jan 2018 15:06:01 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id D7A8F285DB
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon,  1 Jan 2018 15:06:01 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id CB16D286AA; Mon,  1 Jan 2018 15:06:01 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 1BB2A285DB
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon,  1 Jan 2018 15:06:01 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S932130AbeAAPF5 (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Mon, 1 Jan 2018 10:05:57 -0500
Received: from mail.linuxfoundation.org ([140.211.169.12]:45368 &quot;EHLO
	mail.linuxfoundation.org&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S932240AbeAAOlP (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Mon, 1 Jan 2018 09:41:15 -0500
Received: from localhost (LFbn-1-12258-90.w90-92.abo.wanadoo.fr
	[90.92.71.90])
	by mail.linuxfoundation.org (Postfix) with ESMTPSA id D20BB97A;
	Mon,  1 Jan 2018 14:41:13 +0000 (UTC)
From: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;
To: linux-kernel@vger.kernel.org
Cc: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;, stable@vger.kernel.org,
	&quot;Peter Zijlstra (Intel)&quot; &lt;peterz@infradead.org&gt;,
	Thomas Gleixner &lt;tglx@linutronix.de&gt;, Andy Lutomirski &lt;luto@kernel.org&gt;,
	Boris Ostrovsky &lt;boris.ostrovsky@oracle.com&gt;,
	Borislav Petkov &lt;bp@alien8.de&gt;, Brian Gerst &lt;brgerst@gmail.com&gt;,
	Dave Hansen &lt;dave.hansen@linux.intel.com&gt;,
	David Laight &lt;David.Laight@aculab.com&gt;,
	Denys Vlasenko &lt;dvlasenk@redhat.com&gt;,
	Eduardo Valentin &lt;eduval@amazon.com&gt;, &quot;H. Peter Anvin&quot; &lt;hpa@zytor.com&gt;,
	Josh Poimboeuf &lt;jpoimboe@redhat.com&gt;, Juergen Gross &lt;jgross@suse.com&gt;,
	Linus Torvalds &lt;torvalds@linux-foundation.org&gt;,
	Will Deacon &lt;will.deacon@arm.com&gt;, aliguori@amazon.com,
	daniel.gruss@iaik.tugraz.at, hughd@google.com, keescook@google.com,
	linux-mm@kvack.org, Ingo Molnar &lt;mingo@kernel.org&gt;
Subject: [PATCH 4.14 029/146] x86/mm: Clarify the whole ASID/kernel
	PCID/user PCID naming
Date: Mon,  1 Jan 2018 15:37:00 +0100
Message-Id: &lt;20180101140128.008675045@linuxfoundation.org&gt;
X-Mailer: git-send-email 2.15.1
In-Reply-To: &lt;20180101140123.743014891@linuxfoundation.org&gt;
References: &lt;20180101140123.743014891@linuxfoundation.org&gt;
User-Agent: quilt/0.65
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=37061">gregkh@linuxfoundation.org</a> - Jan. 1, 2018, 2:37 p.m.</div>
<pre class="content">
4.14-stable review patch.  If anyone has any objections, please let me know.

------------------
<span class="from">
From: Peter Zijlstra &lt;peterz@infradead.org&gt;</span>

commit 0a126abd576ebc6403f063dbe20cf7416c9d9393 upstream.

Ideally we&#39;d also use sparse to enforce this separation so it becomes much
more difficult to mess up.
<span class="signed-off-by">
Signed-off-by: Peter Zijlstra (Intel) &lt;peterz@infradead.org&gt;</span>
<span class="signed-off-by">Signed-off-by: Thomas Gleixner &lt;tglx@linutronix.de&gt;</span>
Cc: Andy Lutomirski &lt;luto@kernel.org&gt;
Cc: Boris Ostrovsky &lt;boris.ostrovsky@oracle.com&gt;
Cc: Borislav Petkov &lt;bp@alien8.de&gt;
Cc: Brian Gerst &lt;brgerst@gmail.com&gt;
Cc: Dave Hansen &lt;dave.hansen@linux.intel.com&gt;
Cc: David Laight &lt;David.Laight@aculab.com&gt;
Cc: Denys Vlasenko &lt;dvlasenk@redhat.com&gt;
Cc: Eduardo Valentin &lt;eduval@amazon.com&gt;
Cc: Greg KH &lt;gregkh@linuxfoundation.org&gt;
Cc: H. Peter Anvin &lt;hpa@zytor.com&gt;
Cc: Josh Poimboeuf &lt;jpoimboe@redhat.com&gt;
Cc: Juergen Gross &lt;jgross@suse.com&gt;
Cc: Linus Torvalds &lt;torvalds@linux-foundation.org&gt;
Cc: Peter Zijlstra &lt;peterz@infradead.org&gt;
Cc: Will Deacon &lt;will.deacon@arm.com&gt;
Cc: aliguori@amazon.com
Cc: daniel.gruss@iaik.tugraz.at
Cc: hughd@google.com
Cc: keescook@google.com
Cc: linux-mm@kvack.org
<span class="signed-off-by">Signed-off-by: Ingo Molnar &lt;mingo@kernel.org&gt;</span>
<span class="signed-off-by">Signed-off-by: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;</span>

---
 arch/x86/include/asm/tlbflush.h |   55 +++++++++++++++++++++++++++++++---------
 1 file changed, 43 insertions(+), 12 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">--- a/arch/x86/include/asm/tlbflush.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/tlbflush.h</span>
<span class="p_chunk">@@ -13,16 +13,33 @@</span> <span class="p_context"></span>
 #include &lt;asm/pti.h&gt;
 #include &lt;asm/processor-flags.h&gt;
 
<span class="p_del">-static inline u64 inc_mm_tlb_gen(struct mm_struct *mm)</span>
<span class="p_del">-{</span>
<span class="p_del">-	/*</span>
<span class="p_del">-	 * Bump the generation count.  This also serves as a full barrier</span>
<span class="p_del">-	 * that synchronizes with switch_mm(): callers are required to order</span>
<span class="p_del">-	 * their read of mm_cpumask after their writes to the paging</span>
<span class="p_del">-	 * structures.</span>
<span class="p_del">-	 */</span>
<span class="p_del">-	return atomic64_inc_return(&amp;mm-&gt;context.tlb_gen);</span>
<span class="p_del">-}</span>
<span class="p_add">+/*</span>
<span class="p_add">+ * The x86 feature is called PCID (Process Context IDentifier). It is similar</span>
<span class="p_add">+ * to what is traditionally called ASID on the RISC processors.</span>
<span class="p_add">+ *</span>
<span class="p_add">+ * We don&#39;t use the traditional ASID implementation, where each process/mm gets</span>
<span class="p_add">+ * its own ASID and flush/restart when we run out of ASID space.</span>
<span class="p_add">+ *</span>
<span class="p_add">+ * Instead we have a small per-cpu array of ASIDs and cache the last few mm&#39;s</span>
<span class="p_add">+ * that came by on this CPU, allowing cheaper switch_mm between processes on</span>
<span class="p_add">+ * this CPU.</span>
<span class="p_add">+ *</span>
<span class="p_add">+ * We end up with different spaces for different things. To avoid confusion we</span>
<span class="p_add">+ * use different names for each of them:</span>
<span class="p_add">+ *</span>
<span class="p_add">+ * ASID  - [0, TLB_NR_DYN_ASIDS-1]</span>
<span class="p_add">+ *         the canonical identifier for an mm</span>
<span class="p_add">+ *</span>
<span class="p_add">+ * kPCID - [1, TLB_NR_DYN_ASIDS]</span>
<span class="p_add">+ *         the value we write into the PCID part of CR3; corresponds to the</span>
<span class="p_add">+ *         ASID+1, because PCID 0 is special.</span>
<span class="p_add">+ *</span>
<span class="p_add">+ * uPCID - [2048 + 1, 2048 + TLB_NR_DYN_ASIDS]</span>
<span class="p_add">+ *         for KPTI each mm has two address spaces and thus needs two</span>
<span class="p_add">+ *         PCID values, but we can still do with a single ASID denomination</span>
<span class="p_add">+ *         for each mm. Corresponds to kPCID + 2048.</span>
<span class="p_add">+ *</span>
<span class="p_add">+ */</span>
 
 /* There are 12 bits of space for ASIDS in CR3 */
 #define CR3_HW_ASID_BITS		12
<span class="p_chunk">@@ -41,7 +58,7 @@</span> <span class="p_context"> static inline u64 inc_mm_tlb_gen(struct</span>
 
 /*
  * ASIDs are zero-based: 0-&gt;MAX_AVAIL_ASID are valid.  -1 below to account
<span class="p_del">- * for them being zero-based.  Another -1 is because ASID 0 is reserved for</span>
<span class="p_add">+ * for them being zero-based.  Another -1 is because PCID 0 is reserved for</span>
  * use by non-PCID-aware users.
  */
 #define MAX_ASID_AVAILABLE ((1 &lt;&lt; CR3_AVAIL_PCID_BITS) - 2)
<span class="p_chunk">@@ -52,6 +69,9 @@</span> <span class="p_context"> static inline u64 inc_mm_tlb_gen(struct</span>
  */
 #define TLB_NR_DYN_ASIDS	6
 
<span class="p_add">+/*</span>
<span class="p_add">+ * Given @asid, compute kPCID</span>
<span class="p_add">+ */</span>
 static inline u16 kern_pcid(u16 asid)
 {
 	VM_WARN_ON_ONCE(asid &gt; MAX_ASID_AVAILABLE);
<span class="p_chunk">@@ -86,7 +106,7 @@</span> <span class="p_context"> static inline u16 kern_pcid(u16 asid)</span>
 }
 
 /*
<span class="p_del">- * The user PCID is just the kernel one, plus the &quot;switch bit&quot;.</span>
<span class="p_add">+ * Given @asid, compute uPCID</span>
  */
 static inline u16 user_pcid(u16 asid)
 {
<span class="p_chunk">@@ -484,6 +504,17 @@</span> <span class="p_context"> static inline void flush_tlb_page(struct</span>
 void native_flush_tlb_others(const struct cpumask *cpumask,
 			     const struct flush_tlb_info *info);
 
<span class="p_add">+static inline u64 inc_mm_tlb_gen(struct mm_struct *mm)</span>
<span class="p_add">+{</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * Bump the generation count.  This also serves as a full barrier</span>
<span class="p_add">+	 * that synchronizes with switch_mm(): callers are required to order</span>
<span class="p_add">+	 * their read of mm_cpumask after their writes to the paging</span>
<span class="p_add">+	 * structures.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	return atomic64_inc_return(&amp;mm-&gt;context.tlb_gen);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 static inline void arch_tlbbatch_add_mm(struct arch_tlbflush_unmap_batch *batch,
 					struct mm_struct *mm)
 {

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



