> alta::tcl_whisper "Cmd : [alta::prog_path] [alta::prog_version]([alta::prog_subversion])\n"
Cmd : E:/program/Supra-2021.12/bin/af.exe 2021.12.b0(e71e4ef2)
> alta::tcl_whisper "Args : $tcl_cmd_args\n"
Args : -X {set DEVICE_FAMILY 1} -X {set MODE QUARTUS} -X {set DESIGN top} -X {set TOP_MODULE top} -X {set DEVICE AG16KSDE176} -X {set AF_QUARTUS_TEMPL "E:/program/Supra-2021.12/etc/af_quartus.tcl"} -X {set AF_QUARTUS "./af_quartus.tcl"} -X {set AF_IP_TEMPL "E:/program/Supra-2021.12/etc/af_ip.tcl"} -X {set AF_IP "./af_ip.tcl"} -X {set AF_MAP_TEMPL "E:/program/Supra-2021.12/etc/af_map.tcl"} -X {set AF_MAP "./af_map.tcl"} -X {set AF_RUN_TEMPL "E:/program/Supra-2021.12/etc/af_run.tcl"} -X {set AF_RUN "./af_run.tcl"} -X {set AF_BATCH_TEMPL "E:/program/Supra-2021.12/etc/af_batch.tcl"} -X {set AF_BATCH "./af_batch.tcl"} -X {set WORK_DIR "."} -X {set IP_FILES {"E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/mcu.ip" }} -X {set VE_FILE "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.ve"} -X {set ORIGINAL_DIR "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera"} -X {set ORIGINAL_OUTPUT ""} -F E:/program/Supra-2021.12/etc/af_setup_.tcl
> 
> if { [info exists TIMING_DERATE] } {
  set ar_timing_derate ${TIMING_DERATE}
}
> 
> load_architect -no_route -type ${DEVICE} 1 1 1000 1000
Total IO  : 498
Total Pin : 251/33
Top array is built.
Loading architect libraries...
## CPU time: 0:0:0, REAL time: 0:0:0
## Memory Usage: 52MB (52MB)
> foreach ip_file $IP_FILES {
  read_ip $ip_file
}
> 
> if { [info exist DEVICE_FAMILY] } {
  set db_target_device_family $DEVICE_FAMILY
}
> set ret [alta::setupRun ${DESIGN} ${TOP_MODULE} \
                        "${IP_FILES}" \
                        "${VERILOG_FILES}" \
                        "${VQM_FILES}" \
                        "${VHDL_FILES}"\
                        "${AF_QUARTUS_TEMPL}" "${AF_QUARTUS}"\
                        "${AF_IP_TEMPL}" "${AF_IP}" \
                        "${AF_MAP_TEMPL}" "${AF_MAP}" \
                        "${AF_RUN_TEMPL}" "${AF_RUN}" \
                        "${AF_BATCH_TEMPL}" "${AF_BATCH}" \
                        "${VE_FILE}" \
                        "${WORK_DIR}" "${ORIGINAL_DIR}" "${ORIGINAL_OUTPUT}"\
                        "${ORIGINAL_QSF}" "${ORIGINAL_PIN}" \
                        "${GCLK_CNT}"]
> if { !$ret } { exit -1 }
> 
> alta::tcl_print "\nSetup done...\n"

Setup done...
> alta::tcl_print "Next, compile with quartus using one of following 2 approaches:\n"
Next, compile with quartus using one of following 2 approaches:
> alta::tcl_print " 1) Command line base, run \'quartus_sh -t af_quartus.tcl\'\n"
 1) Command line base, run 'quartus_sh -t af_quartus.tcl'
> alta::tcl_print " 2) GUI base, start quartus GUI, open project ${DESIGN},\n"
 2) GUI base, start quartus GUI, open project top,
> alta::tcl_print "    select Tools->Tcl Scripts..., load af_quartus.tcl and run\n"
    select Tools->Tcl Scripts..., load af_quartus.tcl and run
> alta::tcl_print "Then, run \'af_run\' to generate ${DESIGN} bit-stream files\n"
Then, run 'af_run' to generate top bit-stream files
> 
> exit

Total 0 fatals, 0 errors, 0 warnings, 0 infos.
