|lab1_121220307_MIPS4
rs_addr[0] => Mux0.IN3
rs_addr[0] => Mux1.IN3
rs_addr[0] => Mux2.IN3
rs_addr[0] => Mux3.IN3
rs_addr[1] => Mux0.IN2
rs_addr[1] => Mux1.IN2
rs_addr[1] => Mux2.IN2
rs_addr[1] => Mux3.IN2
rs_addr[2] => Mux0.IN1
rs_addr[2] => Mux1.IN1
rs_addr[2] => Mux2.IN1
rs_addr[2] => Mux3.IN1
rs_addr[3] => Mux0.IN0
rs_addr[3] => Mux1.IN0
rs_addr[3] => Mux2.IN0
rs_addr[3] => Mux3.IN0
rt_addr[0] => Mux4.IN3
rt_addr[0] => Mux5.IN3
rt_addr[0] => Mux6.IN3
rt_addr[0] => Mux7.IN3
rt_addr[1] => Mux4.IN2
rt_addr[1] => Mux5.IN2
rt_addr[1] => Mux6.IN2
rt_addr[1] => Mux7.IN2
rt_addr[2] => Mux4.IN1
rt_addr[2] => Mux5.IN1
rt_addr[2] => Mux6.IN1
rt_addr[2] => Mux7.IN1
rt_addr[3] => Mux4.IN0
rt_addr[3] => Mux5.IN0
rt_addr[3] => Mux6.IN0
rt_addr[3] => Mux7.IN0
rd_addr[0] => Decoder0.IN3
rd_addr[0] => Equal0.IN31
rd_addr[1] => Decoder0.IN2
rd_addr[1] => Equal0.IN30
rd_addr[2] => Decoder0.IN1
rd_addr[2] => Equal0.IN29
rd_addr[3] => Decoder0.IN0
rd_addr[3] => Equal0.IN28
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[0] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[1] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[2] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
rd_in[3] => register.DATAB
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[0] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[1] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[2] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
Rd_byte_w_en[3] => register.OUTPUTSELECT
clk => register[0][0].CLK
clk => register[0][1].CLK
clk => register[0][2].CLK
clk => register[0][3].CLK
clk => register[1][0].CLK
clk => register[1][1].CLK
clk => register[1][2].CLK
clk => register[1][3].CLK
clk => register[2][0].CLK
clk => register[2][1].CLK
clk => register[2][2].CLK
clk => register[2][3].CLK
clk => register[3][0].CLK
clk => register[3][1].CLK
clk => register[3][2].CLK
clk => register[3][3].CLK
clk => register[4][0].CLK
clk => register[4][1].CLK
clk => register[4][2].CLK
clk => register[4][3].CLK
clk => register[5][0].CLK
clk => register[5][1].CLK
clk => register[5][2].CLK
clk => register[5][3].CLK
clk => register[6][0].CLK
clk => register[6][1].CLK
clk => register[6][2].CLK
clk => register[6][3].CLK
clk => register[7][0].CLK
clk => register[7][1].CLK
clk => register[7][2].CLK
clk => register[7][3].CLK
clk => register[8][0].CLK
clk => register[8][1].CLK
clk => register[8][2].CLK
clk => register[8][3].CLK
clk => register[9][0].CLK
clk => register[9][1].CLK
clk => register[9][2].CLK
clk => register[9][3].CLK
clk => register[10][0].CLK
clk => register[10][1].CLK
clk => register[10][2].CLK
clk => register[10][3].CLK
clk => register[11][0].CLK
clk => register[11][1].CLK
clk => register[11][2].CLK
clk => register[11][3].CLK
clk => register[12][0].CLK
clk => register[12][1].CLK
clk => register[12][2].CLK
clk => register[12][3].CLK
clk => register[13][0].CLK
clk => register[13][1].CLK
clk => register[13][2].CLK
clk => register[13][3].CLK
clk => register[14][0].CLK
clk => register[14][1].CLK
clk => register[14][2].CLK
clk => register[14][3].CLK
clk => register[15][0].CLK
clk => register[15][1].CLK
clk => register[15][2].CLK
clk => register[15][3].CLK
rs_out[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rs_out[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rs_out[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rs_out[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rt_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rt_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rt_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rt_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


