#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jun 10 20:49:08 2019
# Process ID: 12968
# Current directory: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13952 C:\Users\nekha\OneDrive\GitHub\TD4\Vivado\project_1\project_1.xpr
# Log file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/vivado.log
# Journal file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 948.871 ; gain = 214.977
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: TD4_vanilla
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1043.797 ; gain = 81.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TD4_vanilla' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gen_reg' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:1]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_reg' (1#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:1]
INFO: [Synth 8-6157] synthesizing module 'inc_reg' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:14]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'inc_reg' (2#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:14]
INFO: [Synth 8-6157] synthesizing module 'mux_4to1' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:28]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'mux_4to1' (3#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:28]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:46]
INFO: [Synth 8-6157] synthesizing module 'gen_reg__parameterized0' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:1]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_reg__parameterized0' (4#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vanilla_decoder' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'vanilla_decoder' (5#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'TD4_vanilla' (6#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1086.082 ; gain = 123.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1086.082 ; gain = 123.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1086.082 ; gain = 123.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1468.082 ; gain = 505.559
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1468.082 ; gain = 505.559
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 10 20:51:25 2019...
