{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1399002284821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399002284821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 01 22:44:44 2014 " "Processing started: Thu May 01 22:44:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399002284821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1399002284821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off battleships -c battleships " "Command: quartus_map --read_settings_files=on --write_settings_files=off battleships -c battleships" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1399002284822 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1399002286037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/de2_audio_example.v 1 1 " "Found 1 design units, including 1 entities, in source file files/de2_audio_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_Audio_Example " "Found entity 1: DE2_Audio_Example" {  } { { "files/DE2_Audio_Example.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/DE2_Audio_Example.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file files/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "files/avconf/I2C_Controller.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file files/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "files/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "files/Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "files/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "files/Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "files/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "files/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "files/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "files/VGA_top_level.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/VGA_top_level.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286787 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "files/VGA_top_level.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/VGA_top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286799 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "files/ps2.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/ps2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286803 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "files/ps2.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/pixelGenerator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286807 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/pixelGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "files/oneshot.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286811 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "files/oneshot.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "files/leddcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286815 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "files/leddcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286821 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286827 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "files/colorROM.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286831 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "files/colorROM.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/battleships_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file files/battleships_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 battleships_const " "Found design unit 1: battleships_const" {  } { { "files/battleships_const.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 battleships_const-body " "Found design unit 2: battleships_const-body" {  } { { "files/battleships_const.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships_const.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/battleships.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/battleships.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 battleships-behavioral " "Found design unit 1: battleships-behavioral" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286845 ""} { "Info" "ISGN_ENTITY_NAME" "1 battleships " "Found entity 1: battleships" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002286845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002286845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "battleships " "Elaborating entity \"battleships\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1399002287527 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test battleships.vhd(105) " "Verilog HDL or VHDL warning at battleships.vhd(105): object \"test\" assigned a value but never read" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399002287530 "|battleships"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_Audio_Example DE2_Audio_Example:Audio " "Elaborating entity \"DE2_Audio_Example\" for hierarchy \"DE2_Audio_Example:Audio\"" {  } { { "files/battleships.vhd" "Audio" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002288351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\"" {  } { { "files/DE2_Audio_Example.v" "Audio_Controller" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/DE2_Audio_Example.v" 8356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002288984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "files/Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002288990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "files/Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002288998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "files/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "files/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "files/Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "files/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002289079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289080 ""}  } { { "files/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399002289080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5041 " "Found entity 1: scfifo_5041" {  } { { "db/scfifo_5041.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/scfifo_5041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002289153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002289153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5041 DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated " "Elaborating entity \"scfifo_5041\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_on31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_on31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_on31 " "Found entity 1: a_dpfifo_on31" {  } { { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/a_dpfifo_on31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002289170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002289170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_on31 DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo " "Elaborating entity \"a_dpfifo_on31\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\"" {  } { { "db/scfifo_5041.tdf" "dpfifo" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/scfifo_5041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rc81 " "Found entity 1: altsyncram_rc81" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/altsyncram_rc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002289253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002289253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rc81 DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram " "Elaborating entity \"altsyncram_rc81\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\"" {  } { { "db/a_dpfifo_on31.tdf" "FIFOram" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/a_dpfifo_on31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002289327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002289327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_on31.tdf" "almost_full_comparer" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/a_dpfifo_on31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_on31.tdf" "three_comparison" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/a_dpfifo_on31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002289402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002289402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_on31.tdf" "rd_ptr_msb" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/a_dpfifo_on31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002289477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002289477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_on31.tdf" "usedw_counter" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/a_dpfifo_on31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002289550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002289550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_on31.tdf" "wr_ptr" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/a_dpfifo_on31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "files/Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "files/Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "files/Audio_Controller/Audio_Clock.v" "altpll_component" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "files/Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289815 ""}  } { { "files/Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399002289815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf DE2_Audio_Example:Audio\|avconf:avc " "Elaborating entity \"avconf\" for hierarchy \"DE2_Audio_Example:Audio\|avconf:avc\"" {  } { { "files/DE2_Audio_Example.v" "avc" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/DE2_Audio_Example.v" 8363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399002289829 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399002289829 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(136) " "Verilog HDL assignment warning at avconf.v(136): truncated value with size 32 to match size of target (16)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399002289829 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(130) " "Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1399002289829 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA avconf.v(130) " "Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1399002289829 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[0\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289830 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[1\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289830 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[2\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289830 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[3\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289830 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[4\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289830 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[5\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289830 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[6\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289830 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[7\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289830 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[8\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289830 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[9\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289830 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[10\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289830 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[11\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289830 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[12\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289830 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[13\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289831 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[14\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289831 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[15\]\" at avconf.v(130)" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289831 "|battleships|DE2_Audio_Example:Audio|avconf:avc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller DE2_Audio_Example:Audio\|avconf:avc\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"DE2_Audio_Example:Audio\|avconf:avc\|I2C_Controller:u0\"" {  } { { "files/avconf/avconf.v" "u0" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "files/avconf/I2C_Controller.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399002289837 "|battleships|DE2_Audio_Example:Audio|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "files/avconf/I2C_Controller.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399002289837 "|battleships|DE2_Audio_Example:Audio|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "files/avconf/I2C_Controller.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399002289837 "|battleships|DE2_Audio_Example:Audio|avconf:avc|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2lcd de2lcd:LCDscreen " "Elaborating entity \"de2lcd\" for hierarchy \"de2lcd:LCDscreen\"" {  } { { "files/battleships.vhd" "LCDscreen" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289840 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEC_LED de2lcd.vhd(8) " "VHDL Signal Declaration warning at de2lcd.vhd(8): used implicit default value for signal \"SEC_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1399002289844 "|battleships|de2lcd:LCDscreen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:keyboard_0 " "Elaborating entity \"ps2\" for hierarchy \"ps2:keyboard_0\"" {  } { { "files/battleships.vhd" "keyboard_0" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd ps2:keyboard_0\|leddcd:l1 " "Elaborating entity \"leddcd\" for hierarchy \"ps2:keyboard_0\|leddcd:l1\"" {  } { { "files/ps2.vhd" "l1" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/ps2.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:keyboard_0\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:keyboard_0\|keyboard:u1\"" {  } { { "files/ps2.vhd" "u1" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/ps2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:keyboard_0\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:keyboard_0\|oneshot:pulser\"" {  } { { "files/ps2.vhd" "pulser" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/ps2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:vga_0 " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:vga_0\"" {  } { { "files/battleships.vhd" "vga_0" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:vga_0\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\"" {  } { { "files/VGA_top_level.vhd" "videoGen" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/VGA_top_level.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289892 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "colorAddress pixelGenerator.vhd(61) " "VHDL Process Statement warning at pixelGenerator.vhd(61): inferring latch(es) for signal or variable \"colorAddress\", which holds its previous value in one or more paths through the process" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/pixelGenerator.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1399002289904 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorAddress\[0\] pixelGenerator.vhd(61) " "Inferred latch for \"colorAddress\[0\]\" at pixelGenerator.vhd(61)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/pixelGenerator.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289904 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorAddress\[1\] pixelGenerator.vhd(61) " "Inferred latch for \"colorAddress\[1\]\" at pixelGenerator.vhd(61)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/pixelGenerator.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289904 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorAddress\[2\] pixelGenerator.vhd(61) " "Inferred latch for \"colorAddress\[2\]\" at pixelGenerator.vhd(61)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/pixelGenerator.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399002289904 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors " "Elaborating entity \"colorROM\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\"" {  } { { "files/pixelGenerator.vhd" "colors" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/pixelGenerator.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "files/colorROM.vhd" "altsyncram_component" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/colorROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "files/colorROM.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/colorROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002289955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colorROM.mif " "Parameter \"init_file\" = \"colorROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002289955 ""}  } { { "files/colorROM.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/colorROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399002289955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pv71 " "Found entity 1: altsyncram_pv71" {  } { { "db/altsyncram_pv71.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/altsyncram_pv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002290034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002290034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pv71 VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_pv71:auto_generated " "Elaborating entity \"altsyncram_pv71\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_pv71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002290036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:vga_0\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:vga_0\|VGA_SYNC:videoSync\"" {  } { { "files/VGA_top_level.vhd" "videoSync" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/VGA_top_level.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002290048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorAddress\[0\] " "LATCH primitive \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorAddress\[0\]\" is permanently enabled" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/pixelGenerator.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1399002308912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorAddress\[1\] " "LATCH primitive \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorAddress\[1\]\" is permanently enabled" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/pixelGenerator.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1399002308912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorAddress\[2\] " "LATCH primitive \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorAddress\[2\]\" is permanently enabled" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/pixelGenerator.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1399002308913 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_Audio_Example:Audio\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE2_Audio_Example:Audio\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399002318194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399002318194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399002318194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399002318194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399002318194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399002318194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399002318194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399002318194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399002318194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/battleships.rom0_DE2_Audio_Example_d06796cf.hdl.mif " "Parameter INIT_FILE set to db/battleships.rom0_DE2_Audio_Example_d06796cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1399002318194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1399002318194 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1399002318194 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_Audio_Example:Audio\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_Audio_Example:Audio\|Mult0\"" {  } { { "files/DE2_Audio_Example.v" "Mult0" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/DE2_Audio_Example.v" 8312 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002318196 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1399002318196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_Audio_Example:Audio\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"DE2_Audio_Example:Audio\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002318228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_Audio_Example:Audio\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"DE2_Audio_Example:Audio\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/battleships.rom0_DE2_Audio_Example_d06796cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/battleships.rom0_DE2_Audio_Example_d06796cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318228 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399002318228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k491 " "Found entity 1: altsyncram_k491" {  } { { "db/altsyncram_k491.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/altsyncram_k491.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002318319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002318319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002318402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002318402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujb " "Found entity 1: mux_ujb" {  } { { "db/mux_ujb.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/mux_ujb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002318479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002318479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_Audio_Example:Audio\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_Audio_Example:Audio\|lpm_mult:Mult0\"" {  } { { "files/DE2_Audio_Example.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/DE2_Audio_Example.v" 8312 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002318518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_Audio_Example:Audio\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_Audio_Example:Audio\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399002318518 ""}  } { { "files/DE2_Audio_Example.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/DE2_Audio_Example.v" 8312 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399002318518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u4t " "Found entity 1: mult_u4t" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/mult_u4t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399002318599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399002318599 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1399002319591 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "48 " "Ignored 48 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1399002319708 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1399002319708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[2\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319966 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[8\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319966 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[9\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319966 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[1\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319966 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[7\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319967 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[0\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319967 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[10\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319967 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[4\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319967 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[11\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319967 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[3\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319968 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[6\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319968 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[5\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319968 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[15\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[2\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319968 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[13\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[3\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319968 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[14\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319969 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[12\] " "Latch DE2_Audio_Example:Audio\|avconf:avc\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399002319969 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399002319969 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "files/avconf/I2C_Controller.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/I2C_Controller.v" 72 -1 0 } } { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 8 -1 0 } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 21 -1 0 } } { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 46 -1 0 } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 87 -1 0 } } { "files/avconf/I2C_Controller.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/I2C_Controller.v" 63 -1 0 } } { "files/avconf/I2C_Controller.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/I2C_Controller.v" 68 -1 0 } } { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 49 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1399002320039 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1399002320039 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "myVGA\[1\]\[0\] myVGA\[1\]\[0\]~_emulated myVGA\[1\]\[0\]~98 " "Register \"myVGA\[1\]\[0\]\" is converted into an equivalent circuit using register \"myVGA\[1\]\[0\]~_emulated\" and latch \"myVGA\[1\]\[0\]~98\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1399002320040 "|battleships|myVGA[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "myVGA\[10\]\[0\] myVGA\[10\]\[0\]~_emulated myVGA\[10\]\[0\]~102 " "Register \"myVGA\[10\]\[0\]\" is converted into an equivalent circuit using register \"myVGA\[10\]\[0\]~_emulated\" and latch \"myVGA\[10\]\[0\]~102\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1399002320040 "|battleships|myVGA[10][0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1399002320040 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[0\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[0\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002329566 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[1\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[1\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002329566 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[2\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[2\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002329566 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[3\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[3\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002329566 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[4\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[4\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002329566 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[5\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[5\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002329566 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[6\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[6\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002329566 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[7\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[7\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002329566 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1399002329566 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1399002329567 "|battleships|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEC_LED GND " "Pin \"SEC_LED\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1399002329567 "|battleships|SEC_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1399002329567 "|battleships|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1399002329567 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "de2lcd:LCDscreen\|init High " "Register de2lcd:LCDscreen\|init will power up to High" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1399002329769 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "myVGA\[0\]\[0\] High " "Register myVGA\[0\]\[0\] will power up to High" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1399002329769 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "state\[0\] Low " "Register state\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1399002329769 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "state\[31\] Low " "Register state\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1399002329769 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:cursor_y\[2\] High " "Register \\game:cursor_y\[2\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1399002329769 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:cursor_x\[2\] High " "Register \\game:cursor_x\[2\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1399002329769 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter\[31\] Low " "Register counter\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1399002329769 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter\[0\] Low " "Register counter\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1399002329769 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "oppHits\[31\] Low " "Register oppHits\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1399002329769 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "myHits\[31\] Low " "Register myHits\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1399002329769 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "oppHits\[0\] Low " "Register oppHits\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1399002329769 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "myHits\[0\] Low " "Register myHits\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1399002329769 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "phase\[31\] Low " "Register phase\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1399002329769 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "phase\[0\] Low " "Register phase\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1399002329769 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1399002329769 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1399002337062 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1399002337885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002337885 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002338481 "|battleships|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002338481 "|battleships|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002338481 "|battleships|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399002338481 "|battleships|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1399002338481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6309 " "Implemented 6309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1399002338482 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1399002338482 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1399002338482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5954 " "Implemented 5954 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1399002338482 ""} { "Info" "ICUT_CUT_TM_RAMS" "222 " "Implemented 222 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1399002338482 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1399002338482 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1399002338482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1399002338482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399002338544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 01 22:45:38 2014 " "Processing ended: Thu May 01 22:45:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399002338544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399002338544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399002338544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399002338544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1399002339909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399002339910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 01 22:45:39 2014 " "Processing started: Thu May 01 22:45:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399002339910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1399002339910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off battleships -c battleships " "Command: quartus_fit --read_settings_files=off --write_settings_files=off battleships -c battleships" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1399002339910 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1399002340013 ""}
{ "Info" "0" "" "Project  = battleships" {  } {  } 0 0 "Project  = battleships" 0 0 "Fitter" 0 0 1399002340013 ""}
{ "Info" "0" "" "Revision = battleships" {  } {  } 0 0 "Revision = battleships" 0 0 "Fitter" 0 0 1399002340013 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1399002340481 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "battleships EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"battleships\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1399002340558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1399002340592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1399002340592 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 960 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1399002340643 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 960 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1399002340643 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1399002340769 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1399002340781 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1399002341440 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1399002341440 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1399002341440 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 13607 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1399002341450 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 13608 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1399002341450 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 13609 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1399002341450 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1399002341450 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1399002341491 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 128 " "No exact pin location assignment(s) for 13 pins of 128 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_BCLK " "Pin AUD_BCLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399002341776 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_ADCLRCK " "Pin AUD_ADCLRCK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399002341776 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_DACLRCK " "Pin AUD_DACLRCK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399002341776 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SDAT " "Pin I2C_SDAT not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399002341776 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_27 " "Pin CLOCK_27 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399002341776 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[1\] " "Pin KEY\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399002341776 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[2\] " "Pin KEY\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399002341776 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[3\] " "Pin KEY\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399002341776 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_XCK " "Pin AUD_XCK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_XCK } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_XCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399002341776 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_DACDAT " "Pin AUD_DACDAT not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_DACDAT } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399002341776 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SCLK " "Pin I2C_SCLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2C_SCLK } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399002341776 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399002341776 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_ADCDAT " "Pin AUD_ADCDAT not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399002341776 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1399002341776 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1399002342497 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "battleships.sdc " "Synopsys Design Constraints File file not found: 'battleships.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1399002342505 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1399002342505 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1399002342538 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1399002342635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399002343087 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399002343087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Automatically promoted node DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399002343088 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 960 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399002343088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "Automatically promoted node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399002343088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int~0 " "Destination node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int~0" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/vga_sync.vhd" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_clock_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 10232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Destination node VGA_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1399002343088 ""}  } { { "files/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/vga_sync.vhd" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_clock_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399002343088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2lcd:LCDscreen\|CLK_400HZ  " "Automatically promoted node de2lcd:LCDscreen\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399002343089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2lcd:LCDscreen\|CLK_400HZ~0 " "Destination node de2lcd:LCDscreen\|CLK_400HZ~0" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2lcd:LCDscreen|CLK_400HZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 5675 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343089 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1399002343089 ""}  } { { "files/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2lcd:LCDscreen|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 744 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399002343089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "Automatically promoted node DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399002343089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[2\] " "Destination node DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[2\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|avconf:avc|LUT_INDEX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 898 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[3\] " "Destination node DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[3\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|avconf:avc|LUT_INDEX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 897 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[4\] " "Destination node DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|avconf:avc|LUT_INDEX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 896 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\] " "Destination node DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 97 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|avconf:avc|LUT_INDEX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 895 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node DE2_Audio_Example:Audio\|avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "files/avconf/I2C_Controller.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/I2C_Controller.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|avconf:avc|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 4020 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK~0 " "Destination node DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK~0" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|avconf:avc|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 4102 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343089 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1399002343089 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|avconf:avc|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 931 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399002343089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "Automatically promoted node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399002343090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~1 " "Destination node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~1" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 9474 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~2 " "Destination node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~2" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 9475 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~3 " "Destination node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~3" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 9476 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1399002343090 ""}  } { { "files/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399002343090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_Audio_Example:Audio\|avconf:avc\|Mux2~1  " "Automatically promoted node DE2_Audio_Example:Audio\|avconf:avc\|Mux2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399002343091 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|avconf:avc|Mux2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 9903 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399002343091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:keyboard_0\|keyboard:u1\|scan_ready  " "Automatically promoted node ps2:keyboard_0\|keyboard:u1\|scan_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399002343091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|oneshot:pulser\|process_0~0 " "Destination node ps2:keyboard_0\|oneshot:pulser\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|oneshot:pulser|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 9483 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|oneshot:pulser\|delay~0 " "Destination node ps2:keyboard_0\|oneshot:pulser\|delay~0" {  } { { "files/oneshot.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/oneshot.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|oneshot:pulser|delay~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 9645 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1399002343091 ""}  } { { "files/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/keyboard.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|scan_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399002343091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "init  " "Automatically promoted node init " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399002343092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init " "Destination node init" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 104 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2398 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test4~0 " "Destination node test4~0" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 4021 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saved1\[31\] " "Destination node saved1\[31\]" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saved1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2381 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saved1\[0\] " "Destination node saved1\[0\]" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 211 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saved1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2384 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_ship1_y\[0\] " "Destination node \\game:opp_ship1_y\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \game:opp_ship1_y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2254 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_ship1_y\[1\] " "Destination node \\game:opp_ship1_y\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \game:opp_ship1_y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2253 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_ship1_x\[2\] " "Destination node \\game:opp_ship1_x\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \game:opp_ship1_x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2248 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_ship1_x\[1\] " "Destination node \\game:opp_ship1_x\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \game:opp_ship1_x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2249 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_ship1_y\[3\] " "Destination node \\game:opp_ship1_y\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \game:opp_ship1_y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2251 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_ship1_y\[2\] " "Destination node \\game:opp_ship1_y\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \game:opp_ship1_y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2252 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1399002343092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1399002343092 ""}  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 104 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2398 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399002343092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node KEY\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399002343093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[6\] " "Destination node DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[6\]" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_e5b.tdf" 71 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2868 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[5\] " "Destination node DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[5\]" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_e5b.tdf" 71 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2869 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[4\] " "Destination node DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[4\]" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_e5b.tdf" 71 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2870 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[3\] " "Destination node DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[3\]" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_e5b.tdf" 71 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2871 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[2\] " "Destination node DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[2\]" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_e5b.tdf" 71 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2872 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[1\] " "Destination node DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[1\]" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_e5b.tdf" 71 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2873 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[0\] " "Destination node DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[0\]" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_e5b.tdf" 71 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2874 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter\|counter_reg_bit3a\[6\] " "Destination node DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter\|counter_reg_bit3a\[6\]" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_q57.tdf" 72 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2899 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter\|counter_reg_bit3a\[5\] " "Destination node DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter\|counter_reg_bit3a\[5\]" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_q57.tdf" 72 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2900 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter\|counter_reg_bit3a\[4\] " "Destination node DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter\|counter_reg_bit3a\[4\]" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_q57.tdf" 72 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 2901 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399002343093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1399002343093 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1399002343093 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399002343093 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1399002343923 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1399002343931 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1399002343932 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1399002343942 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1399002343952 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1399002343960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1399002344409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1399002344418 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1399002344418 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 5 2 4 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 5 input, 2 output, 4 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1399002344447 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1399002344447 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1399002344447 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 18 46 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1399002344448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 26 33 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1399002344448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 34 22 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1399002344448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1399002344448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 5 60 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1399002344448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 37 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1399002344448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 7 51 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1399002344448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 8 48 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1399002344448 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1399002344448 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1399002344448 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"DE2_Audio_Example:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "files/Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "files/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "files/DE2_Audio_Example.v" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/DE2_Audio_Example.v" 8356 0 0 } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 112 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1399002344542 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399002344650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1399002347142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399002351765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1399002351836 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1399002383075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399002383075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1399002384214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1399002392169 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1399002392169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399002403699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1399002403704 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1399002403704 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "10.37 " "Total time spent on timing analysis during the Fitter is 10.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1399002403966 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1399002403982 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "118 " "Found 118 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESET_LED 0 " "Pin \"RESET_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEC_LED 0 " "Pin \"SEC_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[0\] 0 " "Pin \"VGA_RED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[1\] 0 " "Pin \"VGA_RED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[2\] 0 " "Pin \"VGA_RED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[3\] 0 " "Pin \"VGA_RED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[4\] 0 " "Pin \"VGA_RED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[5\] 0 " "Pin \"VGA_RED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[6\] 0 " "Pin \"VGA_RED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[7\] 0 " "Pin \"VGA_RED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[8\] 0 " "Pin \"VGA_RED\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[9\] 0 " "Pin \"VGA_RED\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[0\] 0 " "Pin \"VGA_GREEN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[1\] 0 " "Pin \"VGA_GREEN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[2\] 0 " "Pin \"VGA_GREEN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[3\] 0 " "Pin \"VGA_GREEN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[4\] 0 " "Pin \"VGA_GREEN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[5\] 0 " "Pin \"VGA_GREEN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[6\] 0 " "Pin \"VGA_GREEN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[7\] 0 " "Pin \"VGA_GREEN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[8\] 0 " "Pin \"VGA_GREEN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[9\] 0 " "Pin \"VGA_GREEN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[0\] 0 " "Pin \"VGA_BLUE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[1\] 0 " "Pin \"VGA_BLUE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[2\] 0 " "Pin \"VGA_BLUE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[3\] 0 " "Pin \"VGA_BLUE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[4\] 0 " "Pin \"VGA_BLUE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[5\] 0 " "Pin \"VGA_BLUE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[6\] 0 " "Pin \"VGA_BLUE\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[7\] 0 " "Pin \"VGA_BLUE\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[8\] 0 " "Pin \"VGA_BLUE\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[9\] 0 " "Pin \"VGA_BLUE\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HORIZ_SYNC 0 " "Pin \"HORIZ_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VERT_SYNC 0 " "Pin \"VERT_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out 0 " "Pin \"data_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test0 0 " "Pin \"test0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test1 0 " "Pin \"test1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test2 0 " "Pin \"test2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test3 0 " "Pin \"test3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test4 0 " "Pin \"test4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test11 0 " "Pin \"test11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[0\] 0 " "Pin \"led_seq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[1\] 0 " "Pin \"led_seq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[2\] 0 " "Pin \"led_seq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[3\] 0 " "Pin \"led_seq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[4\] 0 " "Pin \"led_seq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[5\] 0 " "Pin \"led_seq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[6\] 0 " "Pin \"led_seq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[7\] 0 " "Pin \"led_seq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[8\] 0 " "Pin \"led_seq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[9\] 0 " "Pin \"led_seq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[10\] 0 " "Pin \"led_seq\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[11\] 0 " "Pin \"led_seq\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[12\] 0 " "Pin \"led_seq\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[13\] 0 " "Pin \"led_seq\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[14\] 0 " "Pin \"led_seq\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[15\] 0 " "Pin \"led_seq\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[16\] 0 " "Pin \"led_seq\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[17\] 0 " "Pin \"led_seq\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[18\] 0 " "Pin \"led_seq\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[19\] 0 " "Pin \"led_seq\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[20\] 0 " "Pin \"led_seq\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[21\] 0 " "Pin \"led_seq\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[22\] 0 " "Pin \"led_seq\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[23\] 0 " "Pin \"led_seq\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[24\] 0 " "Pin \"led_seq\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[25\] 0 " "Pin \"led_seq\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[26\] 0 " "Pin \"led_seq\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[27\] 0 " "Pin \"led_seq\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[28\] 0 " "Pin \"led_seq\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[29\] 0 " "Pin \"led_seq\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[30\] 0 " "Pin \"led_seq\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[31\] 0 " "Pin \"led_seq\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[32\] 0 " "Pin \"led_seq\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[33\] 0 " "Pin \"led_seq\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[34\] 0 " "Pin \"led_seq\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[35\] 0 " "Pin \"led_seq\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[36\] 0 " "Pin \"led_seq\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[37\] 0 " "Pin \"led_seq\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[38\] 0 " "Pin \"led_seq\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[39\] 0 " "Pin \"led_seq\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[40\] 0 " "Pin \"led_seq\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[41\] 0 " "Pin \"led_seq\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[42\] 0 " "Pin \"led_seq\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[43\] 0 " "Pin \"led_seq\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[44\] 0 " "Pin \"led_seq\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[45\] 0 " "Pin \"led_seq\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[46\] 0 " "Pin \"led_seq\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[47\] 0 " "Pin \"led_seq\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[48\] 0 " "Pin \"led_seq\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[49\] 0 " "Pin \"led_seq\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[50\] 0 " "Pin \"led_seq\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[51\] 0 " "Pin \"led_seq\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[52\] 0 " "Pin \"led_seq\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[53\] 0 " "Pin \"led_seq\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[54\] 0 " "Pin \"led_seq\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[55\] 0 " "Pin \"led_seq\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1399002404157 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1399002404157 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1399002406247 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1399002406669 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1399002409011 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399002409667 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1399002409790 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "11 " "Following 11 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399002410026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399002410026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399002410026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[0\] a permanently enabled " "Pin DATA_BUS\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[0\]" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399002410026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[1\] a permanently enabled " "Pin DATA_BUS\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[1\]" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399002410026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[2\] a permanently enabled " "Pin DATA_BUS\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[2\]" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399002410026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[3\] a permanently enabled " "Pin DATA_BUS\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[3\]" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399002410026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[4\] a permanently enabled " "Pin DATA_BUS\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[4\]" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399002410026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[5\] a permanently enabled " "Pin DATA_BUS\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[5\]" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399002410026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[6\] a permanently enabled " "Pin DATA_BUS\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[6\]" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399002410026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[7\] a permanently enabled " "Pin DATA_BUS\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[7\]" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399002410026 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1399002410026 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1399002410028 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/output_files/battleships.fit.smsg " "Generated suppressed messages file C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/output_files/battleships.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1399002410622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399002412241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 01 22:46:52 2014 " "Processing ended: Thu May 01 22:46:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399002412241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399002412241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399002412241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1399002412241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1399002413291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399002413292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 01 22:46:53 2014 " "Processing started: Thu May 01 22:46:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399002413292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1399002413292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off battleships -c battleships " "Command: quartus_asm --read_settings_files=off --write_settings_files=off battleships -c battleships" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1399002413292 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1399002415601 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1399002415668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399002416358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 01 22:46:56 2014 " "Processing ended: Thu May 01 22:46:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399002416358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399002416358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399002416358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1399002416358 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1399002416980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1399002417518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399002417520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 01 22:46:57 2014 " "Processing started: Thu May 01 22:46:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399002417520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1399002417520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta battleships -c battleships " "Command: quartus_sta battleships -c battleships" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1399002417520 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1399002417621 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1399002417952 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1399002417988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1399002417988 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1399002418446 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "battleships.sdc " "Synopsys Design Constraints File file not found: 'battleships.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1399002418536 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1399002418537 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418559 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} \{Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} \{Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418559 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418559 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1399002418559 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418564 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\] DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\] " "create_clock -period 1.000 -name DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\] DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418564 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name init init " "create_clock -period 1.000 -name init init" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418564 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " "create_clock -period 1.000 -name VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418564 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:keyboard_0\|keyboard:u1\|scan_ready ps2:keyboard_0\|keyboard:u1\|scan_ready " "create_clock -period 1.000 -name ps2:keyboard_0\|keyboard:u1\|scan_ready ps2:keyboard_0\|keyboard:u1\|scan_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418564 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " "create_clock -period 1.000 -name ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418564 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:keyboard_0\|keyboard:u1\|ready_set ps2:keyboard_0\|keyboard:u1\|ready_set " "create_clock -period 1.000 -name ps2:keyboard_0\|keyboard:u1\|ready_set ps2:keyboard_0\|keyboard:u1\|ready_set" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418564 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name de2lcd:LCDscreen\|CLK_400HZ de2lcd:LCDscreen\|CLK_400HZ " "create_clock -period 1.000 -name de2lcd:LCDscreen\|CLK_400HZ de2lcd:LCDscreen\|CLK_400HZ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418564 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418564 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1399002418619 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1399002418633 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1399002418737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.011 " "Worst-case setup slack is -42.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.011      -228.243 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "  -42.011      -228.243 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.976      -603.572 clk  " "   -4.976      -603.572 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.176       -63.171 de2lcd:LCDscreen\|CLK_400HZ  " "   -3.176       -63.171 de2lcd:LCDscreen\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.559       -87.519 DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -2.559       -87.519 DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.771        -3.484 init  " "   -1.771        -3.484 init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.491       -27.861 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "   -1.491       -27.861 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.738        -5.993 DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\]  " "   -0.738        -5.993 DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101        -0.428 ps2:keyboard_0\|keyboard:u1\|scan_ready  " "   -0.101        -0.428 ps2:keyboard_0\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399002418740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.915 " "Worst-case hold slack is -2.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.915       -41.729 DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\]  " "   -2.915       -41.729 DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.558       -21.182 clk  " "   -2.558       -21.182 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.173        -2.173 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "   -2.173        -2.173 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.047       -10.706 DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -2.047       -10.706 DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.391         0.000 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 de2lcd:LCDscreen\|CLK_400HZ  " "    0.391         0.000 de2lcd:LCDscreen\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482         0.000 ps2:keyboard_0\|keyboard:u1\|scan_ready  " "    0.482         0.000 ps2:keyboard_0\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.756         0.000 init  " "    1.756         0.000 init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399002418778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.907 " "Worst-case recovery slack is -1.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.907        -1.907 ps2:keyboard_0\|keyboard:u1\|ready_set  " "   -1.907        -1.907 ps2:keyboard_0\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417         0.000 clk  " "    0.417         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399002418788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.516 " "Worst-case removal slack is -0.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516      -387.114 clk  " "   -0.516      -387.114 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.677         0.000 ps2:keyboard_0\|keyboard:u1\|ready_set  " "    2.677         0.000 ps2:keyboard_0\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399002418798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -53.538 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.423       -53.538 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -61.000 de2lcd:LCDscreen\|CLK_400HZ  " "   -0.500       -61.000 de2lcd:LCDscreen\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -56.000 DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -0.500       -56.000 DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -23.000 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "   -0.500       -23.000 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 ps2:keyboard_0\|keyboard:u1\|scan_ready  " "   -0.500       -16.000 ps2:keyboard_0\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 ps2:keyboard_0\|keyboard:u1\|ready_set  " "   -0.500        -1.000 ps2:keyboard_0\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\]  " "    0.500         0.000 DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 init  " "    0.500         0.000 init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.873         0.000 clk  " "    7.873         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002418804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399002418804 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1399002419510 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1399002419514 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1399002419799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.519 " "Worst-case setup slack is -17.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.519       -77.249 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "  -17.519       -77.249 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.474      -156.196 clk  " "   -1.474      -156.196 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.971        -7.440 de2lcd:LCDscreen\|CLK_400HZ  " "   -0.971        -7.440 de2lcd:LCDscreen\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847       -14.858 DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -0.847       -14.858 DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.396        -0.776 init  " "   -0.396        -0.776 init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192        -2.544 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "   -0.192        -2.544 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\]  " "    0.186         0.000 DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458         0.000 ps2:keyboard_0\|keyboard:u1\|scan_ready  " "    0.458         0.000 ps2:keyboard_0\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399002419809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.623 " "Worst-case hold slack is -1.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623       -23.693 DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\]  " "   -1.623       -23.693 DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599       -19.675 clk  " "   -1.599       -19.675 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.332        -1.332 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "   -1.332        -1.332 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324       -13.677 DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -1.324       -13.677 DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164         0.000 ps2:keyboard_0\|keyboard:u1\|scan_ready  " "    0.164         0.000 ps2:keyboard_0\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.215         0.000 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 de2lcd:LCDscreen\|CLK_400HZ  " "    0.215         0.000 de2lcd:LCDscreen\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.979         0.000 init  " "    0.979         0.000 init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399002419847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.791 " "Worst-case recovery slack is -0.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.791        -0.791 ps2:keyboard_0\|keyboard:u1\|ready_set  " "   -0.791        -0.791 ps2:keyboard_0\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517         0.000 clk  " "    0.517         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399002419861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.308 " "Worst-case removal slack is -0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308      -231.262 clk  " "   -0.308      -231.262 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.671         0.000 ps2:keyboard_0\|keyboard:u1\|ready_set  " "    1.671         0.000 ps2:keyboard_0\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399002419876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -53.538 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.423       -53.538 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -61.000 de2lcd:LCDscreen\|CLK_400HZ  " "   -0.500       -61.000 de2lcd:LCDscreen\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -56.000 DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -0.500       -56.000 DE2_Audio_Example:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -23.000 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "   -0.500       -23.000 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 ps2:keyboard_0\|keyboard:u1\|scan_ready  " "   -0.500       -16.000 ps2:keyboard_0\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 ps2:keyboard_0\|keyboard:u1\|ready_set  " "   -0.500        -1.000 ps2:keyboard_0\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\]  " "    0.500         0.000 DE2_Audio_Example:Audio\|avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 init  " "    0.500         0.000 init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.873         0.000 clk  " "    7.873         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399002419888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399002419888 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1399002420713 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1399002420808 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1399002420809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399002421111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 01 22:47:01 2014 " "Processing ended: Thu May 01 22:47:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399002421111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399002421111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399002421111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399002421111 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1399002422222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399002422223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 01 22:47:02 2014 " "Processing started: Thu May 01 22:47:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399002422223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1399002422223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off battleships -c battleships " "Command: quartus_eda --read_settings_files=off --write_settings_files=off battleships -c battleships" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1399002422223 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "battleships.vho\", \"battleships_fast.vho battleships_vhd.sdo battleships_vhd_fast.sdo C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/simulation/modelsim/ simulation " "Generated files \"battleships.vho\", \"battleships_fast.vho\", \"battleships_vhd.sdo\" and \"battleships_vhd_fast.sdo\" in directory \"C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1399002427351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399002427522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 01 22:47:07 2014 " "Processing ended: Thu May 01 22:47:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399002427522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399002427522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399002427522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399002427522 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 98 s " "Quartus II Full Compilation was successful. 0 errors, 98 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399002428176 ""}
