#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\va_math.vpi";
S_0000020f2895ffa0 .scope module, "cache_tb" "cache_tb" 2 3;
 .timescale -9 -12;
P_0000020f288e38a0 .param/l "IDLE" 1 2 43, C4<00>;
P_0000020f288e38d8 .param/l "MEMOP" 1 2 44, C4<01>;
P_0000020f288e3910 .param/l "UPDATE" 1 2 45, C4<10>;
v0000020f289be270_0 .var "addr", 31 0;
v0000020f289bdd70_0 .var/i "addr_temp", 31 0;
v0000020f289bde10_0 .net "busy", 0 0, v0000020f289bd9b0_0;  1 drivers
v0000020f289bcf10_0 .var "clk", 0 0;
v0000020f289bd190_0 .var/i "data_temp", 31 0;
v0000020f289bcfb0_0 .var/i "error_count", 31 0;
v0000020f289bd0f0_0 .var "expected_data", 31 0;
v0000020f289bd230_0 .var "func3", 2 0;
v0000020f289bdaf0_0 .net "hit", 0 0, v0000020f289bcbf0_0;  1 drivers
v0000020f289bd2d0_0 .var/i "i", 31 0;
v0000020f289bdeb0_0 .var "pre_hit", 0 0;
v0000020f289be310_0 .var "pre_state", 1 0;
v0000020f289bd5f0_0 .var/i "random_seed", 31 0;
v0000020f289bdb90_0 .net "read_data", 31 0, v0000020f289bcab0_0;  1 drivers
v0000020f289bd370_0 .var "reset", 0 0;
v0000020f289bd410_0 .net "set_index", 1 0, L_0000020f28a12250;  1 drivers
v0000020f289bd550_0 .net "tag", 25 0, L_0000020f28a10bd0;  1 drivers
v0000020f289bd690 .array "test_vectors", 31 0, 31 0;
v0000020f289bdf50_0 .var/i "timeout", 31 0;
v0000020f289bd730_0 .var "write_data", 31 0;
v0000020f289be3b0_0 .var "write_en", 0 0;
L_0000020f28a10bd0 .part v0000020f289be270_0, 6, 26;
L_0000020f28a12250 .part v0000020f289be270_0, 4, 2;
S_0000020f289609d0 .scope task, "do_memory_op" "do_memory_op" 2 83, 2 83 0, S_0000020f2895ffa0;
 .timescale -9 -12;
v0000020f28931850_0 .var "address", 31 0;
v0000020f289327f0_0 .var "data", 31 0;
v0000020f28931990_0 .var "size", 2 0;
v0000020f289318f0_0 .var "write", 0 0;
E_0000020f28951cc0 .event posedge, v0000020f28931530_0;
TD_cache_tb.do_memory_op ;
    %load/vec4 v0000020f289bd7d0_0;
    %store/vec4 v0000020f289be310_0, 0, 2;
    %load/vec4 v0000020f289bdaf0_0;
    %store/vec4 v0000020f289bdeb0_0, 0, 1;
    %wait E_0000020f28951cc0;
    %load/vec4 v0000020f28931850_0;
    %store/vec4 v0000020f289be270_0, 0, 32;
    %load/vec4 v0000020f289327f0_0;
    %store/vec4 v0000020f289bd730_0, 0, 32;
    %load/vec4 v0000020f289318f0_0;
    %store/vec4 v0000020f289be3b0_0, 0, 1;
    %load/vec4 v0000020f28931990_0;
    %store/vec4 v0000020f289bd230_0, 0, 3;
    %pushi/vec4 2, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020f28951cc0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289bdf50_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000020f289bde10_0;
    %flag_set/vec4 9;
    %jmp/1 T_0.5, 9;
    %load/vec4 v0000020f289bdaf0_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.6, 11;
    %load/vec4 v0000020f289318f0_0;
    %nor/r;
    %and;
T_0.6;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_0.5;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000020f289bdf50_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz T_0.3, 8;
    %wait E_0000020f28951cc0;
    %load/vec4 v0000020f289bdf50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289bdf50_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0000020f289bdf50_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %vpi_call 2 111 "$display", "ERROR: Operation timeout at time %0t", $time {0 0 0};
    %vpi_call 2 112 "$display", "Pre-op state: %d, Pre-hit: %b", v0000020f289be310_0, v0000020f289bdeb0_0 {0 0 0};
    %vpi_call 2 113 "$display", "Current state: %d, Hit: %b", v0000020f289bd7d0_0, v0000020f289bdaf0_0 {0 0 0};
    %load/vec4 v0000020f289bcfb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289bcfb0_0, 0, 32;
    %vpi_call 2 115 "$finish" {0 0 0};
    %jmp T_0.8;
T_0.7 ;
    %vpi_call 2 118 "$display", "Operation complete after %0d cycles", v0000020f289bdf50_0 {0 0 0};
    %vpi_call 2 119 "$display", "Hit: %b, Read Data: %h", v0000020f289bdaf0_0, v0000020f289bdb90_0 {0 0 0};
    %load/vec4 v0000020f289318f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.11, 9;
    %load/vec4 v0000020f289bdaf0_0;
    %and;
T_0.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0000020f28931990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %load/vec4 v0000020f289bdb90_0;
    %load/vec4 v0000020f289bd0f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 138 "$display", "ERROR: Word read mismatch. Expected %h, got %h", v0000020f289bd0f0_0, v0000020f289bdb90_0 {0 0 0};
    %load/vec4 v0000020f289bcfb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289bcfb0_0, 0, 32;
T_0.16 ;
    %jmp T_0.15;
T_0.12 ;
    %load/vec4 v0000020f289bdb90_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %load/vec4 v0000020f289bd0f0_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %load/vec4 v0000020f289bd0f0_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %load/vec4 v0000020f289bdb90_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %vpi_call 2 124 "$display", "ERROR: Byte read mismatch. Expected %h, got %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0000020f289bcfb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289bcfb0_0, 0, 32;
T_0.18 ;
    %jmp T_0.15;
T_0.13 ;
    %load/vec4 v0000020f289bdb90_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %load/vec4 v0000020f289bd0f0_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %cmp/ne;
    %jmp/0xz  T_0.20, 6;
    %load/vec4 v0000020f289bd0f0_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %load/vec4 v0000020f289bdb90_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %vpi_call 2 131 "$display", "ERROR: Half word read mismatch. Expected %h, got %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0000020f289bcfb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289bcfb0_0, 0, 32;
T_0.20 ;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
T_0.9 ;
    %fork TD_cache_tb.print_cache_state, S_0000020f288d3870;
    %join;
T_0.8 ;
    %wait E_0000020f28951cc0;
    %end;
S_0000020f288e22f0 .scope module, "dut" "cache" 2 26, 3 1 0, S_0000020f2895ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 3 "func3";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /OUTPUT 1 "hit";
    .port_info 8 /OUTPUT 1 "busy";
P_0000020f288e2cf0 .param/l "IDLE" 1 3 24, C4<00>;
P_0000020f288e2d28 .param/l "READ" 1 3 25, C4<01>;
P_0000020f288e2d60 .param/l "WRITE" 1 3 26, C4<10>;
v0000020f289be130_0 .net *"_ivl_5", 1 0, L_0000020f289c6d90;  1 drivers
L_0000020f289c8a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020f289be630_0 .net/2u *"_ivl_6", 1 0, L_0000020f289c8a38;  1 drivers
v0000020f289bca10_0 .net "addr", 31 0, v0000020f289be270_0;  1 drivers
v0000020f289be6d0_0 .net "addr_valid", 0 0, L_0000020f28a126b0;  1 drivers
v0000020f289bdff0 .array "age", 7 0, 2 0;
v0000020f289bd9b0_0 .var "busy", 0 0;
v0000020f289be4f0_0 .net "clk", 0 0, v0000020f289bcf10_0;  1 drivers
v0000020f289bda50 .array "data", 7 0, 31 0;
v0000020f289be1d0_0 .net "func3", 2 0, v0000020f289bd230_0;  1 drivers
v0000020f289bcbf0_0 .var "hit", 0 0;
v0000020f289be8b0_0 .var "hit_count", 31 0;
v0000020f289be770_0 .var/i "i", 31 0;
v0000020f289be810_0 .var/i "j", 31 0;
v0000020f289bd4b0_0 .net "mem_data", 31 0, v0000020f2890a280_0;  1 drivers
v0000020f289bdc30_0 .net "mem_data_ready", 0 0, v0000020f289315d0_0;  1 drivers
v0000020f289bcc90_0 .var "mem_write_en", 0 0;
v0000020f289bcab0_0 .var "read_data", 31 0;
v0000020f289bd050_0 .var "replace_way", 0 0;
v0000020f289bcd30_0 .net "reset", 0 0, v0000020f289bd370_0;  1 drivers
v0000020f289bcb50_0 .net "set_index", 1 0, L_0000020f289c6c50;  1 drivers
v0000020f289bd7d0_0 .var "state", 1 0;
v0000020f289be090_0 .net "tag", 25 0, L_0000020f289c6bb0;  1 drivers
v0000020f289bd910 .array "tags", 7 0, 25 0;
v0000020f289bcdd0 .array "valid", 7 0, 0 0;
v0000020f289bd870_0 .net "write_data", 31 0, v0000020f289bd730_0;  1 drivers
v0000020f289bdcd0_0 .net "write_en", 0 0, v0000020f289be3b0_0;  1 drivers
L_0000020f289c6bb0 .part v0000020f289be270_0, 6, 26;
L_0000020f289c6c50 .part v0000020f289be270_0, 4, 2;
L_0000020f289c6d90 .part v0000020f289be270_0, 0, 2;
L_0000020f28a126b0 .cmp/eq 2, L_0000020f289c6d90, L_0000020f289c8a38;
S_0000020f288e2480 .scope module, "main_memory" "datamem" 3 59, 4 1 0, S_0000020f288e22f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "writeEn";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 3 "func3";
    .port_info 5 /INPUT 32 "storeVal";
    .port_info 6 /OUTPUT 32 "loadVal";
    .port_info 7 /OUTPUT 1 "data_ready";
v0000020f28931490_0 .net "addr", 31 0, v0000020f289be270_0;  alias, 1 drivers
v0000020f28931530_0 .net "clk", 0 0, v0000020f289bcf10_0;  alias, 1 drivers
v0000020f289315d0_0 .var "data_ready", 0 0;
v0000020f2890a1e0_0 .net "func3", 2 0, v0000020f289bd230_0;  alias, 1 drivers
v0000020f2890aa00_0 .var/i "i", 31 0;
v0000020f2890a280_0 .var "loadVal", 31 0;
v0000020f2890a8c0 .array "memory", 1023 0, 31 0;
v0000020f28909e20_0 .net "reset", 0 0, v0000020f289bd370_0;  alias, 1 drivers
v0000020f2890a960_0 .net "storeVal", 31 0, v0000020f289bd730_0;  alias, 1 drivers
v0000020f2890ab40_0 .net "writeEn", 0 0, v0000020f289bcc90_0;  1 drivers
E_0000020f28951d40 .event posedge, v0000020f28909e20_0, v0000020f28931530_0;
S_0000020f288d3870 .scope task, "print_cache_state" "print_cache_state" 2 48, 2 48 0, S_0000020f2895ffa0;
 .timescale -9 -12;
v0000020f289bce70_0 .var/i "i", 31 0;
TD_cache_tb.print_cache_state ;
    %vpi_call 2 51 "$display", "\012Cache State at time %0t:", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289bce70_0, 0, 32;
T_1.22 ;
    %load/vec4 v0000020f289bce70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.23, 5;
    %load/vec4 v0000020f289bce70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v0000020f289bcdd0, 4;
    %load/vec4 v0000020f289bce70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v0000020f289bd910, 4;
    %load/vec4 v0000020f289bce70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v0000020f289bda50, 4;
    %load/vec4 v0000020f289bce70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v0000020f289bdff0, 4;
    %vpi_call 2 53 "$display", "Set %0d: Valid[0]=%b Tag[0]=%h Data[0]=%h Age[0]=%d", v0000020f289bce70_0, S<3,vec4,u1>, S<2,vec4,u26>, S<1,vec4,u32>, S<0,vec4,u3> {4 0 0};
    %load/vec4 v0000020f289bce70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020f289bcdd0, 4;
    %load/vec4 v0000020f289bce70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020f289bd910, 4;
    %load/vec4 v0000020f289bce70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020f289bda50, 4;
    %load/vec4 v0000020f289bce70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020f289bdff0, 4;
    %vpi_call 2 55 "$display", "      Valid[1]=%b Tag[1]=%h Data[1]=%h Age[1]=%d", S<3,vec4,u1>, S<2,vec4,u26>, S<1,vec4,u32>, S<0,vec4,u3> {4 0 0};
    %load/vec4 v0000020f289bce70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289bce70_0, 0, 32;
    %jmp T_1.22;
T_1.23 ;
    %vpi_call 2 58 "$display", "\000" {0 0 0};
    %end;
S_0000020f289064f0 .scope module, "clkprescaler" "clkprescaler" 5 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "clkout";
o0000020f289673b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020f289be450_0 .net "clk", 0 0, o0000020f289673b8;  0 drivers
v0000020f289be590_0 .var "clkout", 0 0;
v0000020f289c0df0_0 .var "count", 26 0;
o0000020f28967448 .functor BUFZ 1, C4<z>; HiZ drive
v0000020f289c2330_0 .net "reset", 0 0, o0000020f28967448;  0 drivers
E_0000020f28951ec0/0 .event anyedge, v0000020f289c2330_0;
E_0000020f28951ec0/1 .event posedge, v0000020f289be450_0;
E_0000020f28951ec0 .event/or E_0000020f28951ec0/0, E_0000020f28951ec0/1;
S_0000020f28960840 .scope module, "riscV_tb" "riscV_tb" 6 3;
 .timescale -9 -12;
L_0000020f2894f610 .functor BUFZ 1, v0000020f289c4630_0, C4<0>, C4<0>, C4<0>;
L_0000020f2894ef80 .functor BUFZ 1, v0000020f289c5350_0, C4<0>, C4<0>, C4<0>;
L_0000020f2894eff0 .functor BUFZ 32, v0000020f289c53f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020f2894fa70 .functor BUFZ 32, v0000020f289c1930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020f289c7290_0 .net "cache_busy", 0 0, L_0000020f2894ef80;  1 drivers
v0000020f289c8550_0 .net "cache_hit", 0 0, L_0000020f2894f610;  1 drivers
v0000020f289c7970_0 .var "clk", 0 0;
v0000020f289c85f0_0 .net "current_instr", 31 0, L_0000020f2894eff0;  1 drivers
v0000020f289c7a10_0 .var/i "cycle_count", 31 0;
v0000020f289c8690_0 .var/i "error_count", 31 0;
v0000020f289c71f0_0 .var "instr_count", 31 0;
v0000020f289c73d0_0 .var "instr_string", 63 0;
v0000020f289c8730_0 .var/real "ipc", 0 0;
v0000020f289c87d0_0 .net "out", 18 0, L_0000020f28a12430;  1 drivers
v0000020f289c6e30_0 .net "pc_value", 31 0, L_0000020f2894fa70;  1 drivers
v0000020f289c8870_0 .var "reset", 0 0;
v0000020f289c8910_0 .var/i "test_phase", 31 0;
E_0000020f28951f80 .event anyedge, v0000020f289c85f0_0;
S_0000020f288d3a00 .scope module, "riscV1" "riscV" 6 14, 7 1 0, S_0000020f28960840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 19 "out";
L_0000020f2894f290 .functor BUFZ 1, v0000020f289c5350_0, C4<0>, C4<0>, C4<0>;
L_0000020f2894edc0 .functor NOT 1, L_0000020f2894f290, C4<0>, C4<0>, C4<0>;
L_0000020f2894f4c0 .functor AND 1, v0000020f289c14d0_0, L_0000020f2894edc0, C4<1>, C4<1>;
v0000020f289c7830_0 .net "A1", 31 0, v0000020f289c0b70_0;  1 drivers
v0000020f289c7d30_0 .net "A2", 31 0, v0000020f289c0f30_0;  1 drivers
v0000020f289c7510_0 .net "DMwriteEn", 0 0, v0000020f289c2290_0;  1 drivers
v0000020f289c7dd0_0 .net *"_ivl_8", 0 0, L_0000020f2894edc0;  1 drivers
v0000020f289c8050_0 .net "aluMux1Sel", 0 0, v0000020f289c1750_0;  1 drivers
v0000020f289c8230_0 .net "aluMux2sel", 0 0, v0000020f289c25b0_0;  1 drivers
v0000020f289c7330_0 .net "aluOut", 31 0, v0000020f289c1610_0;  1 drivers
v0000020f289c84b0_0 .net "alucont", 3 0, v0000020f289c16b0_0;  1 drivers
v0000020f289c7470_0 .net "branch", 0 0, v0000020f289c0fd0_0;  1 drivers
v0000020f289c7b50_0 .net "cache_Busy", 0 0, v0000020f289c5350_0;  1 drivers
v0000020f289c6cf0_0 .net "cache_hit", 0 0, v0000020f289c4630_0;  1 drivers
v0000020f289c6a70_0 .net "clk", 0 0, v0000020f289c7970_0;  1 drivers
v0000020f289c7790_0 .net "count", 31 0, v0000020f289c1930_0;  1 drivers
v0000020f289c7010_0 .net "dmLoad", 31 0, v0000020f289c5850_0;  1 drivers
v0000020f289c7650_0 .net "imm", 31 0, v0000020f289c4130_0;  1 drivers
v0000020f289c7f10_0 .net "immsel", 2 0, v0000020f289c20b0_0;  1 drivers
v0000020f289c80f0_0 .net "instr", 31 0, v0000020f289c53f0_0;  1 drivers
v0000020f289c82d0_0 .net "out", 18 0, L_0000020f28a12430;  alias, 1 drivers
v0000020f289c76f0_0 .net "pcloadEn", 0 0, v0000020f289c14d0_0;  1 drivers
v0000020f289c78d0_0 .net "processor_stall", 0 0, L_0000020f2894f290;  1 drivers
v0000020f289c7150_0 .net "rd", 31 0, v0000020f289c5490_0;  1 drivers
v0000020f289c7bf0_0 .net "rdEn", 0 0, v0000020f289c1e30_0;  1 drivers
v0000020f289c8190_0 .net "rdMuxsel", 1 0, v0000020f289c2830_0;  1 drivers
v0000020f289c6b10_0 .net "reset", 0 0, v0000020f289c8870_0;  1 drivers
v0000020f289c7fb0_0 .net "rs1", 31 0, L_0000020f2894f6f0;  1 drivers
v0000020f289c70b0_0 .net "rs2", 31 0, L_0000020f2894f5a0;  1 drivers
v0000020f289c7ab0_31 .array/port v0000020f289c7ab0, 31;
v0000020f289c8370_0 .net "t6", 31 0, v0000020f289c7ab0_31;  1 drivers
L_0000020f28a12070 .part v0000020f289c53f0_0, 0, 7;
L_0000020f28a115d0 .part v0000020f289c53f0_0, 12, 3;
L_0000020f28a12390 .part v0000020f289c53f0_0, 30, 1;
L_0000020f28a10ef0 .part v0000020f289c53f0_0, 7, 5;
L_0000020f28a113f0 .part v0000020f289c53f0_0, 15, 5;
L_0000020f28a11cb0 .part v0000020f289c53f0_0, 20, 5;
L_0000020f28a12750 .part v0000020f289c53f0_0, 12, 3;
L_0000020f28a11490 .part v0000020f289c53f0_0, 12, 3;
L_0000020f28a12430 .part v0000020f289c7ab0_31, 0, 19;
S_0000020f288bfec0 .scope module, "Alu" "alu" 7 86, 8 1 0, S_0000020f288d3a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A1";
    .port_info 1 /INPUT 32 "A2";
    .port_info 2 /INPUT 4 "aluCont";
    .port_info 3 /OUTPUT 32 "aluOut";
L_0000020f2894fa00 .functor BUFZ 32, v0000020f289c0b70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020f2894f370 .functor BUFZ 32, v0000020f289c0f30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020f289c2470_0 .net/s "A1", 31 0, v0000020f289c0b70_0;  alias, 1 drivers
v0000020f289c0a30_0 .net/s "A2", 31 0, v0000020f289c0f30_0;  alias, 1 drivers
v0000020f289c1570_0 .net "X", 31 0, L_0000020f2894fa00;  1 drivers
v0000020f289c0c10_0 .net "Y", 31 0, L_0000020f2894f370;  1 drivers
v0000020f289c1cf0_0 .net "aluCont", 3 0, v0000020f289c16b0_0;  alias, 1 drivers
v0000020f289c1610_0 .var "aluOut", 31 0;
E_0000020f28952040/0 .event anyedge, v0000020f289c1cf0_0, v0000020f289c2470_0, v0000020f289c0a30_0, v0000020f289c1570_0;
E_0000020f28952040/1 .event anyedge, v0000020f289c0c10_0;
E_0000020f28952040 .event/or E_0000020f28952040/0, E_0000020f28952040/1;
S_0000020f288c0050 .scope module, "Alumux1" "alumux" 7 93, 9 1 0, S_0000020f288d3a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "rs1";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "aluIn1";
v0000020f289c0b70_0 .var "aluIn1", 31 0;
v0000020f289c1b10_0 .net "pc", 31 0, v0000020f289c1930_0;  alias, 1 drivers
v0000020f289c0ad0_0 .net "rs1", 31 0, L_0000020f2894f6f0;  alias, 1 drivers
v0000020f289c0e90_0 .net "sel", 0 0, v0000020f289c1750_0;  alias, 1 drivers
E_0000020f28952100 .event anyedge, v0000020f289c0e90_0, v0000020f289c0ad0_0, v0000020f289c1b10_0;
S_0000020f288bda30 .scope module, "Alumux2" "alumux2" 7 100, 10 1 0, S_0000020f288d3a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "rs2";
    .port_info 2 /INPUT 32 "imm";
    .port_info 3 /OUTPUT 32 "aluIn2";
v0000020f289c0f30_0 .var "aluIn2", 31 0;
v0000020f289c2010_0 .net "imm", 31 0, v0000020f289c4130_0;  alias, 1 drivers
v0000020f289c1f70_0 .net "rs2", 31 0, L_0000020f2894f5a0;  alias, 1 drivers
v0000020f289c1c50_0 .net "sel", 0 0, v0000020f289c25b0_0;  alias, 1 drivers
E_0000020f28952400 .event anyedge, v0000020f289c1c50_0, v0000020f289c1f70_0, v0000020f289c2010_0;
S_0000020f288bdbc0 .scope module, "CU1" "controlUnit" 7 27, 11 1 0, S_0000020f288d3a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7";
    .port_info 3 /INPUT 1 "brnch";
    .port_info 4 /INPUT 1 "cache_busy";
    .port_info 5 /OUTPUT 4 "aluCont";
    .port_info 6 /OUTPUT 1 "rdEn";
    .port_info 7 /OUTPUT 1 "DMwriteEn";
    .port_info 8 /OUTPUT 1 "pcloadEn";
    .port_info 9 /OUTPUT 2 "rdmuxSel";
    .port_info 10 /OUTPUT 1 "alumux1sel";
    .port_info 11 /OUTPUT 1 "alumux2sel";
    .port_info 12 /OUTPUT 3 "imm";
v0000020f289c2290_0 .var "DMwriteEn", 0 0;
v0000020f289c16b0_0 .var "aluCont", 3 0;
v0000020f289c1750_0 .var "alumux1sel", 0 0;
v0000020f289c25b0_0 .var "alumux2sel", 0 0;
v0000020f289c2510_0 .net "brnch", 0 0, v0000020f289c0fd0_0;  alias, 1 drivers
v0000020f289c1890_0 .net "cache_busy", 0 0, v0000020f289c5350_0;  alias, 1 drivers
v0000020f289c19d0_0 .net "func3", 2 0, L_0000020f28a115d0;  1 drivers
v0000020f289c11b0_0 .net "func7", 0 0, L_0000020f28a12390;  1 drivers
v0000020f289c20b0_0 .var "imm", 2 0;
v0000020f289c23d0_0 .net "opcode", 6 0, L_0000020f28a12070;  1 drivers
v0000020f289c14d0_0 .var "pcloadEn", 0 0;
v0000020f289c1e30_0 .var "rdEn", 0 0;
v0000020f289c2830_0 .var "rdmuxSel", 1 0;
E_0000020f28952e80/0 .event anyedge, v0000020f289c1890_0, v0000020f289c23d0_0, v0000020f289c11b0_0, v0000020f289c19d0_0;
E_0000020f28952e80/1 .event anyedge, v0000020f289c2510_0;
E_0000020f28952e80 .event/or E_0000020f28952e80/0, E_0000020f28952e80/1;
S_0000020f288bb590 .scope module, "brnch1" "brnch" 7 120, 12 1 0, S_0000020f288d3a00;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "func3";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "brnchOut";
L_0000020f2894f1b0 .functor BUFZ 32, L_0000020f2894f6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020f2894f140 .functor BUFZ 32, L_0000020f2894f5a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020f289c1390_0 .net/s "A", 31 0, L_0000020f2894f6f0;  alias, 1 drivers
v0000020f289c2150_0 .net/s "B", 31 0, L_0000020f2894f5a0;  alias, 1 drivers
v0000020f289c17f0_0 .net "X", 31 0, L_0000020f2894f1b0;  1 drivers
v0000020f289c0cb0_0 .net "Y", 31 0, L_0000020f2894f140;  1 drivers
v0000020f289c0fd0_0 .var "brnchOut", 0 0;
v0000020f289c1070_0 .net "func3", 2 0, L_0000020f28a11490;  1 drivers
E_0000020f28953ac0/0 .event anyedge, v0000020f289c1070_0, v0000020f289c0ad0_0, v0000020f289c1f70_0, v0000020f289c17f0_0;
E_0000020f28953ac0/1 .event anyedge, v0000020f289c0cb0_0;
E_0000020f28953ac0 .event/or E_0000020f28953ac0/0, E_0000020f28953ac0/1;
S_0000020f288bb720 .scope module, "counter" "pc" 7 50, 13 1 0, S_0000020f288d3a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enl";
    .port_info 3 /INPUT 32 "load";
    .port_info 4 /OUTPUT 32 "count";
v0000020f289c1ed0_0 .net "clk", 0 0, v0000020f289c7970_0;  alias, 1 drivers
v0000020f289c1930_0 .var "count", 31 0;
v0000020f289c2650_0 .net "enl", 0 0, L_0000020f2894f4c0;  1 drivers
v0000020f289c28d0_0 .net "load", 31 0, v0000020f289c1610_0;  alias, 1 drivers
v0000020f289c21f0_0 .net "reset", 0 0, v0000020f289c8870_0;  alias, 1 drivers
E_0000020f28952ec0 .event posedge, v0000020f289c1ed0_0;
S_0000020f288b10e0 .scope module, "datacache" "cache" 7 108, 3 1 0, S_0000020f288d3a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 3 "func3";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /OUTPUT 1 "hit";
    .port_info 8 /OUTPUT 1 "busy";
P_0000020f288e2fb0 .param/l "IDLE" 1 3 24, C4<00>;
P_0000020f288e2fe8 .param/l "READ" 1 3 25, C4<01>;
P_0000020f288e3020 .param/l "WRITE" 1 3 26, C4<10>;
v0000020f289c48b0_0 .net *"_ivl_5", 1 0, L_0000020f28a11fd0;  1 drivers
L_0000020f289c8b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020f289c4ef0_0 .net/2u *"_ivl_6", 1 0, L_0000020f289c8b10;  1 drivers
v0000020f289c4590_0 .net "addr", 31 0, v0000020f289c1610_0;  alias, 1 drivers
v0000020f289c4c70_0 .net "addr_valid", 0 0, L_0000020f28a11ad0;  1 drivers
v0000020f289c4bd0 .array "age", 7 0, 2 0;
v0000020f289c5350_0 .var "busy", 0 0;
v0000020f289c4e50_0 .net "clk", 0 0, v0000020f289c7970_0;  alias, 1 drivers
v0000020f289c5530 .array "data", 7 0, 31 0;
v0000020f289c3ff0_0 .net "func3", 2 0, L_0000020f28a12750;  1 drivers
v0000020f289c4630_0 .var "hit", 0 0;
v0000020f289c4950_0 .var "hit_count", 31 0;
v0000020f289c57b0_0 .var/i "i", 31 0;
v0000020f289c4f90_0 .var/i "j", 31 0;
v0000020f289c3c30_0 .net "mem_data", 31 0, v0000020f289c1a70_0;  1 drivers
v0000020f289c44f0_0 .net "mem_data_ready", 0 0, v0000020f289c1250_0;  1 drivers
v0000020f289c5030_0 .var "mem_write_en", 0 0;
v0000020f289c5850_0 .var "read_data", 31 0;
v0000020f289c5170_0 .var "replace_way", 0 0;
v0000020f289c4090_0 .net "reset", 0 0, v0000020f289c8870_0;  alias, 1 drivers
v0000020f289c52b0_0 .net "set_index", 1 0, L_0000020f28a11d50;  1 drivers
v0000020f289c3af0_0 .var "state", 1 0;
v0000020f289c46d0_0 .net "tag", 25 0, L_0000020f28a11a30;  1 drivers
v0000020f289c3cd0 .array "tags", 7 0, 25 0;
v0000020f289c3a50 .array "valid", 7 0, 0 0;
v0000020f289c4810_0 .net "write_data", 31 0, L_0000020f2894f5a0;  alias, 1 drivers
v0000020f289c3d70_0 .net "write_en", 0 0, v0000020f289c2290_0;  alias, 1 drivers
L_0000020f28a11a30 .part v0000020f289c1610_0, 6, 26;
L_0000020f28a11d50 .part v0000020f289c1610_0, 4, 2;
L_0000020f28a11fd0 .part v0000020f289c1610_0, 0, 2;
L_0000020f28a11ad0 .cmp/eq 2, L_0000020f28a11fd0, L_0000020f289c8b10;
S_0000020f288b1270 .scope module, "main_memory" "datamem" 3 59, 4 1 0, S_0000020f288b10e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "writeEn";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 3 "func3";
    .port_info 5 /INPUT 32 "storeVal";
    .port_info 6 /OUTPUT 32 "loadVal";
    .port_info 7 /OUTPUT 1 "data_ready";
v0000020f289c0d50_0 .net "addr", 31 0, v0000020f289c1610_0;  alias, 1 drivers
v0000020f289c1110_0 .net "clk", 0 0, v0000020f289c7970_0;  alias, 1 drivers
v0000020f289c1250_0 .var "data_ready", 0 0;
v0000020f289c12f0_0 .net "func3", 2 0, L_0000020f28a12750;  alias, 1 drivers
v0000020f289c1430_0 .var/i "i", 31 0;
v0000020f289c1a70_0 .var "loadVal", 31 0;
v0000020f289c2790 .array "memory", 1023 0, 31 0;
v0000020f289c1bb0_0 .net "reset", 0 0, v0000020f289c8870_0;  alias, 1 drivers
v0000020f289c1d90_0 .net "storeVal", 31 0, L_0000020f2894f5a0;  alias, 1 drivers
v0000020f289c50d0_0 .net "writeEn", 0 0, v0000020f289c5030_0;  1 drivers
E_0000020f28953a40 .event posedge, v0000020f289c21f0_0, v0000020f289c1ed0_0;
S_0000020f289c6550 .scope module, "imm1" "imm" 7 43, 14 1 0, S_0000020f288d3a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ins";
    .port_info 1 /INPUT 3 "cont";
    .port_info 2 /OUTPUT 32 "imm";
v0000020f289c41d0_0 .net "cont", 2 0, v0000020f289c20b0_0;  alias, 1 drivers
v0000020f289c4130_0 .var "imm", 31 0;
v0000020f289c3b90_0 .net "ins", 31 0, v0000020f289c53f0_0;  alias, 1 drivers
E_0000020f28953640 .event anyedge, v0000020f289c20b0_0, v0000020f289c3b90_0;
S_0000020f289c5bf0 .scope module, "progmem" "programMem" 7 58, 15 1 0, S_0000020f288d3a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "ins";
v0000020f289c5210 .array "ROM", 47 0, 7 0;
v0000020f289c4770_0 .net "address", 31 0, v0000020f289c1930_0;  alias, 1 drivers
v0000020f289c53f0_0 .var "ins", 31 0;
v0000020f289c5210_0 .array/port v0000020f289c5210, 0;
v0000020f289c5210_1 .array/port v0000020f289c5210, 1;
v0000020f289c5210_2 .array/port v0000020f289c5210, 2;
E_0000020f28953080/0 .event anyedge, v0000020f289c1b10_0, v0000020f289c5210_0, v0000020f289c5210_1, v0000020f289c5210_2;
v0000020f289c5210_3 .array/port v0000020f289c5210, 3;
v0000020f289c5210_4 .array/port v0000020f289c5210, 4;
v0000020f289c5210_5 .array/port v0000020f289c5210, 5;
v0000020f289c5210_6 .array/port v0000020f289c5210, 6;
E_0000020f28953080/1 .event anyedge, v0000020f289c5210_3, v0000020f289c5210_4, v0000020f289c5210_5, v0000020f289c5210_6;
v0000020f289c5210_7 .array/port v0000020f289c5210, 7;
v0000020f289c5210_8 .array/port v0000020f289c5210, 8;
v0000020f289c5210_9 .array/port v0000020f289c5210, 9;
v0000020f289c5210_10 .array/port v0000020f289c5210, 10;
E_0000020f28953080/2 .event anyedge, v0000020f289c5210_7, v0000020f289c5210_8, v0000020f289c5210_9, v0000020f289c5210_10;
v0000020f289c5210_11 .array/port v0000020f289c5210, 11;
v0000020f289c5210_12 .array/port v0000020f289c5210, 12;
v0000020f289c5210_13 .array/port v0000020f289c5210, 13;
v0000020f289c5210_14 .array/port v0000020f289c5210, 14;
E_0000020f28953080/3 .event anyedge, v0000020f289c5210_11, v0000020f289c5210_12, v0000020f289c5210_13, v0000020f289c5210_14;
v0000020f289c5210_15 .array/port v0000020f289c5210, 15;
v0000020f289c5210_16 .array/port v0000020f289c5210, 16;
v0000020f289c5210_17 .array/port v0000020f289c5210, 17;
v0000020f289c5210_18 .array/port v0000020f289c5210, 18;
E_0000020f28953080/4 .event anyedge, v0000020f289c5210_15, v0000020f289c5210_16, v0000020f289c5210_17, v0000020f289c5210_18;
v0000020f289c5210_19 .array/port v0000020f289c5210, 19;
v0000020f289c5210_20 .array/port v0000020f289c5210, 20;
v0000020f289c5210_21 .array/port v0000020f289c5210, 21;
v0000020f289c5210_22 .array/port v0000020f289c5210, 22;
E_0000020f28953080/5 .event anyedge, v0000020f289c5210_19, v0000020f289c5210_20, v0000020f289c5210_21, v0000020f289c5210_22;
v0000020f289c5210_23 .array/port v0000020f289c5210, 23;
v0000020f289c5210_24 .array/port v0000020f289c5210, 24;
v0000020f289c5210_25 .array/port v0000020f289c5210, 25;
v0000020f289c5210_26 .array/port v0000020f289c5210, 26;
E_0000020f28953080/6 .event anyedge, v0000020f289c5210_23, v0000020f289c5210_24, v0000020f289c5210_25, v0000020f289c5210_26;
v0000020f289c5210_27 .array/port v0000020f289c5210, 27;
v0000020f289c5210_28 .array/port v0000020f289c5210, 28;
v0000020f289c5210_29 .array/port v0000020f289c5210, 29;
v0000020f289c5210_30 .array/port v0000020f289c5210, 30;
E_0000020f28953080/7 .event anyedge, v0000020f289c5210_27, v0000020f289c5210_28, v0000020f289c5210_29, v0000020f289c5210_30;
v0000020f289c5210_31 .array/port v0000020f289c5210, 31;
v0000020f289c5210_32 .array/port v0000020f289c5210, 32;
v0000020f289c5210_33 .array/port v0000020f289c5210, 33;
v0000020f289c5210_34 .array/port v0000020f289c5210, 34;
E_0000020f28953080/8 .event anyedge, v0000020f289c5210_31, v0000020f289c5210_32, v0000020f289c5210_33, v0000020f289c5210_34;
v0000020f289c5210_35 .array/port v0000020f289c5210, 35;
v0000020f289c5210_36 .array/port v0000020f289c5210, 36;
v0000020f289c5210_37 .array/port v0000020f289c5210, 37;
v0000020f289c5210_38 .array/port v0000020f289c5210, 38;
E_0000020f28953080/9 .event anyedge, v0000020f289c5210_35, v0000020f289c5210_36, v0000020f289c5210_37, v0000020f289c5210_38;
v0000020f289c5210_39 .array/port v0000020f289c5210, 39;
v0000020f289c5210_40 .array/port v0000020f289c5210, 40;
v0000020f289c5210_41 .array/port v0000020f289c5210, 41;
v0000020f289c5210_42 .array/port v0000020f289c5210, 42;
E_0000020f28953080/10 .event anyedge, v0000020f289c5210_39, v0000020f289c5210_40, v0000020f289c5210_41, v0000020f289c5210_42;
v0000020f289c5210_43 .array/port v0000020f289c5210, 43;
v0000020f289c5210_44 .array/port v0000020f289c5210, 44;
v0000020f289c5210_45 .array/port v0000020f289c5210, 45;
v0000020f289c5210_46 .array/port v0000020f289c5210, 46;
E_0000020f28953080/11 .event anyedge, v0000020f289c5210_43, v0000020f289c5210_44, v0000020f289c5210_45, v0000020f289c5210_46;
v0000020f289c5210_47 .array/port v0000020f289c5210, 47;
E_0000020f28953080/12 .event anyedge, v0000020f289c5210_47;
E_0000020f28953080 .event/or E_0000020f28953080/0, E_0000020f28953080/1, E_0000020f28953080/2, E_0000020f28953080/3, E_0000020f28953080/4, E_0000020f28953080/5, E_0000020f28953080/6, E_0000020f28953080/7, E_0000020f28953080/8, E_0000020f28953080/9, E_0000020f28953080/10, E_0000020f28953080/11, E_0000020f28953080/12;
S_0000020f289c66e0 .scope module, "rdMux" "rdmux" 7 77, 16 1 0, S_0000020f288d3a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "dataMem";
    .port_info 2 /INPUT 32 "alu";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "imm";
    .port_info 5 /OUTPUT 32 "rd";
v0000020f289c3eb0_0 .net "alu", 31 0, v0000020f289c1610_0;  alias, 1 drivers
v0000020f289c4270_0 .net "dataMem", 31 0, v0000020f289c5850_0;  alias, 1 drivers
v0000020f289c43b0_0 .net "imm", 31 0, v0000020f289c4130_0;  alias, 1 drivers
v0000020f289c55d0_0 .net "pc", 31 0, v0000020f289c1930_0;  alias, 1 drivers
v0000020f289c5490_0 .var "rd", 31 0;
v0000020f289c3e10_0 .net "sel", 1 0, v0000020f289c2830_0;  alias, 1 drivers
E_0000020f28952f00/0 .event anyedge, v0000020f289c2830_0, v0000020f289c1610_0, v0000020f289c5850_0, v0000020f289c1b10_0;
E_0000020f28952f00/1 .event anyedge, v0000020f289c2010_0;
E_0000020f28952f00 .event/or E_0000020f28952f00/0, E_0000020f28952f00/1;
S_0000020f289c5d80 .scope module, "regfile" "regFile" 7 63, 17 1 0, S_0000020f288d3a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enrd";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "rdsel";
    .port_info 4 /INPUT 32 "rd";
    .port_info 5 /INPUT 5 "rs1sel";
    .port_info 6 /INPUT 5 "rs2sel";
    .port_info 7 /OUTPUT 32 "rs1";
    .port_info 8 /OUTPUT 32 "rs2";
    .port_info 9 /OUTPUT 32 "out";
L_0000020f2894f6f0 .functor BUFZ 32, L_0000020f28a12930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020f2894f5a0 .functor BUFZ 32, L_0000020f28a121b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020f289c49f0_0 .net *"_ivl_0", 31 0, L_0000020f28a12930;  1 drivers
v0000020f289c5670_0 .net *"_ivl_10", 6 0, L_0000020f28a11350;  1 drivers
L_0000020f289c8ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020f289c3f50_0 .net *"_ivl_13", 1 0, L_0000020f289c8ac8;  1 drivers
v0000020f289c4310_0 .net *"_ivl_2", 6 0, L_0000020f28a11e90;  1 drivers
L_0000020f289c8a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020f289c4a90_0 .net *"_ivl_5", 1 0, L_0000020f289c8a80;  1 drivers
v0000020f289c5710_0 .net *"_ivl_8", 31 0, L_0000020f28a121b0;  1 drivers
v0000020f289c58f0_0 .net "clk", 0 0, v0000020f289c7970_0;  alias, 1 drivers
v0000020f289c4450_0 .net "enrd", 0 0, v0000020f289c1e30_0;  alias, 1 drivers
v0000020f289c4b30_0 .var/i "i", 31 0;
v0000020f289c4d10_0 .net "out", 31 0, v0000020f289c7ab0_31;  alias, 1 drivers
v0000020f289c4db0_0 .net "rd", 31 0, v0000020f289c5490_0;  alias, 1 drivers
v0000020f289c6ed0_0 .net "rdsel", 4 0, L_0000020f28a10ef0;  1 drivers
v0000020f289c7ab0 .array "registers", 31 0, 31 0;
v0000020f289c8410_0 .net "reset", 0 0, v0000020f289c8870_0;  alias, 1 drivers
v0000020f289c75b0_0 .net "rs1", 31 0, L_0000020f2894f6f0;  alias, 1 drivers
v0000020f289c7c90_0 .net "rs1sel", 4 0, L_0000020f28a113f0;  1 drivers
v0000020f289c6f70_0 .net "rs2", 31 0, L_0000020f2894f5a0;  alias, 1 drivers
v0000020f289c7e70_0 .net "rs2sel", 4 0, L_0000020f28a11cb0;  1 drivers
L_0000020f28a12930 .array/port v0000020f289c7ab0, L_0000020f28a11e90;
L_0000020f28a11e90 .concat [ 5 2 0 0], L_0000020f28a113f0, L_0000020f289c8a80;
L_0000020f28a121b0 .array/port v0000020f289c7ab0, L_0000020f28a11350;
L_0000020f28a11350 .concat [ 5 2 0 0], L_0000020f28a11cb0, L_0000020f289c8ac8;
    .scope S_0000020f288e2480;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f2890aa00_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000020f2890aa00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000020f2890aa00_0;
    %store/vec4a v0000020f2890a8c0, 4, 0;
    %load/vec4 v0000020f2890aa00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f2890aa00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289315d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000020f288e2480;
T_3 ;
    %wait E_0000020f28951d40;
    %load/vec4 v0000020f28909e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f2890aa00_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000020f2890aa00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020f2890aa00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f2890a8c0, 0, 4;
    %load/vec4 v0000020f2890aa00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f2890aa00_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020f2890a280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289315d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289315d0_0, 0;
    %load/vec4 v0000020f2890ab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000020f2890a960_0;
    %load/vec4 v0000020f28931490_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f2890a8c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289315d0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000020f28931490_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020f2890a8c0, 4;
    %assign/vec4 v0000020f2890a280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289315d0_0, 0;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020f288e22f0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289be770_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000020f289be770_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289be810_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020f289be810_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000020f289be770_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289be810_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020f289bcdd0, 4, 0;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v0000020f289be770_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289be810_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020f289bd910, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020f289be770_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289be810_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020f289bda50, 4, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0000020f289be770_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289be810_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020f289bdff0, 4, 0;
    %load/vec4 v0000020f289be810_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289be810_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %load/vec4 v0000020f289be770_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289be770_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f289bd7d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289bd9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289bcbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289bcc90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289bcab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289be8b0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0000020f288e22f0;
T_5 ;
    %wait E_0000020f28951d40;
    %load/vec4 v0000020f289bcd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020f289bd7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289bd9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289bcbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289bcc90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020f289bcab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020f289be8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289be770_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000020f289be770_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289be810_0, 0, 32;
T_5.4 ;
    %load/vec4 v0000020f289be810_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000020f289be770_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289be810_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bcdd0, 0, 4;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v0000020f289be770_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289be810_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bd910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020f289be770_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289be810_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bda50, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0000020f289be770_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289be810_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bdff0, 0, 4;
    %load/vec4 v0000020f289be810_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289be810_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %load/vec4 v0000020f289be770_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289be770_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020f289bd7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020f289bd7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289bd9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289bcbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289bcc90_0, 0;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289bcc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289bd9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289bcbf0_0, 0;
    %load/vec4 v0000020f289be6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000020f289bcdd0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.15, 9;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000020f289bd910, 4;
    %load/vec4 v0000020f289be090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v0000020f289be8b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020f289be8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289bcbf0_0, 0;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000020f289bda50, 4;
    %assign/vec4 v0000020f289bcab0_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bdff0, 0, 4;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000020f289bdff0, 4;
    %addi 1, 0, 3;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bdff0, 0, 4;
    %load/vec4 v0000020f289bdcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0000020f289bd870_0;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bda50, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289bcc90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020f289bd7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289bd9b0_0, 0;
T_5.16 ;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000020f289bcdd0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.20, 9;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000020f289bd910, 4;
    %load/vec4 v0000020f289be090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %load/vec4 v0000020f289be8b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020f289be8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289bcbf0_0, 0;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000020f289bda50, 4;
    %assign/vec4 v0000020f289bcab0_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bdff0, 0, 4;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000020f289bdff0, 4;
    %addi 1, 0, 3;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bdff0, 0, 4;
    %load/vec4 v0000020f289bdcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %load/vec4 v0000020f289bd870_0;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bda50, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289bcc90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020f289bd7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289bd9b0_0, 0;
T_5.21 ;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289bcbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289bd9b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020f289bd7d0_0, 0;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000020f289bcdd0, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000020f289bcdd0, 4;
    %nor/r;
    %flag_set/vec4 9;
    %jmp/0 T_5.25, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.26, 9;
T_5.25 ; End of true expr.
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000020f289bdff0, 4;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000020f289bdff0, 4;
    %cmp/u;
    %flag_mov 10, 5;
    %jmp/0 T_5.27, 10;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.28, 10;
T_5.27 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_5.28, 10;
 ; End of false expr.
    %blend;
T_5.28;
    %jmp/0 T_5.26, 9;
 ; End of false expr.
    %blend;
T_5.26;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %assign/vec4 v0000020f289bd050_0, 0;
T_5.19 ;
T_5.14 ;
T_5.11 ;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0000020f289bdc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.29, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0000020f289bd050_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bcdd0, 0, 4;
    %load/vec4 v0000020f289be090_0;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0000020f289bd050_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bd910, 0, 4;
    %load/vec4 v0000020f289bd4b0_0;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0000020f289bd050_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bda50, 0, 4;
    %load/vec4 v0000020f289bd4b0_0;
    %assign/vec4 v0000020f289bcab0_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0000020f289bd050_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bdff0, 0, 4;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0000020f289bd050_0;
    %inv;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000020f289bdff0, 4;
    %addi 1, 0, 3;
    %load/vec4 v0000020f289bcb50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0000020f289bd050_0;
    %inv;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289bdff0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020f289bd7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289bd9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289bcbf0_0, 0;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289bd9b0_0, 0;
T_5.30 ;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0000020f289bdc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.31, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020f289bd7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289bd9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289bcc90_0, 0;
    %jmp T_5.32;
T_5.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289bd9b0_0, 0;
T_5.32 ;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020f2895ffa0;
T_6 ;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000020f289bd5f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289bd2d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000020f289bd2d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_func 2 68 "$random" 32, v0000020f289bd5f0_0 {0 0 0};
    %ix/getv/s 4, v0000020f289bd2d0_0;
    %store/vec4a v0000020f289bd690, 4, 0;
    %load/vec4 v0000020f289bd2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289bd2d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0000020f2895ffa0;
T_7 ;
    %wait E_0000020f28951cc0;
    %load/vec4 v0000020f289be3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000020f289bd730_0;
    %assign/vec4 v0000020f289bd0f0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020f2895ffa0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289bd0f0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0000020f2895ffa0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289bcf10_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v0000020f289bcf10_0;
    %inv;
    %store/vec4 v0000020f289bcf10_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0000020f2895ffa0;
T_10 ;
    %vpi_call 2 165 "$dumpfile", "cache_test.vcd" {0 0 0};
    %vpi_call 2 166 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020f2895ffa0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289bcfb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289bd370_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289be270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289bd730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289be3b0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f289bd230_0, 0, 3;
    %pushi/vec4 10, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020f28951cc0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289bd370_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020f28951cc0;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289bd2d0_0, 0, 32;
T_10.4 ;
    %load/vec4 v0000020f289bd2d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.5, 5;
    %vpi_func 2 186 "$random" 32, v0000020f289bd5f0_0 {0 0 0};
    %ix/getv/s 4, v0000020f289bd2d0_0;
    %store/vec4a v0000020f289bd690, 4, 0;
    %load/vec4 v0000020f289bd2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289bd2d0_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %vpi_call 2 189 "$display", "\012=== PHASE 1: Sequential Set Testing ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289bd2d0_0, 0, 32;
T_10.6 ;
    %load/vec4 v0000020f289bd2d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.7, 5;
    %load/vec4 v0000020f289bd2d0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020f289bdd70_0, 0, 32;
    %vpi_call 2 194 "$display", "\012Testing Set %0d", v0000020f289bd2d0_0 {0 0 0};
    %load/vec4 v0000020f289bdd70_0;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %load/vec4 v0000020f289bd2d0_0;
    %add;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %load/vec4 v0000020f289bdd70_0;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %load/vec4 v0000020f289bd2d0_0;
    %add;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %load/vec4 v0000020f289bdd70_0;
    %addi 4096, 0, 32;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 572662306, 0, 32;
    %load/vec4 v0000020f289bd2d0_0;
    %add;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %load/vec4 v0000020f289bdd70_0;
    %addi 4096, 0, 32;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 572662306, 0, 32;
    %load/vec4 v0000020f289bd2d0_0;
    %add;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %load/vec4 v0000020f289bdd70_0;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %load/vec4 v0000020f289bd2d0_0;
    %add;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %load/vec4 v0000020f289bd2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289bd2d0_0, 0, 32;
    %jmp T_10.6;
T_10.7 ;
    %vpi_call 2 210 "$display", "\012=== PHASE 2: LRU Testing ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289bd2d0_0, 0, 32;
T_10.8 ;
    %load/vec4 v0000020f289bd2d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.9, 5;
    %load/vec4 v0000020f289bd2d0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020f289bdd70_0, 0, 32;
    %vpi_call 2 214 "$display", "\012Testing LRU for Set %0d", v0000020f289bd2d0_0 {0 0 0};
    %load/vec4 v0000020f289bdd70_0;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 2863267840, 0, 32;
    %load/vec4 v0000020f289bd2d0_0;
    %add;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %load/vec4 v0000020f289bdd70_0;
    %addi 4096, 0, 32;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 3149594624, 0, 32;
    %load/vec4 v0000020f289bd2d0_0;
    %add;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %load/vec4 v0000020f289bdd70_0;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 2863267840, 0, 32;
    %load/vec4 v0000020f289bd2d0_0;
    %add;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %load/vec4 v0000020f289bdd70_0;
    %addi 8192, 0, 32;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 3435921408, 0, 32;
    %load/vec4 v0000020f289bd2d0_0;
    %add;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %load/vec4 v0000020f289bdd70_0;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 2863267840, 0, 32;
    %load/vec4 v0000020f289bd2d0_0;
    %add;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %load/vec4 v0000020f289bdd70_0;
    %addi 8192, 0, 32;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 3435921408, 0, 32;
    %load/vec4 v0000020f289bd2d0_0;
    %add;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %load/vec4 v0000020f289bd2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289bd2d0_0, 0, 32;
    %jmp T_10.8;
T_10.9 ;
    %vpi_call 2 232 "$display", "\012=== PHASE 3: Tag Exhaustion Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289bd2d0_0, 0, 32;
T_10.10 ;
    %load/vec4 v0000020f289bd2d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.11, 5;
    %load/vec4 v0000020f289bd2d0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020f289bdd70_0, 0, 32;
    %pushi/vec4 2852126720, 0, 32;
    %load/vec4 v0000020f289bd2d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000020f289bd190_0, 0, 32;
    %load/vec4 v0000020f289bdd70_0;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %load/vec4 v0000020f289bd190_0;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %load/vec4 v0000020f289bdd70_0;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %load/vec4 v0000020f289bd190_0;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %load/vec4 v0000020f289bd2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289bd2d0_0, 0, 32;
    %jmp T_10.10;
T_10.11 ;
    %vpi_call 2 241 "$display", "\012=== PHASE 4: Edge Cases ===" {0 0 0};
    %pushi/vec4 4092, 0, 32;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 4008636142, 0, 32;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %pushi/vec4 4092, 0, 32;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 4008636142, 0, 32;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %pushi/vec4 260, 0, 32;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 2427178479, 0, 32;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %pushi/vec4 260, 0, 32;
    %store/vec4 v0000020f28931850_0, 0, 32;
    %pushi/vec4 2427178479, 0, 32;
    %store/vec4 v0000020f289327f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289318f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020f28931990_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_0000020f289609d0;
    %join;
    %vpi_call 2 252 "$display", "\012=== Test Summary ===" {0 0 0};
    %vpi_call 2 253 "$display", "Total Errors: %0d", v0000020f289bcfb0_0 {0 0 0};
    %vpi_call 2 254 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000020f2895ffa0;
T_11 ;
    %wait E_0000020f28951cc0;
    %load/vec4 v0000020f289bd370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000020f289bdaf0_0;
    %cmpi/e 1, 1, 1;
    %jmp/1 T_11.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020f289bde10_0;
    %cmpi/e 1, 1, 1;
    %flag_or 6, 8;
T_11.5;
    %jmp/1 T_11.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020f289bd7d0_0;
    %cmpi/e 3, 3, 2;
    %flag_or 6, 8;
T_11.4;
    %jmp/0xz  T_11.2, 6;
    %vpi_call 2 261 "$display", "ERROR: Undefined signals at time %0t", $time {0 0 0};
    %vpi_call 2 262 "$display", "State: %b, Hit: %b, Busy: %b", v0000020f289bd7d0_0, v0000020f289bdaf0_0, v0000020f289bde10_0 {0 0 0};
    %load/vec4 v0000020f289bcfb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289bcfb0_0, 0, 32;
T_11.2 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020f2895ffa0;
T_12 ;
    %wait E_0000020f28951cc0;
    %load/vec4 v0000020f289bdaf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0000020f289be3b0_0;
    %nor/r;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000020f289bdb90_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_12.3, 6;
    %vpi_call 2 272 "$display", "ERROR: Undefined read data at time %0t", $time {0 0 0};
    %vpi_call 2 273 "$display", "Address: %h, Expected: %h", v0000020f289be270_0, v0000020f289bd0f0_0 {0 0 0};
    %load/vec4 v0000020f289bcfb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289bcfb0_0, 0, 32;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020f289064f0;
T_13 ;
    %wait E_0000020f28951ec0;
    %load/vec4 v0000020f289c2330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289be590_0, 0;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0000020f289c0df0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000020f289c0df0_0;
    %pad/u 32;
    %cmpi/u 12500000, 0, 32;
    %jmp/0xz  T_13.2, 5;
    %load/vec4 v0000020f289c0df0_0;
    %addi 1, 0, 27;
    %assign/vec4 v0000020f289c0df0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000020f289be590_0;
    %inv;
    %assign/vec4 v0000020f289be590_0, 0;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0000020f289c0df0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000020f288bdbc0;
T_14 ;
    %wait E_0000020f28952e80;
    %load/vec4 v0000020f289c1890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c1e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c2290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c14d0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000020f289c23d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %jmp T_14.11;
T_14.2 ;
    %load/vec4 v0000020f289c11b0_0;
    %load/vec4 v0000020f289c19d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f289c16b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c1e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c2290_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020f289c20b0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f289c2830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c1750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c25b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c14d0_0, 0, 1;
    %jmp T_14.11;
T_14.3 ;
    %load/vec4 v0000020f289c11b0_0;
    %load/vec4 v0000020f289c19d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f289c16b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c1e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c2290_0, 0, 1;
    %load/vec4 v0000020f289c19d0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000020f289c20b0_0, 0, 3;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020f289c20b0_0, 0, 3;
T_14.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f289c2830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c1750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c25b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c14d0_0, 0, 1;
    %jmp T_14.11;
T_14.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020f289c16b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c1e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c2290_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020f289c20b0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020f289c2830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c1750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c25b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c14d0_0, 0, 1;
    %jmp T_14.11;
T_14.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020f289c16b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c1e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c2290_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020f289c20b0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f289c2830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c1750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c25b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c14d0_0, 0, 1;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020f289c16b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c1e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c2290_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f289c20b0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f289c2830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c1750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c25b0_0, 0, 1;
    %load/vec4 v0000020f289c2510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c14d0_0, 0, 1;
T_14.14 ;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020f289c16b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c1e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c2290_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000020f289c20b0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020f289c2830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c1750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c25b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c14d0_0, 0, 1;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020f289c16b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c1e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c2290_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020f289c20b0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020f289c2830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c1750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c25b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c14d0_0, 0, 1;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020f289c16b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c1e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c2290_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000020f289c20b0_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000020f289c2830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c1750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c25b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c14d0_0, 0, 1;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020f289c16b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c1e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c2290_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000020f289c20b0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f289c2830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c1750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c25b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c14d0_0, 0, 1;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000020f289c6550;
T_15 ;
    %wait E_0000020f28953640;
    %load/vec4 v0000020f289c41d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f289c4130_0, 0, 32;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f289c4130_0, 0, 32;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000020f289c4130_0, 0, 32;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000020f289c4130_0, 0, 32;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000020f289c4130_0, 0, 32;
    %jmp T_15.6;
T_15.5 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000020f289c3b90_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f289c4130_0, 0, 32;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000020f288bb720;
T_16 ;
    %wait E_0000020f28952ec0;
    %load/vec4 v0000020f289c21f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020f289c1930_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000020f289c2650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000020f289c28d0_0;
    %assign/vec4 v0000020f289c1930_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000020f289c1930_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000020f289c1930_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000020f289c5bf0;
T_17 ;
    %wait E_0000020f28953080;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 14, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 144, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 14, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 115, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 14, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 130, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 198, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 194, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 111, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 95, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %pushi/vec4 253, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f289c5210, 4, 0;
    %load/vec4 v0000020f289c4770_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000020f289c5210, 4;
    %load/vec4 v0000020f289c4770_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000020f289c5210, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f289c4770_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000020f289c5210, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000020f289c4770_0;
    %load/vec4a v0000020f289c5210, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f289c53f0_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000020f289c5d80;
T_18 ;
    %wait E_0000020f28952ec0;
    %load/vec4 v0000020f289c4450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000020f289c4db0_0;
    %load/vec4 v0000020f289c6ed0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c7ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c7ab0, 0, 4;
T_18.0 ;
    %load/vec4 v0000020f289c8410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289c4b30_0, 0, 32;
T_18.4 ;
    %load/vec4 v0000020f289c4b30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000020f289c4b30_0;
    %store/vec4a v0000020f289c7ab0, 4, 0;
    %load/vec4 v0000020f289c4b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289c4b30_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
T_18.2 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000020f289c66e0;
T_19 ;
    %wait E_0000020f28952f00;
    %load/vec4 v0000020f289c3e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0000020f289c3eb0_0;
    %store/vec4 v0000020f289c5490_0, 0, 32;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0000020f289c4270_0;
    %store/vec4 v0000020f289c5490_0, 0, 32;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0000020f289c55d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000020f289c5490_0, 0, 32;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0000020f289c43b0_0;
    %store/vec4 v0000020f289c5490_0, 0, 32;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000020f288bfec0;
T_20 ;
    %wait E_0000020f28952040;
    %load/vec4 v0000020f289c1cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %jmp T_20.10;
T_20.0 ;
    %load/vec4 v0000020f289c2470_0;
    %load/vec4 v0000020f289c0a30_0;
    %add;
    %store/vec4 v0000020f289c1610_0, 0, 32;
    %jmp T_20.10;
T_20.1 ;
    %load/vec4 v0000020f289c2470_0;
    %load/vec4 v0000020f289c0a30_0;
    %sub;
    %store/vec4 v0000020f289c1610_0, 0, 32;
    %jmp T_20.10;
T_20.2 ;
    %load/vec4 v0000020f289c2470_0;
    %load/vec4 v0000020f289c0a30_0;
    %xor;
    %store/vec4 v0000020f289c1610_0, 0, 32;
    %jmp T_20.10;
T_20.3 ;
    %load/vec4 v0000020f289c2470_0;
    %load/vec4 v0000020f289c0a30_0;
    %or;
    %store/vec4 v0000020f289c1610_0, 0, 32;
    %jmp T_20.10;
T_20.4 ;
    %load/vec4 v0000020f289c2470_0;
    %load/vec4 v0000020f289c0a30_0;
    %and;
    %store/vec4 v0000020f289c1610_0, 0, 32;
    %jmp T_20.10;
T_20.5 ;
    %load/vec4 v0000020f289c2470_0;
    %load/vec4 v0000020f289c0a30_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000020f289c1610_0, 0, 32;
    %jmp T_20.10;
T_20.6 ;
    %load/vec4 v0000020f289c2470_0;
    %load/vec4 v0000020f289c0a30_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000020f289c1610_0, 0, 32;
    %jmp T_20.10;
T_20.7 ;
    %load/vec4 v0000020f289c2470_0;
    %load/vec4 v0000020f289c0a30_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000020f289c1610_0, 0, 32;
    %jmp T_20.10;
T_20.8 ;
    %load/vec4 v0000020f289c2470_0;
    %load/vec4 v0000020f289c0a30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_20.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_20.12, 8;
T_20.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.12, 8;
 ; End of false expr.
    %blend;
T_20.12;
    %store/vec4 v0000020f289c1610_0, 0, 32;
    %jmp T_20.10;
T_20.9 ;
    %load/vec4 v0000020f289c1570_0;
    %load/vec4 v0000020f289c0c10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_20.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_20.14, 8;
T_20.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.14, 8;
 ; End of false expr.
    %blend;
T_20.14;
    %store/vec4 v0000020f289c1610_0, 0, 32;
    %jmp T_20.10;
T_20.10 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000020f288c0050;
T_21 ;
    %wait E_0000020f28952100;
    %load/vec4 v0000020f289c0e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %jmp T_21.2;
T_21.0 ;
    %load/vec4 v0000020f289c0ad0_0;
    %store/vec4 v0000020f289c0b70_0, 0, 32;
    %jmp T_21.2;
T_21.1 ;
    %load/vec4 v0000020f289c1b10_0;
    %store/vec4 v0000020f289c0b70_0, 0, 32;
    %jmp T_21.2;
T_21.2 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000020f288bda30;
T_22 ;
    %wait E_0000020f28952400;
    %load/vec4 v0000020f289c1c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %jmp T_22.2;
T_22.0 ;
    %load/vec4 v0000020f289c1f70_0;
    %store/vec4 v0000020f289c0f30_0, 0, 32;
    %jmp T_22.2;
T_22.1 ;
    %load/vec4 v0000020f289c2010_0;
    %store/vec4 v0000020f289c0f30_0, 0, 32;
    %jmp T_22.2;
T_22.2 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000020f288b1270;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289c1430_0, 0, 32;
T_23.0 ;
    %load/vec4 v0000020f289c1430_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000020f289c1430_0;
    %store/vec4a v0000020f289c2790, 4, 0;
    %load/vec4 v0000020f289c1430_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289c1430_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c1250_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0000020f288b1270;
T_24 ;
    %wait E_0000020f28953a40;
    %load/vec4 v0000020f289c1bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289c1430_0, 0, 32;
T_24.2 ;
    %load/vec4 v0000020f289c1430_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020f289c1430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c2790, 0, 4;
    %load/vec4 v0000020f289c1430_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289c1430_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020f289c1a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c1250_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c1250_0, 0;
    %load/vec4 v0000020f289c50d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0000020f289c1d90_0;
    %load/vec4 v0000020f289c0d50_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c2790, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289c1250_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0000020f289c0d50_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020f289c2790, 4;
    %assign/vec4 v0000020f289c1a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289c1250_0, 0;
T_24.5 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000020f288b10e0;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289c57b0_0, 0, 32;
T_25.0 ;
    %load/vec4 v0000020f289c57b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289c4f90_0, 0, 32;
T_25.2 ;
    %load/vec4 v0000020f289c4f90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000020f289c57b0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289c4f90_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020f289c3a50, 4, 0;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v0000020f289c57b0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289c4f90_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020f289c3cd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020f289c57b0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289c4f90_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020f289c5530, 4, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0000020f289c57b0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289c4f90_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020f289c4bd0, 4, 0;
    %load/vec4 v0000020f289c4f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289c4f90_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %load/vec4 v0000020f289c57b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289c57b0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f289c3af0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c5350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c4630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c5030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289c5850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289c4950_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0000020f288b10e0;
T_26 ;
    %wait E_0000020f28953a40;
    %load/vec4 v0000020f289c4090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020f289c3af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c5350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c4630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c5030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020f289c5850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020f289c4950_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289c57b0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0000020f289c57b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289c4f90_0, 0, 32;
T_26.4 ;
    %load/vec4 v0000020f289c4f90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000020f289c57b0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289c4f90_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c3a50, 0, 4;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v0000020f289c57b0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289c4f90_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c3cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020f289c57b0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289c4f90_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c5530, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0000020f289c57b0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000020f289c4f90_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c4bd0, 0, 4;
    %load/vec4 v0000020f289c4f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289c4f90_0, 0, 32;
    %jmp T_26.4;
T_26.5 ;
    %load/vec4 v0000020f289c57b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289c57b0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000020f289c3af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020f289c3af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c5350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c4630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c5030_0, 0;
    %jmp T_26.10;
T_26.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c5030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c5350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c4630_0, 0;
    %load/vec4 v0000020f289c4c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.11, 8;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000020f289c3a50, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.15, 9;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000020f289c3cd0, 4;
    %load/vec4 v0000020f289c46d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.13, 8;
    %load/vec4 v0000020f289c4950_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020f289c4950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289c4630_0, 0;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000020f289c5530, 4;
    %assign/vec4 v0000020f289c5850_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c4bd0, 0, 4;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000020f289c4bd0, 4;
    %addi 1, 0, 3;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c4bd0, 0, 4;
    %load/vec4 v0000020f289c3d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %load/vec4 v0000020f289c4810_0;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c5530, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289c5030_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020f289c3af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289c5350_0, 0;
T_26.16 ;
    %jmp T_26.14;
T_26.13 ;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000020f289c3a50, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.20, 9;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000020f289c3cd0, 4;
    %load/vec4 v0000020f289c46d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %load/vec4 v0000020f289c4950_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020f289c4950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289c4630_0, 0;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000020f289c5530, 4;
    %assign/vec4 v0000020f289c5850_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c4bd0, 0, 4;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000020f289c4bd0, 4;
    %addi 1, 0, 3;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c4bd0, 0, 4;
    %load/vec4 v0000020f289c3d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.21, 8;
    %load/vec4 v0000020f289c4810_0;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c5530, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289c5030_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020f289c3af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289c5350_0, 0;
T_26.21 ;
    %jmp T_26.19;
T_26.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c4630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289c5350_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020f289c3af0_0, 0;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000020f289c3a50, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_26.23, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.24, 8;
T_26.23 ; End of true expr.
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000020f289c3a50, 4;
    %nor/r;
    %flag_set/vec4 9;
    %jmp/0 T_26.25, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_26.26, 9;
T_26.25 ; End of true expr.
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000020f289c4bd0, 4;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000020f289c4bd0, 4;
    %cmp/u;
    %flag_mov 10, 5;
    %jmp/0 T_26.27, 10;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.28, 10;
T_26.27 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_26.28, 10;
 ; End of false expr.
    %blend;
T_26.28;
    %jmp/0 T_26.26, 9;
 ; End of false expr.
    %blend;
T_26.26;
    %jmp/0 T_26.24, 8;
 ; End of false expr.
    %blend;
T_26.24;
    %assign/vec4 v0000020f289c5170_0, 0;
T_26.19 ;
T_26.14 ;
T_26.11 ;
    %jmp T_26.10;
T_26.7 ;
    %load/vec4 v0000020f289c44f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.29, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0000020f289c5170_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c3a50, 0, 4;
    %load/vec4 v0000020f289c46d0_0;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0000020f289c5170_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c3cd0, 0, 4;
    %load/vec4 v0000020f289c3c30_0;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0000020f289c5170_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c5530, 0, 4;
    %load/vec4 v0000020f289c3c30_0;
    %assign/vec4 v0000020f289c5850_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0000020f289c5170_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c4bd0, 0, 4;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0000020f289c5170_0;
    %inv;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000020f289c4bd0, 4;
    %addi 1, 0, 3;
    %load/vec4 v0000020f289c52b0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0000020f289c5170_0;
    %inv;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f289c4bd0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020f289c3af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c5350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289c4630_0, 0;
    %jmp T_26.30;
T_26.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289c5350_0, 0;
T_26.30 ;
    %jmp T_26.10;
T_26.8 ;
    %load/vec4 v0000020f289c44f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.31, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020f289c3af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c5350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f289c5030_0, 0;
    %jmp T_26.32;
T_26.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f289c5350_0, 0;
T_26.32 ;
    %jmp T_26.10;
T_26.10 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000020f288bb590;
T_27 ;
    %wait E_0000020f28953ac0;
    %load/vec4 v0000020f289c1070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.0 ;
    %load/vec4 v0000020f289c1390_0;
    %load/vec4 v0000020f289c2150_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_27.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.8, 8;
T_27.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.8, 8;
 ; End of false expr.
    %blend;
T_27.8;
    %pad/s 1;
    %store/vec4 v0000020f289c0fd0_0, 0, 1;
    %jmp T_27.6;
T_27.1 ;
    %load/vec4 v0000020f289c1390_0;
    %load/vec4 v0000020f289c2150_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_27.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.10, 8;
T_27.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.10, 8;
 ; End of false expr.
    %blend;
T_27.10;
    %pad/s 1;
    %store/vec4 v0000020f289c0fd0_0, 0, 1;
    %jmp T_27.6;
T_27.2 ;
    %load/vec4 v0000020f289c1390_0;
    %load/vec4 v0000020f289c2150_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_27.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.12, 8;
T_27.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.12, 8;
 ; End of false expr.
    %blend;
T_27.12;
    %pad/s 1;
    %store/vec4 v0000020f289c0fd0_0, 0, 1;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0000020f289c2150_0;
    %load/vec4 v0000020f289c1390_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_27.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.14, 8;
T_27.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.14, 8;
 ; End of false expr.
    %blend;
T_27.14;
    %pad/s 1;
    %store/vec4 v0000020f289c0fd0_0, 0, 1;
    %jmp T_27.6;
T_27.4 ;
    %load/vec4 v0000020f289c17f0_0;
    %load/vec4 v0000020f289c0cb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_27.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.16, 8;
T_27.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.16, 8;
 ; End of false expr.
    %blend;
T_27.16;
    %pad/s 1;
    %store/vec4 v0000020f289c0fd0_0, 0, 1;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v0000020f289c0cb0_0;
    %load/vec4 v0000020f289c17f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_27.17, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.18, 8;
T_27.17 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.18, 8;
 ; End of false expr.
    %blend;
T_27.18;
    %pad/s 1;
    %store/vec4 v0000020f289c0fd0_0, 0, 1;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000020f28960840;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289c71f0_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_0000020f28960840;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c7970_0, 0, 1;
T_29.0 ;
    %delay 30000, 0;
    %load/vec4 v0000020f289c7970_0;
    %inv;
    %store/vec4 v0000020f289c7970_0, 0, 1;
    %jmp T_29.0;
    %end;
    .thread T_29;
    .scope S_0000020f28960840;
T_30 ;
    %wait E_0000020f28951f80;
    %load/vec4 v0000020f289c85f0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %pushi/vec4 1431194446, 0, 32; draw_string_vec4
    %pushi/vec4 1331121696, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020f289c73d0_0, 0, 64;
    %jmp T_30.10;
T_30.0 ;
    %pushi/vec4 1378710649, 0, 32; draw_string_vec4
    %pushi/vec4 1885675552, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020f289c73d0_0, 0, 64;
    %jmp T_30.10;
T_30.1 ;
    %pushi/vec4 1227702604, 0, 32; draw_string_vec4
    %pushi/vec4 1428168736, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020f289c73d0_0, 0, 64;
    %jmp T_30.10;
T_30.2 ;
    %pushi/vec4 1227705423, 0, 32; draw_string_vec4
    %pushi/vec4 1094983712, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020f289c73d0_0, 0, 64;
    %jmp T_30.10;
T_30.3 ;
    %pushi/vec4 1398034258, 0, 32; draw_string_vec4
    %pushi/vec4 1159733280, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020f289c73d0_0, 0, 64;
    %jmp T_30.10;
T_30.4 ;
    %pushi/vec4 1112686926, 0, 32; draw_string_vec4
    %pushi/vec4 1128800288, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020f289c73d0_0, 0, 64;
    %jmp T_30.10;
T_30.5 ;
    %pushi/vec4 1245793312, 0, 32; draw_string_vec4
    %pushi/vec4 538976288, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020f289c73d0_0, 0, 64;
    %jmp T_30.10;
T_30.6 ;
    %pushi/vec4 1245793362, 0, 32; draw_string_vec4
    %pushi/vec4 538976288, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020f289c73d0_0, 0, 64;
    %jmp T_30.10;
T_30.7 ;
    %pushi/vec4 1280657696, 0, 32; draw_string_vec4
    %pushi/vec4 538976288, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020f289c73d0_0, 0, 64;
    %jmp T_30.10;
T_30.8 ;
    %pushi/vec4 1096108368, 0, 32; draw_string_vec4
    %pushi/vec4 1126178848, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020f289c73d0_0, 0, 64;
    %jmp T_30.10;
T_30.10 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000020f28960840;
T_31 ;
    %vpi_call 6 52 "$display", "\012=== RISC-V Processor Test Starting ===" {0 0 0};
    %vpi_call 6 53 "$display", "Time  Phase  PC     Instruction  Cache  Output" {0 0 0};
    %vpi_call 6 54 "$display", "--------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289c8910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289c7a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f289c8690_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f289c8870_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f289c8870_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020f289c8910_0, 0, 32;
    %pushi/vec4 500, 0, 32;
T_31.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.1, 5;
    %jmp/1 T_31.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020f28952ec0;
    %load/vec4 v0000020f289c7a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289c7a10_0, 0, 32;
    %load/vec4 v0000020f289c7290_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.2, 8;
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/1 T_31.3, 8;
T_31.2 ; End of true expr.
    %pushi/vec4 1212765216, 0, 32; draw_string_vec4
    %jmp/0 T_31.3, 8;
 ; End of false expr.
    %blend;
T_31.3;
    %vpi_call 6 70 "$display", "%4d: %2d     0x%h %s %s %d", v0000020f289c7a10_0, v0000020f289c8910_0, v0000020f289c6e30_0, v0000020f289c73d0_0, S<0,vec4,u32>, v0000020f289c87d0_0 {1 0 0};
    %load/vec4 v0000020f289c7290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %vpi_call 6 80 "$display", "      [Cache Miss] Processor stalled..." {0 0 0};
T_31.4 ;
    %load/vec4 v0000020f289c85f0_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_31.6, 6;
    %vpi_call 6 85 "$display", "ERROR: Invalid instruction detected!" {0 0 0};
    %load/vec4 v0000020f289c8690_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f289c8690_0, 0, 32;
T_31.6 ;
    %load/vec4 v0000020f289c6e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 32;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 32;
    %cmp/u;
    %jmp/1 T_31.11, 6;
    %jmp T_31.12;
T_31.8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020f289c8910_0, 0, 32;
    %jmp T_31.12;
T_31.9 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000020f289c8910_0, 0, 32;
    %jmp T_31.12;
T_31.10 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000020f289c8910_0, 0, 32;
    %jmp T_31.12;
T_31.11 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000020f289c8910_0, 0, 32;
    %jmp T_31.12;
T_31.12 ;
    %pop/vec4 1;
    %jmp T_31.0;
T_31.1 ;
    %pop/vec4 1;
    %vpi_call 6 99 "$display", "\012=== Test Complete ===" {0 0 0};
    %vpi_call 6 100 "$display", "Total Cycles: %d", v0000020f289c7a10_0 {0 0 0};
    %vpi_call 6 101 "$display", "Cache Hits: %d", v0000020f289c4950_0 {0 0 0};
    %load/vec4 v0000020f289c7a10_0;
    %load/vec4 v0000020f289c4950_0;
    %sub;
    %vpi_call 6 102 "$display", "Cache Misses: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 6 103 "$display", "Final Output: %d", v0000020f289c87d0_0 {0 0 0};
    %vpi_call 6 104 "$display", "Errors: %d", v0000020f289c8690_0 {0 0 0};
    %load/vec4 v0000020f289c8690_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.13, 4;
    %vpi_call 6 107 "$display", "\012TEST PASSED \342\234\223" {0 0 0};
    %jmp T_31.14;
T_31.13 ;
    %vpi_call 6 109 "$display", "\012TEST FAILED \342\234\227" {0 0 0};
T_31.14 ;
    %vpi_call 6 111 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0000020f28960840;
T_32 ;
    %wait E_0000020f28952ec0;
    %load/vec4 v0000020f289c8870_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0000020f289c7290_0;
    %nor/r;
    %and;
T_32.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000020f289c71f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020f289c71f0_0, 0;
    %load/vec4 v0000020f289c71f0_0;
    %load/vec4 v0000020f289c7a10_0;
    %div;
    %cvt/rv;
    %assign/wr v0000020f289c8730_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "datamem.v";
    "clkprescaler.v";
    "tb.v";
    "riscV.v";
    "alu.v";
    "alumux.v";
    "alumux2.v";
    "controlUnit.v";
    "brnch.v";
    "pc.v";
    "imm.v";
    "programMem.v";
    "rdmux.v";
    "regFile.v";
