
*** Running vivado
    with args -log basys.vds -m64 -mode batch -messageDb vivado.pb -notrace -source basys.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source basys.tcl -notrace
Command: synth_design -top basys -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2019.06' and will expire in -165 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 360.434 ; gain = 188.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'basys' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/basys.v:2]
INFO: [Synth 8-638] synthesizing module 'DIV' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/DIV.v:2]
INFO: [Synth 8-256] done synthesizing module 'DIV' (1#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/DIV.v:2]
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/top.v:2]
INFO: [Synth 8-638] synthesizing module 'controlUnit' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/controlUnit.v:2]
	Parameter Rtype bound to: 6'b000000 
	Parameter addiu bound to: 6'b001001 
	Parameter andi bound to: 6'b001100 
	Parameter ori bound to: 6'b001101 
	Parameter slti bound to: 6'b001010 
	Parameter sw bound to: 6'b101011 
	Parameter lw bound to: 6'b100011 
	Parameter beq bound to: 6'b000100 
	Parameter bne bound to: 6'b000101 
	Parameter bltz bound to: 6'b000001 
	Parameter j bound to: 6'b000010 
	Parameter halt bound to: 6'b111111 
	Parameter addi bound to: 6'b001000 
	Parameter jal bound to: 6'b000011 
	Parameter lhu bound to: 6'b100101 
	Parameter add bound to: 6'b100000 
	Parameter sub bound to: 6'b100010 
	Parameter and_ bound to: 6'b100100 
	Parameter or_ bound to: 6'b100101 
	Parameter sll bound to: 6'b000000 
	Parameter slt bound to: 6'b101010 
	Parameter movn bound to: 6'b001011 
	Parameter jr bound to: 6'b001000 
	Parameter IF bound to: 3'b000 
	Parameter ID bound to: 3'b001 
	Parameter EXEa bound to: 3'b110 
	Parameter EXEb bound to: 3'b101 
	Parameter EXEls bound to: 3'b010 
	Parameter MEM bound to: 3'b011 
	Parameter WBa bound to: 3'b111 
	Parameter WBm bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/controlUnit.v:45]
INFO: [Synth 8-256] done synthesizing module 'controlUnit' (2#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/controlUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/IR.v:2]
INFO: [Synth 8-256] done synthesizing module 'IR' (3#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/IR.v:2]
INFO: [Synth 8-638] synthesizing module 'DR' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/DR.v:2]
INFO: [Synth 8-256] done synthesizing module 'DR' (4#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/DR.v:2]
INFO: [Synth 8-638] synthesizing module 'Mux5' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/Mux5.v:2]
INFO: [Synth 8-256] done synthesizing module 'Mux5' (5#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/Mux5.v:2]
INFO: [Synth 8-638] synthesizing module 'Mux32' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/Mux32.v:2]
INFO: [Synth 8-256] done synthesizing module 'Mux32' (6#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/Mux32.v:2]
INFO: [Synth 8-638] synthesizing module 'signzeroextend' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/signzeroextend.v:2]
INFO: [Synth 8-256] done synthesizing module 'signzeroextend' (7#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/signzeroextend.v:2]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/ALU.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/ALU.v:17]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/ALU.v:2]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/RegisterFile.v:2]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (9#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/RegisterFile.v:2]
INFO: [Synth 8-638] synthesizing module 'insMEM' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/insMEM.v:2]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/DELL/Desktop/multi_wrq/input.txt' is read successfully [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/insMEM.v:9]
INFO: [Synth 8-256] done synthesizing module 'insMEM' (10#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/insMEM.v:2]
INFO: [Synth 8-638] synthesizing module 'PCchoose' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/PCchoose.v:2]
INFO: [Synth 8-256] done synthesizing module 'PCchoose' (11#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/PCchoose.v:2]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/PC.v:2]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register nextPC_reg in module PC. [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/PC.v:14]
INFO: [Synth 8-256] done synthesizing module 'PC' (12#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/PC.v:2]
INFO: [Synth 8-638] synthesizing module 'DataMem' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/DataMem.v:2]
WARNING: [Synth 8-4767] Trying to implement RAM 'data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "data_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMem' (13#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/DataMem.v:2]
INFO: [Synth 8-256] done synthesizing module 'Top' (14#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/top.v:2]
INFO: [Synth 8-638] synthesizing module 'Fangdou' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/fangdou.v:2]
INFO: [Synth 8-256] done synthesizing module 'Fangdou' (15#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/fangdou.v:2]
INFO: [Synth 8-638] synthesizing module 'Xianshi' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/xianshi.v:2]
INFO: [Synth 8-638] synthesizing module 'SegLED' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/7LED.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/7LED.v:7]
INFO: [Synth 8-256] done synthesizing module 'SegLED' (16#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/7LED.v:2]
INFO: [Synth 8-638] synthesizing module 'YMQ' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/YMQ.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/YMQ.v:8]
INFO: [Synth 8-256] done synthesizing module 'YMQ' (17#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/YMQ.v:2]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/counter.v:2]
INFO: [Synth 8-256] done synthesizing module 'counter' (18#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/counter.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/xianshi.v:30]
INFO: [Synth 8-226] default block is never used [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/xianshi.v:63]
INFO: [Synth 8-256] done synthesizing module 'Xianshi' (19#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/xianshi.v:2]
INFO: [Synth 8-256] done synthesizing module 'basys' (20#1) [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/code_task4/basys.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 395.352 ; gain = 223.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 395.352 ; gain = 223.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/constrs_1/imports/code_task4/cons.xdc]
WARNING: [Vivado 12-507] No nets matched 'RST_IBUF'. [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/constrs_1/imports/code_task4/cons.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/constrs_1/imports/code_task4/cons.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/constrs_1/imports/code_task4/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/constrs_1/imports/code_task4/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basys_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basys_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 671.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 671.699 ; gain = 499.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 671.699 ; gain = 499.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 671.699 ; gain = 499.730
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/ALU.v:13]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/ALU.v:15]
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/controlUnit.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/ALU.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/insMEM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/insMEM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/insMEM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/insMEM.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'nextPC_reg' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/PCchoose.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'DataOut_reg' [C:/Users/DELL/Desktop/multi_wrq/multi_wrq.srcs/sources_1/imports/mosim_muti/DataMem.v:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 671.699 ; gain = 499.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 38    
	                8 Bit    Registers := 64    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   8 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	 197 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 192   
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 6     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
	  12 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 65    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DIV 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module controlUnit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Mux5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module Mux32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module signzeroextend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   8 Input     33 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module insMEM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	 197 Input      8 Bit        Muxes := 4     
Module PCchoose 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DataMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 64    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 192   
	   5 Input      1 Bit        Muxes := 64    
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Fangdou 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SegLED 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module YMQ 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Xianshi 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 671.699 ; gain = 499.730
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design basys has port Data[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 671.699 ; gain = 499.730
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 671.699 ; gain = 499.730

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[31] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[30] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[29] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[28] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[27] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[26] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[25] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[24] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[23] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[22] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[21] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[20] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[19] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[18] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[17] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[16] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[15] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[14] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[13] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[12] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[11] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[10] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[9] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[8] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[7] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[6] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[5] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[4] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[3] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[2] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[1] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALU_/temp_reg[0] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][31] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][30] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][29] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][28] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][27] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][26] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][25] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][24] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][23] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][22] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][21] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][20] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][19] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][18] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][17] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][16] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][15] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][14] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][13] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][12] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][11] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][10] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][9] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][8] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][7] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][6] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][5] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][4] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][3] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][2] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][1] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\RegisterFile_/register_reg[0][0] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[7] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[6] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[5] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[4] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[3] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[2] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[1] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[0] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[15] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[14] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[13] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[12] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[11] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[10] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[9] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[8] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[23] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[22] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[21] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[20] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[19] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[18] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[17] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[16] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[31] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[30] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[29] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[28] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[27] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[26] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[25] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\insMEM_/IDataOut_reg[24] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALUoutDR/out_reg[31] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALUoutDR/out_reg[30] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALUoutDR/out_reg[29] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\ALUoutDR/out_reg[28] ) is unused and will be removed from module Top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:45 . Memory (MB): peak = 671.699 ; gain = 499.730
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:27 ; elapsed = 00:01:45 . Memory (MB): peak = 671.699 ; gain = 499.730

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:02:11 . Memory (MB): peak = 671.699 ; gain = 499.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:16 . Memory (MB): peak = 671.699 ; gain = 499.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:06 ; elapsed = 00:02:25 . Memory (MB): peak = 744.418 ; gain = 572.449
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:06 ; elapsed = 00:02:25 . Memory (MB): peak = 744.418 ; gain = 572.449

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:06 ; elapsed = 00:02:25 . Memory (MB): peak = 744.418 ; gain = 572.449
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:28 . Memory (MB): peak = 744.418 ; gain = 572.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:02:28 . Memory (MB): peak = 744.418 ; gain = 572.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:28 . Memory (MB): peak = 744.418 ; gain = 572.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:02:29 . Memory (MB): peak = 744.418 ; gain = 572.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:29 . Memory (MB): peak = 744.418 ; gain = 572.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:09 ; elapsed = 00:02:29 . Memory (MB): peak = 744.418 ; gain = 572.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    57|
|3     |LUT1   |    97|
|4     |LUT2   |   144|
|5     |LUT3   |   621|
|6     |LUT4   |    99|
|7     |LUT5   |   812|
|8     |LUT6   |  1919|
|9     |MUXF7  |   393|
|10    |MUXF8  |    35|
|11    |FDCE   |  1026|
|12    |FDPE   |    32|
|13    |FDRE   |   700|
|14    |LD     |    36|
|15    |LDC    |    64|
|16    |IBUF   |     5|
|17    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             |  6061|
|2     |  DIV_            |DIV          |   105|
|3     |  Fangdou_        |Fangdou      |     4|
|4     |  Top_            |Top          |  5918|
|5     |    ADR           |DR           |    39|
|6     |    ALU_          |ALU          |    18|
|7     |    ALUoutDR      |DR_0         |   392|
|8     |    BDR           |DR_1         |  1061|
|9     |    DBDR          |DR_2         |    48|
|10    |    DataMem_      |DataMem      |  1304|
|11    |    IR_           |IR           |   747|
|12    |    PC_           |PC           |   341|
|13    |    PCchoose_     |PCchoose     |    78|
|14    |    RegisterFile_ |RegisterFile |  1835|
|15    |    controlUnit_  |controlUnit  |    55|
|16    |  Xianshi_        |Xianshi      |     8|
|17    |    counter_      |counter      |     8|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:29 . Memory (MB): peak = 744.418 ; gain = 572.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 131 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:01:58 . Memory (MB): peak = 744.418 ; gain = 168.820
Synthesis Optimization Complete : Time (s): cpu = 00:02:10 ; elapsed = 00:02:30 . Memory (MB): peak = 744.418 ; gain = 572.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  LD => LDCE: 36 instances
  LDC => LDCE: 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 111 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:24 . Memory (MB): peak = 744.418 ; gain = 556.582
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 744.418 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 00:59:59 2019...
