// Seed: 563543066
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd3
) (
    _id_1,
    id_2
);
  input wire id_2;
  input wire _id_1;
  wire id_3 = id_1;
  wire [id_1 : -1] id_4 = id_4;
  bit id_5 = -1;
  assign id_5 = id_4;
  assign id_5 = -1;
  logic id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_3,
      id_2
  );
  always @("" or id_1) begin : LABEL_0
    if (-1) begin : LABEL_1
      $unsigned(6);
      ;
      id_7 <= 1;
    end
    if (-1) begin : LABEL_2
      SystemTFIdentifier(1'b0, id_1);
      id_5 <= id_5;
    end
  end
endmodule
