{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551116541470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551116541470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 12:42:21 2019 " "Processing started: Mon Feb 25 12:42:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551116541470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551116541470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arena_Lab1_FullAdder -c Arena_Lab1_FullAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arena_Lab1_FullAdder -c Arena_Lab1_FullAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551116541470 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1551116542251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 1/john arenas quartus files/arena_lab1_halfadder/arena_halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 1/john arenas quartus files/arena_lab1_halfadder/arena_halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_HalfAdder-Arena_Arch_HalfAdder " "Found design unit 1: Arena_HalfAdder-Arena_Arch_HalfAdder" {  } { { "../Arena_Lab1_HalfAdder/Arena_HalfAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 1/John Arenas Quartus Files/Arena_Lab1_HalfAdder/Arena_HalfAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551116542985 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_HalfAdder " "Found entity 1: Arena_HalfAdder" {  } { { "../Arena_Lab1_HalfAdder/Arena_HalfAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 1/John Arenas Quartus Files/Arena_Lab1_HalfAdder/Arena_HalfAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551116542985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551116542985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_fulladder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_fulladder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_FullAdder_tb-Arena_Arch_FullAdder_tb " "Found design unit 1: Arena_FullAdder_tb-Arena_Arch_FullAdder_tb" {  } { { "Arena_FullAdder_tb.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 1/John Arenas Quartus Files/Arena_Lab1_FullAdder/Arena_FullAdder_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551116542985 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_FullAdder_tb " "Found entity 1: Arena_FullAdder_tb" {  } { { "Arena_FullAdder_tb.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 1/John Arenas Quartus Files/Arena_Lab1_FullAdder/Arena_FullAdder_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551116542985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551116542985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_FullAdder-Arena_Arch_FullAdder " "Found design unit 1: Arena_FullAdder-Arena_Arch_FullAdder" {  } { { "Arena_FullAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 1/John Arenas Quartus Files/Arena_Lab1_FullAdder/Arena_FullAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551116542985 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_FullAdder " "Found entity 1: Arena_FullAdder" {  } { { "Arena_FullAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 1/John Arenas Quartus Files/Arena_Lab1_FullAdder/Arena_FullAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551116542985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551116542985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_FullAdder " "Elaborating entity \"Arena_FullAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1551116543063 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_CarryOut1 Arena_FullAdder.vhd(33) " "VHDL Process Statement warning at Arena_FullAdder.vhd(33): signal \"Arena_CarryOut1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_FullAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 1/John Arenas Quartus Files/Arena_Lab1_FullAdder/Arena_FullAdder.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551116543063 "|Arena_FullAdder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_CarryOut2 Arena_FullAdder.vhd(33) " "VHDL Process Statement warning at Arena_FullAdder.vhd(33): signal \"Arena_CarryOut2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_FullAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 1/John Arenas Quartus Files/Arena_Lab1_FullAdder/Arena_FullAdder.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551116543063 "|Arena_FullAdder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_HalfAdder Arena_HalfAdder:HA1 " "Elaborating entity \"Arena_HalfAdder\" for hierarchy \"Arena_HalfAdder:HA1\"" {  } { { "Arena_FullAdder.vhd" "HA1" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 1/John Arenas Quartus Files/Arena_Lab1_FullAdder/Arena_FullAdder.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551116543063 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1551116543688 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551116543688 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1551116543735 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1551116543735 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1551116543735 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1551116543735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551116543766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 25 12:42:23 2019 " "Processing ended: Mon Feb 25 12:42:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551116543766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551116543766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551116543766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551116543766 ""}
