

================================================================
== Vitis HLS Report for 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s'
================================================================
* Date:           Tue Jun 24 19:15:21 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.143 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+----------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min    |    max   |  min |   max  |   Type   |
    +---------+---------+-----------+----------+------+--------+----------+
    |     1546|   599282|  15.460 us|  5.993 ms|  1546|  599282|  dataflow|
    +---------+---------+-----------+----------+------+--------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+----------+------+--------+---------+
        |                                                                |                                                             |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |                            Instance                            |                            Module                           |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
        +----------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+----------+------+--------+---------+
        |remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc_U0  |remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc  |        0|        0|       0 ns|      0 ns|     0|       0|       no|
        |xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0                |xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s              |     1545|   599281|  15.450 us|  5.993 ms|  1545|  599281|       no|
        +----------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+----------+------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     14|    -|
|FIFO             |        -|    -|     198|    136|    -|
|Instance         |       66|   10|    2805|   4443|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       66|   10|    3005|   4611|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       23|    4|       2|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                            Module                           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc_U0  |remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc  |        0|   0|    34|    47|    0|
    |xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0                |xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s              |       66|  10|  2771|  4396|    0|
    +----------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                             |       66|  10|  2805|  4443|    0|
    +----------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |cols_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |rows_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |Total               |        0| 198|   0|    0|     4|   32|       64|
    +--------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                Variable Name                               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_cols_loc_channel                                            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_rows_loc_channel                                            |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                     |       and|   0|  0|   2|           1|           1|
    |remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0_ap_start                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_cols_loc_channel                                      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_rows_loc_channel                                      |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                       |          |   0|  0|  14|           7|           7|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_cols_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_rows_loc_channel  |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  18|          4|    2|          4|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_cols_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_rows_loc_channel  |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  2|   0|    2|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|p_src_mat_rows_dout           |   in|   32|     ap_fifo|                                          p_src_mat_rows|       pointer|
|p_src_mat_rows_empty_n        |   in|    1|     ap_fifo|                                          p_src_mat_rows|       pointer|
|p_src_mat_rows_read           |  out|    1|     ap_fifo|                                          p_src_mat_rows|       pointer|
|p_src_mat_cols_dout           |   in|   32|     ap_fifo|                                          p_src_mat_cols|       pointer|
|p_src_mat_cols_empty_n        |   in|    1|     ap_fifo|                                          p_src_mat_cols|       pointer|
|p_src_mat_cols_read           |  out|    1|     ap_fifo|                                          p_src_mat_cols|       pointer|
|imgR_in_data_dout             |   in|    8|     ap_fifo|                                            imgR_in_data|       pointer|
|imgR_in_data_empty_n          |   in|    1|     ap_fifo|                                            imgR_in_data|       pointer|
|imgR_in_data_read             |  out|    1|     ap_fifo|                                            imgR_in_data|       pointer|
|rightRemappedMat_data_din     |  out|    8|     ap_fifo|                                   rightRemappedMat_data|       pointer|
|rightRemappedMat_data_full_n  |   in|    1|     ap_fifo|                                   rightRemappedMat_data|       pointer|
|rightRemappedMat_data_write   |  out|    1|     ap_fifo|                                   rightRemappedMat_data|       pointer|
|mapxRMat_data_dout            |   in|   32|     ap_fifo|                                           mapxRMat_data|       pointer|
|mapxRMat_data_empty_n         |   in|    1|     ap_fifo|                                           mapxRMat_data|       pointer|
|mapxRMat_data_read            |  out|    1|     ap_fifo|                                           mapxRMat_data|       pointer|
|mapyRMat_data_dout            |   in|   32|     ap_fifo|                                           mapyRMat_data|       pointer|
|mapyRMat_data_empty_n         |   in|    1|     ap_fifo|                                           mapyRMat_data|       pointer|
|mapyRMat_data_read            |  out|    1|     ap_fifo|                                           mapyRMat_data|       pointer|
|ap_clk                        |   in|    1|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>|  return value|
+------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

