<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/User:Renuka.parlapalli by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 14:29:46 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>User:Renuka.parlapalli - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"User","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":2,"wgPageName":"User:Renuka.parlapalli","wgTitle":"Renuka.parlapalli","wgCurRevisionId":59649,"wgRevisionId":59649,"wgArticleId":8802,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":[],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"User:Renuka.parlapalli","wgRelevantArticleId":8802,"wgRequestId":"ee05d604eb4a2182dc61355d","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRelevantUserName":"Renuka.parlapalli"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-2 ns-subject page-User_Renuka_parlapalli rootpage-User_Renuka_parlapalli skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">User:Renuka.parlapalli</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p>Overview<br />
</p><p>Texas Instruments' Medical Imaging Demo Application Starter (MIDAS) illustrates the integration of key medical imaging algorithm modules on Texas Instruments (TI) DSPs and System-on-Chips. The MIDAS Optical Coherence Tomogprahy (OCT) v1.0 demo illustrates a system level implementation of midend and backend processing of OCT signal processing on a homogenous C6472 six-core Multicore TI DSP and a PC. We use the TI C6472 Low-cost EVM interfaced via an Ethernet-Ethernet connection to the PC. The <a rel="nofollow" class="external text" href="http://focus.ti.com/docs/prod/folders/print/tms320c6472.html">TMS320C6472 EVM</a> consists of six high-performance C64x+ DSP cores, each of which can run up to a speed of 700 MHz and approximately 6 watts of power consumption, held together by a high speed switch fabric. The C6472 provides 768 KB of shared L2 memory and provides an internal mechanism for sharing data amongst cores. The on-chip DMA Engine allows automated movement of data between peripherals and memory. The device also contains high speed I/O ports such as SRIO and Gigabit Ethernet. This in integration with the PC provide a power-efficient solution to handle both system controller and back-end processing functions in diagnostic OCT systems for a fraction of the power needed by Graphics Processing Units (GPU's). 
</p><p><br />
Figure 1, showcases the function of the cores on the C6472 and the PC. This version incorporates the Optical Coherence Tomography(OCT) v1.0 demo which integrates components from the OCT signal chain including Background Subtraction, Re-sampling, Real-to-Complex FFT, Magnitude Computation and Log Compression from the <a rel="nofollow" class="external text" href="http://focus.ti.com/docs/toolsw/folders/print/s2meddus.html">Embedded Processor Software Toolkit for Medical Imaging Applications v2.0</a>, on the <a rel="nofollow" class="external text" href="http://focus.ti.com/docs/prod/folders/print/tms320c6472.html">TMS320C6472 EVM</a>. 
</p><p><a href="File_OCTDemo_FunctionalOverview.html" class="image"><img alt="OCTDemo FunctionalOverview.png" src="https://processors.wiki.ti.com/images/2/2b/OCTDemo_FunctionalOverview.png" width="485" height="274" class="thumbborder" /></a> 
</p><p>This document includes various aspects of the demo, including a discussion on the software design, step by step instructions to obtain the source code. and setup and development environment to build and run the demo.
</p>
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Software_Implementation"><span class="tocnumber">1</span> <span class="toctext">Software Implementation</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Multicore_DSP_.28Mid_End.29"><span class="tocnumber">1.1</span> <span class="toctext">Multicore DSP (Mid End)</span></a>
<ul>
<li class="toclevel-3 tocsection-3"><a href="#Functional_Overview"><span class="tocnumber">1.1.1</span> <span class="toctext">Functional Overview</span></a>
<ul>
<li class="toclevel-4 tocsection-4"><a href="#Mid_End_Controller"><span class="tocnumber">1.1.1.1</span> <span class="toctext">Mid End Controller</span></a></li>
<li class="toclevel-4 tocsection-5"><a href="#Front_End_Interface"><span class="tocnumber">1.1.1.2</span> <span class="toctext">Front End Interface</span></a></li>
<li class="toclevel-4 tocsection-6"><a href="#Mid_End_Processing"><span class="tocnumber">1.1.1.3</span> <span class="toctext">Mid End Processing</span></a></li>
<li class="toclevel-4 tocsection-7"><a href="#Back_End_Interface"><span class="tocnumber">1.1.1.4</span> <span class="toctext">Back End Interface</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-8"><a href="#CE_Implementation_Details"><span class="tocnumber">1.1.2</span> <span class="toctext">CE Implementation Details</span></a></li>
<li class="toclevel-3 tocsection-9"><a href="#Back_End"><span class="tocnumber">1.1.3</span> <span class="toctext">Back End</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-10"><a href="#GForge_Project_Page"><span class="tocnumber">2</span> <span class="toctext">GForge Project Page</span></a>
<ul>
<li class="toclevel-2 tocsection-11"><a href="#Hardware"><span class="tocnumber">2.1</span> <span class="toctext">Hardware</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-12"><a href="#Requirements"><span class="tocnumber">3</span> <span class="toctext">Requirements</span></a></li>
<li class="toclevel-1 tocsection-13"><a href="#Procedure"><span class="tocnumber">4</span> <span class="toctext">Procedure</span></a>
<ul>
<li class="toclevel-2 tocsection-14"><a href="#Software_Setup"><span class="tocnumber">4.1</span> <span class="toctext">Software Setup</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-15"><a href="#Build_Process_Overview"><span class="tocnumber">5</span> <span class="toctext">Build Process Overview</span></a></li>
<li class="toclevel-1 tocsection-16"><a href="#Run_OCT_Demo"><span class="tocnumber">6</span> <span class="toctext">Run OCT Demo</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#Using_Custom_Input_Data_Sets"><span class="tocnumber">7</span> <span class="toctext">Using Custom Input Data Sets</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#Software_Design"><span class="tocnumber">8</span> <span class="toctext">Software Design</span></a>
<ul>
<li class="toclevel-2 tocsection-19"><a href="#Overview"><span class="tocnumber">8.1</span> <span class="toctext">Overview</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-20"><a href="#Benchmarks"><span class="tocnumber">9</span> <span class="toctext">Benchmarks</span></a></li>
<li class="toclevel-1 tocsection-21"><a href="#Useful_References"><span class="tocnumber">10</span> <span class="toctext">Useful References</span></a></li>
</ul>
</div>

<h1><span class="mw-headline" id="Software_Implementation">Software Implementation<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=1" title="Edit section: Software Implementation">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This section discusses the software implementation for OCT v1.0 and showcases how TI's software components including Multicore Software Development Kit (MCSDK), Codec Engine (CE), Digital Media Application Interface (DMAI) and iUniversal APIs can be leveraged by developers to create applications for such systems.<br />
</p><p>The block diagram showcases the TI production software components that the Multicore DSP&#160;application relies on.
</p><p><a href="File_OCTDemoMCDSPComponents.html" class="image"><img alt="OCTDemoMCDSPComponents.png" src="https://processors.wiki.ti.com/images/1/11/OCTDemoMCDSPComponents.png" width="635" height="389" class="thumbborder" /></a> 
</p><p>TI's SYS/BIOS 6.x is highly configurable, real-time operating system that caters to a variety of embedded processors and is included as part of TI's Code Composer Studio integrated development environment. SYS/BIOS provides some key features that enable easy memory management, preemptive multitasking and real-time analysis. Based on the application's requirements, developers can optimize their final runtime image by including/excluding specific SYS/BIOS modules.
</p><p>The Multicore Software Development Kit (MCSDK) includes key components that ease multicore development including the chip support library, low level drivers, platform software (PDK), Network Developer's Kit (NDK), etc. The Codec Engine, which we describe in more detail later provides a framework and API's to easily plug-and-play algoritms, and handle Inter-Processor Communication (IPC) under the hood.
</p>
<h2><span id="Multicore_DSP_(Mid_End)"></span><span class="mw-headline" id="Multicore_DSP_.28Mid_End.29">Multicore DSP (Mid End)<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=2" title="Edit section: Multicore DSP (Mid End)">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The software application that runs on C6472 is based on a Master/Slave model, where Core 0 acts as the centralized controlling core aka the Master core, and Core 1 to Core 5 act as the Slave cores. Note that though in this demo we utilize all six cores to demonstrate our use case. Core 0 which serves as the master takes care of the synchronization and sets up buffer pointers. The signal processing modules are run across Core 1 - Core 5. Note however that even though distribution is done statically, the assignment of algorithms to cores is done outside of the main application. This allows easy reconfiguration and at the application sotware level, the developer can be agnostic to which core is running which algorithm. <br /> 
</p>
<h3><span class="mw-headline" id="Functional_Overview">Functional Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=3" title="Edit section: Functional Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The software application on C6472's Core 0 is designed to integrate the following functional blocks: <i>Front End Interface</i>, <i>Mid End Controller</i>, <i>Mid End Processing</i> and <i>Back End Interface</i>. 
</p><p><a href="File_OCT_Demo_Application_Design.html" class="image"><img alt="OCT Demo Application Design.png" src="https://processors.wiki.ti.com/images/7/7d/OCT_Demo_Application_Design.png" width="467" height="389" class="thumbborder" /></a> 
</p>
<h4><span class="mw-headline" id="Mid_End_Controller">Mid End Controller<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=4" title="Edit section: Mid End Controller">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>As the name suggests, the Mid End Controller is responsible for initializing and initiating the other blocks. <br /> 
</p>
<h4><span class="mw-headline" id="Front_End_Interface">Front End Interface</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=5" title="Edit section: Front End Interface">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The <i>Front End Interface</i> serves two primary functions: it provides periodic events that mark the availability of incoming input data and it provides functions to access this data that has arrived. Since this version of the demo, OCT v1.0 showcases processing blocks post data acquisition, and has no front-end implementation, it becomes necessary to mimic the function of the OCT front-end as in a real system, where input frames would be continuously received at a set acquisition frame rate. The <i>Front End Interface</i> serves this role, where in it fires an INPUT_RDY event every <i>(1/acquisition rate)</i> seconds. The clock ticks are derived from the SYS/BIOS <i>Timer </i>module. Note here that though in this design we use a frame-based processing model, where the frame boundary defines the input block size, it is also possible to have partial frames as input boundaries. 
</p>
<h4><span class="mw-headline" id="Mid_End_Processing">Mid End Processing</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=6" title="Edit section: Mid End Processing">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The <i>Mid End Processing</i> function block is pending on the INPUT_RDY event from the <i>Front End Interface</i> and as soon as a new frame is “received,” it initiates processing on that input block. <i>Mid End Processing</i> acts as the Client in the <i>Codec Engine</i> <i>(CE)</i> framework and uses the <i>iUniversal</i> interface to call upon <i>Algorithm Servers</i> that correspond to various functions within the ultrasound midend processing signal chain. In this implementation, there are five algorithm servers implemented, one for each core (Core 1 through Core 5). 
</p><p>Let us now look at the primary execution threads that define the data flow through the <i>Mid End Processing</i> block. The figure below shows three primary tasks that utilize the <i>MessageQ</i> IPC&#160;module for message passing. The messages provide pointers to the data and trigger the execution of tasks in the receiving functions. The actual message buffer is setup in shared memory that both the message sender and the message receiver can access. In this case, the <i>process_scatter()</i> pends on a new input frame. When data becomes available, the <i>process_scatter()</i> allocates memory for the message from heap, and assigns the message pointer to the input data. Using the <i>MessageQ_put</i> blocking call, the <i>process_scatter</i>() passes the input data pointers to the <i>process_gather()&#160;The </i>process_gather()use the corresponding <i>oct_wait</i> calls to pend on the signal processing in each core. OncOnce a new frame is received, these tasks call the <i>UNIVERSAL_process</i> API&#160;provided by the iUniversal interface, to invoke the <i>oct c1</i>&#160;through<i>oct c5</i>&#160;processing algorithms on Core 1 through Core 5 respectively. Once the data is processed, the <i>octCluster()</i> use the <i>MessageQ_put</i> API&#160;to pass the output data pointers to the <i>Send_data_to_host()</i>. The <i>Send_data_to_host() </i>ensures that data atomicity is maintained, so that input data that corresponds to a particular frame always stays together. <br /> 
</p><p>Note that the control tasks that involve data scattering and gathering, viz. <i>process_scatter()</i> and <i>Send_data_2_host() </i>are running on Core 0, the Master core, and the processing tasks, viz. <i>process_gather()' </i>and is running on Core 1 and Core 2, respectively. It is important to note here that the IPC between cores is handled under the hood via <i>CE</i> and by using MessageQ, the developer is agnostic to this fact and can simply call the MessageQ APIs for passing data pointers between cores. <br /> 
</p><p><br /> 
</p><p><a href="File_OCTMCDistributedProcessing.html" class="image"><img alt="OCTMCDistributedProcessing.jpg" src="https://processors.wiki.ti.com/images/6/68/OCTMCDistributedProcessing.jpg" width="581" height="389" class="thumbborder" /></a> 
</p><p><br />
</p>
<h4><span class="mw-headline" id="Back_End_Interface">Back End Interface</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=7" title="Edit section: Back End Interface">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Once the output data is ready for display, it is time to pass the data to the PC that handles the backend processing and display. The Mid End application's <i>Back End Interface</i> block provides functions to communicate with the PC back end. For this example implementation, we use the ethernet ports on both device EVMs to interface the two together. To implement the communication protocol in software, we use RDSP, an application written on top of the MCSDK's Network Development Kit (NDK), that allows easy passing of data and parameters between the C6472 and the PC. 
</p>
<h3><span class="mw-headline" id="CE_Implementation_Details">CE Implementation Details</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=8" title="Edit section: CE Implementation Details">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>To better understand this, we delve into a brief discussion on <i>CE</i>. The <i>CE&#160;</i>framework is essentially a set of APIs used to instantiate and run <i>XDAIS</i>-compliant algorithms. <i>XDAIS</i> is an algorithm standard that DSP programmers should follow to ensure that their algorithms easily plug-and-play with other algorithms and can be called using <i>CE </i>APIs. <i>CE&#160;</i>requires two essential components to operate in tandem: a <i>CE Client</i> and a <i>CE Algorithm Server. </i>In this demo, the master core, Core 0, serves as the <i>CE Client&#160;</i>and uses <i>CE</i> APIs to make “remote procedure calls” to <i>CE Algorithm Server</i> executables that reside on DSP Core 1 through Core 5. Essentially, the <i>CE Algorithm Server</i> combines the core codec (Each core runs the same code on a different set of contiguous lines of the input data) along with the other infrastructure pieces (SYS/BIOS, IPC, etc) to produce an executable (.x64P) that is callable by Core 0, the <i>CE Client</i>. The application on Core 0 invokes the remote algorithms on Core 1 and Core 2 using the <i>iUniversal</i> interface, which is a set of APIs used to provide an easy way for <i>XDAIS</i>-compliant, non-VISA (Video, Image, Speech, Audio) algorithms to run using <i>CE</i> 
</p><p><i>CE&#160;</i>provides some unique features that significantly eases the multicore DSP&#160;software development process. One of the primary advantages is that <i>CE</i> eliminates the need for the developer to manually code any Inter-Processor Communication (IPC) details. Once the developer configures memory for IPC, <i>CE </i>takes care of the rest of IPC&#160;under the hood. This is illustrated later in this section with code snippets. <i>CE </i>also captures some key TI hardware features, where resource management for memory and EDMA are done via CE. CE also enables code reuse and faster time to market since applications can be easily ported from TI's current generation C64x+ based multicore DSPs like the C6472 to next-generation devices based on the C66x architecture like the C6678. For more information on CE and C66x devices please click on the relevant links in the References section. 
</p>
<h3><span class="mw-headline" id="Back_End">Back End</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=9" title="Edit section: Back End">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This section showcases the software design on the PC for backend processing and display
</p>
<h1><span class="mw-headline" id="GForge_Project_Page">GForge Project Page<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=10" title="Edit section: GForge Project Page">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>We use the GForge portal to provide access to source files and other related information. The portal also allows us to collaborate with the community.<br /> 
</p><p>Our MIDAS&#160;project page is located at <a rel="nofollow" class="external free" href="https://gforge.ti.com/gf/project/med_opticalcoherencetomography/">https://gforge.ti.com/gf/project/med_opticalcoherencetomography/</a><br />
</p>
<h2><span class="mw-headline" id="Hardware">Hardware<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=11" title="Edit section: Hardware">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h1><span class="mw-headline" id="Requirements">Requirements<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=12" title="Edit section: Requirements">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<ul><li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/prod/folders/print/tms320c6472.html">TMS320C6472 EVM</a> <br /></li>
<li>EVM&#160;12V&#160;Power Supply (included with EVM)<br /></li></ul>
<p>If building the demo from source:<br /> 
</p>
<ul><li>PC workstation<br /></li>
<li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/prod/folders/print/tms320c6472.html">TMS320C6472 EVM</a><br /></li>
<li>Power Supply cable for EVM(included with EVM)<br /></li>
<li>Ethernet cable (included with EVM)<br /></li>
<li>USB560 JTAG Emulator<br /></li>
<li>Power Supply cable for Emulator(included with Emulator)</li></ul>
<h1><span class="mw-headline" id="Procedure">Procedure<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=13" title="Edit section: Procedure">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>1. Connect ethernet cable from Tomahawk's lower ethernet port to PC ethernet port<br />
2. Connect USB560 JTAG Emulator to port on C6472<br />
3. Ensure that wireless connection is disabled on the PC<br />
</p>
<h2><span class="mw-headline" id="Software_Setup">Software Setup<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=14" title="Edit section: Software Setup">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h1><span class="mw-headline" id="Build_Process_Overview">Build Process Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=15" title="Edit section: Build Process Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>Here's an overview of the steps you will take to setup your development environment and build OCT Demo from source. 
</p><p>1. Download and Install OpenCV (version 2.2)
</p><p>2. Download and Install Tftpd32 application
</p><p>2. PC IP has to be statically set. Go to Network Connections -&gt; Right click on properties of Wired Network Connection -&gt; Scroll to Internet Protocol (TCP/IP) and set IP address to 192.168.1.99 and Subnet Mask to 255.255.255.0
</p><p>3. Environment Variables
</p><p>Variable name: OpenCVDir
Variable value: Point to OpenCv Installation
</p><p>Variable Name: DSPLIB_INSTALL_DIR
Variable value: Point to DSPLib Installation
</p><p>4. Make C6472, Emulator connections and Launch Code Composer Studio.
</p><p>5. Launch the TI Debugger and connect to Target
</p><p>6. Import all module libraries (fft, iir, interp, utilCEPkg under miAlgos)
</p><p>-&gt; Build all libraries
</p><p>7. Import server projects - server 1, server 2, server 3, server 4, server 5
</p><p>-&gt; Unzip server#/plat6472.zip in server#
-&gt; Build corresponding server #
</p><p>8. Import projects midendappOct
</p><p>-&gt; Build octlib. Perform gmake from the octlib directory to create octcore package
-&gt; Build all module libraries (fft, iir, interp, utilCEPkg under miAlgos)
-&gt; Unzip platformRepo/plat6472.zip in platformRepo/ directory.
-&gt; Import project serverlib and build serverlib (This code creates a library based on RDSP for linking the DSP code. The midendapps running on core0 needs this library)
-&gt; Build midendappOct
</p><p>9. Load midendappOct.out in core0 and server1.out through server5.out in cores 1 through core 5.
</p><p>10. Backend build instructions
</p><p>-&gt; Compile and run the octDemo.sln file through MSCS. Currently copilation tested on MSVS express edition 2008
-&gt; Point the tftdp server to the oct data location
-&gt; Run the octDemo.exe file from command prompt. User choses from 7 data sets and hits enter
</p><p>11. Output image will be displayed on the screen. Command prompt indicates loading on each core.
</p>
<h1><span class="mw-headline" id="Run_OCT_Demo">Run OCT Demo</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=16" title="Edit section: Run OCT Demo">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h1><span class="mw-headline" id="Using_Custom_Input_Data_Sets">Using Custom Input Data Sets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=17" title="Edit section: Using Custom Input Data Sets">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h1><span class="mw-headline" id="Software_Design">Software Design</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=18" title="Edit section: Software Design">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=19" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h1><span class="mw-headline" id="Benchmarks">Benchmarks</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=20" title="Edit section: Benchmarks">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>1. Cycles consumed to configure and obtain parameters for OCTDemo -&gt; 28390333 =&gt; 40 ms
</p><p>2. To process 8 lines worth of data of 2048 samples per line - Number of process cycles 380159 =&gt; 0.543 seconds to process 8 lines
</p><p>3. The OCT Demo is implemented such that at a given instance only 200 x 2048 lines are processed by each core - Number of process cycles 8479293 =&gt; 12ms
</p><p>/* To be redone in Tabular format */
</p>
<h1><span class="mw-headline" id="Useful_References">Useful References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit&amp;section=21" title="Edit section: Useful References">edit</a><span class="mw-editsection-bracket">]</span></span></h1>

<!-- 
NewPP limit report
Cached time: 20201201123815
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.060 seconds
Real time usage: 0.066 seconds
Preprocessor visited node count: 83/1000000
Preprocessor generated node count: 88/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:8802-0!canonical and timestamp 20201201123815 and revision id 59649
 -->
</div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;oldid=59649">https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;oldid=59649</a>"					</div>
				<div id="catlinks" class="catlinks catlinks-allhidden" data-mw="interface"></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=User%3ARenuka.parlapalli" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-user" class="selected"><span><a href="User_Renuka.html" title="View the user page [c]" accesskey="c">User page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=User_talk:Renuka.parlapalli&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="User_Renuka.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/User_Renuka.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/User_Renuka.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-contributions"><a href="Special_Contributions/Renuka.html" title="A list of contributions by this user">User contributions</a></li><li id="t-log"><a href="Special_Log/Renuka.html">Logs</a></li><li id="t-userrights"><a href="Special_UserRights/Renuka.html">View user groups</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;oldid=59649" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=User:Renuka.parlapalli&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 25 May 2011, at 17:33.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.060","walltime":"0.066","ppvisitednodes":{"value":83,"limit":1000000},"ppgeneratednodes":{"value":88,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201201123815","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":188});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/User:Renuka.parlapalli by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 14:29:52 GMT -->
</html>
