 Timing Path to o_values[10][8] 
  
 Path Start Point : o_values_reg[10][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][8]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.57508  5        11.5751           1       100      F             | 
|    o_values[10][8]                                 Rise  0.1260 0.0190 0.0290    0.0180            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to o_values[11][9] 
  
 Path Start Point : o_values_reg[11][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][9]/Q             DFF_X1        Rise  0.1080 0.1080 0.0310             7.31967  5        12.3197           1       100      F             | 
|    o_values[11][9]                                 Rise  0.1250 0.0170 0.0310    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to o_values[12][1] 
  
 Path Start Point : o_values_reg[12][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][1]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.57315  5        11.5731           1       100      F             | 
|    o_values[12][1]                                 Rise  0.1250 0.0180 0.0290    0.0170            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to o_values[10][4] 
  
 Path Start Point : o_values_reg[10][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][4]/Q             DFF_X1        Rise  0.1080 0.1080 0.0300             6.95061  5        11.9506           1       100      F             | 
|    o_values[10][4]                                 Rise  0.1230 0.0150 0.0300    0.0140            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to o_values[12][13] 
  
 Path Start Point : o_values_reg[12][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][13]/Q            DFF_X1        Rise  0.1100 0.1100 0.0330             8.07207  5        13.0721           1       100      F             | 
|    o_values[12][13]                                Rise  0.1230 0.0130 0.0330    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to o_values[15][8] 
  
 Path Start Point : o_values_reg[15][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[15][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[15]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[15]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.14603  15.1944  20.3405           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[15][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[15][8]/Q             DFF_X1        Rise  0.1070 0.1070 0.0300             6.77126  5        11.7713           1       100      F             | 
|    o_values[15][8]                                 Rise  0.1230 0.0160 0.0300    0.0150            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to o_values[10][15] 
  
 Path Start Point : o_values_reg[10][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][15]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             5.95585  5        10.9558           1       100      F             | 
|    o_values[10][15]                                Rise  0.1220 0.0170 0.0280    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to o_values[18][14] 
  
 Path Start Point : o_values_reg[18][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[18][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[18]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[18]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.34211  15.1944  19.5366           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[18][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[18][14]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             6.02747  5        11.0275           1       100      F             | 
|    o_values[18][14]                                Rise  0.1220 0.0170 0.0280    0.0170            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to o_values[15][12] 
  
 Path Start Point : o_values_reg[15][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[15][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[15]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[15]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.14603  15.1944  20.3405           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[15][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[15][12]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             5.82243  5        10.8224           1       100      F             | 
|    o_values[15][12]                                Rise  0.1210 0.0160 0.0280    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to o_values[20][8] 
  
 Path Start Point : o_values_reg[20][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][8]/Q             DFF_X1        Rise  0.1050 0.1050 0.0270             5.6277   5        10.6277           1       100      F             | 
|    o_values[20][8]                                 Rise  0.1210 0.0160 0.0270    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to o_values[37][5] 
  
 Path Start Point : o_values_reg[37][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[37][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[37]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[37]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47974  15.1944  19.6742           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[37][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[37][5]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.07054  5        11.0705           1       100      F             | 
|    o_values[37][5]                                 Rise  0.1210 0.0150 0.0280    0.0140            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to o_values[13][7] 
  
 Path Start Point : o_values_reg[13][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[13][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[13]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[13]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.88173  15.1944  19.0762           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[13][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[13][7]/Q             DFF_X1        Rise  0.1050 0.1050 0.0270             5.78708  5        10.7871           1       100      F             | 
|    o_values[13][7]                                 Rise  0.1200 0.0150 0.0270    0.0150            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to o_values[14][9] 
  
 Path Start Point : o_values_reg[14][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[14][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[14]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[14]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.8856   15.1944  19.08             16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[14][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[14][9]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.50166  5        10.5017           1       100      F             | 
|    o_values[14][9]                                 Rise  0.1200 0.0160 0.0270    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to o_values[21][14] 
  
 Path Start Point : o_values_reg[21][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[21][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[21]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[21]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.73138  15.1944  19.9258           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[21][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[21][14]/Q            DFF_X1        Rise  0.1040 0.1040 0.0260             5.28333  5        10.2833           1       100      F             | 
|    o_values[21][14]                                Rise  0.1200 0.0160 0.0260    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to o_values[10][10] 
  
 Path Start Point : o_values_reg[10][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][10]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             5.93211  5        10.9321           1       100      F             | 
|    o_values[10][10]                                Rise  0.1190 0.0140 0.0280    0.0130            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to o_values[11][6] 
  
 Path Start Point : o_values_reg[11][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][6]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.19161  5        11.1916           1       100      F             | 
|    o_values[11][6]                                 Rise  0.1190 0.0130 0.0280    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to o_values[12][8] 
  
 Path Start Point : o_values_reg[12][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][8]/Q             DFF_X1        Rise  0.1050 0.1050 0.0280             5.98438  5        10.9844           1       100      F             | 
|    o_values[12][8]                                 Rise  0.1190 0.0140 0.0280    0.0130            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to o_values[18][13] 
  
 Path Start Point : o_values_reg[18][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[18][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[18]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[18]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.34211  15.1944  19.5366           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[18][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[18][13]/Q            DFF_X1        Rise  0.1040 0.1040 0.0270             5.55218  5        10.5522           1       100      F             | 
|    o_values[18][13]                                Rise  0.1190 0.0150 0.0270    0.0150            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to o_values[20][15] 
  
 Path Start Point : o_values_reg[20][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][15]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             5.90129  5        10.9013           1       100      F             | 
|    o_values[20][15]                                Rise  0.1190 0.0140 0.0280    0.0130            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to o_values[37][4] 
  
 Path Start Point : o_values_reg[37][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[37][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[37]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[37]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47974  15.1944  19.6742           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[37][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[37][4]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.56021  5        10.5602           1       100      F             | 
|    o_values[37][4]                                 Rise  0.1190 0.0150 0.0270    0.0140            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to o_values[10][3] 
  
 Path Start Point : o_values_reg[10][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][3]/Q             DFF_X1        Rise  0.1080 0.1080 0.0300             7.06523  5        12.0652           1       100      F             | 
|    o_values[10][3]                                 Rise  0.1180 0.0100 0.0300    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to o_values[10][2] 
  
 Path Start Point : o_values_reg[10][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][2]/Q             DFF_X1        Rise  0.1050 0.1050 0.0270             5.68981  5        10.6898           1       100      F             | 
|    o_values[10][2]                                 Rise  0.1180 0.0130 0.0270    0.0130            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to o_values[13][6] 
  
 Path Start Point : o_values_reg[13][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[13][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[13]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[13]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.88173  15.1944  19.0762           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[13][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[13][6]/Q             DFF_X1        Rise  0.1040 0.1040 0.0260             5.28282  5        10.2828           1       100      F             | 
|    o_values[13][6]                                 Rise  0.1180 0.0140 0.0260    0.0140            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to o_values[14][8] 
  
 Path Start Point : o_values_reg[14][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[14][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[14]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[14]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.8856   15.1944  19.08             16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[14][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[14][8]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.36087  5        10.3609           1       100      F             | 
|    o_values[14][8]                                 Rise  0.1180 0.0140 0.0270    0.0140            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to o_values[0][9] 
  
 Path Start Point : o_values_reg[0][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[0][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.12292  15.1944  20.3174           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[0][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[0][9]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.44034  5        10.4403           1       100      F             | 
|    o_values[0][9]                                 Rise  0.1170 0.0130 0.0270    0.0120            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to o_values[12][4] 
  
 Path Start Point : o_values_reg[12][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][4]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.14934  5        11.1493           1       100      F             | 
|    o_values[12][4]                                 Rise  0.1170 0.0110 0.0280    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to o_values[14][7] 
  
 Path Start Point : o_values_reg[14][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[14][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[14]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[14]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.8856   15.1944  19.08             16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[14][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[14][7]/Q             DFF_X1        Rise  0.1040 0.1040 0.0260             5.30302  5        10.303            1       100      F             | 
|    o_values[14][7]                                 Rise  0.1170 0.0130 0.0260    0.0130            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to o_values[1][1] 
  
 Path Start Point : o_values_reg[1][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[1][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.0524   15.1944  20.2468           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[1][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[1][1]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.50537  5        10.5054           1       100      F             | 
|    o_values[1][1]                                 Rise  0.1170 0.0130 0.0270    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to o_values[20][4] 
  
 Path Start Point : o_values_reg[20][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][4]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.54743  5        10.5474           1       100      F             | 
|    o_values[20][4]                                 Rise  0.1170 0.0130 0.0270    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to o_values[2][15] 
  
 Path Start Point : o_values_reg[2][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[2][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.46957  15.1944  19.664            16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[2][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[2][15]/Q            DFF_X1        Rise  0.1040 0.1040 0.0270             5.49357  5        10.4936           1       100      F             | 
|    o_values[2][15]                                Rise  0.1170 0.0130 0.0270    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to o_values[0][8] 
  
 Path Start Point : o_values_reg[0][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[0][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.12292  15.1944  20.3174           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[0][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[0][8]/Q             DFF_X1        Rise  0.1040 0.1040 0.0260             5.25003  5        10.25             1       100      F             | 
|    o_values[0][8]                                 Rise  0.1160 0.0120 0.0260    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[10][11] 
  
 Path Start Point : o_values_reg[10][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][11]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             5.94019  5        10.9402           1       100      F             | 
|    o_values[10][11]                                Rise  0.1160 0.0110 0.0280    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[11][4] 
  
 Path Start Point : o_values_reg[11][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][4]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.4583   5        10.4583           1       100      F             | 
|    o_values[11][4]                                 Rise  0.1160 0.0120 0.0270    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[11][3] 
  
 Path Start Point : o_values_reg[11][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][3]/Q             DFF_X1        Rise  0.1040 0.1040 0.0260             5.33782  5        10.3378           1       100      F             | 
|    o_values[11][3]                                 Rise  0.1160 0.0120 0.0260    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[13][12] 
  
 Path Start Point : o_values_reg[13][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[13][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[13]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[13]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.88173  15.1944  19.0762           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[13][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[13][12]/Q            DFF_X1        Rise  0.1040 0.1040 0.0270             5.36648  5        10.3665           1       100      F             | 
|    o_values[13][12]                                Rise  0.1160 0.0120 0.0270    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[13][0] 
  
 Path Start Point : o_values_reg[13][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[13][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[13]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[13]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.88173  15.1944  19.0762           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[13][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[13][0]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.38453  5        10.3845           1       100      F             | 
|    o_values[13][0]                                 Rise  0.1160 0.0120 0.0270    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[14][12] 
  
 Path Start Point : o_values_reg[14][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[14][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[14]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[14]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.8856   15.1944  19.08             16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[14][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[14][12]/Q            DFF_X1        Rise  0.1040 0.1040 0.0260             5.22204  5        10.222            1       100      F             | 
|    o_values[14][12]                                Rise  0.1160 0.0120 0.0260    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[18][5] 
  
 Path Start Point : o_values_reg[18][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[18][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[18]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[18]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.34211  15.1944  19.5366           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[18][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[18][5]/Q             DFF_X1        Rise  0.1030 0.1030 0.0260             4.99868  5        9.99868           1       100      F             | 
|    o_values[18][5]                                 Rise  0.1160 0.0130 0.0260    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[18][0] 
  
 Path Start Point : o_values_reg[18][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[18][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[18]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[18]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.34211  15.1944  19.5366           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[18][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[18][0]/Q             DFF_X1        Rise  0.1030 0.1030 0.0260             5.00035  5        10.0003           1       100      F             | 
|    o_values[18][0]                                 Rise  0.1160 0.0130 0.0260    0.0130            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[20][14] 
  
 Path Start Point : o_values_reg[20][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][14]/Q            DFF_X1        Rise  0.1050 0.1050 0.0270             5.72429  5        10.7243           1       100      F             | 
|    o_values[20][14]                                Rise  0.1160 0.0110 0.0270    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[21][11] 
  
 Path Start Point : o_values_reg[21][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[21][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[21]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[21]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.73138  15.1944  19.9258           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[21][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[21][11]/Q            DFF_X1        Rise  0.1030 0.1030 0.0260             4.96277  5        9.96277           1       100      F             | 
|    o_values[21][11]                                Rise  0.1160 0.0130 0.0260    0.0130            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[2][9] 
  
 Path Start Point : o_values_reg[2][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[2][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.46957  15.1944  19.664            16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[2][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[2][9]/Q             DFF_X1        Rise  0.1020 0.1020 0.0250             4.62249  5        9.62249           1       100      F             | 
|    o_values[2][9]                                 Rise  0.1160 0.0140 0.0250    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[37][1] 
  
 Path Start Point : o_values_reg[37][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[37][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[37]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[37]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47974  15.1944  19.6742           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[37][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[37][1]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.5662   5        10.5662           1       100      F             | 
|    o_values[37][1]                                 Rise  0.1160 0.0120 0.0270    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[0][5] 
  
 Path Start Point : o_values_reg[0][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[0][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.12292  15.1944  20.3174           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[0][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[0][5]/Q             DFF_X1        Rise  0.1030 0.1030 0.0260             5.11225  5        10.1123           1       100      F             | 
|    o_values[0][5]                                 Rise  0.1150 0.0120 0.0260    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[10][6] 
  
 Path Start Point : o_values_reg[10][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][6]/Q             DFF_X1        Rise  0.1050 0.1050 0.0280             5.95862  5        10.9586           1       100      F             | 
|    o_values[10][6]                                 Rise  0.1150 0.0100 0.0280    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[12][6] 
  
 Path Start Point : o_values_reg[12][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][6]/Q             DFF_X1        Rise  0.1050 0.1050 0.0270             5.72813  5        10.7281           1       100      F             | 
|    o_values[12][6]                                 Rise  0.1150 0.0100 0.0270    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[12][0] 
  
 Path Start Point : o_values_reg[12][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][0]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.52826  5        10.5283           1       100      F             | 
|    o_values[12][0]                                 Rise  0.1150 0.0110 0.0270    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[14][13] 
  
 Path Start Point : o_values_reg[14][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[14][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[14]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[14]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.8856   15.1944  19.08             16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[14][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[14][13]/Q            DFF_X1        Rise  0.1040 0.1040 0.0260             5.24791  5        10.2479           1       100      F             | 
|    o_values[14][13]                                Rise  0.1150 0.0110 0.0260    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[15][5] 
  
 Path Start Point : o_values_reg[15][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[15][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[15]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[15]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.14603  15.1944  20.3405           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[15][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[15][5]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.43276  5        10.4328           1       100      F             | 
|    o_values[15][5]                                 Rise  0.1150 0.0110 0.0270    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[15][4] 
  
 Path Start Point : o_values_reg[15][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[15][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[15]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[15]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.14603  15.1944  20.3405           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[15][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[15][4]/Q             DFF_X1        Rise  0.1030 0.1030 0.0260             5.11691  5        10.1169           1       100      F             | 
|    o_values[15][4]                                 Rise  0.1150 0.0120 0.0260    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[1][12] 
  
 Path Start Point : o_values_reg[1][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[1][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.0524   15.1944  20.2468           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[1][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[1][12]/Q            DFF_X1        Rise  0.1040 0.1040 0.0270             5.38174  5        10.3817           1       100      F             | 
|    o_values[1][12]                                Rise  0.1150 0.0110 0.0270    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[2][5] 
  
 Path Start Point : o_values_reg[2][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[2][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.46957  15.1944  19.664            16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[2][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[2][5]/Q             DFF_X1        Rise  0.1030 0.1030 0.0250             4.77576  5        9.77576           1       100      F             | 
|    o_values[2][5]                                 Rise  0.1150 0.0120 0.0250    0.0120            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[32][14] 
  
 Path Start Point : o_values_reg[32][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[32][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[32]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[32]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0510             5.92981  15.1944  21.1243           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[32][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[32][14]/Q            DFF_X1        Rise  0.1040 0.1040 0.0260             5.2358   5        10.2358           1       100      F             | 
|    o_values[32][14]                                Rise  0.1150 0.0110 0.0260    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[0][13] 
  
 Path Start Point : o_values_reg[0][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[0][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.12292  15.1944  20.3174           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[0][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[0][13]/Q            DFF_X1        Rise  0.1040 0.1040 0.0270             5.54735  5        10.5474           1       100      F             | 
|    o_values[0][13]                                Rise  0.1140 0.0100 0.0270    0.0100            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[10][7] 
  
 Path Start Point : o_values_reg[10][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][7]/Q             DFF_X1        Rise  0.1050 0.1050 0.0270             5.69936  5        10.6994           1       100      F             | 
|    o_values[10][7]                                 Rise  0.1140 0.0090 0.0270    0.0080            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[10][0] 
  
 Path Start Point : o_values_reg[10][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][0]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.09789  5        11.0979           1       100      F             | 
|    o_values[10][0]                                 Rise  0.1140 0.0080 0.0280    0.0070            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[11][5] 
  
 Path Start Point : o_values_reg[11][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][5]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.60545  5        10.6054           1       100      F             | 
|    o_values[11][5]                                 Rise  0.1140 0.0100 0.0270    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[13][9] 
  
 Path Start Point : o_values_reg[13][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[13][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[13]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[13]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.88173  15.1944  19.0762           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[13][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[13][9]/Q             DFF_X1        Rise  0.1030 0.1030 0.0250             4.79861  5        9.79861           1       100      F             | 
|    o_values[13][9]                                 Rise  0.1140 0.0110 0.0250    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[13][1] 
  
 Path Start Point : o_values_reg[13][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[13][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[13]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[13]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.88173  15.1944  19.0762           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[13][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[13][1]/Q             DFF_X1        Rise  0.1030 0.1030 0.0250             4.91166  5        9.91166           1       100      F             | 
|    o_values[13][1]                                 Rise  0.1140 0.0110 0.0250    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[1][14] 
  
 Path Start Point : o_values_reg[1][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[1][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.0524   15.1944  20.2468           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[1][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[1][14]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.85652  5        9.85652           1       100      F             | 
|    o_values[1][14]                                Rise  0.1140 0.0110 0.0250    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[21][12] 
  
 Path Start Point : o_values_reg[21][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[21][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[21]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[21]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.73138  15.1944  19.9258           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[21][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[21][12]/Q            DFF_X1        Rise  0.1020 0.1020 0.0250             4.66298  5        9.66298           1       100      F             | 
|    o_values[21][12]                                Rise  0.1140 0.0120 0.0250    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[21][3] 
  
 Path Start Point : o_values_reg[21][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[21][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[21]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[21]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.73138  15.1944  19.9258           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[21][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[21][3]/Q             DFF_X1        Rise  0.1030 0.1030 0.0260             5.00297  5        10.003            1       100      F             | 
|    o_values[21][3]                                 Rise  0.1140 0.0110 0.0260    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[2][13] 
  
 Path Start Point : o_values_reg[2][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[2][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.46957  15.1944  19.664            16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[2][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[2][13]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.78129  5        9.78129           1       100      F             | 
|    o_values[2][13]                                Rise  0.1140 0.0110 0.0250    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[32][5] 
  
 Path Start Point : o_values_reg[32][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[32][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[32]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[32]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0510             5.92981  15.1944  21.1243           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[32][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[32][5]/Q             DFF_X1        Rise  0.1020 0.1020 0.0240             4.38771  5        9.38771           1       100      F             | 
|    o_values[32][5]                                 Rise  0.1140 0.0120 0.0240    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[37][7] 
  
 Path Start Point : o_values_reg[37][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[37][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[37]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[37]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47974  15.1944  19.6742           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[37][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[37][7]/Q             DFF_X1        Rise  0.1040 0.1040 0.0260             5.25157  5        10.2516           1       100      F             | 
|    o_values[37][7]                                 Rise  0.1140 0.0100 0.0260    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[39][11] 
  
 Path Start Point : o_values_reg[39][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[39][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[39]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[39]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.35776  15.1944  20.5522           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[39][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[39][11]/Q            DFF_X1        Rise  0.1020 0.1020 0.0240             4.34188  5        9.34188           1       100      F             | 
|    o_values[39][11]                                Rise  0.1140 0.0120 0.0240    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[10][14] 
  
 Path Start Point : o_values_reg[10][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][14]/Q            DFF_X1        Rise  0.1040 0.1040 0.0270             5.44002  5        10.44             1       100      F             | 
|    o_values[10][14]                                Rise  0.1130 0.0090 0.0270    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[10][13] 
  
 Path Start Point : o_values_reg[10][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][13]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.82798  5        9.82798           1       100      F             | 
|    o_values[10][13]                                Rise  0.1130 0.0100 0.0250    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[11][7] 
  
 Path Start Point : o_values_reg[11][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][7]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.48847  5        10.4885           1       100      F             | 
|    o_values[11][7]                                 Rise  0.1130 0.0090 0.0270    0.0080            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[12][3] 
  
 Path Start Point : o_values_reg[12][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][3]/Q             DFF_X1        Rise  0.1030 0.1030 0.0260             5.14959  5        10.1496           1       100      F             | 
|    o_values[12][3]                                 Rise  0.1130 0.0100 0.0260    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[18][15] 
  
 Path Start Point : o_values_reg[18][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[18][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[18]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[18]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.34211  15.1944  19.5366           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[18][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[18][15]/Q            DFF_X1        Rise  0.1040 0.1040 0.0260             5.17664  5        10.1766           1       100      F             | 
|    o_values[18][15]                                Rise  0.1130 0.0090 0.0260    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[19][0] 
  
 Path Start Point : o_values_reg[19][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[19][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[19]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[19]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.0554   15.1944  20.2498           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[19][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[19][0]/Q             DFF_X1        Rise  0.1020 0.1020 0.0240             4.38936  5        9.38936           1       100      F             | 
|    o_values[19][0]                                 Rise  0.1130 0.0110 0.0240    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[1][13] 
  
 Path Start Point : o_values_reg[1][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[1][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.0524   15.1944  20.2468           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[1][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[1][13]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.90888  5        9.90888           1       100      F             | 
|    o_values[1][13]                                Rise  0.1130 0.0100 0.0250    0.0100            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[1][11] 
  
 Path Start Point : o_values_reg[1][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[1][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.0524   15.1944  20.2468           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[1][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[1][11]/Q            DFF_X1        Rise  0.1020 0.1020 0.0240             4.4288   5        9.4288            1       100      F             | 
|    o_values[1][11]                                Rise  0.1130 0.0110 0.0240    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[20][11] 
  
 Path Start Point : o_values_reg[20][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][11]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.83071  5        9.83071           1       100      F             | 
|    o_values[20][11]                                Rise  0.1130 0.0100 0.0250    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[20][10] 
  
 Path Start Point : o_values_reg[20][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][10]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.87971  5        9.87971           1       100      F             | 
|    o_values[20][10]                                Rise  0.1130 0.0100 0.0250    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[21][15] 
  
 Path Start Point : o_values_reg[21][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[21][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[21]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[21]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.73138  15.1944  19.9258           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[21][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[21][15]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.8506   5        9.8506            1       100      F             | 
|    o_values[21][15]                                Rise  0.1130 0.0100 0.0250    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[21][10] 
  
 Path Start Point : o_values_reg[21][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[21][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[21]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[21]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.73138  15.1944  19.9258           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[21][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[21][10]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.74698  5        9.74698           1       100      F             | 
|    o_values[21][10]                                Rise  0.1130 0.0100 0.0250    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[36][14] 
  
 Path Start Point : o_values_reg[36][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[36][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[36]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[36]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.19179  15.1944  19.3862           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[36][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[36][14]/Q            DFF_X1        Rise  0.1020 0.1020 0.0250             4.5502   5        9.5502            1       100      F             | 
|    o_values[36][14]                                Rise  0.1130 0.0110 0.0250    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[37][15] 
  
 Path Start Point : o_values_reg[37][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[37][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[37]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[37]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47974  15.1944  19.6742           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[37][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[37][15]/Q            DFF_X1        Rise  0.1040 0.1040 0.0260             5.21034  5        10.2103           1       100      F             | 
|    o_values[37][15]                                Rise  0.1130 0.0090 0.0260    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[37][6] 
  
 Path Start Point : o_values_reg[37][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[37][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[37]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[37]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47974  15.1944  19.6742           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[37][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[37][6]/Q             DFF_X1        Rise  0.1040 0.1040 0.0260             5.29963  5        10.2996           1       100      F             | 
|    o_values[37][6]                                 Rise  0.1130 0.0090 0.0260    0.0080            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[38][13] 
  
 Path Start Point : o_values_reg[38][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[38][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[38]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[38]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.87533  15.1944  20.0698           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[38][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[38][13]/Q            DFF_X1        Rise  0.1020 0.1020 0.0250             4.47366  5        9.47366           1       100      F             | 
|    o_values[38][13]                                Rise  0.1130 0.0110 0.0250    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[66][3] 
  
 Path Start Point : o_values_reg[66][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[66][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[66]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[66]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.34411  15.1944  19.5386           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[66][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[66][3]/Q             DFF_X1        Rise  0.1030 0.1030 0.0250             4.86275  5        9.86275           1       100      F             | 
|    o_values[66][3]                                 Rise  0.1130 0.0100 0.0250    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[0][15] 
  
 Path Start Point : o_values_reg[0][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[0][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.12292  15.1944  20.3174           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[0][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[0][15]/Q            DFF_X1        Rise  0.1020 0.1020 0.0250             4.56119  5        9.56119           1       100      F             | 
|    o_values[0][15]                                Rise  0.1120 0.0100 0.0250    0.0100            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[0][14] 
  
 Path Start Point : o_values_reg[0][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[0][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.12292  15.1944  20.3174           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[0][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[0][14]/Q            DFF_X1        Rise  0.1020 0.1020 0.0250             4.5499   5        9.5499            1       100      F             | 
|    o_values[0][14]                                Rise  0.1120 0.0100 0.0250    0.0090            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[11][8] 
  
 Path Start Point : o_values_reg[11][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][8]/Q             DFF_X1        Rise  0.1030 0.1030 0.0260             4.98187  5        9.98187           1       100      F             | 
|    o_values[11][8]                                 Rise  0.1120 0.0090 0.0260    0.0080            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[12][15] 
  
 Path Start Point : o_values_reg[12][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][15]/Q            DFF_X1        Rise  0.1030 0.1030 0.0260             5.04294  5        10.0429           1       100      F             | 
|    o_values[12][15]                                Rise  0.1120 0.0090 0.0260    0.0080            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[12][5] 
  
 Path Start Point : o_values_reg[12][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][5]/Q             DFF_X1        Rise  0.1050 0.1050 0.0280             5.97648  5        10.9765           1       100      F             | 
|    o_values[12][5]                                 Rise  0.1120 0.0070 0.0280    0.0060            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[12][2] 
  
 Path Start Point : o_values_reg[12][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][2]/Q             DFF_X1        Rise  0.1040 0.1040 0.0260             5.30494  5        10.3049           1       100      F             | 
|    o_values[12][2]                                 Rise  0.1120 0.0080 0.0260    0.0070            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[13][15] 
  
 Path Start Point : o_values_reg[13][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[13][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[13]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[13]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.88173  15.1944  19.0762           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[13][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[13][15]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.86207  5        9.86207           1       100      F             | 
|    o_values[13][15]                                Rise  0.1120 0.0090 0.0250    0.0080            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[15][0] 
  
 Path Start Point : o_values_reg[15][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[15][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[15]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[15]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.14603  15.1944  20.3405           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[15][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[15][0]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.49445  5        11.4944           1       100      F             | 
|    o_values[15][0]                                 Rise  0.1120 0.0050 0.0290    0.0040            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[16][12] 
  
 Path Start Point : o_values_reg[16][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[16][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[16]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[16]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0510             5.91143  15.1944  21.1059           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[16][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[16][12]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.79126  5        9.79126           1       100      F             | 
|    o_values[16][12]                                Rise  0.1120 0.0090 0.0250    0.0080            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[16][1] 
  
 Path Start Point : o_values_reg[16][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[16][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[16]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[16]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0510             5.91143  15.1944  21.1059           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[16][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[16][1]/Q             DFF_X1        Rise  0.1020 0.1020 0.0240             4.4062   5        9.4062            1       100      F             | 
|    o_values[16][1]                                 Rise  0.1120 0.0100 0.0240    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[1][5] 
  
 Path Start Point : o_values_reg[1][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[1][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.0524   15.1944  20.2468           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[1][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[1][5]/Q             DFF_X1        Rise  0.1020 0.1020 0.0240             4.41156  5        9.41156           1       100      F             | 
|    o_values[1][5]                                 Rise  0.1120 0.0100 0.0240    0.0100            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[20][13] 
  
 Path Start Point : o_values_reg[20][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][13]/Q            DFF_X1        Rise  0.1020 0.1020 0.0250             4.64807  5        9.64807           1       100      F             | 
|    o_values[20][13]                                Rise  0.1120 0.0100 0.0250    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[20][6] 
  
 Path Start Point : o_values_reg[20][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][6]/Q             DFF_X1        Rise  0.1020 0.1020 0.0250             4.6877   5        9.6877            1       100      F             | 
|    o_values[20][6]                                 Rise  0.1120 0.0100 0.0250    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[20][5] 
  
 Path Start Point : o_values_reg[20][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][5]/Q             DFF_X1        Rise  0.1020 0.1020 0.0250             4.65334  5        9.65334           1       100      F             | 
|    o_values[20][5]                                 Rise  0.1120 0.0100 0.0250    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[20][0] 
  
 Path Start Point : o_values_reg[20][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][0]/Q             DFF_X1        Rise  0.1020 0.1020 0.0250             4.679    5        9.679             1       100      F             | 
|    o_values[20][0]                                 Rise  0.1120 0.0100 0.0250    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[21][13] 
  
 Path Start Point : o_values_reg[21][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[21][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[21]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[21]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.73138  15.1944  19.9258           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[21][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[21][13]/Q            DFF_X1        Rise  0.1020 0.1020 0.0240             4.37796  5        9.37796           1       100      F             | 
|    o_values[21][13]                                Rise  0.1120 0.0100 0.0240    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[22][13] 
  
 Path Start Point : o_values_reg[22][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[22][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[22]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[22]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.04288  15.1944  20.2373           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[22][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[22][13]/Q            DFF_X1        Rise  0.1020 0.1020 0.0250             4.5245   5        9.5245            1       100      F             | 
|    o_values[22][13]                                Rise  0.1120 0.0100 0.0250    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1692M, PVMEM - 1870M)
 Timing Path to o_values[10][8] 
  
 Path Start Point : o_values_reg[10][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][8]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.57508  5        11.5751           1       100      F             | 
|    o_values[10][8]                                 Rise  0.1260 0.0190 0.0290    0.0180            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to o_values[11][9] 
  
 Path Start Point : o_values_reg[11][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][9]/Q             DFF_X1        Rise  0.1080 0.1080 0.0310             7.31967  5        12.3197           1       100      F             | 
|    o_values[11][9]                                 Rise  0.1250 0.0170 0.0310    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to o_values[12][1] 
  
 Path Start Point : o_values_reg[12][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][1]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.57315  5        11.5731           1       100      F             | 
|    o_values[12][1]                                 Rise  0.1250 0.0180 0.0290    0.0170            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to o_values[10][4] 
  
 Path Start Point : o_values_reg[10][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][4]/Q             DFF_X1        Rise  0.1080 0.1080 0.0300             6.95061  5        11.9506           1       100      F             | 
|    o_values[10][4]                                 Rise  0.1230 0.0150 0.0300    0.0140            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to o_values[12][13] 
  
 Path Start Point : o_values_reg[12][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][13]/Q            DFF_X1        Rise  0.1100 0.1100 0.0330             8.07207  5        13.0721           1       100      F             | 
|    o_values[12][13]                                Rise  0.1230 0.0130 0.0330    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to o_values[15][8] 
  
 Path Start Point : o_values_reg[15][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[15][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[15]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[15]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.14603  15.1944  20.3405           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[15][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[15][8]/Q             DFF_X1        Rise  0.1070 0.1070 0.0300             6.77126  5        11.7713           1       100      F             | 
|    o_values[15][8]                                 Rise  0.1230 0.0160 0.0300    0.0150            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to o_values[10][15] 
  
 Path Start Point : o_values_reg[10][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][15]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             5.95585  5        10.9558           1       100      F             | 
|    o_values[10][15]                                Rise  0.1220 0.0170 0.0280    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to o_values[18][14] 
  
 Path Start Point : o_values_reg[18][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[18][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[18]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[18]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.34211  15.1944  19.5366           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[18][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[18][14]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             6.02747  5        11.0275           1       100      F             | 
|    o_values[18][14]                                Rise  0.1220 0.0170 0.0280    0.0170            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to o_values[15][12] 
  
 Path Start Point : o_values_reg[15][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[15][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[15]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[15]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.14603  15.1944  20.3405           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[15][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[15][12]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             5.82243  5        10.8224           1       100      F             | 
|    o_values[15][12]                                Rise  0.1210 0.0160 0.0280    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to o_values[20][8] 
  
 Path Start Point : o_values_reg[20][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][8]/Q             DFF_X1        Rise  0.1050 0.1050 0.0270             5.6277   5        10.6277           1       100      F             | 
|    o_values[20][8]                                 Rise  0.1210 0.0160 0.0270    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to o_values[37][5] 
  
 Path Start Point : o_values_reg[37][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[37][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[37]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[37]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47974  15.1944  19.6742           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[37][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[37][5]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.07054  5        11.0705           1       100      F             | 
|    o_values[37][5]                                 Rise  0.1210 0.0150 0.0280    0.0140            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to o_values[13][7] 
  
 Path Start Point : o_values_reg[13][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[13][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[13]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[13]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.88173  15.1944  19.0762           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[13][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[13][7]/Q             DFF_X1        Rise  0.1050 0.1050 0.0270             5.78708  5        10.7871           1       100      F             | 
|    o_values[13][7]                                 Rise  0.1200 0.0150 0.0270    0.0150            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to o_values[14][9] 
  
 Path Start Point : o_values_reg[14][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[14][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[14]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[14]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.8856   15.1944  19.08             16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[14][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[14][9]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.50166  5        10.5017           1       100      F             | 
|    o_values[14][9]                                 Rise  0.1200 0.0160 0.0270    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to o_values[21][14] 
  
 Path Start Point : o_values_reg[21][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[21][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[21]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[21]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.73138  15.1944  19.9258           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[21][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[21][14]/Q            DFF_X1        Rise  0.1040 0.1040 0.0260             5.28333  5        10.2833           1       100      F             | 
|    o_values[21][14]                                Rise  0.1200 0.0160 0.0260    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to o_values[10][10] 
  
 Path Start Point : o_values_reg[10][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][10]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             5.93211  5        10.9321           1       100      F             | 
|    o_values[10][10]                                Rise  0.1190 0.0140 0.0280    0.0130            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to o_values[11][6] 
  
 Path Start Point : o_values_reg[11][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][6]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.19161  5        11.1916           1       100      F             | 
|    o_values[11][6]                                 Rise  0.1190 0.0130 0.0280    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to o_values[12][8] 
  
 Path Start Point : o_values_reg[12][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][8]/Q             DFF_X1        Rise  0.1050 0.1050 0.0280             5.98438  5        10.9844           1       100      F             | 
|    o_values[12][8]                                 Rise  0.1190 0.0140 0.0280    0.0130            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to o_values[18][13] 
  
 Path Start Point : o_values_reg[18][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[18][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[18]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[18]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.34211  15.1944  19.5366           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[18][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[18][13]/Q            DFF_X1        Rise  0.1040 0.1040 0.0270             5.55218  5        10.5522           1       100      F             | 
|    o_values[18][13]                                Rise  0.1190 0.0150 0.0270    0.0150            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to o_values[20][15] 
  
 Path Start Point : o_values_reg[20][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][15]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             5.90129  5        10.9013           1       100      F             | 
|    o_values[20][15]                                Rise  0.1190 0.0140 0.0280    0.0130            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to o_values[37][4] 
  
 Path Start Point : o_values_reg[37][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[37][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[37]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[37]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47974  15.1944  19.6742           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[37][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[37][4]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.56021  5        10.5602           1       100      F             | 
|    o_values[37][4]                                 Rise  0.1190 0.0150 0.0270    0.0140            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to o_values[10][3] 
  
 Path Start Point : o_values_reg[10][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][3]/Q             DFF_X1        Rise  0.1080 0.1080 0.0300             7.06523  5        12.0652           1       100      F             | 
|    o_values[10][3]                                 Rise  0.1180 0.0100 0.0300    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to o_values[10][2] 
  
 Path Start Point : o_values_reg[10][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][2]/Q             DFF_X1        Rise  0.1050 0.1050 0.0270             5.68981  5        10.6898           1       100      F             | 
|    o_values[10][2]                                 Rise  0.1180 0.0130 0.0270    0.0130            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to o_values[13][6] 
  
 Path Start Point : o_values_reg[13][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[13][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[13]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[13]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.88173  15.1944  19.0762           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[13][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[13][6]/Q             DFF_X1        Rise  0.1040 0.1040 0.0260             5.28282  5        10.2828           1       100      F             | 
|    o_values[13][6]                                 Rise  0.1180 0.0140 0.0260    0.0140            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to o_values[14][8] 
  
 Path Start Point : o_values_reg[14][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[14][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[14]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[14]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.8856   15.1944  19.08             16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[14][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[14][8]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.36087  5        10.3609           1       100      F             | 
|    o_values[14][8]                                 Rise  0.1180 0.0140 0.0270    0.0140            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to o_values[0][9] 
  
 Path Start Point : o_values_reg[0][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[0][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.12292  15.1944  20.3174           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[0][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[0][9]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.44034  5        10.4403           1       100      F             | 
|    o_values[0][9]                                 Rise  0.1170 0.0130 0.0270    0.0120            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to o_values[12][4] 
  
 Path Start Point : o_values_reg[12][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][4]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.14934  5        11.1493           1       100      F             | 
|    o_values[12][4]                                 Rise  0.1170 0.0110 0.0280    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to o_values[14][7] 
  
 Path Start Point : o_values_reg[14][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[14][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[14]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[14]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.8856   15.1944  19.08             16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[14][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[14][7]/Q             DFF_X1        Rise  0.1040 0.1040 0.0260             5.30302  5        10.303            1       100      F             | 
|    o_values[14][7]                                 Rise  0.1170 0.0130 0.0260    0.0130            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to o_values[1][1] 
  
 Path Start Point : o_values_reg[1][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[1][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.0524   15.1944  20.2468           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[1][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[1][1]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.50537  5        10.5054           1       100      F             | 
|    o_values[1][1]                                 Rise  0.1170 0.0130 0.0270    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to o_values[20][4] 
  
 Path Start Point : o_values_reg[20][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][4]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.54743  5        10.5474           1       100      F             | 
|    o_values[20][4]                                 Rise  0.1170 0.0130 0.0270    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to o_values[2][15] 
  
 Path Start Point : o_values_reg[2][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[2][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.46957  15.1944  19.664            16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[2][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[2][15]/Q            DFF_X1        Rise  0.1040 0.1040 0.0270             5.49357  5        10.4936           1       100      F             | 
|    o_values[2][15]                                Rise  0.1170 0.0130 0.0270    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to o_values[0][8] 
  
 Path Start Point : o_values_reg[0][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[0][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.12292  15.1944  20.3174           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[0][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[0][8]/Q             DFF_X1        Rise  0.1040 0.1040 0.0260             5.25003  5        10.25             1       100      F             | 
|    o_values[0][8]                                 Rise  0.1160 0.0120 0.0260    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[10][11] 
  
 Path Start Point : o_values_reg[10][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][11]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             5.94019  5        10.9402           1       100      F             | 
|    o_values[10][11]                                Rise  0.1160 0.0110 0.0280    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[11][4] 
  
 Path Start Point : o_values_reg[11][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][4]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.4583   5        10.4583           1       100      F             | 
|    o_values[11][4]                                 Rise  0.1160 0.0120 0.0270    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[11][3] 
  
 Path Start Point : o_values_reg[11][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][3]/Q             DFF_X1        Rise  0.1040 0.1040 0.0260             5.33782  5        10.3378           1       100      F             | 
|    o_values[11][3]                                 Rise  0.1160 0.0120 0.0260    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[13][12] 
  
 Path Start Point : o_values_reg[13][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[13][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[13]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[13]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.88173  15.1944  19.0762           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[13][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[13][12]/Q            DFF_X1        Rise  0.1040 0.1040 0.0270             5.36648  5        10.3665           1       100      F             | 
|    o_values[13][12]                                Rise  0.1160 0.0120 0.0270    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[13][0] 
  
 Path Start Point : o_values_reg[13][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[13][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[13]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[13]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.88173  15.1944  19.0762           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[13][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[13][0]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.38453  5        10.3845           1       100      F             | 
|    o_values[13][0]                                 Rise  0.1160 0.0120 0.0270    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[14][12] 
  
 Path Start Point : o_values_reg[14][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[14][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[14]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[14]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.8856   15.1944  19.08             16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[14][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[14][12]/Q            DFF_X1        Rise  0.1040 0.1040 0.0260             5.22204  5        10.222            1       100      F             | 
|    o_values[14][12]                                Rise  0.1160 0.0120 0.0260    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[18][5] 
  
 Path Start Point : o_values_reg[18][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[18][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[18]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[18]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.34211  15.1944  19.5366           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[18][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[18][5]/Q             DFF_X1        Rise  0.1030 0.1030 0.0260             4.99868  5        9.99868           1       100      F             | 
|    o_values[18][5]                                 Rise  0.1160 0.0130 0.0260    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[18][0] 
  
 Path Start Point : o_values_reg[18][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[18][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[18]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[18]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.34211  15.1944  19.5366           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[18][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[18][0]/Q             DFF_X1        Rise  0.1030 0.1030 0.0260             5.00035  5        10.0003           1       100      F             | 
|    o_values[18][0]                                 Rise  0.1160 0.0130 0.0260    0.0130            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[20][14] 
  
 Path Start Point : o_values_reg[20][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][14]/Q            DFF_X1        Rise  0.1050 0.1050 0.0270             5.72429  5        10.7243           1       100      F             | 
|    o_values[20][14]                                Rise  0.1160 0.0110 0.0270    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[21][11] 
  
 Path Start Point : o_values_reg[21][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[21][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[21]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[21]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.73138  15.1944  19.9258           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[21][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[21][11]/Q            DFF_X1        Rise  0.1030 0.1030 0.0260             4.96277  5        9.96277           1       100      F             | 
|    o_values[21][11]                                Rise  0.1160 0.0130 0.0260    0.0130            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[2][9] 
  
 Path Start Point : o_values_reg[2][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[2][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.46957  15.1944  19.664            16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[2][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[2][9]/Q             DFF_X1        Rise  0.1020 0.1020 0.0250             4.62249  5        9.62249           1       100      F             | 
|    o_values[2][9]                                 Rise  0.1160 0.0140 0.0250    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[37][1] 
  
 Path Start Point : o_values_reg[37][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[37][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[37]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[37]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47974  15.1944  19.6742           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[37][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[37][1]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.5662   5        10.5662           1       100      F             | 
|    o_values[37][1]                                 Rise  0.1160 0.0120 0.0270    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to o_values[0][5] 
  
 Path Start Point : o_values_reg[0][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[0][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.12292  15.1944  20.3174           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[0][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[0][5]/Q             DFF_X1        Rise  0.1030 0.1030 0.0260             5.11225  5        10.1123           1       100      F             | 
|    o_values[0][5]                                 Rise  0.1150 0.0120 0.0260    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[10][6] 
  
 Path Start Point : o_values_reg[10][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][6]/Q             DFF_X1        Rise  0.1050 0.1050 0.0280             5.95862  5        10.9586           1       100      F             | 
|    o_values[10][6]                                 Rise  0.1150 0.0100 0.0280    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[12][6] 
  
 Path Start Point : o_values_reg[12][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][6]/Q             DFF_X1        Rise  0.1050 0.1050 0.0270             5.72813  5        10.7281           1       100      F             | 
|    o_values[12][6]                                 Rise  0.1150 0.0100 0.0270    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[12][0] 
  
 Path Start Point : o_values_reg[12][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][0]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.52826  5        10.5283           1       100      F             | 
|    o_values[12][0]                                 Rise  0.1150 0.0110 0.0270    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[14][13] 
  
 Path Start Point : o_values_reg[14][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[14][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[14]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[14]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.8856   15.1944  19.08             16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[14][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[14][13]/Q            DFF_X1        Rise  0.1040 0.1040 0.0260             5.24791  5        10.2479           1       100      F             | 
|    o_values[14][13]                                Rise  0.1150 0.0110 0.0260    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[15][5] 
  
 Path Start Point : o_values_reg[15][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[15][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[15]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[15]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.14603  15.1944  20.3405           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[15][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[15][5]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.43276  5        10.4328           1       100      F             | 
|    o_values[15][5]                                 Rise  0.1150 0.0110 0.0270    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[15][4] 
  
 Path Start Point : o_values_reg[15][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[15][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[15]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[15]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.14603  15.1944  20.3405           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[15][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[15][4]/Q             DFF_X1        Rise  0.1030 0.1030 0.0260             5.11691  5        10.1169           1       100      F             | 
|    o_values[15][4]                                 Rise  0.1150 0.0120 0.0260    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[1][12] 
  
 Path Start Point : o_values_reg[1][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[1][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.0524   15.1944  20.2468           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[1][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[1][12]/Q            DFF_X1        Rise  0.1040 0.1040 0.0270             5.38174  5        10.3817           1       100      F             | 
|    o_values[1][12]                                Rise  0.1150 0.0110 0.0270    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[2][5] 
  
 Path Start Point : o_values_reg[2][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[2][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.46957  15.1944  19.664            16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[2][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[2][5]/Q             DFF_X1        Rise  0.1030 0.1030 0.0250             4.77576  5        9.77576           1       100      F             | 
|    o_values[2][5]                                 Rise  0.1150 0.0120 0.0250    0.0120            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[32][14] 
  
 Path Start Point : o_values_reg[32][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[32][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[32]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[32]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0510             5.92981  15.1944  21.1243           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[32][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[32][14]/Q            DFF_X1        Rise  0.1040 0.1040 0.0260             5.2358   5        10.2358           1       100      F             | 
|    o_values[32][14]                                Rise  0.1150 0.0110 0.0260    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to o_values[0][13] 
  
 Path Start Point : o_values_reg[0][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[0][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.12292  15.1944  20.3174           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[0][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[0][13]/Q            DFF_X1        Rise  0.1040 0.1040 0.0270             5.54735  5        10.5474           1       100      F             | 
|    o_values[0][13]                                Rise  0.1140 0.0100 0.0270    0.0100            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[10][7] 
  
 Path Start Point : o_values_reg[10][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][7]/Q             DFF_X1        Rise  0.1050 0.1050 0.0270             5.69936  5        10.6994           1       100      F             | 
|    o_values[10][7]                                 Rise  0.1140 0.0090 0.0270    0.0080            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[10][0] 
  
 Path Start Point : o_values_reg[10][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][0]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.09789  5        11.0979           1       100      F             | 
|    o_values[10][0]                                 Rise  0.1140 0.0080 0.0280    0.0070            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[11][5] 
  
 Path Start Point : o_values_reg[11][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][5]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.60545  5        10.6054           1       100      F             | 
|    o_values[11][5]                                 Rise  0.1140 0.0100 0.0270    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[13][9] 
  
 Path Start Point : o_values_reg[13][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[13][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[13]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[13]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.88173  15.1944  19.0762           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[13][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[13][9]/Q             DFF_X1        Rise  0.1030 0.1030 0.0250             4.79861  5        9.79861           1       100      F             | 
|    o_values[13][9]                                 Rise  0.1140 0.0110 0.0250    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[13][1] 
  
 Path Start Point : o_values_reg[13][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[13][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[13]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[13]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.88173  15.1944  19.0762           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[13][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[13][1]/Q             DFF_X1        Rise  0.1030 0.1030 0.0250             4.91166  5        9.91166           1       100      F             | 
|    o_values[13][1]                                 Rise  0.1140 0.0110 0.0250    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[1][14] 
  
 Path Start Point : o_values_reg[1][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[1][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.0524   15.1944  20.2468           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[1][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[1][14]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.85652  5        9.85652           1       100      F             | 
|    o_values[1][14]                                Rise  0.1140 0.0110 0.0250    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[21][12] 
  
 Path Start Point : o_values_reg[21][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[21][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[21]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[21]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.73138  15.1944  19.9258           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[21][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[21][12]/Q            DFF_X1        Rise  0.1020 0.1020 0.0250             4.66298  5        9.66298           1       100      F             | 
|    o_values[21][12]                                Rise  0.1140 0.0120 0.0250    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[21][3] 
  
 Path Start Point : o_values_reg[21][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[21][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[21]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[21]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.73138  15.1944  19.9258           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[21][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[21][3]/Q             DFF_X1        Rise  0.1030 0.1030 0.0260             5.00297  5        10.003            1       100      F             | 
|    o_values[21][3]                                 Rise  0.1140 0.0110 0.0260    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[2][13] 
  
 Path Start Point : o_values_reg[2][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[2][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.46957  15.1944  19.664            16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[2][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[2][13]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.78129  5        9.78129           1       100      F             | 
|    o_values[2][13]                                Rise  0.1140 0.0110 0.0250    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[32][5] 
  
 Path Start Point : o_values_reg[32][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[32][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[32]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[32]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0510             5.92981  15.1944  21.1243           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[32][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[32][5]/Q             DFF_X1        Rise  0.1020 0.1020 0.0240             4.38771  5        9.38771           1       100      F             | 
|    o_values[32][5]                                 Rise  0.1140 0.0120 0.0240    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[37][7] 
  
 Path Start Point : o_values_reg[37][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[37][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[37]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[37]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47974  15.1944  19.6742           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[37][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[37][7]/Q             DFF_X1        Rise  0.1040 0.1040 0.0260             5.25157  5        10.2516           1       100      F             | 
|    o_values[37][7]                                 Rise  0.1140 0.0100 0.0260    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[39][11] 
  
 Path Start Point : o_values_reg[39][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[39][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[39]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[39]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.35776  15.1944  20.5522           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[39][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[39][11]/Q            DFF_X1        Rise  0.1020 0.1020 0.0240             4.34188  5        9.34188           1       100      F             | 
|    o_values[39][11]                                Rise  0.1140 0.0120 0.0240    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to o_values[10][14] 
  
 Path Start Point : o_values_reg[10][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][14]/Q            DFF_X1        Rise  0.1040 0.1040 0.0270             5.44002  5        10.44             1       100      F             | 
|    o_values[10][14]                                Rise  0.1130 0.0090 0.0270    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[10][13] 
  
 Path Start Point : o_values_reg[10][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][13]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.82798  5        9.82798           1       100      F             | 
|    o_values[10][13]                                Rise  0.1130 0.0100 0.0250    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[11][7] 
  
 Path Start Point : o_values_reg[11][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][7]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.48847  5        10.4885           1       100      F             | 
|    o_values[11][7]                                 Rise  0.1130 0.0090 0.0270    0.0080            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[12][3] 
  
 Path Start Point : o_values_reg[12][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][3]/Q             DFF_X1        Rise  0.1030 0.1030 0.0260             5.14959  5        10.1496           1       100      F             | 
|    o_values[12][3]                                 Rise  0.1130 0.0100 0.0260    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[18][15] 
  
 Path Start Point : o_values_reg[18][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[18][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[18]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[18]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.34211  15.1944  19.5366           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[18][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[18][15]/Q            DFF_X1        Rise  0.1040 0.1040 0.0260             5.17664  5        10.1766           1       100      F             | 
|    o_values[18][15]                                Rise  0.1130 0.0090 0.0260    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[19][0] 
  
 Path Start Point : o_values_reg[19][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[19][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[19]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[19]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.0554   15.1944  20.2498           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[19][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[19][0]/Q             DFF_X1        Rise  0.1020 0.1020 0.0240             4.38936  5        9.38936           1       100      F             | 
|    o_values[19][0]                                 Rise  0.1130 0.0110 0.0240    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[1][13] 
  
 Path Start Point : o_values_reg[1][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[1][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.0524   15.1944  20.2468           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[1][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[1][13]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.90888  5        9.90888           1       100      F             | 
|    o_values[1][13]                                Rise  0.1130 0.0100 0.0250    0.0100            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[1][11] 
  
 Path Start Point : o_values_reg[1][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[1][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.0524   15.1944  20.2468           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[1][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[1][11]/Q            DFF_X1        Rise  0.1020 0.1020 0.0240             4.4288   5        9.4288            1       100      F             | 
|    o_values[1][11]                                Rise  0.1130 0.0110 0.0240    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[20][11] 
  
 Path Start Point : o_values_reg[20][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][11]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.83071  5        9.83071           1       100      F             | 
|    o_values[20][11]                                Rise  0.1130 0.0100 0.0250    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[20][10] 
  
 Path Start Point : o_values_reg[20][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][10]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.87971  5        9.87971           1       100      F             | 
|    o_values[20][10]                                Rise  0.1130 0.0100 0.0250    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[21][15] 
  
 Path Start Point : o_values_reg[21][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[21][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[21]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[21]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.73138  15.1944  19.9258           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[21][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[21][15]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.8506   5        9.8506            1       100      F             | 
|    o_values[21][15]                                Rise  0.1130 0.0100 0.0250    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[21][10] 
  
 Path Start Point : o_values_reg[21][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[21][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[21]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[21]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.73138  15.1944  19.9258           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[21][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[21][10]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.74698  5        9.74698           1       100      F             | 
|    o_values[21][10]                                Rise  0.1130 0.0100 0.0250    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[36][14] 
  
 Path Start Point : o_values_reg[36][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[36][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[36]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[36]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.19179  15.1944  19.3862           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[36][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[36][14]/Q            DFF_X1        Rise  0.1020 0.1020 0.0250             4.5502   5        9.5502            1       100      F             | 
|    o_values[36][14]                                Rise  0.1130 0.0110 0.0250    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[37][15] 
  
 Path Start Point : o_values_reg[37][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[37][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[37]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[37]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47974  15.1944  19.6742           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[37][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[37][15]/Q            DFF_X1        Rise  0.1040 0.1040 0.0260             5.21034  5        10.2103           1       100      F             | 
|    o_values[37][15]                                Rise  0.1130 0.0090 0.0260    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[37][6] 
  
 Path Start Point : o_values_reg[37][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[37][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[37]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[37]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47974  15.1944  19.6742           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[37][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[37][6]/Q             DFF_X1        Rise  0.1040 0.1040 0.0260             5.29963  5        10.2996           1       100      F             | 
|    o_values[37][6]                                 Rise  0.1130 0.0090 0.0260    0.0080            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[38][13] 
  
 Path Start Point : o_values_reg[38][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[38][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[38]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[38]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.87533  15.1944  20.0698           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[38][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[38][13]/Q            DFF_X1        Rise  0.1020 0.1020 0.0250             4.47366  5        9.47366           1       100      F             | 
|    o_values[38][13]                                Rise  0.1130 0.0110 0.0250    0.0110            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[66][3] 
  
 Path Start Point : o_values_reg[66][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[66][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[66]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[66]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.34411  15.1944  19.5386           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[66][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[66][3]/Q             DFF_X1        Rise  0.1030 0.1030 0.0250             4.86275  5        9.86275           1       100      F             | 
|    o_values[66][3]                                 Rise  0.1130 0.0100 0.0250    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to o_values[0][15] 
  
 Path Start Point : o_values_reg[0][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[0][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.12292  15.1944  20.3174           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[0][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[0][15]/Q            DFF_X1        Rise  0.1020 0.1020 0.0250             4.56119  5        9.56119           1       100      F             | 
|    o_values[0][15]                                Rise  0.1120 0.0100 0.0250    0.0100            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[0][14] 
  
 Path Start Point : o_values_reg[0][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[0][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.12292  15.1944  20.3174           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[0][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[0][14]/Q            DFF_X1        Rise  0.1020 0.1020 0.0250             4.5499   5        9.5499            1       100      F             | 
|    o_values[0][14]                                Rise  0.1120 0.0100 0.0250    0.0090            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[11][8] 
  
 Path Start Point : o_values_reg[11][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][8]/Q             DFF_X1        Rise  0.1030 0.1030 0.0260             4.98187  5        9.98187           1       100      F             | 
|    o_values[11][8]                                 Rise  0.1120 0.0090 0.0260    0.0080            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[12][15] 
  
 Path Start Point : o_values_reg[12][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][15]/Q            DFF_X1        Rise  0.1030 0.1030 0.0260             5.04294  5        10.0429           1       100      F             | 
|    o_values[12][15]                                Rise  0.1120 0.0090 0.0260    0.0080            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[12][5] 
  
 Path Start Point : o_values_reg[12][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][5]/Q             DFF_X1        Rise  0.1050 0.1050 0.0280             5.97648  5        10.9765           1       100      F             | 
|    o_values[12][5]                                 Rise  0.1120 0.0070 0.0280    0.0060            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[12][2] 
  
 Path Start Point : o_values_reg[12][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][2]/Q             DFF_X1        Rise  0.1040 0.1040 0.0260             5.30494  5        10.3049           1       100      F             | 
|    o_values[12][2]                                 Rise  0.1120 0.0080 0.0260    0.0070            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[13][15] 
  
 Path Start Point : o_values_reg[13][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[13][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[13]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[13]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.88173  15.1944  19.0762           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[13][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[13][15]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.86207  5        9.86207           1       100      F             | 
|    o_values[13][15]                                Rise  0.1120 0.0090 0.0250    0.0080            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[15][0] 
  
 Path Start Point : o_values_reg[15][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[15][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[15]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[15]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.14603  15.1944  20.3405           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[15][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[15][0]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.49445  5        11.4944           1       100      F             | 
|    o_values[15][0]                                 Rise  0.1120 0.0050 0.0290    0.0040            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[16][12] 
  
 Path Start Point : o_values_reg[16][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[16][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[16]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[16]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0510             5.91143  15.1944  21.1059           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[16][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[16][12]/Q            DFF_X1        Rise  0.1030 0.1030 0.0250             4.79126  5        9.79126           1       100      F             | 
|    o_values[16][12]                                Rise  0.1120 0.0090 0.0250    0.0080            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[16][1] 
  
 Path Start Point : o_values_reg[16][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[16][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[16]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[16]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0510             5.91143  15.1944  21.1059           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[16][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[16][1]/Q             DFF_X1        Rise  0.1020 0.1020 0.0240             4.4062   5        9.4062            1       100      F             | 
|    o_values[16][1]                                 Rise  0.1120 0.0100 0.0240    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[1][5] 
  
 Path Start Point : o_values_reg[1][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[1][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[1]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[1]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.0524   15.1944  20.2468           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    o_values_reg[1][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[1][5]/Q             DFF_X1        Rise  0.1020 0.1020 0.0240             4.41156  5        9.41156           1       100      F             | 
|    o_values[1][5]                                 Rise  0.1120 0.0100 0.0240    0.0100            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[20][13] 
  
 Path Start Point : o_values_reg[20][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][13]/Q            DFF_X1        Rise  0.1020 0.1020 0.0250             4.64807  5        9.64807           1       100      F             | 
|    o_values[20][13]                                Rise  0.1120 0.0100 0.0250    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[20][6] 
  
 Path Start Point : o_values_reg[20][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][6]/Q             DFF_X1        Rise  0.1020 0.1020 0.0250             4.6877   5        9.6877            1       100      F             | 
|    o_values[20][6]                                 Rise  0.1120 0.0100 0.0250    0.0100            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[20][5] 
  
 Path Start Point : o_values_reg[20][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][5]/Q             DFF_X1        Rise  0.1020 0.1020 0.0250             4.65334  5        9.65334           1       100      F             | 
|    o_values[20][5]                                 Rise  0.1120 0.0100 0.0250    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[20][0] 
  
 Path Start Point : o_values_reg[20][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][0]/Q             DFF_X1        Rise  0.1020 0.1020 0.0250             4.679    5        9.679             1       100      F             | 
|    o_values[20][0]                                 Rise  0.1120 0.0100 0.0250    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[21][13] 
  
 Path Start Point : o_values_reg[21][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[21][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[21]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[21]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.73138  15.1944  19.9258           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[21][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[21][13]/Q            DFF_X1        Rise  0.1020 0.1020 0.0240             4.37796  5        9.37796           1       100      F             | 
|    o_values[21][13]                                Rise  0.1120 0.0100 0.0240    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to o_values[22][13] 
  
 Path Start Point : o_values_reg[22][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[22][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      100      c    K        | 
|    clk_gate_o_values_reg[22]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[22]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             5.04288  15.1944  20.2373           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[22][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[22][13]/Q            DFF_X1        Rise  0.1020 0.1020 0.0250             4.5245   5        9.5245            1       100      F             | 
|    o_values[22][13]                                Rise  0.1120 0.0100 0.0250    0.0090            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1692M, PVMEM - 1870M)
