Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 19 17:09:23 2024
| Host         : ubuntu running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     46          
LUTAR-1    Warning           LUT drives async reset alert    32          
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (86)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (108)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (86)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: i_data_bus[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_data_bus[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_data_bus[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_data_bus[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_data_bus[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_data_bus[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_data_bus[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_data_bus[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_load_A (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_load_B (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: i_load_op (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_refresh (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (108)
--------------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  132          inf        0.000                      0                  132           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit_inst/o_A_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            o_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.299ns  (logic 3.294ns (35.422%)  route 6.005ns (64.578%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          LDCE                         0.000     0.000 r  control_unit_inst/o_A_reg[0]_LDC/G
    SLICE_X0Y15          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit_inst/o_A_reg[0]_LDC/Q
                         net (fo=2, routed)           1.268     1.827    control_unit_inst/o_A_reg[0]_LDC_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I1_O)        0.124     1.951 r  control_unit_inst/o_A_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           4.737     6.688    o_A_OBUF[0]
    A18                  OBUF (Prop_obuf_I_O)         2.611     9.299 r  o_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.299    o_A[0]
    A18                                                               r  o_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_A_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            o_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.231ns  (logic 3.345ns (40.643%)  route 4.885ns (59.357%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          LDCE                         0.000     0.000 r  control_unit_inst/o_A_reg[4]_LDC/G
    SLICE_X6Y18          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  control_unit_inst/o_A_reg[4]_LDC/Q
                         net (fo=1, routed)           0.790     1.415    control_unit_inst/o_A_reg[4]_LDC_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I1_O)        0.124     1.539 r  control_unit_inst/o_A_OBUF[4]_inst_i_1/O
                         net (fo=7, routed)           4.095     5.634    o_A_OBUF[4]
    B16                  OBUF (Prop_obuf_I_O)         2.596     8.231 r  o_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.231    o_A[4]
    B16                                                               r  o_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_A_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            o_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.118ns  (logic 3.349ns (41.250%)  route 4.769ns (58.750%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          LDCE                         0.000     0.000 r  control_unit_inst/o_A_reg[2]_LDC/G
    SLICE_X2Y12          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  control_unit_inst/o_A_reg[2]_LDC/Q
                         net (fo=1, routed)           0.521     1.146    control_unit_inst/o_A_reg[2]_LDC_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.124     1.270 r  control_unit_inst/o_A_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           4.248     5.518    o_A_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         2.600     8.118 r  o_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.118    o_A[2]
    B17                                                               r  o_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_A_reg[7]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            o_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 3.185ns (39.256%)  route 4.928ns (60.744%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDPE                         0.000     0.000 r  control_unit_inst/o_A_reg[7]_P/C
    SLICE_X3Y19          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  control_unit_inst/o_A_reg[7]_P/Q
                         net (fo=1, routed)           0.805     1.261    control_unit_inst/o_A_reg[7]_P_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.124     1.385 r  control_unit_inst/o_A_OBUF[7]_inst_i_1/O
                         net (fo=7, routed)           4.123     5.508    o_A_OBUF[7]
    A16                  OBUF (Prop_obuf_I_O)         2.605     8.113 r  o_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.113    o_A[7]
    A16                                                               r  o_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_A_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            o_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.081ns  (logic 3.268ns (40.441%)  route 4.813ns (59.559%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          LDCE                         0.000     0.000 r  control_unit_inst/o_A_reg[5]_LDC/G
    SLICE_X0Y20          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit_inst/o_A_reg[5]_LDC/Q
                         net (fo=1, routed)           0.730     1.289    control_unit_inst/o_A_reg[5]_LDC_n_0
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.124     1.413 r  control_unit_inst/o_A_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           4.084     5.496    o_A_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         2.585     8.081 r  o_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.081    o_A[5]
    C16                                                               r  o_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_A_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            o_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.977ns  (logic 3.279ns (41.110%)  route 4.698ns (58.890%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          LDCE                         0.000     0.000 r  control_unit_inst/o_A_reg[3]_LDC/G
    SLICE_X3Y15          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit_inst/o_A_reg[3]_LDC/Q
                         net (fo=1, routed)           0.593     1.152    control_unit_inst/o_A_reg[3]_LDC_n_0
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.124     1.276 r  control_unit_inst/o_A_OBUF[3]_inst_i_1/O
                         net (fo=7, routed)           4.105     5.381    o_A_OBUF[3]
    C17                  OBUF (Prop_obuf_I_O)         2.596     7.977 r  o_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.977    o_A[3]
    C17                                                               r  o_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_B_reg[7]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            o_B[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.975ns  (logic 3.184ns (39.921%)  route 4.791ns (60.079%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDPE                         0.000     0.000 r  control_unit_inst/o_B_reg[7]_P/C
    SLICE_X7Y18          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  control_unit_inst/o_B_reg[7]_P/Q
                         net (fo=3, routed)           0.843     1.299    control_unit_inst/o_B_reg[7]_P_n_0
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.124     1.423 r  control_unit_inst/o_B_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           3.949     5.371    o_B_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         2.604     7.975 r  o_B_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.975    o_B[7]
    W7                                                                r  o_B[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_B_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            o_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.932ns  (logic 3.340ns (42.100%)  route 4.593ns (57.900%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  control_unit_inst/o_B_reg[0]_LDC/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  control_unit_inst/o_B_reg[0]_LDC/Q
                         net (fo=2, routed)           0.948     1.573    control_unit_inst/o_B_reg[0]_LDC_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I1_O)        0.124     1.697 r  control_unit_inst/o_B_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           3.645     5.342    o_B_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.591     7.932 r  o_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.932    o_B[0]
    V7                                                                r  o_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_B_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            o_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 3.296ns (41.559%)  route 4.635ns (58.441%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          LDCE                         0.000     0.000 r  control_unit_inst/o_B_reg[3]_LDC/G
    SLICE_X1Y16          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit_inst/o_B_reg[3]_LDC/Q
                         net (fo=3, routed)           0.802     1.361    control_unit_inst/o_B_reg[3]_LDC_n_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I1_O)        0.124     1.485 r  control_unit_inst/o_B_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           3.832     5.318    o_B_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         2.613     7.931 r  o_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.931    o_B[3]
    U5                                                                r  o_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_A_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            o_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.880ns  (logic 3.284ns (41.674%)  route 4.596ns (58.326%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          LDCE                         0.000     0.000 r  control_unit_inst/o_A_reg[6]_LDC/G
    SLICE_X0Y22          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit_inst/o_A_reg[6]_LDC/Q
                         net (fo=1, routed)           0.510     1.069    control_unit_inst/o_A_reg[6]_LDC_n_0
    SLICE_X0Y22          LUT3 (Prop_lut3_I1_O)        0.124     1.193 r  control_unit_inst/o_A_OBUF[6]_inst_i_1/O
                         net (fo=7, routed)           4.087     5.279    o_A_OBUF[6]
    A17                  OBUF (Prop_obuf_I_O)         2.601     7.880 r  o_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.880    o_A[6]
    A17                                                               r  o_A[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit_inst/o_A_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_unit_inst/o_A_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE                         0.000     0.000 r  control_unit_inst/o_A_reg[4]_C/C
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control_unit_inst/o_A_reg[4]_C/Q
                         net (fo=1, routed)           0.086     0.227    control_unit_inst/o_A_reg[4]_C_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  control_unit_inst/o_A_OBUF[4]_inst_i_1/O
                         net (fo=7, routed)           0.000     0.272    control_unit_inst/o_A_OBUF[4]
    SLICE_X5Y18          FDPE                                         r  control_unit_inst/o_A_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_mode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_res_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.361%)  route 0.135ns (47.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  control_unit_inst/o_mode_reg[4]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  control_unit_inst/o_mode_reg[4]/Q
                         net (fo=8, routed)           0.135     0.283    control_unit_inst_n_20
    SLICE_X3Y17          FDRE                                         r  output_res_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_mode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_res_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.361%)  route 0.135ns (47.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  control_unit_inst/o_mode_reg[4]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  control_unit_inst/o_mode_reg[4]/Q
                         net (fo=8, routed)           0.135     0.283    control_unit_inst_n_20
    SLICE_X3Y17          FDRE                                         r  output_res_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_mode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_res_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.361%)  route 0.135ns (47.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  control_unit_inst/o_mode_reg[4]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  control_unit_inst/o_mode_reg[4]/Q
                         net (fo=8, routed)           0.135     0.283    control_unit_inst_n_20
    SLICE_X3Y17          FDRE                                         r  output_res_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_A_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            control_unit_inst/o_A_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDPE                         0.000     0.000 r  control_unit_inst/o_A_reg[3]_P/C
    SLICE_X5Y15          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  control_unit_inst/o_A_reg[3]_P/Q
                         net (fo=1, routed)           0.097     0.238    control_unit_inst/o_A_reg[3]_P_n_0
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  control_unit_inst/o_A_OBUF[3]_inst_i_1/O
                         net (fo=7, routed)           0.000     0.283    control_unit_inst/o_A_OBUF[3]
    SLICE_X4Y15          FDCE                                         r  control_unit_inst/o_A_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_A_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            control_unit_inst/o_A_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDPE                         0.000     0.000 r  control_unit_inst/o_A_reg[5]_P/C
    SLICE_X1Y21          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  control_unit_inst/o_A_reg[5]_P/Q
                         net (fo=1, routed)           0.097     0.238    control_unit_inst/o_A_reg[5]_P_n_0
    SLICE_X0Y21          LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  control_unit_inst/o_A_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           0.000     0.283    control_unit_inst/o_A_OBUF[5]
    SLICE_X0Y21          FDCE                                         r  control_unit_inst/o_A_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_B_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_unit_inst/o_B_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  control_unit_inst/o_B_reg[6]_C/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control_unit_inst/o_B_reg[6]_C/Q
                         net (fo=3, routed)           0.099     0.240    control_unit_inst/o_B_reg[6]_C_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.045     0.285 r  control_unit_inst/o_B_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.000     0.285    control_unit_inst/o_B_OBUF[6]
    SLICE_X2Y20          FDPE                                         r  control_unit_inst/o_B_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_A_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            control_unit_inst/o_A_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  control_unit_inst/o_A_reg[1]_LDC/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit_inst/o_A_reg[1]_LDC/Q
                         net (fo=1, routed)           0.086     0.244    control_unit_inst/o_A_reg[1]_LDC_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.045     0.289 r  control_unit_inst/o_A_OBUF[1]_inst_i_1/O
                         net (fo=7, routed)           0.000     0.289    control_unit_inst/o_A_OBUF[1]
    SLICE_X1Y13          FDPE                                         r  control_unit_inst/o_A_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_mode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_res_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.209ns (61.448%)  route 0.131ns (38.552%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  control_unit_inst/o_mode_reg[2]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  control_unit_inst/o_mode_reg[2]/Q
                         net (fo=8, routed)           0.131     0.295    control_unit_inst/o_mode_reg_n_0_[2]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.045     0.340 r  control_unit_inst/output_res[4]_i_1/O
                         net (fo=1, routed)           0.000     0.340    control_unit_inst_n_29
    SLICE_X3Y17          FDRE                                         r  output_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit_inst/o_B_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            control_unit_inst/o_B_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDPE                         0.000     0.000 r  control_unit_inst/o_B_reg[2]_P/C
    SLICE_X5Y16          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  control_unit_inst/o_B_reg[2]_P/Q
                         net (fo=3, routed)           0.168     0.309    control_unit_inst/o_B_reg[2]_P_n_0
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  control_unit_inst/o_B_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.000     0.354    control_unit_inst/o_B_OBUF[2]
    SLICE_X5Y16          FDPE                                         r  control_unit_inst/o_B_reg[2]_P/D
  -------------------------------------------------------------------    -------------------





