// Seed: 3862506120
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5,
    input id_6,
    input id_7,
    output supply1 id_8,
    output logic id_9,
    input id_10
);
  type_13(
      1, id_8[1], id_7, {id_0{1}}, 1, 1, 1'b0
  );
  assign id_4 = 1;
endmodule
