INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Grade3/hardware/REAL/IP/ip_repo/UART_LITE_TX/edit_UART_LITE_TX_v1_0.srcs/sources_1/imports/Desktop/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Grade3/hardware/REAL/IP/ip_repo/UART_LITE_TX/edit_UART_LITE_TX_v1_0.srcs/sim_1/imports/Desktop/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Grade3/hardware/REAL/IP/ip_repo/UART_LITE_TX/edit_UART_LITE_TX_v1_0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
