Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb 18 22:31:21 2024
| Host         : pisterlabNIH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           1           
LUTAR-1    Warning           LUT drives async reset alert                          2           
TIMING-18  Warning           Missing input or output delay                         1           
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint  1           
XDCH-1     Warning           Hold option missing in multicycle path constraint     2           
XDCH-2     Warning           Same min and max delay values on IO port              18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (7)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.529        0.000                      0                 1937        0.034        0.000                      0                 1925        1.100        0.000                       0                   805  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
okHostClk             {0.000 10.415}       20.830          48.008          
  mmcm0_clk0          {0.260 10.675}       20.830          48.008          
  mmcm0_clkfb         {0.000 10.415}       20.830          48.008          
sys_clk               {0.000 2.500}        5.000           200.000         
  clk_2fs_clk_wiz_0   {0.000 12.500}       25.000          40.000          
  clk_fs_clk_wiz_0    {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okHostClk                                                                                                                                                               5.415        0.000                       0                     1  
  mmcm0_clk0               11.359        0.000                      0                 1424        0.060        0.000                      0                 1424        9.165        0.000                       0                   664  
  mmcm0_clkfb                                                                                                                                                          18.675        0.000                       0                     3  
sys_clk                                                                                                                                                                 1.100        0.000                       0                     2  
  clk_2fs_clk_wiz_0        20.192        0.000                      0                  271        0.034        0.000                      0                  271       11.520        0.000                       0                   130  
  clk_fs_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                   22.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0         okHostClk                8.049        0.000                      0                   17        9.215        0.000                      0                   17  
okHostClk          mmcm0_clk0               6.833        0.000                      0                   96        0.421        0.000                      0                   96  
clk_2fs_clk_wiz_0  mmcm0_clk0              23.650        0.000                      0                    6                                                                        
mmcm0_clk0         clk_2fs_clk_wiz_0       19.275        0.000                      0                    6                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0              17.496        0.000                      0                   97        0.523        0.000                      0                   97  
**async_default**  okHostClk          mmcm0_clk0               6.529        0.000                      0                  131        1.566        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             mmcm0_clk0         clk_2fs_clk_wiz_0  
(none)             clk_2fs_clk_wiz_0  mmcm0_clk0         
(none)             mmcm0_clk0         mmcm0_clk0         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_2fs_clk_wiz_0                       
(none)              clk_fs_clk_wiz_0                        
(none)              clkfbout_clk_wiz_0                      
(none)              mmcm0_clk0                              
(none)              mmcm0_clkfb                             
(none)                                  clk_2fs_clk_wiz_0   
(none)                                  mmcm0_clk0          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  okHostClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okHostClk
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { hi_in[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       11.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.359ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[9].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.345ns  (logic 3.411ns (40.874%)  route 4.934ns (59.126%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 19.266 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.266ns = ( -1.005 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.598    -1.005    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.449 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[0]
                         net (fo=16, routed)          2.010     3.459    U_FIFO_top/U_FIFO_to_PC/dout[0]
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.583 r  U_FIFO_top/U_FIFO_to_PC/epA0_i_7/O
                         net (fo=1, routed)           0.794     4.377    epA0/ep_datain[9]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.150     4.527 r  epA0/ok2[9]_INST_0/O
                         net (fo=1, routed)           0.561     5.088    wireOR/ok2x[25]
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.325     5.413 r  wireOR/core0_i_7/O
                         net (fo=1, routed)           0.712     6.124    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[9]
    SLICE_X0Y32          LUT4 (Prop_lut4_I0_O)        0.358     6.482 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[9]_INST_0/O
                         net (fo=1, routed)           0.858     7.340    okHI/okCH[12]
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.533    19.266    okHI/mmcm0_bufg_0
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout0/C
                         clock pessimism              0.574    19.840    
                         clock uncertainty           -0.099    19.741    
    OLOGIC_X0Y40         FDRE (Setup_fdre_C_D)       -1.042    18.699    okHI/delays[9].fdreout0
  -------------------------------------------------------------------
                         required time                         18.699    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                 11.359    

Slack (MET) :             11.545ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.768ns  (logic 3.407ns (38.858%)  route 5.361ns (61.142%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns = ( 19.246 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.819     3.274    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.422 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.016     4.438    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.358     4.796 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.336     6.132    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.327     6.459 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.573     7.032    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.120     7.152 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.616     7.769    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.513    19.246    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/C
                         clock pessimism              0.574    19.820    
                         clock uncertainty           -0.099    19.722    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.408    19.314    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]
  -------------------------------------------------------------------
                         required time                         19.314    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 11.545    

Slack (MET) :             11.545ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.768ns  (logic 3.407ns (38.858%)  route 5.361ns (61.142%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns = ( 19.246 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.819     3.274    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.422 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.016     4.438    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.358     4.796 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.336     6.132    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.327     6.459 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.573     7.032    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.120     7.152 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.616     7.769    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.513    19.246    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/C
                         clock pessimism              0.574    19.820    
                         clock uncertainty           -0.099    19.722    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.408    19.314    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]
  -------------------------------------------------------------------
                         required time                         19.314    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 11.545    

Slack (MET) :             11.545ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.768ns  (logic 3.407ns (38.858%)  route 5.361ns (61.142%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns = ( 19.246 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.819     3.274    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.422 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.016     4.438    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.358     4.796 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.336     6.132    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.327     6.459 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.573     7.032    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.120     7.152 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.616     7.769    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.513    19.246    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/C
                         clock pessimism              0.574    19.820    
                         clock uncertainty           -0.099    19.722    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.408    19.314    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]
  -------------------------------------------------------------------
                         required time                         19.314    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 11.545    

Slack (MET) :             11.545ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.768ns  (logic 3.407ns (38.858%)  route 5.361ns (61.142%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns = ( 19.246 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.819     3.274    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.422 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.016     4.438    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.358     4.796 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.336     6.132    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.327     6.459 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.573     7.032    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.120     7.152 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.616     7.769    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.513    19.246    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/C
                         clock pessimism              0.574    19.820    
                         clock uncertainty           -0.099    19.722    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.408    19.314    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]
  -------------------------------------------------------------------
                         required time                         19.314    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 11.545    

Slack (MET) :             11.545ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.768ns  (logic 3.407ns (38.858%)  route 5.361ns (61.142%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns = ( 19.246 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.819     3.274    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.422 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.016     4.438    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.358     4.796 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.336     6.132    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.327     6.459 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.573     7.032    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.120     7.152 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.616     7.769    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.513    19.246    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/C
                         clock pessimism              0.574    19.820    
                         clock uncertainty           -0.099    19.722    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.408    19.314    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]
  -------------------------------------------------------------------
                         required time                         19.314    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 11.545    

Slack (MET) :             11.545ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.768ns  (logic 3.407ns (38.858%)  route 5.361ns (61.142%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns = ( 19.246 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.819     3.274    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.422 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.016     4.438    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.358     4.796 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.336     6.132    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.327     6.459 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.573     7.032    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.120     7.152 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.616     7.769    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.513    19.246    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/C
                         clock pessimism              0.574    19.820    
                         clock uncertainty           -0.099    19.722    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.408    19.314    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]
  -------------------------------------------------------------------
                         required time                         19.314    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 11.545    

Slack (MET) :             11.545ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.768ns  (logic 3.407ns (38.858%)  route 5.361ns (61.142%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns = ( 19.246 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.819     3.274    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.422 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.016     4.438    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.358     4.796 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.336     6.132    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.327     6.459 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.573     7.032    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.120     7.152 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.616     7.769    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.513    19.246    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/C
                         clock pessimism              0.574    19.820    
                         clock uncertainty           -0.099    19.722    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.408    19.314    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]
  -------------------------------------------------------------------
                         required time                         19.314    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 11.545    

Slack (MET) :             11.545ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.768ns  (logic 3.407ns (38.858%)  route 5.361ns (61.142%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns = ( 19.246 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.260ns = ( -0.999 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.604    -0.999    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.455 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.819     3.274    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.422 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.016     4.438    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.358     4.796 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.336     6.132    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.327     6.459 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.573     7.032    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.120     7.152 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.616     7.769    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.513    19.246    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y37          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/C
                         clock pessimism              0.574    19.820    
                         clock uncertainty           -0.099    19.722    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.408    19.314    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]
  -------------------------------------------------------------------
                         required time                         19.314    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 11.545    

Slack (MET) :             11.592ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/delays[3].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.316ns  (logic 3.183ns (38.276%)  route 5.133ns (61.724%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 19.262 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.266ns = ( -1.005 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.598    -1.005    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.449 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[0]
                         net (fo=16, routed)          2.013     3.462    U_FIFO_top/U_FIFO_to_PC/dout[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.586 r  U_FIFO_top/U_FIFO_to_PC/epA0_i_13/O
                         net (fo=1, routed)           1.053     4.639    epA0/ep_datain[3]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.154     4.793 r  epA0/ok2[3]_INST_0/O
                         net (fo=1, routed)           0.988     5.782    wireOR/ok2x[19]
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.327     6.109 r  wireOR/core0_i_13/O
                         net (fo=1, routed)           0.564     6.672    okHI/core0/core0/la1327f79b34bfbd40dd43a268139b612[3]
    SLICE_X0Y31          LUT4 (Prop_lut4_I3_O)        0.124     6.796 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[3]_INST_0/O
                         net (fo=1, routed)           0.514     7.311    okHI/okCH[6]
    OLOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.529    19.262    okHI/mmcm0_bufg_0
    OLOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdreout0/C
                         clock pessimism              0.574    19.836    
                         clock uncertainty           -0.099    19.737    
    OLOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.834    18.903    okHI/delays[3].fdreout0
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                 11.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( -0.575 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( -0.360 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.558    -0.360    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y30          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.219 r  okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.079    -0.140    okHI/core0/core0/a0/pc0/stack_ram_high/DIA0
    SLICE_X8Y30          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.826    -0.575    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X8Y30          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.228    -0.347    
    SLICE_X8Y30          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.200    okHI/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.388%)  route 0.170ns (54.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( -0.530 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( -0.359 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.559    -0.359    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.218 r  okHI/core0/core0/a0/pc0/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.170    -0.048    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[8]
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.871    -0.530    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.229    -0.300    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.117    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( -0.575 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( -0.359 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.559    -0.359    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.218 r  okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/Q
                         net (fo=3, routed)           0.125    -0.093    okHI/core0/core0/a0/pc0/stack_ram_high/DID0
    SLICE_X8Y30          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.826    -0.575    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X8Y30          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMD/CLK
                         clock pessimism              0.229    -0.346    
    SLICE_X8Y30          RAMS32 (Hold_rams32_CLK_I)
                                                      0.144    -0.202    okHI/core0/core0/a0/pc0/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( -0.553 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( -0.338 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.580    -0.338    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.197 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.141    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.848    -0.553    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.215    -0.338    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.078    -0.260    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( -0.553 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( -0.338 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.580    -0.338    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.197 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.141    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.848    -0.553    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.215    -0.338    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.076    -0.262    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( -0.553 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( -0.338 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.580    -0.338    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.197 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.141    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.848    -0.553    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.215    -0.338    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.075    -0.263    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( -0.553 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( -0.338 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.580    -0.338    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X7Y25          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.197 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.141    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X7Y25          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.848    -0.553    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X7Y25          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism              0.215    -0.338    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.075    -0.263    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns = ( -0.552 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( -0.337 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.581    -0.337    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X7Y26          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.196 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.140    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X7Y26          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.849    -0.552    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X7Y26          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.215    -0.337    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.075    -0.262    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.444%)  route 0.139ns (49.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( -0.575 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( -0.361 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.557    -0.361    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y29          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.220 r  okHI/core0/core0/a0/pc0/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.139    -0.081    okHI/core0/core0/a0/pc0/stack_ram_low/DID1
    SLICE_X10Y30         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.826    -0.575    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y30         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.249    -0.326    
    SLICE_X10Y30         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.205    okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.248%)  route 0.228ns (61.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( -0.530 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( -0.361 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.557    -0.361    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y29          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.220 r  okHI/core0/core0/a0/pc0/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.228     0.008    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[3]
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.871    -0.530    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.229    -0.300    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.117    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 0.260 10.675 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y14     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y14     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y5      U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB18_X0Y12     okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.830      18.675     BUFGCTRL_X0Y0    okHI/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     ILOGIC_X0Y29     okHI/delays[0].fdrein0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y29     okHI/delays[0].fdreout0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y29     okHI/delays[0].fdreout1/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     ILOGIC_X0Y41     okHI/delays[10].fdrein0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y41     okHI/delays[10].fdreout0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y34      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y34      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y31      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y34      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y34      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.830      18.675     BUFGCTRL_X0Y4    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  CLK/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  CLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  CLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_2fs_clk_wiz_0
  To Clock:  clk_2fs_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.192ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.133ns (27.210%)  route 3.031ns (72.790%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.551     4.587    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X10Y23         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478     5.065 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.882     5.947    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X11Y23         LUT5 (Prop_lut5_I3_O)        0.323     6.270 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.681     6.951    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.283 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          1.468     8.751    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K4                                                0.000    25.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    25.926 r  osc_clk/O
                         net (fo=1, routed)           1.862    27.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    27.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482    29.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    26.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    27.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.478    29.361    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    29.593    
                         clock uncertainty           -0.119    29.475    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    28.943    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         28.943    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                 20.192    

Slack (MET) :             20.192ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.133ns (27.210%)  route 3.031ns (72.790%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.551     4.587    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X10Y23         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478     5.065 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.882     5.947    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X11Y23         LUT5 (Prop_lut5_I3_O)        0.323     6.270 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.681     6.951    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.283 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          1.468     8.751    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K4                                                0.000    25.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    25.926 r  osc_clk/O
                         net (fo=1, routed)           1.862    27.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    27.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482    29.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    26.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    27.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.478    29.361    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    29.593    
                         clock uncertainty           -0.119    29.475    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    28.943    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         28.943    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                 20.192    

Slack (MET) :             20.308ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.133ns (27.991%)  route 2.915ns (72.009%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.551     4.587    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X10Y23         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478     5.065 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.882     5.947    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X11Y23         LUT5 (Prop_lut5_I3_O)        0.323     6.270 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.681     6.951    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.283 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          1.352     8.635    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K4                                                0.000    25.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    25.926 r  osc_clk/O
                         net (fo=1, routed)           1.862    27.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    27.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482    29.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    26.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    27.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.478    29.361    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    29.593    
                         clock uncertainty           -0.119    29.475    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    28.943    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         28.943    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                 20.308    

Slack (MET) :             20.330ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.049ns (24.854%)  route 3.172ns (75.146%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 29.319 - 25.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.555     4.591    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y21         FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.478     5.069 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=6, routed)           0.844     5.913    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2_0[2]
    SLICE_X9Y21          LUT4 (Prop_lut4_I1_O)        0.295     6.208 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5/O
                         net (fo=1, routed)           0.799     7.007    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.131 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2/O
                         net (fo=1, routed)           0.795     7.926    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.152     8.078 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.733     8.812    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X9Y23          FDSE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K4                                                0.000    25.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    25.926 r  osc_clk/O
                         net (fo=1, routed)           1.862    27.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    27.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482    29.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    26.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    27.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.435    29.319    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X9Y23          FDSE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.232    29.551    
                         clock uncertainty           -0.119    29.432    
    SLICE_X9Y23          FDSE (Setup_fdse_C_D)       -0.291    29.141    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         29.141    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                 20.330    

Slack (MET) :             20.505ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.049ns (26.021%)  route 2.982ns (73.979%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 29.319 - 25.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.555     4.591    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y21         FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.478     5.069 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=6, routed)           0.844     5.913    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2_0[2]
    SLICE_X9Y21          LUT4 (Prop_lut4_I1_O)        0.295     6.208 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5/O
                         net (fo=1, routed)           0.799     7.007    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.131 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2/O
                         net (fo=1, routed)           0.795     7.926    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.152     8.078 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.544     8.622    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X9Y23          FDSE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K4                                                0.000    25.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    25.926 r  osc_clk/O
                         net (fo=1, routed)           1.862    27.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    27.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482    29.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    26.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    27.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.435    29.319    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X9Y23          FDSE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.232    29.551    
                         clock uncertainty           -0.119    29.432    
    SLICE_X9Y23          FDSE (Setup_fdse_C_D)       -0.305    29.127    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         29.127    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                 20.505    

Slack (MET) :             20.509ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 1.133ns (29.450%)  route 2.714ns (70.550%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.551     4.587    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X10Y23         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478     5.065 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.882     5.947    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X11Y23         LUT5 (Prop_lut5_I3_O)        0.323     6.270 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.681     6.951    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.283 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          1.151     8.434    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K4                                                0.000    25.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    25.926 r  osc_clk/O
                         net (fo=1, routed)           1.862    27.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    27.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482    29.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    26.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    27.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.478    29.361    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    29.593    
                         clock uncertainty           -0.119    29.475    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    28.943    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         28.943    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 20.509    

Slack (MET) :             20.605ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.133ns (30.206%)  route 2.618ns (69.794%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.551     4.587    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X10Y23         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478     5.065 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.882     5.947    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X11Y23         LUT5 (Prop_lut5_I3_O)        0.323     6.270 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.681     6.951    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.283 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          1.055     8.338    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K4                                                0.000    25.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    25.926 r  osc_clk/O
                         net (fo=1, routed)           1.862    27.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    27.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482    29.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    26.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    27.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.478    29.361    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    29.593    
                         clock uncertainty           -0.119    29.475    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    28.943    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         28.943    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 20.605    

Slack (MET) :             20.605ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.133ns (30.206%)  route 2.618ns (69.794%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.551     4.587    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X10Y23         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478     5.065 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.882     5.947    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X11Y23         LUT5 (Prop_lut5_I3_O)        0.323     6.270 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.681     6.951    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.283 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          1.055     8.338    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K4                                                0.000    25.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    25.926 r  osc_clk/O
                         net (fo=1, routed)           1.862    27.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    27.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482    29.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    26.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    27.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.478    29.361    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    29.593    
                         clock uncertainty           -0.119    29.475    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    28.943    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         28.943    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 20.605    

Slack (MET) :             20.778ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 1.133ns (31.668%)  route 2.445ns (68.332%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.551     4.587    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X10Y23         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478     5.065 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.882     5.947    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X11Y23         LUT5 (Prop_lut5_I3_O)        0.323     6.270 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.681     6.951    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.283 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          0.882     8.165    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K4                                                0.000    25.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    25.926 r  osc_clk/O
                         net (fo=1, routed)           1.862    27.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    27.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482    29.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    26.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    27.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.478    29.361    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    29.593    
                         clock uncertainty           -0.119    29.475    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    28.943    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         28.943    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                 20.778    

Slack (MET) :             20.874ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.133ns (32.544%)  route 2.348ns (67.456%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.551     4.587    U_FIFO_top/U_DUT_to_FIFO_fsm/CLK
    SLICE_X10Y23         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478     5.065 f  U_FIFO_top/U_DUT_to_FIFO_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.882     5.947    U_FIFO_top/U_DUT_to_FIFO/state[1]
    SLICE_X11Y23         LUT5 (Prop_lut5_I3_O)        0.323     6.270 r  U_FIFO_top/U_DUT_to_FIFO/U_FIFO_i_1/O
                         net (fo=3, routed)           0.681     6.951    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.283 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=26, routed)          0.785     8.068    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K4                                                0.000    25.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    25.926 r  osc_clk/O
                         net (fo=1, routed)           1.862    27.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    27.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482    29.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    26.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    27.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.478    29.361    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232    29.593    
                         clock uncertainty           -0.119    29.475    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    28.943    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         28.943    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                 20.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO/dout_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (45.052%)  route 0.181ns (54.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.557     1.614    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X8Y29          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.148     1.762 r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[41]/Q
                         net (fo=2, routed)           0.181     1.943    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[41]
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.863     2.013    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.346     1.667    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.242     1.909    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.583     1.640    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.781 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.837    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.851     2.000    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.360     1.640    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.076     1.716    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.583     1.640    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.781 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.837    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.851     2.000    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.360     1.640    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.075     1.715    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.553     1.610    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X9Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     1.751 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.807    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X9Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.820     1.969    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X9Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.359     1.610    
    SLICE_X9Y24          FDRE (Hold_fdre_C_D)         0.075     1.685    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_DUT_to_FIFO/dout_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.676%)  route 0.070ns (33.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.554     1.611    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X9Y26          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.752 r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[20]/Q
                         net (fo=2, routed)           0.070     1.823    U_FIFO_top/U_DUT_to_FIFO/Q[20]
    SLICE_X8Y26          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.821     1.970    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X8Y26          FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[26]/C
                         clock pessimism             -0.346     1.624    
    SLICE_X8Y26          FDRE (Hold_fdre_C_D)         0.075     1.699    U_FIFO_top/U_DUT_to_FIFO/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.583     1.640    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.781 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.837    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.851     2.000    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.360     1.640    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.071     1.711    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.556     1.613    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.754 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.067     1.821    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]_0[5]
    SLICE_X9Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.823     1.972    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.359     1.613    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.076     1.689    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.553     1.610    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X11Y24         FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.127     1.879    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTA_SHFT_REG[0]
    SLICE_X10Y24         SRL16E                                       r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.820     1.969    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X10Y24         SRL16E                                       r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.346     1.623    
    SLICE_X10Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.738    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.553     1.610    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y24         FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.751 f  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/Q
                         net (fo=3, routed)           0.099     1.851    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext[1]
    SLICE_X12Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.896 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     1.896    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0
    SLICE_X12Y24         FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.820     1.969    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y24         FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.346     1.623    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.120     1.743    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.583     1.640    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X6Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.804 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.860    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X6Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.852     2.001    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X6Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.361     1.640    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.064     1.704    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2fs_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y5     U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1   CLK/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  CLK/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y28    U_FIFO_top/U_DUT_to_FIFO/dout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y26    U_FIFO_top/U_DUT_to_FIFO/dout_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y29     U_FIFO_top/U_DUT_to_FIFO/dout_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y25     U_FIFO_top/U_DUT_to_FIFO/dout_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  CLK/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y24    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y24    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y24    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y24    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y24    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y24    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y24    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y24    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y23    U_FIFO_top/U_DUT_to_FIFO/cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fs_clk_wiz_0
  To Clock:  clk_fs_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fs_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   CLK/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  CLK/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  CLK/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y3   CLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  CLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  CLK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okHostClk

Setup :            0  Failing Endpoints,  Worst Slack        8.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_out[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.595ns  (logic 2.727ns (59.344%)  route 1.868ns (40.656%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.900ns
  Clock Path Skew:        1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.245ns = ( -0.985 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.618    -0.985    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y27          FDRE                                         r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.529 r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/Q
                         net (fo=1, routed)           1.868     1.340    okHI/okCH[0]
    Y21                  OBUF (Prop_obuf_I_O)         2.271     3.611 r  okHI/obuf0/O
                         net (fo=0)                   0.000     3.611    hi_out[0]
    Y21                                                               r  hi_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -8.900    11.659    
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 okHI/delays[14].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[14]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.184ns = ( -0.923 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.680    -0.923    okHI/mmcm0_bufg_0
    OLOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.552    -0.371 r  okHI/delays[14].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.370    okHI/delays[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.993 r  okHI/delays[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.993    hi_inout[14]
    R22                                                               r  hi_inout[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 okHI/delays[15].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[15]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.184ns = ( -0.923 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.680    -0.923    okHI/mmcm0_bufg_0
    OLOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.552    -0.371 r  okHI/delays[15].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.370    okHI/delays[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.993 r  okHI/delays[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.993    hi_inout[15]
    P22                                                               r  hi_inout[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 okHI/delays[12].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[12]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.185ns = ( -0.924 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.679    -0.924    okHI/mmcm0_bufg_0
    OLOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y45         FDRE (Prop_fdre_C_Q)         0.552    -0.372 r  okHI/delays[12].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.371    okHI/delays[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.992 r  okHI/delays[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.992    hi_inout[12]
    R21                                                               r  hi_inout[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 okHI/delays[13].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[13]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.185ns = ( -0.924 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.679    -0.924    okHI/mmcm0_bufg_0
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y46         FDRE (Prop_fdre_C_Q)         0.552    -0.372 r  okHI/delays[13].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.371    okHI/delays[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.992 r  okHI/delays[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.992    hi_inout[13]
    P21                                                               r  hi_inout[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( -0.925 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.678    -0.925    okHI/mmcm0_bufg_0
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.552    -0.373 r  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.372    okHI/delays[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.991 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.991    hi_inout[10]
    U21                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( -0.925 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.678    -0.925    okHI/mmcm0_bufg_0
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.552    -0.373 r  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.372    okHI/delays[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.991 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.991    hi_inout[11]
    T21                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.677    -0.926    okHI/mmcm0_bufg_0
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[7].iobf0/T
    T20                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[7]
    T20                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[8].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[8]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.677    -0.926    okHI/mmcm0_bufg_0
    OLOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[8].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[8].iobf0/T
    R19                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[8]
    R19                                                               r  hi_inout[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[9].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[9]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.677    -0.926    okHI/mmcm0_bufg_0
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[9].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[9].iobf0/T
    P19                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[9]
    P19                                                               r  hi_inout[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.215ns  (arrival time - required time)
  Source:                 okHI/delays[12].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[12]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.616ns  (logic 0.615ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.590ns = ( -0.330 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.588    -0.330    okHI/mmcm0_bufg_0
    OLOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y45         FDRE (Prop_fdre_C_Q)         0.192    -0.138 f  okHI/delays[12].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.137    okHI/delays[12].iobf0/T
    R21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.423     0.286 r  okHI/delays[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.286    hi_inout[12]
    R21                                                               r  hi_inout[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  9.215    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[9].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[9]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.618ns  (logic 0.617ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.587    -0.331    okHI/mmcm0_bufg_0
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[9].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.425     0.287 r  okHI/delays[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[9]
    P19                                                               r  hi_inout[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[13].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[13]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.617ns  (logic 0.616ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.590ns = ( -0.330 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.588    -0.330    okHI/mmcm0_bufg_0
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y46         FDRE (Prop_fdre_C_Q)         0.192    -0.138 f  okHI/delays[13].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.137    okHI/delays[13].iobf0/T
    P21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.424     0.287 r  okHI/delays[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[13]
    P21                                                               r  hi_inout[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[8].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[8]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.618ns  (logic 0.617ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.587    -0.331    okHI/mmcm0_bufg_0
    OLOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[8].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.425     0.287 r  okHI/delays[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[8]
    R19                                                               r  hi_inout[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.220ns  (arrival time - required time)
  Source:                 okHI/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.621ns  (logic 0.620ns (99.839%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.587    -0.331    okHI/mmcm0_bufg_0
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.428     0.290 r  okHI/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.290    hi_inout[7]
    T20                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  9.220    

Slack (MET) :             9.221ns  (arrival time - required time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.623ns  (logic 0.622ns (99.839%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.587    -0.331    okHI/mmcm0_bufg_0
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[11].iobf0/T
    T21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.430     0.292 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.292    hi_inout[11]
    T21                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.221ns  (arrival time - required time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.623ns  (logic 0.622ns (99.840%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.587    -0.331    okHI/mmcm0_bufg_0
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[10].iobf0/T
    U21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.430     0.292 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.292    hi_inout[10]
    U21                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.225ns  (arrival time - required time)
  Source:                 okHI/delays[14].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[14]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.625ns  (logic 0.624ns (99.840%)  route 0.001ns (0.160%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.589    -0.329    okHI/mmcm0_bufg_0
    OLOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.192    -0.137 f  okHI/delays[14].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.136    okHI/delays[14].iobf0/T
    R22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.432     0.296 r  okHI/delays[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.296    hi_inout[14]
    R22                                                               r  hi_inout[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.225ns  (arrival time - required time)
  Source:                 okHI/delays[15].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[15]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.625ns  (logic 0.624ns (99.840%)  route 0.001ns (0.160%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.589    -0.329    okHI/mmcm0_bufg_0
    OLOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.192    -0.137 f  okHI/delays[15].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.136    okHI/delays[15].iobf0/T
    P22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.432     0.296 r  okHI/delays[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.296    hi_inout[15]
    P22                                                               r  hi_inout[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.239ns  (arrival time - required time)
  Source:                 okHI/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.642ns  (logic 0.641ns (99.844%)  route 0.001ns (0.156%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.585    -0.333    okHI/mmcm0_bufg_0
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.192    -0.141 f  okHI/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.140    okHI/delays[5].iobf0/T
    W22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.449     0.309 r  okHI/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.309    hi_inout[5]
    W22                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  9.239    





---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.833ns  (required time - arrival time)
  Source:                 hi_inout[0]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[0].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 1.141ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( -1.574 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB22                                              0.000    11.000 r  hi_inout[0] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.141    12.141 r  okHI/delays[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.141    okHI/iobf0_hi_datain_0
    ILOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.523    19.256    okHI/mmcm0_bufg_0
    ILOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdrein0/C
                         clock pessimism              0.000    19.256    
                         clock uncertainty           -0.271    18.985    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011    18.974    okHI/delays[0].fdrein0
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                  6.833    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 1.137ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( -1.574 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB21                                              0.000    11.000 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.137    12.137 r  okHI/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.137    okHI/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.523    19.256    okHI/mmcm0_bufg_0
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/C
                         clock pessimism              0.000    19.256    
                         clock uncertainty           -0.271    18.985    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011    18.974    okHI/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -12.137    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 1.134ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( -1.568 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA21                                              0.000    11.000 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.134    12.134 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.134    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.529    19.262    okHI/mmcm0_bufg_0
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    19.262    
                         clock uncertainty           -0.271    18.991    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011    18.980    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.854ns  (required time - arrival time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 1.124ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( -1.570 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    Y22                                               0.000    11.000 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.124    12.124 r  okHI/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.124    okHI/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.527    19.260    okHI/mmcm0_bufg_0
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/C
                         clock pessimism              0.000    19.260    
                         clock uncertainty           -0.271    18.989    
    ILOGIC_X0Y31         FDRE (Setup_fdre_C_D)       -0.011    18.978    okHI/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  6.854    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 1.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( -1.568 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA20                                              0.000    11.000 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.125    12.125 r  okHI/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.125    okHI/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.529    19.262    okHI/mmcm0_bufg_0
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/C
                         clock pessimism              0.000    19.262    
                         clock uncertainty           -0.271    18.991    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011    18.980    okHI/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 1.121ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( -1.567 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W21                                               0.000    11.000 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.121    12.121 r  okHI/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.121    okHI/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.530    19.263    okHI/mmcm0_bufg_0
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/C
                         clock pessimism              0.000    19.263    
                         clock uncertainty           -0.271    18.992    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011    18.981    okHI/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 1.119ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( -1.567 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W22                                               0.000    11.000 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         1.119    12.119 r  okHI/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.119    okHI/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.530    19.263    okHI/mmcm0_bufg_0
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/C
                         clock pessimism              0.000    19.263    
                         clock uncertainty           -0.271    18.992    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011    18.981    okHI/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 1.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( -1.564 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    U21                                               0.000    11.000 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         1.100    12.100 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.100    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.533    19.266    okHI/mmcm0_bufg_0
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    19.266    
                         clock uncertainty           -0.271    18.995    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011    18.984    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 1.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( -1.564 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    T20                                               0.000    11.000 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         1.098    12.098 r  okHI/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.098    okHI/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.533    19.266    okHI/mmcm0_bufg_0
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/C
                         clock pessimism              0.000    19.266    
                         clock uncertainty           -0.271    18.995    
    ILOGIC_X0Y37         FDRE (Setup_fdre_C_D)       -0.011    18.984    okHI/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 1.095ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( -1.564 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    R19                                               0.000    11.000 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         1.095    12.095 r  okHI/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.095    okHI/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.533    19.266    okHI/mmcm0_bufg_0
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/C
                         clock pessimism              0.000    19.266    
                         clock uncertainty           -0.271    18.995    
    ILOGIC_X0Y39         FDRE (Setup_fdre_C_D)       -0.011    18.984    okHI/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  6.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 hi_inout[9]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[9].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.218ns  (logic 0.218ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P19                                               0.000    20.830 r  hi_inout[9] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 r  okHI/delays[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.048    okHI/iobf0_hi_datain_9
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.859    20.288    okHI/mmcm0_bufg_0
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y40         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[9].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.048    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.218ns  (logic 0.218ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    R19                                               0.000    20.830 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 r  okHI/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.048    okHI/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.859    20.288    okHI/mmcm0_bufg_0
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.048    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.222ns  (logic 0.222ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T20                                               0.000    20.830 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         0.222    21.052 r  okHI/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.052    okHI/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.859    20.288    okHI/mmcm0_bufg_0
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y37         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.052    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.224ns  (logic 0.224ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    U21                                               0.000    20.830 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         0.224    21.054 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.054    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.859    20.288    okHI/mmcm0_bufg_0
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.054    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.243ns  (logic 0.243ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W22                                               0.000    20.830 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         0.243    21.073 r  okHI/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.073    okHI/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    20.286    okHI/mmcm0_bufg_0
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y35         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.073    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.245ns  (logic 0.245ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W21                                               0.000    20.830 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         0.245    21.075 r  okHI/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.075    okHI/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    20.286    okHI/mmcm0_bufg_0
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y36         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.075    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA20                                              0.000    20.830 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         0.249    21.079 r  okHI/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.079    okHI/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    20.286    okHI/mmcm0_bufg_0
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y34         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.079    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.248ns  (logic 0.248ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    Y22                                               0.000    20.830 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         0.248    21.078 r  okHI/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.078    okHI/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.855    20.284    okHI/mmcm0_bufg_0
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/C
                         clock pessimism              0.000    20.284    
                         clock uncertainty            0.271    20.555    
    ILOGIC_X0Y31         FDRE (Hold_fdre_C_D)         0.068    20.623    okHI/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.623    
                         arrival time                          21.078    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.258ns  (logic 0.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA21                                              0.000    20.830 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         0.258    21.088 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.088    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.857    20.286    okHI/mmcm0_bufg_0
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y33         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.088    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.260ns  (logic 0.260ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( -0.548 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB21                                              0.000    20.830 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         0.260    21.090 r  okHI/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.090    okHI/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.853    20.282    okHI/mmcm0_bufg_0
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/C
                         clock pessimism              0.000    20.282    
                         clock uncertainty            0.271    20.553    
    ILOGIC_X0Y30         FDRE (Hold_fdre_C_D)         0.068    20.621    okHI/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.621    
                         arrival time                          21.090    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2fs_clk_wiz_0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       23.650ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.650ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.135ns  (logic 0.419ns (36.931%)  route 0.716ns (63.069%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.716     1.135    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X6Y23          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y23          FDRE (Setup_fdre_C_D)       -0.215    24.785    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.785    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 23.650    

Slack (MET) :             23.843ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.110ns  (logic 0.456ns (41.091%)  route 0.654ns (58.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.654     1.110    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X6Y23          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y23          FDRE (Setup_fdre_C_D)       -0.047    24.953    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         24.953    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 23.843    

Slack (MET) :             23.868ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.868ns  (logic 0.478ns (55.087%)  route 0.390ns (44.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.390     0.868    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)       -0.264    24.736    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.736    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                 23.868    

Slack (MET) :             23.870ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.035ns  (logic 0.518ns (50.055%)  route 0.517ns (49.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.517     1.035    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)       -0.095    24.905    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 23.870    

Slack (MET) :             23.876ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.952%)  route 0.437ns (51.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.437     0.856    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)       -0.268    24.732    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.732    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 23.876    

Slack (MET) :             23.973ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.786%)  route 0.479ns (51.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.479     0.935    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)       -0.092    24.908    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 23.973    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  clk_2fs_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.275ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.275ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.335ns  (logic 0.478ns (35.814%)  route 0.857ns (64.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.857     1.335    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X6Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)       -0.220    20.610    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.610    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                 19.275    

Slack (MET) :             19.505ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.059ns  (logic 0.478ns (45.152%)  route 0.581ns (54.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.581     1.059    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)       -0.266    20.564    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.564    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 19.505    

Slack (MET) :             19.592ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.021ns  (logic 0.478ns (46.829%)  route 0.543ns (53.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.543     1.021    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X6Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)       -0.217    20.613    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         20.613    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                 19.592    

Slack (MET) :             19.647ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.090ns  (logic 0.518ns (47.515%)  route 0.572ns (52.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.572     1.090    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)       -0.093    20.737    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.737    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 19.647    

Slack (MET) :             19.648ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.089ns  (logic 0.518ns (47.559%)  route 0.571ns (52.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.571     1.089    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)       -0.093    20.737    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.737    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                 19.648    

Slack (MET) :             19.721ns  (required time - arrival time)
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.792%)  route 0.544ns (51.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22                                       0.000     0.000 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.544     1.062    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X6Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)       -0.047    20.783    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 19.721    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       17.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.496ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.737ns  (logic 0.580ns (21.191%)  route 2.157ns (78.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 19.178 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.245ns = ( -0.985 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.618    -0.985    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y25          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.529 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.991     0.462    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.586 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.166     1.752    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y35          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.445    19.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y35          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[12]/C
                         clock pessimism              0.574    19.752    
                         clock uncertainty           -0.099    19.654    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    19.249    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[12]
  -------------------------------------------------------------------
                         required time                         19.249    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                 17.496    

Slack (MET) :             17.496ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[13]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.737ns  (logic 0.580ns (21.191%)  route 2.157ns (78.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 19.178 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.245ns = ( -0.985 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.618    -0.985    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y25          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.529 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.991     0.462    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.586 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.166     1.752    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y35          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.445    19.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y35          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[13]/C
                         clock pessimism              0.574    19.752    
                         clock uncertainty           -0.099    19.654    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    19.249    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[13]
  -------------------------------------------------------------------
                         required time                         19.249    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                 17.496    

Slack (MET) :             17.496ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[14]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.737ns  (logic 0.580ns (21.191%)  route 2.157ns (78.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 19.178 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.245ns = ( -0.985 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.618    -0.985    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y25          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.529 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.991     0.462    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.586 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.166     1.752    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y35          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.445    19.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y35          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[14]/C
                         clock pessimism              0.574    19.752    
                         clock uncertainty           -0.099    19.654    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    19.249    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[14]
  -------------------------------------------------------------------
                         required time                         19.249    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                 17.496    

Slack (MET) :             17.496ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[15]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.737ns  (logic 0.580ns (21.191%)  route 2.157ns (78.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 19.178 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.245ns = ( -0.985 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.618    -0.985    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y25          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.529 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.991     0.462    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.586 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.166     1.752    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y35          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.445    19.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y35          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[15]/C
                         clock pessimism              0.574    19.752    
                         clock uncertainty           -0.099    19.654    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    19.249    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[15]
  -------------------------------------------------------------------
                         required time                         19.249    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                 17.496    

Slack (MET) :             17.509ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.289%)  route 2.144ns (78.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 19.178 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.245ns = ( -0.985 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.618    -0.985    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y25          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.529 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.991     0.462    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.586 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.154     1.740    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y36          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.445    19.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y36          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]/C
                         clock pessimism              0.574    19.752    
                         clock uncertainty           -0.099    19.654    
    SLICE_X9Y36          FDCE (Recov_fdce_C_CLR)     -0.405    19.249    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]
  -------------------------------------------------------------------
                         required time                         19.249    
                         arrival time                          -1.740    
  -------------------------------------------------------------------
                         slack                                 17.509    

Slack (MET) :             17.509ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[17]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.289%)  route 2.144ns (78.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 19.178 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.245ns = ( -0.985 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.618    -0.985    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y25          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.529 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.991     0.462    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.586 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.154     1.740    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y36          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.445    19.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y36          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[17]/C
                         clock pessimism              0.574    19.752    
                         clock uncertainty           -0.099    19.654    
    SLICE_X9Y36          FDCE (Recov_fdce_C_CLR)     -0.405    19.249    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[17]
  -------------------------------------------------------------------
                         required time                         19.249    
                         arrival time                          -1.740    
  -------------------------------------------------------------------
                         slack                                 17.509    

Slack (MET) :             17.509ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[18]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.289%)  route 2.144ns (78.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 19.178 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.245ns = ( -0.985 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.618    -0.985    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y25          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.529 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.991     0.462    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.586 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.154     1.740    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y36          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.445    19.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y36          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[18]/C
                         clock pessimism              0.574    19.752    
                         clock uncertainty           -0.099    19.654    
    SLICE_X9Y36          FDCE (Recov_fdce_C_CLR)     -0.405    19.249    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[18]
  -------------------------------------------------------------------
                         required time                         19.249    
                         arrival time                          -1.740    
  -------------------------------------------------------------------
                         slack                                 17.509    

Slack (MET) :             17.509ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[19]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.289%)  route 2.144ns (78.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 19.178 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.245ns = ( -0.985 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.618    -0.985    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y25          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.529 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.991     0.462    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.586 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.154     1.740    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y36          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.445    19.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y36          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[19]/C
                         clock pessimism              0.574    19.752    
                         clock uncertainty           -0.099    19.654    
    SLICE_X9Y36          FDCE (Recov_fdce_C_CLR)     -0.405    19.249    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[19]
  -------------------------------------------------------------------
                         required time                         19.249    
                         arrival time                          -1.740    
  -------------------------------------------------------------------
                         slack                                 17.509    

Slack (MET) :             17.580ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.852%)  route 2.074ns (78.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 19.179 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.245ns = ( -0.985 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.618    -0.985    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y25          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.529 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.991     0.462    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.586 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.084     1.670    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y37          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.446    19.179    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y37          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/C
                         clock pessimism              0.574    19.753    
                         clock uncertainty           -0.099    19.655    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    19.250    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]
  -------------------------------------------------------------------
                         required time                         19.250    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                 17.580    

Slack (MET) :             17.580ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.852%)  route 2.074ns (78.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 19.179 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.245ns = ( -0.985 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.618    -0.985    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y25          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.529 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.991     0.462    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.586 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.084     1.670    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y37          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.446    19.179    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y37          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/C
                         clock pessimism              0.574    19.753    
                         clock uncertainty           -0.099    19.655    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    19.250    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]
  -------------------------------------------------------------------
                         required time                         19.250    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                 17.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.715%)  route 0.283ns (63.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.335 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.583    -0.335    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.171 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.283     0.112    ep60/ok1[25]
    SLICE_X3Y28          FDCE                                         f  ep60/eptrig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.854    -0.547    ep60/ep_clk
    SLICE_X3Y28          FDCE                                         r  ep60/eptrig_reg[4]/C
                         clock pessimism              0.228    -0.319    
    SLICE_X3Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    ep60/eptrig_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[6]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.715%)  route 0.283ns (63.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.335 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.583    -0.335    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.171 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.283     0.112    ep60/ok1[25]
    SLICE_X3Y28          FDCE                                         f  ep60/eptrig_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.854    -0.547    ep60/ep_clk
    SLICE_X3Y28          FDCE                                         r  ep60/eptrig_reg[6]/C
                         clock pessimism              0.228    -0.319    
    SLICE_X3Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    ep60/eptrig_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[7]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.715%)  route 0.283ns (63.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.335 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.583    -0.335    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.171 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.283     0.112    ep60/ok1[25]
    SLICE_X3Y28          FDCE                                         f  ep60/eptrig_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.854    -0.547    ep60/ep_clk
    SLICE_X3Y28          FDCE                                         r  ep60/eptrig_reg[7]/C
                         clock pessimism              0.228    -0.319    
    SLICE_X3Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    ep60/eptrig_reg[7]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.966%)  route 0.305ns (65.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( -0.549 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.335 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.583    -0.335    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.171 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.305     0.134    ep60/ok1[25]
    SLICE_X5Y28          FDCE                                         f  ep60/trighold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.852    -0.549    ep60/ep_clk
    SLICE_X5Y28          FDCE                                         r  ep60/trighold_reg[0]/C
                         clock pessimism              0.249    -0.300    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.392    ep60/trighold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.966%)  route 0.305ns (65.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( -0.549 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.335 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.583    -0.335    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.171 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.305     0.134    ep60/ok1[25]
    SLICE_X5Y28          FDCE                                         f  ep60/trighold_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.852    -0.549    ep60/ep_clk
    SLICE_X5Y28          FDCE                                         r  ep60/trighold_reg[1]/C
                         clock pessimism              0.249    -0.300    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.392    ep60/trighold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.966%)  route 0.305ns (65.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( -0.549 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.335 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.583    -0.335    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.171 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.305     0.134    ep60/ok1[25]
    SLICE_X5Y28          FDCE                                         f  ep60/trighold_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.852    -0.549    ep60/ep_clk
    SLICE_X5Y28          FDCE                                         r  ep60/trighold_reg[2]/C
                         clock pessimism              0.249    -0.300    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.392    ep60/trighold_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.966%)  route 0.305ns (65.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( -0.549 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.335 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.583    -0.335    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.171 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.305     0.134    ep60/ok1[25]
    SLICE_X5Y28          FDCE                                         f  ep60/trighold_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.852    -0.549    ep60/ep_clk
    SLICE_X5Y28          FDCE                                         r  ep60/trighold_reg[4]/C
                         clock pessimism              0.249    -0.300    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.392    ep60/trighold_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[6]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.966%)  route 0.305ns (65.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( -0.549 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.335 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.583    -0.335    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.171 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.305     0.134    ep60/ok1[25]
    SLICE_X5Y28          FDCE                                         f  ep60/trighold_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.852    -0.549    ep60/ep_clk
    SLICE_X5Y28          FDCE                                         r  ep60/trighold_reg[6]/C
                         clock pessimism              0.249    -0.300    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.392    ep60/trighold_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/captrig0_reg/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.645%)  route 0.309ns (65.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( -0.549 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.335 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.583    -0.335    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.171 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.309     0.138    ep60/ok1[25]
    SLICE_X4Y28          FDCE                                         f  ep60/captrig0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.852    -0.549    ep60/ep_clk
    SLICE_X4Y28          FDCE                                         r  ep60/captrig0_reg/C
                         clock pessimism              0.249    -0.300    
    SLICE_X4Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.392    ep60/captrig0_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/ep_trigger0_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.645%)  route 0.309ns (65.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( -0.549 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.335 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.583    -0.335    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.171 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=38, routed)          0.309     0.138    ep60/ok1[25]
    SLICE_X4Y28          FDCE                                         f  ep60/ep_trigger0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.852    -0.549    ep60/ep_clk
    SLICE_X4Y28          FDCE                                         r  ep60/ep_trigger0_reg[0]/C
                         clock pessimism              0.249    -0.300    
    SLICE_X4Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.392    ep60/ep_trigger0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.530    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.262ns (24.643%)  route 3.858ns (75.357%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.109     7.809 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          1.790     9.599    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.153     9.752 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         2.068    11.820    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X12Y44         FDCE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y44         FDCE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X12Y44         FDCE (Recov_fdce_C_CLR)     -0.564    18.349    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]
  -------------------------------------------------------------------
                         required time                         18.349    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.262ns (24.643%)  route 3.858ns (75.357%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.109     7.809 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          1.790     9.599    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.153     9.752 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         2.068    11.820    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X12Y44         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y44         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X12Y44         FDPE (Recov_fdpe_C_PRE)     -0.564    18.349    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]
  -------------------------------------------------------------------
                         required time                         18.349    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.262ns (24.643%)  route 3.858ns (75.357%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.109     7.809 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          1.790     9.599    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.153     9.752 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         2.068    11.820    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X13Y44         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y44         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X13Y44         FDPE (Recov_fdpe_C_PRE)     -0.562    18.351    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]
  -------------------------------------------------------------------
                         required time                         18.351    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.262ns (24.643%)  route 3.858ns (75.357%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.109     7.809 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          1.790     9.599    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.153     9.752 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         2.068    11.820    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X13Y44         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y44         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X13Y44         FDPE (Recov_fdpe_C_PRE)     -0.562    18.351    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]
  -------------------------------------------------------------------
                         required time                         18.351    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.262ns (24.643%)  route 3.858ns (75.357%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.109     7.809 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          1.790     9.599    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.153     9.752 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         2.068    11.820    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X13Y44         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y44         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X13Y44         FDPE (Recov_fdpe_C_PRE)     -0.562    18.351    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]
  -------------------------------------------------------------------
                         required time                         18.351    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[41]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.262ns (25.019%)  route 3.781ns (74.981%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( -1.648 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.109     7.809 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          1.790     9.599    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.153     9.752 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.991    11.743    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X13Y41         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.449    19.182    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y41         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[41]/C
                         clock pessimism              0.000    19.182    
                         clock uncertainty           -0.271    18.912    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.608    18.304    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[41]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[47]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.262ns (25.019%)  route 3.781ns (74.981%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( -1.648 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.109     7.809 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          1.790     9.599    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.153     9.752 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.991    11.743    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X13Y41         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.449    19.182    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y41         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[47]/C
                         clock pessimism              0.000    19.182    
                         clock uncertainty           -0.271    18.912    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.608    18.304    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[47]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[48]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.262ns (25.019%)  route 3.781ns (74.981%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( -1.648 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.109     7.809 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          1.790     9.599    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.153     9.752 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.991    11.743    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X13Y41         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.449    19.182    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y41         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[48]/C
                         clock pessimism              0.000    19.182    
                         clock uncertainty           -0.271    18.912    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.608    18.304    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[48]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.262ns (24.643%)  route 3.858ns (75.357%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.109     7.809 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          1.790     9.599    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.153     9.752 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         2.068    11.820    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X12Y44         FDCE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y44         FDCE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X12Y44         FDCE (Recov_fdce_C_CLR)     -0.522    18.391    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.262ns (25.163%)  route 3.752ns (74.837%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( -1.648 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.109     7.809 f  hi_in_IBUF[7]_inst/O
                         net (fo=15, routed)          1.790     9.599    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.153     9.752 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         1.962    11.714    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y42          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.449    19.182    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y42          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/C
                         clock pessimism              0.000    19.182    
                         clock uncertainty           -0.271    18.912    
    SLICE_X9Y42          FDCE (Recov_fdce_C_CLR)     -0.608    18.304    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  6.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.566ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.199ns  (logic 0.265ns (22.122%)  route 0.934ns (77.878%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( -0.543 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.626    21.676    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    21.721 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.308    22.029    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y34          FDPE                                         f  okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.858    20.287    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y34          FDPE                                         r  okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/C
                         clock pessimism              0.000    20.287    
                         clock uncertainty            0.271    20.558    
    SLICE_X4Y34          FDPE (Remov_fdpe_C_PRE)     -0.095    20.463    okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg
  -------------------------------------------------------------------
                         required time                        -20.463    
                         arrival time                          22.029    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.221ns  (logic 0.265ns (21.735%)  route 0.955ns (78.265%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( -0.539 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.626    21.676    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    21.721 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.330    22.051    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y39          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.862    20.291    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y39          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/C
                         clock pessimism              0.000    20.291    
                         clock uncertainty            0.271    20.562    
    SLICE_X5Y39          FDCE (Remov_fdce_C_CLR)     -0.092    20.470    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]
  -------------------------------------------------------------------
                         required time                        -20.470    
                         arrival time                          22.051    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.221ns  (logic 0.265ns (21.735%)  route 0.955ns (78.265%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( -0.539 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.626    21.676    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    21.721 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.330    22.051    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y39          FDCE                                         f  okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.862    20.291    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y39          FDCE                                         r  okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/C
                         clock pessimism              0.000    20.291    
                         clock uncertainty            0.271    20.562    
    SLICE_X5Y39          FDCE (Remov_fdce_C_CLR)     -0.092    20.470    okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg
  -------------------------------------------------------------------
                         required time                        -20.470    
                         arrival time                          22.051    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.228ns  (logic 0.265ns (21.598%)  route 0.963ns (78.402%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( -0.537 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.626    21.676    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    21.721 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.337    22.058    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y39          FDCE                                         f  okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.864    20.293    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y39          FDCE                                         r  okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg/C
                         clock pessimism              0.000    20.293    
                         clock uncertainty            0.271    20.564    
    SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092    20.472    okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg
  -------------------------------------------------------------------
                         required time                        -20.472    
                         arrival time                          22.058    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.273ns  (logic 0.265ns (20.845%)  route 1.007ns (79.155%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( -0.539 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.626    21.676    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    21.721 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.382    22.103    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y38          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.862    20.291    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y38          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism              0.000    20.291    
                         clock uncertainty            0.271    20.562    
    SLICE_X6Y38          FDPE (Remov_fdpe_C_PRE)     -0.071    20.491    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                        -20.491    
                         arrival time                          22.103    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.273ns  (logic 0.265ns (20.845%)  route 1.007ns (79.155%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( -0.539 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.626    21.676    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    21.721 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.382    22.103    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y38          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.862    20.291    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y38          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/C
                         clock pessimism              0.000    20.291    
                         clock uncertainty            0.271    20.562    
    SLICE_X6Y38          FDPE (Remov_fdpe_C_PRE)     -0.071    20.491    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.491    
                         arrival time                          22.103    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.273ns  (logic 0.265ns (20.845%)  route 1.007ns (79.155%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( -0.539 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.626    21.676    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    21.721 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.382    22.103    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y38          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.862    20.291    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y38          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/C
                         clock pessimism              0.000    20.291    
                         clock uncertainty            0.271    20.562    
    SLICE_X6Y38          FDPE (Remov_fdpe_C_PRE)     -0.071    20.491    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.491    
                         arrival time                          22.103    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.273ns  (logic 0.265ns (20.845%)  route 1.007ns (79.155%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( -0.539 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.626    21.676    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    21.721 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.382    22.103    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y38          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.862    20.291    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y38          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/C
                         clock pessimism              0.000    20.291    
                         clock uncertainty            0.271    20.562    
    SLICE_X6Y38          FDPE (Remov_fdpe_C_PRE)     -0.071    20.491    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.491    
                         arrival time                          22.103    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.273ns  (logic 0.265ns (20.845%)  route 1.007ns (79.155%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( -0.539 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.626    21.676    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    21.721 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.382    22.103    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y38          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.862    20.291    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y38          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/C
                         clock pessimism              0.000    20.291    
                         clock uncertainty            0.271    20.562    
    SLICE_X6Y38          FDPE (Remov_fdpe_C_PRE)     -0.071    20.491    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]
  -------------------------------------------------------------------
                         required time                        -20.491    
                         arrival time                          22.103    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.273ns  (logic 0.265ns (20.845%)  route 1.007ns (79.155%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( -0.539 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.220    21.050 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          0.626    21.676    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    21.721 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.382    22.103    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X7Y38          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.862    20.291    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y38          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/C
                         clock pessimism              0.000    20.291    
                         clock uncertainty            0.271    20.562    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092    20.470    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]
  -------------------------------------------------------------------
                         required time                        -20.470    
                         arrival time                          22.103    
  -------------------------------------------------------------------
                         slack                                  1.633    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  clk_2fs_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.514ns  (logic 0.456ns (30.119%)  route 1.058ns (69.881%))
  Logic Levels:           0  
  Clock Path Skew:        5.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    -1.246ns = ( -0.986 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.617    -0.986    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y26          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.530 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=25, routed)          1.058     0.528    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X9Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  osc_clk/O
                         net (fo=1, routed)           1.862     2.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     2.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482     4.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146     1.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.433     4.317    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X9Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.346ns  (logic 0.456ns (33.877%)  route 0.890ns (66.123%))
  Logic Levels:           0  
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    -1.304ns = ( -1.044 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.559    -1.044    ep10/ok1[24]
    SLICE_X28Y34         FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.588 r  ep10/ep_dataout_reg[0]/Q
                         net (fo=5, routed)           0.890     0.302    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X12Y26         FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  osc_clk/O
                         net (fo=1, routed)           1.862     2.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     2.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482     4.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146     1.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.435     4.319    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X12Y26         FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.840ns  (logic 0.385ns (45.847%)  route 0.455ns (54.153%))
  Logic Levels:           0  
  Clock Path Skew:        6.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.657ns
    Source Clock Delay      (SCD):    -1.854ns = ( -1.594 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.503    -1.594    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X6Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.385    -1.209 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.455    -0.754    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X6Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.621     4.657    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X6Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.872ns  (logic 0.385ns (44.169%)  route 0.487ns (55.831%))
  Logic Levels:           0  
  Clock Path Skew:        6.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.654ns
    Source Clock Delay      (SCD):    -1.854ns = ( -1.594 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.503    -1.594    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X6Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.385    -1.209 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.487    -0.722    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.618     4.654    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.873ns  (logic 0.418ns (47.900%)  route 0.455ns (52.100%))
  Logic Levels:           0  
  Clock Path Skew:        6.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.657ns
    Source Clock Delay      (SCD):    -1.854ns = ( -1.594 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.503    -1.594    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X6Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.418    -1.176 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.455    -0.721    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X6Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.621     4.657    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X6Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.897ns  (logic 0.418ns (46.590%)  route 0.479ns (53.410%))
  Logic Levels:           0  
  Clock Path Skew:        6.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.654ns
    Source Clock Delay      (SCD):    -1.854ns = ( -1.594 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.503    -1.594    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X6Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.418    -1.176 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.479    -0.696    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.618     4.654    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.898ns  (logic 0.418ns (46.538%)  route 0.480ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        6.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.654ns
    Source Clock Delay      (SCD):    -1.854ns = ( -1.594 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.503    -1.594    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X6Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.418    -1.176 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.480    -0.695    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.618     4.654    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.147ns  (logic 0.367ns (31.995%)  route 0.780ns (68.005%))
  Logic Levels:           0  
  Clock Path Skew:        6.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.587ns
    Source Clock Delay      (SCD):    -1.916ns = ( -1.656 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.441    -1.656    ep10/ok1[24]
    SLICE_X28Y34         FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.367    -1.289 r  ep10/ep_dataout_reg[0]/Q
                         net (fo=5, routed)           0.780    -0.509    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X12Y26         FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.551     4.587    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X12Y26         FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.105ns  (logic 0.385ns (34.852%)  route 0.720ns (65.148%))
  Logic Levels:           0  
  Clock Path Skew:        6.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.657ns
    Source Clock Delay      (SCD):    -1.854ns = ( -1.594 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.503    -1.594    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X6Y22          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.385    -1.209 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.720    -0.489    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X6Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.621     4.657    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X6Y21          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.286ns  (logic 0.367ns (28.538%)  route 0.919ns (71.462%))
  Logic Levels:           0  
  Clock Path Skew:        6.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.585ns
    Source Clock Delay      (SCD):    -1.855ns = ( -1.595 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.502    -1.595    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y26          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.367    -1.228 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=25, routed)          0.919    -0.309    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X9Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.549     4.585    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X9Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_2fs_clk_wiz_0
  To Clock:  mmcm0_clk0

Max Delay             1 Endpoint
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.545ns  (logic 0.518ns (33.520%)  route 1.027ns (66.480%))
  Logic Levels:           0  
  Clock Path Skew:        -6.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( -1.597 - 0.260 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  osc_clk/O
                         net (fo=1, routed)           1.967     2.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.034 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600     4.634    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.284 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.940    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.036 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.549     4.585    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y24         FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.103 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=29, routed)          1.027     6.130    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X7Y25          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.500    -1.597    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X7Y25          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.243%)  route 0.143ns (52.757%))
  Logic Levels:           0  
  Clock Path Skew:        -2.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( -0.553 - 0.260 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.581     1.638    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y23          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.128     1.766 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.143     1.909    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.848    -0.553    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.686%)  route 0.199ns (57.314%))
  Logic Levels:           0  
  Clock Path Skew:        -2.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( -0.553 - 0.260 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.553     1.610    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.148     1.758 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.199     1.957    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.848    -0.553    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.968%)  route 0.180ns (56.032%))
  Logic Levels:           0  
  Clock Path Skew:        -2.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( -0.553 - 0.260 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.581     1.638    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y23          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.779 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.180     1.959    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.848    -0.553    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.911%)  route 0.237ns (59.089%))
  Logic Levels:           0  
  Clock Path Skew:        -2.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( -0.553 - 0.260 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.553     1.610    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.774 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.237     2.011    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.848    -0.553    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y24          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.285%)  route 0.257ns (66.715%))
  Logic Levels:           0  
  Clock Path Skew:        -2.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns = ( -0.552 - 0.260 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.581     1.638    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y23          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.128     1.766 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.257     2.023    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X6Y23          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.849    -0.552    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y23          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.659%)  route 0.291ns (67.341%))
  Logic Levels:           0  
  Clock Path Skew:        -2.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns = ( -0.552 - 0.260 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.581     1.638    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y23          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.779 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.291     2.070    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X6Y23          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.849    -0.552    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y23          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.334%)  route 0.483ns (74.666%))
  Logic Levels:           0  
  Clock Path Skew:        -2.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( -0.553 - 0.260 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.270ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.553     1.610    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y24         FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.164     1.774 r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=29, routed)          0.483     2.258    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X7Y25          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.848    -0.553    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X7Y25          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.866ns  (logic 0.456ns (24.441%)  route 1.410ns (75.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( -1.595 - 0.260 ) 
    Source Clock Delay      (SCD):    -1.304ns = ( -1.044 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.559    -1.044    ep10/ok1[24]
    SLICE_X28Y34         FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.588 r  ep10/ep_dataout_reg[0]/Q
                         net (fo=5, routed)           1.410     0.822    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X7Y26          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.502    -1.595    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X7Y26          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ep10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.597ns  (logic 0.367ns (22.985%)  route 1.230ns (77.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( -0.986 - 0.260 ) 
    Source Clock Delay      (SCD):    -1.916ns = ( -1.656 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.441    -1.656    ep10/ok1[24]
    SLICE_X28Y34         FDRE                                         r  ep10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.367    -1.289 r  ep10/ep_dataout_reg[0]/Q
                         net (fo=5, routed)           1.230    -0.059    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X7Y26          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.617    -0.986    U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X7Y26          FDRE                                         r  U_FIFO_top/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_2fs_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_2fs_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_2fs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 2.326ns (33.688%)  route 4.578ns (66.312%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    K4                                                0.000    12.500 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 f  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 f  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600    17.134    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    13.784 f  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    15.440    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.536 f  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         2.923    18.458    clk_2fs_OBUF
    J6                   OBUF (Prop_obuf_I_O)         2.230    20.688 f  clk_2fs_OBUF_inst/O
                         net (fo=0)                   0.000    20.688    clk_2fs
    J6                                                                f  clk_2fs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_2fs_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_2fs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 0.769ns (38.169%)  route 1.245ns (61.831%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.744     1.802    clk_2fs_OBUF
    J6                   OBUF (Prop_obuf_I_O)         0.743     2.545 r  clk_2fs_OBUF_inst/O
                         net (fo=0)                   0.000     2.545    clk_2fs
    J6                                                                r  clk_2fs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fs_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_fs_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_fs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.939ns  (logic 2.361ns (34.033%)  route 4.577ns (65.967%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fs_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    K4                                                0.000    25.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    25.970 f  osc_clk/O
                         net (fo=1, routed)           1.967    27.937    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    28.034 f  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600    29.634    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    26.284 f  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    27.940    CLK/inst/clk_fs_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    28.036 f  CLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.922    30.957    clk_fs_OBUF
    G2                   OBUF (Prop_obuf_I_O)         2.265    33.223 f  clk_fs_OBUF_inst/O
                         net (fo=0)                   0.000    33.223    clk_fs
    G2                                                                f  clk_fs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_fs_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_fs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 0.804ns (39.249%)  route 1.244ns (60.751%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clk_fs_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.743     1.801    clk_fs_OBUF
    G2                   OBUF (Prop_obuf_I_O)         0.778     2.579 r  clk_fs_OBUF_inst/O
                         net (fo=0)                   0.000     2.579    clk_fs
    G2                                                                r  clk_fs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CLK/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.350ns  (logic 0.096ns (2.866%)  route 3.254ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    K4                                                0.000    12.500 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970    13.470 f  osc_clk/O
                         net (fo=1, routed)           1.967    15.437    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097    15.534 f  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.600    17.134    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.350    13.784 f  CLK/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.655    15.440    CLK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.536 f  CLK/inst/clkf_buf/O
                         net (fo=1, routed)           1.598    17.134    CLK/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  CLK/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CLK/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 0.026ns (2.406%)  route 1.054ns (97.594%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  osc_clk/O
                         net (fo=1, routed)           0.631     1.029    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.056 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.611    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.081     0.531 r  CLK/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.501     1.032    CLK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.058 r  CLK/inst/clkf_buf/O
                         net (fo=1, routed)           0.554     1.611    CLK/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  CLK/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_aa
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.643ns  (logic 2.785ns (59.982%)  route 1.858ns (40.018%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.635    -0.968    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y38          FDRE                                         r  okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/Q
                         net (fo=2, routed)           1.858     1.408    okHI/tbuf/I
    V22                  OBUFT (Prop_obuft_I_O)       2.267     3.675 r  okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.675    hi_aa
    V22                                                               r  hi_aa (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.274ns  (logic 0.518ns (40.662%)  route 0.756ns (59.338%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.569    -1.034    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y44         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.516 r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           0.756     0.240    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.237ns  (logic 0.456ns (36.859%)  route 0.781ns (63.141%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.569    -1.034    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y43         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.578 r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           0.781     0.203    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.046ns  (logic 0.367ns (35.081%)  route 0.679ns (64.919%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.450    -1.647    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y43         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.280 r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           0.679    -0.600    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.081ns  (logic 0.418ns (38.671%)  route 0.663ns (61.329%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.450    -1.647    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y44         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.418    -1.229 r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           0.663    -0.566    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_aa
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.206ns  (logic 0.591ns (48.998%)  route 0.615ns (51.002%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.594    -0.324    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y41          FDRE                                         r  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.183 f  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/Q
                         net (fo=2, routed)           0.615     0.432    okHI/tbuf/T
    V22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.450     0.882 r  okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.882    hi_aa
    V22                                                               r  hi_aa (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                     10.415    10.415 f  
    Y18                                               0.000    10.415 f  hi_in[0] (IN)
                         net (fo=0)                   0.000    10.415    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    10.857 f  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    11.337    okHI/hi_in0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     8.191 f  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.534     8.725    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     8.754 f  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.816     9.570    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.186    okHI/hi_in0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -5.035 r  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.448    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.357 r  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.455    -1.902    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_2fs_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT_data_in[1]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.437ns  (logic 1.113ns (25.090%)  route 3.323ns (74.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  DUT_data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[1]
    P1                   IBUF (Prop_ibuf_I_O)         1.113     1.113 r  DUT_data_in_IBUF[1]_inst/O
                         net (fo=1, routed)           3.323     4.437    U_FIFO_top/U_DUT_to_FIFO/D[1]
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  osc_clk/O
                         net (fo=1, routed)           1.862     2.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     2.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482     4.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146     1.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.439     4.323    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[1]/C

Slack:                    inf
  Source:                 DUT_data_in[0]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.363ns  (logic 1.086ns (24.878%)  route 3.278ns (75.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  DUT_data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[0]
    P4                   IBUF (Prop_ibuf_I_O)         1.086     1.086 r  DUT_data_in_IBUF[0]_inst/O
                         net (fo=1, routed)           3.278     4.363    U_FIFO_top/U_DUT_to_FIFO/D[0]
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  osc_clk/O
                         net (fo=1, routed)           1.862     2.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     2.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482     4.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146     1.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.439     4.323    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[0]/C

Slack:                    inf
  Source:                 DUT_data_in[3]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.352ns  (logic 1.099ns (25.253%)  route 3.253ns (74.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  DUT_data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[3]
    P2                   IBUF (Prop_ibuf_I_O)         1.099     1.099 r  DUT_data_in_IBUF[3]_inst/O
                         net (fo=1, routed)           3.253     4.352    U_FIFO_top/U_DUT_to_FIFO/D[3]
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  osc_clk/O
                         net (fo=1, routed)           1.862     2.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     2.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482     4.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146     1.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.439     4.323    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[3]/C

Slack:                    inf
  Source:                 DUT_data_in[2]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.351ns  (logic 1.087ns (24.976%)  route 3.264ns (75.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  DUT_data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[2]
    P6                   IBUF (Prop_ibuf_I_O)         1.087     1.087 r  DUT_data_in_IBUF[2]_inst/O
                         net (fo=1, routed)           3.264     4.351    U_FIFO_top/U_DUT_to_FIFO/D[2]
    SLICE_X11Y26         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  osc_clk/O
                         net (fo=1, routed)           1.862     2.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     2.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482     4.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146     1.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.436     4.320    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X11Y26         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/C

Slack:                    inf
  Source:                 DUT_data_in[5]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.329ns  (logic 1.096ns (25.321%)  route 3.233ns (74.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  DUT_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[5]
    N2                   IBUF (Prop_ibuf_I_O)         1.096     1.096 r  DUT_data_in_IBUF[5]_inst/O
                         net (fo=1, routed)           3.233     4.329    U_FIFO_top/U_DUT_to_FIFO/D[5]
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  osc_clk/O
                         net (fo=1, routed)           1.862     2.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     2.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482     4.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146     1.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.439     4.323    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[5]/C

Slack:                    inf
  Source:                 DUT_data_in[4]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.233ns  (logic 1.088ns (25.709%)  route 3.145ns (74.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  DUT_data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[4]
    N5                   IBUF (Prop_ibuf_I_O)         1.088     1.088 r  DUT_data_in_IBUF[4]_inst/O
                         net (fo=1, routed)           3.145     4.233    U_FIFO_top/U_DUT_to_FIFO/D[4]
    SLICE_X11Y26         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  osc_clk/O
                         net (fo=1, routed)           1.862     2.788    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     2.880 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.482     4.363    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146     1.216 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.792    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.883 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         1.436     4.320    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X11Y26         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT_data_in[4]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.212ns (12.803%)  route 1.445ns (87.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  DUT_data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[4]
    N5                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  DUT_data_in_IBUF[4]_inst/O
                         net (fo=1, routed)           1.445     1.657    U_FIFO_top/U_DUT_to_FIFO/D[4]
    SLICE_X11Y26         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.821     1.970    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X11Y26         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[4]/C

Slack:                    inf
  Source:                 DUT_data_in[2]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.211ns (12.366%)  route 1.492ns (87.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  DUT_data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[2]
    P6                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  DUT_data_in_IBUF[2]_inst/O
                         net (fo=1, routed)           1.492     1.703    U_FIFO_top/U_DUT_to_FIFO/D[2]
    SLICE_X11Y26         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.821     1.970    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X11Y26         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[2]/C

Slack:                    inf
  Source:                 DUT_data_in[5]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.220ns (12.878%)  route 1.488ns (87.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  DUT_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[5]
    N2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  DUT_data_in_IBUF[5]_inst/O
                         net (fo=1, routed)           1.488     1.708    U_FIFO_top/U_DUT_to_FIFO/D[5]
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.824     1.973    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[5]/C

Slack:                    inf
  Source:                 DUT_data_in[3]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.719ns  (logic 0.223ns (12.963%)  route 1.496ns (87.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  DUT_data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[3]
    P2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DUT_data_in_IBUF[3]_inst/O
                         net (fo=1, routed)           1.496     1.719    U_FIFO_top/U_DUT_to_FIFO/D[3]
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.824     1.973    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[3]/C

Slack:                    inf
  Source:                 DUT_data_in[0]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.209ns (12.089%)  route 1.523ns (87.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  DUT_data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[0]
    P4                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  DUT_data_in_IBUF[0]_inst/O
                         net (fo=1, routed)           1.523     1.732    U_FIFO_top/U_DUT_to_FIFO/D[0]
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.824     1.973    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[0]/C

Slack:                    inf
  Source:                 DUT_data_in[1]
                            (input port)
  Destination:            U_FIFO_top/U_DUT_to_FIFO/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.237ns (13.505%)  route 1.516ns (86.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  DUT_data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    DUT_data_in[1]
    P1                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  DUT_data_in_IBUF[1]_inst/O
                         net (fo=1, routed)           1.516     1.753    U_FIFO_top/U_DUT_to_FIFO/D[1]
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  osc_clk/O
                         net (fo=1, routed)           0.685     1.118    CLK/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.148 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.824     1.971    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.575 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.121    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.150 r  CLK/inst/clkout2_buf/O
                         net (fo=129, routed)         0.824     1.973    U_FIFO_top/U_DUT_to_FIFO/CLK
    SLICE_X10Y28         FDRE                                         r  U_FIFO_top/U_DUT_to_FIFO/dout_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mmcm0_clk0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.221ns  (logic 3.214ns (76.135%)  route 1.007ns (23.865%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  okHI/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     3.214 r  okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.007     4.221    okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X13Y40         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.448    -1.649    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y40         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C

Slack:                    inf
  Source:                 hi_aa
                            (input port)
  Destination:            okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.048ns  (logic 1.120ns (54.699%)  route 0.928ns (45.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( -1.579 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 r  hi_aa (INOUT)
                         net (fo=1, unset)            0.000     0.000    okHI/tbuf/IO
    V22                  IBUF (Prop_ibuf_I_O)         1.120     1.120 r  okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.928     2.048    okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X2Y41          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         1.518    -1.579    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y41          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hi_aa
                            (input port)
  Destination:            okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.244ns (40.115%)  route 0.364ns (59.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( -0.536 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 r  hi_aa (INOUT)
                         net (fo=1, unset)            0.000     0.000    okHI/tbuf/IO
    V22                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.364     0.607    okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X2Y41          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.865    -0.536    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y41          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.297ns  (logic 1.862ns (81.046%)  route 0.435ns (18.954%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  okHI/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     1.862 r  okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           0.435     2.297    okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X13Y40         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=662, routed)         0.835    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y40         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C





