module dmem(input clk, we,
            input [7:0] rAddr,
            input [7:0] wAddr, 
            input [255:0] wd,
            output [255:0] rd);
reg [31:0] RAM[127:0];
initial
    begin
        RAM[0] <= 32'h7;
        RAM[1] <= 32'h34;
        RAM[2] <= 32'h5f;
        RAM[3] <= 32'h52;
        RAM[4] <= 32'h4a;
        RAM[5] <= 32'h42;
        RAM[6] <= 32'h1;
        RAM[7] <= 32'h1b;
        RAM[8] <= 32'h51;
        RAM[9] <= 32'h9;
        RAM[10] <= 32'h2;
        RAM[11] <= 32'h1c;
        RAM[12] <= 32'h1f;
        RAM[13] <= 32'h49;
        RAM[14] <= 32'h1d;
        RAM[15] <= 32'h27;
        RAM[16] <= 32'h46;
        RAM[17] <= 32'h44;
        RAM[18] <= 32'h19;
        RAM[19] <= 32'h2c;
        RAM[20] <= 32'h4b;
        RAM[21] <= 32'h30;
        RAM[22] <= 32'h4b;
        RAM[23] <= 32'h7;
        RAM[24] <= 32'h28;
        RAM[25] <= 32'h3e;
        RAM[26] <= 32'h12;
        RAM[27] <= 32'hd;
        RAM[28] <= 32'h8;
        RAM[29] <= 32'h24;
        RAM[30] <= 32'h26;
        RAM[31] <= 32'h4a;
        RAM[32] <= 32'h36;
        RAM[33] <= 32'h23;
        RAM[34] <= 32'h39;
        RAM[35] <= 32'h21;
        RAM[36] <= 32'h4c;
        RAM[37] <= 32'hc;
        RAM[38] <= 32'h33;
        RAM[39] <= 32'h43;
        RAM[40] <= 32'h5b;
        RAM[41] <= 32'h24;
        RAM[42] <= 32'h2f;
        RAM[43] <= 32'h56;
        RAM[44] <= 32'h39;
        RAM[45] <= 32'h46;
        RAM[46] <= 32'h1b;
        RAM[47] <= 32'h56;
        RAM[48] <= 32'hc;
        RAM[49] <= 32'hf;
        RAM[50] <= 32'h2d;
        RAM[51] <= 32'h38;
        RAM[52] <= 32'h1b;
        RAM[53] <= 32'h28;
        RAM[54] <= 32'hc;
        RAM[55] <= 32'h59;
        RAM[56] <= 32'h5;
        RAM[57] <= 32'h44;
        RAM[58] <= 32'h1a;
        RAM[59] <= 32'h44;
        RAM[60] <= 32'h39;
        RAM[61] <= 32'h61;
        RAM[62] <= 32'h5a;
        RAM[63] <= 32'h2;
        RAM[64] <= 32'h45;
        RAM[65] <= 32'h15;
        RAM[66] <= 32'h5e;
        RAM[67] <= 32'h1e;
        RAM[68] <= 32'h25;
        RAM[69] <= 32'h33;
        RAM[70] <= 32'h41;
        RAM[71] <= 32'h2e;
        RAM[72] <= 32'h49;
        RAM[73] <= 32'h23;
        RAM[74] <= 32'h10;
        RAM[75] <= 32'h18;
        RAM[76] <= 32'hf;
        RAM[77] <= 32'h47;
        RAM[78] <= 32'h58;
        RAM[79] <= 32'h14;
        RAM[80] <= 32'hb;
        RAM[81] <= 32'h32;
        RAM[82] <= 32'h5f;
        RAM[83] <= 32'h58;
        RAM[84] <= 32'h60;
        RAM[85] <= 32'hc;
        RAM[86] <= 32'h34;
        RAM[87] <= 32'h4b;
        RAM[88] <= 32'h5;
        RAM[89] <= 32'h63;
        RAM[90] <= 32'hf;
        RAM[91] <= 32'h54;
        RAM[92] <= 32'h2f;
        RAM[93] <= 32'h1a;
        RAM[94] <= 32'h46;
        RAM[95] <= 32'h4b;
        RAM[96] <= 32'h1c;
        RAM[97] <= 32'h57;
        RAM[98] <= 32'h4;
        RAM[99] <= 32'h8;
        RAM[100] <= 32'h59;
        RAM[101] <= 32'h56;
        RAM[102] <= 32'h3;
        RAM[103] <= 32'h11;
        RAM[104] <= 32'h64;
        RAM[105] <= 32'h6;
        RAM[106] <= 32'h22;
        RAM[107] <= 32'h32;
        RAM[108] <= 32'h4;
        RAM[109] <= 32'h2;
        RAM[110] <= 32'h58;
        RAM[111] <= 32'h9;
        RAM[112] <= 32'h8;
        RAM[113] <= 32'h24;
        RAM[114] <= 32'h50;
        RAM[115] <= 32'h42;
        RAM[116] <= 32'h13;
        RAM[117] <= 32'h4f;
        RAM[118] <= 32'h2d;
        RAM[119] <= 32'h5a;
        RAM[120] <= 32'h2a;
        RAM[121] <= 32'h23;
        RAM[122] <= 32'h2e;
        RAM[123] <= 32'h62;
        RAM[124] <= 32'h4a;
        RAM[125] <= 32'h26;
        RAM[126] <= 32'h1e;
        RAM[127] <= 32'h1d;
    end
assign rd = {RAM[rAddr+7], RAM[rAddr+6], RAM[rAddr+5], RAM[rAddr+4], RAM[rAddr+3], RAM[rAddr+2], RAM[rAddr+1], RAM[rAddr]};
always@(posedge clk)
    if(we)
        {RAM[wAddr+7], RAM[wAddr+6], RAM[wAddr+5], RAM[wAddr+4], RAM[wAddr+3], RAM[wAddr+2], RAM[wAddr+1], RAM[wAddr]} = wd;
endmodule