{
  "design": {
    "design_info": {
      "boundary_crc": "0x87FA00AF6191732F",
      "device": "xc7k325tffg900-2",
      "name": "system",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "sys_mb": "",
      "sys_dlmb": "",
      "sys_ilmb": "",
      "sys_dlmb_cntlr": "",
      "sys_ilmb_cntlr": "",
      "sys_lmb_bram": "",
      "sys_mb_debug": "",
      "sys_rstgen": "",
      "sys_200m_rstgen": "",
      "axi_ddr_cntrl": "",
      "axi_uart": "",
      "axi_spi": "",
      "axi_gpio": "",
      "axi_intc": "",
      "sys_concat_intc": "",
      "axi_sysid_0": "",
      "rom_sys_0": "",
      "GND_1": "",
      "axi_cpu_interconnect": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {}
      },
      "axi_mem_interconnect": "",
      "GND_12": "",
      "axi_ad9250_xcvr": "",
      "axi_ad9250_jesd": {
        "rx_axi": "",
        "rx": ""
      },
      "axi_ad9250_core": "",
      "util_fmcjesdadc1_xcvr": "",
      "ila_0": ""
    },
    "interface_ports": {
      "ddr3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sys_clk_p": {
        "direction": "I"
      },
      "sys_clk_n": {
        "direction": "I"
      },
      "uart_sin": {
        "direction": "I"
      },
      "uart_sout": {
        "direction": "O"
      },
      "spi_csn_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "spi_csn_i": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "spi_clk_i": {
        "direction": "I"
      },
      "spi_clk_o": {
        "direction": "O"
      },
      "spi_sdo_i": {
        "direction": "I"
      },
      "spi_sdo_o": {
        "direction": "O"
      },
      "spi_sdi_i": {
        "direction": "I"
      },
      "gpio0_i": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "gpio0_o": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gpio0_t": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gpio1_i": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "gpio1_o": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gpio1_t": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "rx_ref_clk_0": {
        "direction": "I"
      },
      "rx_core_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_fmcjesdadc1_xcvr_0_rx_out_clk_0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "rx_sysref_0": {
        "direction": "I"
      },
      "rx_sync_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "rx_data_0_p": {
        "direction": "I"
      },
      "rx_data_0_n": {
        "direction": "I"
      },
      "rx_data_1_p": {
        "direction": "I"
      },
      "rx_data_1_n": {
        "direction": "I"
      },
      "ddr_clk_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_axi_ddr_cntrl_0_ui_clk",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "sgmii_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_sgmii_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "sys_mb": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "system_sys_mb_0",
        "parameters": {
          "G_TEMPLATE_LIST": {
            "value": "4"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > system sys_dlmb_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "sys_dlmb": {
        "vlnv": "xilinx.com:ip:lmb_v10:3.0",
        "xci_name": "system_sys_dlmb_0"
      },
      "sys_ilmb": {
        "vlnv": "xilinx.com:ip:lmb_v10:3.0",
        "xci_name": "system_sys_ilmb_0"
      },
      "sys_dlmb_cntlr": {
        "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
        "xci_name": "system_sys_dlmb_cntlr_0",
        "parameters": {
          "C_ECC": {
            "value": "0"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x00000000 32 > system sys_lmb_bram",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "sys_ilmb_cntlr": {
        "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
        "xci_name": "system_sys_ilmb_cntlr_0",
        "parameters": {
          "C_ECC": {
            "value": "0"
          }
        }
      },
      "sys_lmb_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "system_sys_lmb_bram_0",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "sys_mb_debug": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "system_sys_mb_debug_0",
        "parameters": {
          "C_USE_UART": {
            "value": "1"
          }
        }
      },
      "sys_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_sys_rstgen_0",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "sys_200m_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_sys_200m_rstgen_0",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_ddr_cntrl": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "system_axi_ddr_cntrl_0",
        "parameters": {
          "XML_INPUT_FILE": {
            "value": "kc705_system_mig.prj"
          }
        }
      },
      "axi_uart": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "system_axi_uart_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "axi_spi": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "system_axi_spi_0",
        "parameters": {
          "C_NUM_SS_BITS": {
            "value": "8"
          },
          "C_SCK_RATIO": {
            "value": "8"
          },
          "C_USE_STARTUP": {
            "value": "0"
          }
        }
      },
      "axi_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_0",
        "parameters": {
          "C_GPIO2_WIDTH": {
            "value": "32"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "system_axi_intc_0",
        "parameters": {
          "C_HAS_FAST": {
            "value": "0"
          },
          "C_KIND_OF_INTR": {
            "value": "0xFFFFFFFF"
          }
        }
      },
      "sys_concat_intc": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_sys_concat_intc_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          }
        }
      },
      "axi_sysid_0": {
        "vlnv": "analog.com:user:axi_sysid:1.0",
        "xci_name": "system_axi_sysid_0_0",
        "parameters": {
          "ROM_ADDR_BITS": {
            "value": "9"
          }
        }
      },
      "rom_sys_0": {
        "vlnv": "analog.com:user:sysid_rom:1.0",
        "xci_name": "system_rom_sys_0_0",
        "parameters": {
          "PATH_TO_FILE": {
            "value": "d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/mem_init_sys.txt"
          },
          "ROM_ADDR_BITS": {
            "value": "9"
          }
        }
      },
      "GND_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_GND_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_cpu_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "system_axi_cpu_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "9"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "9"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m04_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "axi_cpu_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_cpu_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK"
            ]
          },
          "axi_cpu_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_mem_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_mem_interconnect_0",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "GND_12": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_GND_12_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "12"
          }
        }
      },
      "axi_ad9250_xcvr": {
        "vlnv": "analog.com:user:axi_adxcvr:1.0",
        "xci_name": "system_axi_ad9250_xcvr_0",
        "parameters": {
          "LPM_OR_DFE_N": {
            "value": "0"
          },
          "NUM_OF_LANES": {
            "value": "2"
          },
          "OUT_CLK_SEL": {
            "value": "0x2"
          },
          "QPLL_ENABLE": {
            "value": "0"
          },
          "SYS_CLK_SEL": {
            "value": "0x0"
          },
          "TX_OR_RX_N": {
            "value": "0"
          }
        }
      },
      "axi_ad9250_jesd": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "rx_phy0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
          },
          "rx_phy1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "device_clk": {
            "type": "clk",
            "direction": "I"
          },
          "sync": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "sysref": {
            "direction": "I"
          },
          "phy_en_char_align": {
            "direction": "O"
          },
          "rx_eof": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "rx_sof": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "rx_data_tvalid": {
            "direction": "O"
          },
          "rx_data_tdata": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        },
        "components": {
          "rx_axi": {
            "vlnv": "analog.com:user:axi_jesd204_rx:1.0",
            "xci_name": "system_rx_axi_0",
            "parameters": {
              "LINK_MODE": {
                "value": "1"
              },
              "NUM_LANES": {
                "value": "2"
              },
              "NUM_LINKS": {
                "value": "1"
              }
            }
          },
          "rx": {
            "vlnv": "analog.com:user:jesd204_rx:1.0",
            "xci_name": "system_rx_0",
            "parameters": {
              "LINK_MODE": {
                "value": "1"
              },
              "NUM_LANES": {
                "value": "2"
              },
              "NUM_LINKS": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "rx_rx_ilas_config": {
            "interface_ports": [
              "rx/rx_ilas_config",
              "rx_axi/rx_ilas_config"
            ]
          },
          "rx_rx_status": {
            "interface_ports": [
              "rx/rx_status",
              "rx_axi/rx_status"
            ]
          },
          "rx_rx_event": {
            "interface_ports": [
              "rx/rx_event",
              "rx_axi/rx_event"
            ]
          },
          "rx_phy1_1": {
            "interface_ports": [
              "rx_phy1",
              "rx/rx_phy1"
            ]
          },
          "rx_phy0_1": {
            "interface_ports": [
              "rx_phy0",
              "rx/rx_phy0"
            ]
          },
          "rx_axi_rx_cfg": {
            "interface_ports": [
              "rx_axi/rx_cfg",
              "rx/rx_cfg"
            ]
          },
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "rx_axi/s_axi"
            ]
          }
        },
        "nets": {
          "rx_axi_core_reset": {
            "ports": [
              "rx_axi/core_reset",
              "rx/reset"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "rx_axi/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "rx_axi/s_axi_aresetn"
            ]
          },
          "rx_axi_irq": {
            "ports": [
              "rx_axi/irq",
              "irq"
            ]
          },
          "device_clk_1": {
            "ports": [
              "device_clk",
              "rx_axi/core_clk",
              "rx/clk"
            ]
          },
          "rx_sync": {
            "ports": [
              "rx/sync",
              "sync"
            ]
          },
          "sysref_1": {
            "ports": [
              "sysref",
              "rx/sysref"
            ]
          },
          "rx_phy_en_char_align": {
            "ports": [
              "rx/phy_en_char_align",
              "phy_en_char_align"
            ]
          },
          "rx_rx_data": {
            "ports": [
              "rx/rx_data",
              "rx_data_tdata"
            ]
          },
          "rx_rx_valid": {
            "ports": [
              "rx/rx_valid",
              "rx_data_tvalid"
            ]
          },
          "rx_rx_eof": {
            "ports": [
              "rx/rx_eof",
              "rx_eof"
            ]
          },
          "rx_rx_sof": {
            "ports": [
              "rx/rx_sof",
              "rx_sof"
            ]
          }
        }
      },
      "axi_ad9250_core": {
        "vlnv": "analog.com:user:axi_ad9250:1.0",
        "xci_name": "system_axi_ad9250_core_0"
      },
      "util_fmcjesdadc1_xcvr": {
        "vlnv": "analog.com:user:util_adxcvr:1.0",
        "xci_name": "system_util_fmcjesdadc1_xcvr_0",
        "parameters": {
          "CPLL_FBDIV": {
            "value": "2"
          },
          "QPLL_FBDIV": {
            "value": "0x080"
          },
          "RX_CDR_CFG": {
            "value": "0x03000023ff10200020"
          },
          "RX_CLK25_DIV": {
            "value": "10"
          },
          "RX_DFE_LPM_CFG": {
            "value": "0x0904"
          },
          "RX_NUM_OF_LANES": {
            "value": "2"
          },
          "RX_OUT_DIV": {
            "value": "1"
          },
          "RX_PMA_CFG": {
            "value": "0x00018480"
          },
          "TX_CLK25_DIV": {
            "value": "10"
          },
          "TX_NUM_OF_LANES": {
            "value": "0"
          },
          "TX_OUT_DIV": {
            "value": "1"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "system_ila_0_0",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_ADV_TRIGGER": {
            "value": "true"
          },
          "C_DATA_DEPTH": {
            "value": "4096"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "8"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          },
          "C_PROBE10_MU_CNT": {
            "value": "2"
          },
          "C_PROBE10_TYPE": {
            "value": "0"
          },
          "C_PROBE10_WIDTH": {
            "value": "1"
          },
          "C_PROBE11_MU_CNT": {
            "value": "2"
          },
          "C_PROBE12_MU_CNT": {
            "value": "2"
          },
          "C_PROBE12_TYPE": {
            "value": "1"
          },
          "C_PROBE12_WIDTH": {
            "value": "1"
          },
          "C_PROBE13_MU_CNT": {
            "value": "2"
          },
          "C_PROBE13_TYPE": {
            "value": "1"
          },
          "C_PROBE13_WIDTH": {
            "value": "1"
          },
          "C_PROBE1_MU_CNT": {
            "value": "2"
          },
          "C_PROBE1_TYPE": {
            "value": "1"
          },
          "C_PROBE1_WIDTH": {
            "value": "32"
          },
          "C_PROBE2_MU_CNT": {
            "value": "2"
          },
          "C_PROBE2_WIDTH": {
            "value": "1"
          },
          "C_PROBE3_MU_CNT": {
            "value": "2"
          },
          "C_PROBE4_MU_CNT": {
            "value": "2"
          },
          "C_PROBE4_TYPE": {
            "value": "1"
          },
          "C_PROBE4_WIDTH": {
            "value": "1"
          },
          "C_PROBE5_MU_CNT": {
            "value": "2"
          },
          "C_PROBE5_TYPE": {
            "value": "1"
          },
          "C_PROBE5_WIDTH": {
            "value": "1"
          },
          "C_PROBE6_MU_CNT": {
            "value": "2"
          },
          "C_PROBE7_MU_CNT": {
            "value": "2"
          },
          "C_PROBE8_MU_CNT": {
            "value": "2"
          },
          "C_PROBE8_WIDTH": {
            "value": "1"
          },
          "C_PROBE9_MU_CNT": {
            "value": "2"
          },
          "C_PROBE9_WIDTH": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "axi_intc_interrupt": {
        "interface_ports": [
          "axi_intc/interrupt",
          "sys_mb/INTERRUPT"
        ]
      },
      "axi_cpu_interconnect_M04_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M04_AXI",
          "axi_gpio/S_AXI"
        ]
      },
      "axi_cpu_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M03_AXI",
          "axi_sysid_0/s_axi"
        ]
      },
      "sys_mb_DLMB": {
        "interface_ports": [
          "sys_mb/DLMB",
          "sys_dlmb/LMB_M"
        ]
      },
      "axi_cpu_interconnect_M05_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M05_AXI",
          "axi_spi/AXI_LITE"
        ]
      },
      "axi_cpu_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M01_AXI",
          "axi_intc/s_axi"
        ]
      },
      "axi_ad9250_xcvr_up_ch_0": {
        "interface_ports": [
          "axi_ad9250_xcvr/up_ch_0",
          "util_fmcjesdadc1_xcvr/up_rx_0"
        ]
      },
      "axi_cpu_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M02_AXI",
          "axi_uart/S_AXI"
        ]
      },
      "axi_cpu_interconnect_M06_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M06_AXI",
          "axi_ad9250_xcvr/s_axi"
        ]
      },
      "Conn1": {
        "interface_ports": [
          "sys_ilmb/LMB_Sl_0",
          "sys_ilmb_cntlr/SLMB"
        ]
      },
      "Conn": {
        "interface_ports": [
          "sys_dlmb/LMB_Sl_0",
          "sys_dlmb_cntlr/SLMB"
        ]
      },
      "axi_ad9250_xcvr_up_es_1": {
        "interface_ports": [
          "axi_ad9250_xcvr/up_es_1",
          "util_fmcjesdadc1_xcvr/up_es_1"
        ]
      },
      "sys_mb_M_AXI_IC": {
        "interface_ports": [
          "axi_mem_interconnect/S01_AXI",
          "sys_mb/M_AXI_IC"
        ]
      },
      "axi_cpu_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M00_AXI",
          "sys_mb_debug/S_AXI"
        ]
      },
      "axi_ad9250_xcvr_up_ch_1": {
        "interface_ports": [
          "axi_ad9250_xcvr/up_ch_1",
          "util_fmcjesdadc1_xcvr/up_rx_1"
        ]
      },
      "axi_cpu_interconnect_M07_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M07_AXI",
          "axi_ad9250_core/s_axi"
        ]
      },
      "util_fmcjesdadc1_xcvr_rx_1": {
        "interface_ports": [
          "util_fmcjesdadc1_xcvr/rx_1",
          "axi_ad9250_jesd/rx_phy1"
        ]
      },
      "axi_cpu_interconnect_M08_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M08_AXI",
          "axi_ad9250_jesd/s_axi"
        ]
      },
      "util_fmcjesdadc1_xcvr_rx_0": {
        "interface_ports": [
          "util_fmcjesdadc1_xcvr/rx_0",
          "axi_ad9250_jesd/rx_phy0"
        ]
      },
      "sys_ilmb_cntlr_BRAM_PORT": {
        "interface_ports": [
          "sys_ilmb_cntlr/BRAM_PORT",
          "sys_lmb_bram/BRAM_PORTB"
        ]
      },
      "sys_mb_debug_MBDEBUG_0": {
        "interface_ports": [
          "sys_mb_debug/MBDEBUG_0",
          "sys_mb/DEBUG"
        ]
      },
      "axi_ad9250_xcvr_m_axi": {
        "interface_ports": [
          "axi_mem_interconnect/S02_AXI",
          "axi_ad9250_xcvr/m_axi"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_cpu_interconnect/S00_AXI",
          "sys_mb/M_AXI_DP"
        ]
      },
      "sys_dlmb_cntlr_BRAM_PORT": {
        "interface_ports": [
          "sys_dlmb_cntlr/BRAM_PORT",
          "sys_lmb_bram/BRAM_PORTA"
        ]
      },
      "sys_mb_ILMB": {
        "interface_ports": [
          "sys_mb/ILMB",
          "sys_ilmb/LMB_M"
        ]
      },
      "axi_mem_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_mem_interconnect/M00_AXI",
          "axi_ddr_cntrl/S_AXI"
        ]
      },
      "axi_ad9250_xcvr_up_es_0": {
        "interface_ports": [
          "axi_ad9250_xcvr/up_es_0",
          "util_fmcjesdadc1_xcvr/up_es_0"
        ]
      },
      "axi_ddr_cntrl_DDR3": {
        "interface_ports": [
          "ddr3",
          "axi_ddr_cntrl/DDR3"
        ]
      },
      "sys_mb_M_AXI_DC": {
        "interface_ports": [
          "axi_mem_interconnect/S00_AXI",
          "sys_mb/M_AXI_DC"
        ]
      }
    },
    "nets": {
      "axi_sysid_0_rom_addr": {
        "ports": [
          "axi_sysid_0/rom_addr",
          "rom_sys_0/rom_addr"
        ]
      },
      "rom_sys_0_rom_data": {
        "ports": [
          "rom_sys_0/rom_data",
          "axi_sysid_0/sys_rom_data"
        ]
      },
      "sys_cpu_clk": {
        "ports": [
          "axi_ddr_cntrl/ui_addn_clk_0",
          "rom_sys_0/clk",
          "sys_rstgen/slowest_sync_clk",
          "sys_mb/Clk",
          "sys_dlmb/LMB_Clk",
          "sys_ilmb/LMB_Clk",
          "sys_dlmb_cntlr/LMB_Clk",
          "sys_ilmb_cntlr/LMB_Clk",
          "axi_spi/ext_spi_clk",
          "axi_cpu_interconnect/ACLK",
          "axi_cpu_interconnect/S00_ACLK",
          "axi_cpu_interconnect/M00_ACLK",
          "sys_mb_debug/S_AXI_ACLK",
          "axi_cpu_interconnect/M01_ACLK",
          "axi_intc/s_axi_aclk",
          "axi_cpu_interconnect/M02_ACLK",
          "axi_uart/s_axi_aclk",
          "axi_cpu_interconnect/M03_ACLK",
          "axi_sysid_0/s_axi_aclk",
          "axi_cpu_interconnect/M04_ACLK",
          "axi_gpio/s_axi_aclk",
          "axi_cpu_interconnect/M05_ACLK",
          "axi_spi/s_axi_aclk",
          "axi_mem_interconnect/aclk1",
          "util_fmcjesdadc1_xcvr/up_clk",
          "axi_cpu_interconnect/M06_ACLK",
          "axi_ad9250_xcvr/s_axi_aclk",
          "axi_cpu_interconnect/M07_ACLK",
          "axi_ad9250_core/s_axi_aclk",
          "axi_cpu_interconnect/M08_ACLK",
          "axi_ad9250_jesd/s_axi_aclk",
          "ddr_clk_out"
        ]
      },
      "sys_mb_debug_Debug_SYS_Rst": {
        "ports": [
          "sys_mb_debug/Debug_SYS_Rst",
          "sys_rstgen/mb_debug_sys_rst"
        ]
      },
      "sys_rstgen_mb_reset": {
        "ports": [
          "sys_rstgen/mb_reset",
          "sys_mb/Reset"
        ]
      },
      "sys_rstgen_bus_struct_reset": {
        "ports": [
          "sys_rstgen/bus_struct_reset",
          "sys_dlmb/SYS_Rst",
          "sys_ilmb/SYS_Rst",
          "sys_dlmb_cntlr/LMB_Rst",
          "sys_ilmb_cntlr/LMB_Rst"
        ]
      },
      "sys_concat_intc_dout": {
        "ports": [
          "sys_concat_intc/dout",
          "axi_intc/intr"
        ]
      },
      "axi_ddr_cntrl_mmcm_locked": {
        "ports": [
          "axi_ddr_cntrl/mmcm_locked",
          "sys_rstgen/dcm_locked",
          "sys_200m_rstgen/dcm_locked"
        ]
      },
      "sys_200m_clk": {
        "ports": [
          "axi_ddr_cntrl/ui_clk",
          "sys_200m_rstgen/slowest_sync_clk",
          "axi_mem_interconnect/aclk"
        ]
      },
      "sys_cpu_resetn": {
        "ports": [
          "sys_rstgen/peripheral_aresetn",
          "axi_ddr_cntrl/aresetn",
          "axi_cpu_interconnect/ARESETN",
          "axi_cpu_interconnect/S00_ARESETN",
          "axi_cpu_interconnect/M00_ARESETN",
          "sys_mb_debug/S_AXI_ARESETN",
          "axi_cpu_interconnect/M01_ARESETN",
          "axi_intc/s_axi_aresetn",
          "axi_cpu_interconnect/M02_ARESETN",
          "axi_uart/s_axi_aresetn",
          "axi_cpu_interconnect/M03_ARESETN",
          "axi_sysid_0/s_axi_aresetn",
          "axi_cpu_interconnect/M04_ARESETN",
          "axi_gpio/s_axi_aresetn",
          "axi_cpu_interconnect/M05_ARESETN",
          "axi_spi/s_axi_aresetn",
          "util_fmcjesdadc1_xcvr/up_rstn",
          "axi_cpu_interconnect/M06_ARESETN",
          "axi_ad9250_xcvr/s_axi_aresetn",
          "axi_cpu_interconnect/M07_ARESETN",
          "axi_ad9250_core/s_axi_aresetn",
          "axi_cpu_interconnect/M08_ARESETN",
          "axi_ad9250_jesd/s_axi_aresetn"
        ]
      },
      "sys_cpu_reset": {
        "ports": [
          "sys_rstgen/peripheral_reset"
        ]
      },
      "sys_200m_reset": {
        "ports": [
          "sys_200m_rstgen/peripheral_reset"
        ]
      },
      "sys_200m_resetn": {
        "ports": [
          "sys_200m_rstgen/peripheral_aresetn",
          "axi_mem_interconnect/aresetn"
        ]
      },
      "GND_1_dout": {
        "ports": [
          "GND_1/dout",
          "sys_concat_intc/In0",
          "sys_concat_intc/In1",
          "sys_concat_intc/In2",
          "sys_concat_intc/In3",
          "sys_concat_intc/In5",
          "sys_concat_intc/In6",
          "sys_concat_intc/In7",
          "sys_concat_intc/In8",
          "sys_concat_intc/In9",
          "sys_concat_intc/In13",
          "sys_concat_intc/In15",
          "sys_concat_intc/In12"
        ]
      },
      "axi_uart_interrupt": {
        "ports": [
          "axi_uart/interrupt",
          "sys_concat_intc/In4"
        ]
      },
      "axi_spi_ip2intc_irpt": {
        "ports": [
          "axi_spi/ip2intc_irpt",
          "sys_concat_intc/In10"
        ]
      },
      "axi_gpio_ip2intc_irpt": {
        "ports": [
          "axi_gpio/ip2intc_irpt",
          "sys_concat_intc/In11"
        ]
      },
      "sys_rst_1": {
        "ports": [
          "sys_rst",
          "sys_rstgen/ext_reset_in",
          "axi_ddr_cntrl/sys_rst"
        ]
      },
      "sys_200m_rst": {
        "ports": [
          "axi_ddr_cntrl/ui_clk_sync_rst",
          "sys_200m_rstgen/ext_reset_in"
        ]
      },
      "sys_clk_p_1": {
        "ports": [
          "sys_clk_p",
          "axi_ddr_cntrl/sys_clk_p"
        ]
      },
      "sys_clk_n_1": {
        "ports": [
          "sys_clk_n",
          "axi_ddr_cntrl/sys_clk_n"
        ]
      },
      "uart_sin_1": {
        "ports": [
          "uart_sin",
          "axi_uart/rx"
        ]
      },
      "axi_uart_tx": {
        "ports": [
          "axi_uart/tx",
          "uart_sout"
        ]
      },
      "spi_csn_i_1": {
        "ports": [
          "spi_csn_i",
          "axi_spi/ss_i"
        ]
      },
      "axi_spi_ss_o": {
        "ports": [
          "axi_spi/ss_o",
          "spi_csn_o"
        ]
      },
      "spi_clk_i_1": {
        "ports": [
          "spi_clk_i",
          "axi_spi/sck_i"
        ]
      },
      "axi_spi_sck_o": {
        "ports": [
          "axi_spi/sck_o",
          "spi_clk_o"
        ]
      },
      "spi_sdo_i_1": {
        "ports": [
          "spi_sdo_i",
          "axi_spi/io0_i"
        ]
      },
      "axi_spi_io0_o": {
        "ports": [
          "axi_spi/io0_o",
          "spi_sdo_o"
        ]
      },
      "spi_sdi_i_1": {
        "ports": [
          "spi_sdi_i",
          "axi_spi/io1_i"
        ]
      },
      "gpio0_i_1": {
        "ports": [
          "gpio0_i",
          "axi_gpio/gpio_io_i"
        ]
      },
      "axi_gpio_gpio_io_o": {
        "ports": [
          "axi_gpio/gpio_io_o",
          "gpio0_o"
        ]
      },
      "axi_gpio_gpio_io_t": {
        "ports": [
          "axi_gpio/gpio_io_t",
          "gpio0_t"
        ]
      },
      "gpio1_i_1": {
        "ports": [
          "gpio1_i",
          "axi_gpio/gpio2_io_i"
        ]
      },
      "axi_gpio_gpio2_io_o": {
        "ports": [
          "axi_gpio/gpio2_io_o",
          "gpio1_o"
        ]
      },
      "axi_gpio_gpio2_io_t": {
        "ports": [
          "axi_gpio/gpio2_io_t",
          "gpio1_t"
        ]
      },
      "GND_12_dout": {
        "ports": [
          "GND_12/dout",
          "axi_ddr_cntrl/device_temp_i"
        ]
      },
      "rx_ref_clk_0_1": {
        "ports": [
          "rx_ref_clk_0",
          "util_fmcjesdadc1_xcvr/qpll_ref_clk_0",
          "util_fmcjesdadc1_xcvr/cpll_ref_clk_0",
          "util_fmcjesdadc1_xcvr/cpll_ref_clk_1"
        ]
      },
      "axi_ad9250_xcvr_up_pll_rst": {
        "ports": [
          "axi_ad9250_xcvr/up_pll_rst",
          "util_fmcjesdadc1_xcvr/up_qpll_rst_0",
          "util_fmcjesdadc1_xcvr/up_cpll_rst_0",
          "util_fmcjesdadc1_xcvr/up_cpll_rst_1"
        ]
      },
      "util_fmcjesdadc1_xcvr_rx_out_clk_0": {
        "ports": [
          "util_fmcjesdadc1_xcvr/rx_out_clk_0",
          "util_fmcjesdadc1_xcvr/rx_clk_0",
          "util_fmcjesdadc1_xcvr/rx_clk_1",
          "axi_ad9250_jesd/device_clk",
          "rx_core_clk",
          "axi_ad9250_core/rx_clk"
        ]
      },
      "axi_ad9250_jesd_phy_en_char_align": {
        "ports": [
          "axi_ad9250_jesd/phy_en_char_align",
          "util_fmcjesdadc1_xcvr/rx_calign_0",
          "util_fmcjesdadc1_xcvr/rx_calign_1"
        ]
      },
      "rx_data_0_p_1": {
        "ports": [
          "rx_data_0_p",
          "util_fmcjesdadc1_xcvr/rx_0_p"
        ]
      },
      "rx_data_0_n_1": {
        "ports": [
          "rx_data_0_n",
          "util_fmcjesdadc1_xcvr/rx_0_n"
        ]
      },
      "rx_data_1_p_1": {
        "ports": [
          "rx_data_1_p",
          "util_fmcjesdadc1_xcvr/rx_1_p"
        ]
      },
      "rx_data_1_n_1": {
        "ports": [
          "rx_data_1_n",
          "util_fmcjesdadc1_xcvr/rx_1_n"
        ]
      },
      "sysref_1": {
        "ports": [
          "rx_sysref_0",
          "axi_ad9250_jesd/sysref"
        ]
      },
      "axi_ad9250_jesd_sync": {
        "ports": [
          "axi_ad9250_jesd/sync",
          "rx_sync_0"
        ]
      },
      "axi_ad9250_jesd_rx_sof": {
        "ports": [
          "axi_ad9250_jesd/rx_sof",
          "axi_ad9250_core/rx_sof"
        ]
      },
      "axi_ad9250_jesd_irq": {
        "ports": [
          "axi_ad9250_jesd/irq",
          "sys_concat_intc/In14"
        ]
      },
      "axi_ad9250_jesd_rx_data_tdata": {
        "ports": [
          "axi_ad9250_jesd/rx_data_tdata",
          "axi_ad9250_core/rx_data"
        ]
      },
      "axi_ad9250_jesd_rx_data_tvalid": {
        "ports": [
          "axi_ad9250_jesd/rx_data_tvalid",
          "axi_ad9250_core/rx_valid"
        ]
      },
      "axi_ad9250_core_adc_data_a": {
        "ports": [
          "axi_ad9250_core/adc_data_a",
          "ila_0/probe0"
        ]
      },
      "axi_ad9250_core_adc_data_b": {
        "ports": [
          "axi_ad9250_core/adc_data_b",
          "ila_0/probe1"
        ]
      },
      "axi_ad9250_core_rx_ready": {
        "ports": [
          "axi_ad9250_core/rx_ready",
          "ila_0/probe2"
        ]
      },
      "axi_ad9250_core_adc_clk": {
        "ports": [
          "axi_ad9250_core/adc_clk",
          "ila_0/probe3"
        ]
      },
      "axi_ad9250_core_adc_valid_a": {
        "ports": [
          "axi_ad9250_core/adc_valid_a",
          "ila_0/probe4"
        ]
      },
      "axi_ad9250_core_adc_enable_a": {
        "ports": [
          "axi_ad9250_core/adc_enable_a",
          "ila_0/probe5"
        ]
      },
      "axi_ad9250_core_adc_valid_b": {
        "ports": [
          "axi_ad9250_core/adc_valid_b",
          "ila_0/probe6"
        ]
      },
      "axi_ad9250_core_adc_enable_b": {
        "ports": [
          "axi_ad9250_core/adc_enable_b",
          "ila_0/probe7"
        ]
      },
      "sgmii_clk_1": {
        "ports": [
          "sgmii_clk",
          "ila_0/clk"
        ]
      }
    },
    "addressing": {
      "/sys_mb": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ddr_cntrl_memaddr": {
                "address_block": "/axi_ddr_cntrl/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              },
              "SEG_data_axi_ad9250_core": {
                "address_block": "/axi_ad9250_core/s_axi/axi_lite",
                "offset": "0x44A10000",
                "range": "4K"
              },
              "SEG_data_axi_ad9250_jesd": {
                "address_block": "/axi_ad9250_jesd/rx_axi/s_axi/axi_lite",
                "offset": "0x44AA0000",
                "range": "16K"
              },
              "SEG_data_axi_ad9250_xcvr": {
                "address_block": "/axi_ad9250_xcvr/s_axi/axi_lite",
                "offset": "0x44A60000",
                "range": "64K"
              },
              "SEG_data_axi_gpio": {
                "address_block": "/axi_gpio/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "4K"
              },
              "SEG_data_axi_intc": {
                "address_block": "/axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "4K"
              },
              "SEG_data_axi_spi": {
                "address_block": "/axi_spi/AXI_LITE/Reg",
                "offset": "0x44A70000",
                "range": "4K"
              },
              "SEG_data_axi_sysid_0": {
                "address_block": "/axi_sysid_0/s_axi/axi_lite",
                "offset": "0x45000000",
                "range": "64K"
              },
              "SEG_data_axi_uart": {
                "address_block": "/axi_uart/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "4K"
              },
              "SEG_data_sys_mb_debug": {
                "address_block": "/sys_mb_debug/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_dlmb_cntlr": {
                "address_block": "/sys_dlmb_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ddr_cntrl_memaddr": {
                "address_block": "/axi_ddr_cntrl/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              },
              "SEG_ilmb_cntlr": {
                "address_block": "/sys_ilmb_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              }
            }
          }
        }
      },
      "/axi_ad9250_xcvr": {
        "address_spaces": {
          "m_axi": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ddr_cntrl_memaddr": {
                "address_block": "/axi_ddr_cntrl/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}