
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 359401                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379972                       # Number of bytes of host memory used
host_op_rate                                   422729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9900.01                       # Real time elapsed on the host
host_tick_rate                              204234694                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3558073908                       # Number of instructions simulated
sim_ops                                    4185023962                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.021926                       # Number of seconds simulated
sim_ticks                                2021925971661                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   107                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1722903                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3445806                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 310779663                       # Number of branches fetched
system.switch_cpus.committedInsts          1558073907                       # Number of instructions committed
system.switch_cpus.committedOps            1841623250                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4848743337                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4848743337                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    534336834                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    502646715                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    241777167                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            52932845                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1661527426                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1661527426                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2391142339                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1340417044                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           369807742                       # Number of load instructions
system.switch_cpus.num_mem_refs             669627746                       # number of memory refs
system.switch_cpus.num_store_insts          299820004                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      59146263                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             59146263                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     39449145                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     19752134                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1106739177     60.10%     60.10% # Class of executed instruction
system.switch_cpus.op_class::IntMult         65146402      3.54%     63.63% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          110032      0.01%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::MemRead        369807742     20.08%     83.72% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       299820004     16.28%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1841623357                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3481333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1719                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6962666                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1719                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1722796                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1370859                       # Transaction distribution
system.membus.trans_dist::CleanEvict           352044                       # Transaction distribution
system.membus.trans_dist::ReadExReq               107                       # Transaction distribution
system.membus.trans_dist::ReadExResp              107                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1722796                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2545418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2623291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5168709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5168709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    194929536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    201072000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    396001536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               396001536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1722903                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1722903    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1722903                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7835020669                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8090895709                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16123566192                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3481226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4474413                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          731542                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             107                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3481226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10443999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10443999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    842865536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              842865536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1724622                       # Total snoops (count)
system.tol2bus.snoopTraffic                 175469952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5205955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000330                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018168                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5204236     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1719      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5205955                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8080159794                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7258579305                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    108604672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         108604672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     86324864                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       86324864                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       848474                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             848474                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       674413                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            674413                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     53713476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             53713476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      42694374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            42694374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      42694374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     53713476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            96407850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1348826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1687670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000412575600                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        74859                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        74859                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3721853                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1275758                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     848474                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    674413                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1696948                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1348826                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  9278                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           381952                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           185974                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             6876                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           160014                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           237298                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            69564                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            6876                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           34808                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          220664                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          383644                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           216740                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           185870                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             3652                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           151322                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           237269                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            72202                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            6876                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           34808                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          220032                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          220032                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 24766684422                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                8438350000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            56410496922                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    14675.08                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               33425.08                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1345639                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1178393                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                79.73                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               87.36                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1696948                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1348826                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 843835                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 843835                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 74807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 74807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 74860                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 74860                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 74860                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 74860                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 74860                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 74860                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 74859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 74859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 74859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 75582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 75582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 74859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 74859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 74859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 74859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 74859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       512441                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   379.232481                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   294.088538                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   270.615810                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         5886      1.15%      1.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       166980     32.59%     33.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       110092     21.48%     55.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        70220     13.70%     68.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        38758      7.56%     76.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        53186     10.38%     86.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        24075      4.70%     91.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        12070      2.36%     93.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        31174      6.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       512441                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        74859                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.544464                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.035036                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     4.918808                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15          197      0.26%      0.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17         9076     12.12%     12.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        11259     15.04%     27.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        12385     16.54%     43.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        10903     14.56%     58.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        11845     15.82%     74.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27         5265      7.03%     81.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         3614      4.83%     86.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         4384      5.86%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         3256      4.35%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         2463      3.29%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37          211      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        74859                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        74859                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.017914                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.016836                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.202873                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16              53      0.07%      0.07% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           74082     98.96%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             723      0.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        74859                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             108010880                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 593792                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               86323392                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              108604672                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            86324864                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       53.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       42.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    53.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    42.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.75                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2021921075115                       # Total gap between requests
system.mem_ctrls0.avgGap                   1327689.50                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    108010880                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     86323392                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 53419799.495067425072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 42693646.162072815001                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1696948                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1348826                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  56410496922                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 46647150008381                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33242.32                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  34583519.30                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   83.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1264536840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           672117270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4612382880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2514724560                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    329665202850                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    498806703840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      997144768800                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       493.165815                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1293582169375                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 660827262286                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2394291900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1272596325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         7437580920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        4526027100                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    539644579320                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    321979042560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1036863218685                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       512.809684                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 832096715267                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1122312716394                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    111926912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         111926912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     89145088                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       89145088                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       874429                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             874429                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       696446                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            696446                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     55356583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             55356583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      44089195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            44089195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      44089195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     55356583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            99445777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1392892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1728894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000326168588                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        77383                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        77383                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3808348                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1316020                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     874429                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    696446                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1748858                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1392892                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 19964                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           389042                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           185396                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            21589                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           183291                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           240938                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            72200                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           30942                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          220762                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          384734                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           220072                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           182226                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            17300                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           192590                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           240697                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            68976                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           30942                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          220032                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          220032                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.99                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 24100792257                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                8644470000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            56517554757                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    13940.01                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               32690.01                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1353334                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1203791                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                78.28                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               86.42                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1748858                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1392892                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 864515                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 864379                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 77370                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 77370                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 77384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 77384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 77384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 77384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 77384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 77384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 77384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 77384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 77383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 77383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 77383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 77383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 77383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 77383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 77383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 77383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       564636                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   353.843368                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   271.140214                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   265.103597                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        11106      1.97%      1.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       209177     37.05%     39.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       116102     20.56%     59.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        72430     12.83%     72.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        42361      7.50%     79.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        44721      7.92%     87.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        24524      4.34%     92.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        17129      3.03%     95.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        27086      4.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       564636                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        77383                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.341832                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.865472                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.782291                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13          207      0.27%      0.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         1302      1.68%      1.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         6444      8.33%     10.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        12373     15.99%     26.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        12951     16.74%     43.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        13184     17.04%     60.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        12582     16.26%     76.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         7383      9.54%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         4444      5.74%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         2880      3.72%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33          880      1.14%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         1302      1.68%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37          527      0.68%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39          224      0.29%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41          464      0.60%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43          235      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-45            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        77383                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        77383                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.999651                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.999629                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.027138                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16              14      0.02%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           77368     99.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        77383                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             110649216                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1277696                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               89143488                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              111926912                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            89145088                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       54.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       44.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    55.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    44.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.77                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2021920063056                       # Total gap between requests
system.mem_ctrls1.avgGap                   1287129.82                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    110649216                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     89143488                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 54724662.302597723901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 44088403.457604907453                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1748858                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1392892                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  56517554757                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 46639966006501                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     32316.83                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  33484265.83                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   81.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1256568600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           667882050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4544167320                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2458651320                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    341334025680                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    488979639360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      998850034890                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       494.009202                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1267977905765                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 686431525896                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2774932440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1474911570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         7800135840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4812114420                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    539771558220                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    321874886880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1038117639930                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       513.430093                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 831686019170                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1122723412491                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1758430                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1758430                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1758430                       # number of overall hits
system.l2.overall_hits::total                 1758430                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1722903                       # number of demand (read+write) misses
system.l2.demand_misses::total                1722903                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1722903                       # number of overall misses
system.l2.overall_misses::total               1722903                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 143404039860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     143404039860                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 143404039860                       # number of overall miss cycles
system.l2.overall_miss_latency::total    143404039860                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3481333                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3481333                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3481333                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3481333                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.494898                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.494898                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.494898                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.494898                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 83233.960275                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83233.960275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83233.960275                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83233.960275                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1370859                       # number of writebacks
system.l2.writebacks::total                   1370859                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1722903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1722903                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1722903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1722903                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 128700823587                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 128700823587                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 128700823587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 128700823587                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.494898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.494898                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.494898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.494898                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74699.982290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74699.982290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74699.982290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74699.982290                       # average overall mshr miss latency
system.l2.replacements                        1724622                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3103554                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3103554                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3103554                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3103554                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data          107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 107                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      7675302                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7675302                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 71731.794393                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71731.794393                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      6760507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6760507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63182.308411                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63182.308411                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1758430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1758430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1722796                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1722796                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 143396364558                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 143396364558                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3481226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3481226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.494882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.494882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83234.674656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83234.674656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1722796                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1722796                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 128694063080                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 128694063080                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.494882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.494882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74700.697633                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74700.697633                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    10482323                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1725646                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.074434                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.829464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       315.190660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   707.979876                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.307803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.691387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          612                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          321                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 113127278                       # Number of tag accesses
system.l2.tags.data_accesses                113127278                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978074028339                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2021925971661                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099769                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1558074015                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3560173784                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099769                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1558074015                       # number of overall hits
system.cpu.icache.overall_hits::total      3560173784                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          788                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            788                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          788                       # number of overall misses
system.cpu.icache.overall_misses::total           788                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1558074015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3560174572                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1558074015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3560174572                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          164                       # number of writebacks
system.cpu.icache.writebacks::total               164                       # number of writebacks
system.cpu.icache.replacements                    164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099769                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1558074015                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3560173784                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          788                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           788                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1558074015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3560174572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.869142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3560174572                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               788                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4517988.035533                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.869142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      138846809096                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     138846809096                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    777007284                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    636532229                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1413539513                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    777007284                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    636532229                       # number of overall hits
system.cpu.dcache.overall_hits::total      1413539513                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7219219                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3481226                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10700445                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7219219                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3481226                       # number of overall misses
system.cpu.dcache.overall_misses::total      10700445                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 166053324387                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 166053324387                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 166053324387                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 166053324387                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    784226503                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    640013455                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1424239958                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    784226503                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    640013455                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1424239958                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009206                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005439                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007513                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009206                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005439                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007513                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 47699.667987                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15518.356890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 47699.667987                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15518.356890                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9885390                       # number of writebacks
system.cpu.dcache.writebacks::total           9885390                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3481226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3481226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3481226                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3481226                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 163149981903                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 163149981903                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 163149981903                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 163149981903                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005439                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002444                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005439                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002444                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 46865.667987                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46865.667987                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 46865.667987                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46865.667987                       # average overall mshr miss latency
system.cpu.dcache.replacements               10700424                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    419518502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    352557363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       772075865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3685236                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3481119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7166355                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 166045425990                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 166045425990                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    423203738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    356038482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    779242220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 47698.865218                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23170.136839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3481119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3481119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 163142172744                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 163142172744                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009777                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 46864.865218                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46864.865218                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357488782                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    283974866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      641463648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3533983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3534090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7898397                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7898397                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361022765                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    283974973                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    644997738                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005479                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73816.794393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.234917                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7809159                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7809159                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 72982.794393                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72982.794393                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18661761                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     15844923                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     34506684                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          107                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          235                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      7932591                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7932591                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18661889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     15845030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     34506919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74136.364486                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33755.706383                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          107                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      7843353                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      7843353                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73302.364486                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73302.364486                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18661888                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     15845031                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     34506919                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18661888                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     15845031                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     34506919                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1493253796                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10700680                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            139.547561                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.904012                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   132.095530                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.484000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.515998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       47794822152                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      47794822152                       # Number of data accesses

---------- End Simulation Statistics   ----------
