library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;



entity REG is
    Port ( A : in std_logic_vector(3 downto 0) ;
           COM : in std_logic_vector(0 downto 0);
           R : in STD_LOGIC;
           S : out std_logic_vector(3 downto 0)
           );
end REG;

architecture Behavioral of REG is
signal temps : std_logic_vector (3 downto 0);
begin
p1:process(A,COM,R)
begin
    if R = '1' then
        temps <= "0000";
    else
        case COM is
            when "0" =>
                temps <= A;
            when "1"=>
                temps(2 downto 0)<= temps (3 downto 1);
                temps(3)<='0';
            when others =>
                temps <= "0000";
        end case;
    end if;
end process;
S <= temps;
end Behavioral;
