{"Source Block": ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@150:174@HdlStmProcess", "\nassign adc_clk_o  = adc_clk_i;\n\n// processor read interface\n\nalways @(negedge up_rstn or posedge up_clk)\nbegin\n    if(up_rstn == 0)\n    begin\n        up_rdata  <= 'd0;\n        up_rack   <= 'd0;\n        up_wack   <= 'd0;\n    end\n    else\n    begin\n        up_rdata  <= up_adc_common_rdata_s | up_rdata_0_s | up_rdata_1_s | up_rdata_2_s |up_rdata_3_s  ;\n        up_rack   <= up_adc_common_rack_s | up_rack_0_s | up_rack_1_s | up_rack_2_s | up_rack_3_s ;\n        up_wack   <= up_adc_common_wack_s | up_wack_0_s | up_wack_1_s | up_wack_2_s | up_wack_3_s;\n    end\nend\n\n// adc interfaces\n\nad7401 ia_if(\n    .fpga_clk_i(ref_clk),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[165, "        up_rdata  <= up_adc_common_rdata_s | up_rdata_0_s | up_rdata_1_s | up_rdata_2_s |up_rdata_3_s  ;\n"], [166, "        up_rack   <= up_adc_common_rack_s | up_rack_0_s | up_rack_1_s | up_rack_2_s | up_rack_3_s ;\n"], [167, "        up_wack   <= up_adc_common_wack_s | up_wack_0_s | up_wack_1_s | up_wack_2_s | up_wack_3_s;\n"]], "Add": [[167, "        up_rdata  <= up_adc_common_rdata_s | up_rdata_0_s | up_rdata_1_s | up_rdata_2_s ;\n"], [167, "        up_rack   <= up_adc_common_rack_s | up_rack_0_s | up_rack_1_s | up_rack_2_s ;\n"], [167, "        up_wack   <= up_adc_common_wack_s | up_wack_0_s | up_wack_1_s | up_wack_2_s ;\n"]]}}