/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.19
Hash     : c1e3bb5
Date     : Jul  2 2024
Type     : Engineering
Log Time   : Tue Jul  2 06:55:33 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 8

#Path 1
Startpoint: cnt9[2].Q[0] (dffre at (8,2) clocked by design_clk_9)
Endpoint  : cnt9[6].D[0] (dffre at (8,2) clocked by design_clk_9)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_9 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_9.inpad[0] (.input at (10,3))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt9[2].C[0] (dffre at (8,2))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt9[2].Q[0] (dffre at (8,2)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$7707$new_new_n258__.in[2] (.names at (8,2))                                     -0.000     1.295
| (primitive '.names' combinational delay)                                            0.173     1.468
$abc$7707$new_new_n258__.out[0] (.names at (8,2))                                     0.000     1.468
| (intra 'clb' routing)                                                               0.000     1.468
| (inter-block routing)                                                               0.162     1.629
| (intra 'clb' routing)                                                               0.085     1.714
$abc$3591$li6_li6.in[0] (.names at (8,2))                                            -0.000     1.714
| (primitive '.names' combinational delay)                                            0.197     1.911
$abc$3591$li6_li6.out[0] (.names at (8,2))                                            0.000     1.911
| (intra 'clb' routing)                                                               0.000     1.911
cnt9[6].D[0] (dffre at (8,2))                                                   0.000     1.911
data arrival time                                                                               1.911

clock design_clk_9 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_9.inpad[0] (.input at (10,3))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt9[6].C[0] (dffre at (8,2))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.911
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.451


#Path 2
Startpoint: cnt13[2].Q[0] (dffre at (5,2) clocked by design_clk_13)
Endpoint  : cnt13[6].D[0] (dffre at (5,2) clocked by design_clk_13)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_13 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_13.inpad[0] (.input at (1,5))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt13[2].C[0] (dffre at (5,2))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt13[2].Q[0] (dffre at (5,2)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.367     1.416
$abc$7707$new_new_n338__.in[5] (.names at (5,2))                                     0.000     1.416
| (primitive '.names' combinational delay)                                           0.054     1.469
$abc$7707$new_new_n338__.out[0] (.names at (5,2))                                    0.000     1.469
| (intra 'clb' routing)                                                              0.000     1.469
| (inter-block routing)                                                              0.162     1.631
| (intra 'clb' routing)                                                              0.085     1.716
$abc$3281$li6_li6.in[0] (.names at (5,2))                                           -0.000     1.716
| (primitive '.names' combinational delay)                                           0.148     1.864
$abc$3281$li6_li6.out[0] (.names at (5,2))                                           0.000     1.864
| (intra 'clb' routing)                                                              0.000     1.864
cnt13[6].D[0] (dffre at (5,2))                                                 0.000     1.864
data arrival time                                                                              1.864

clock design_clk_13 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_13.inpad[0] (.input at (1,5))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt13[6].C[0] (dffre at (5,2))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.864
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.499


#Path 3
Startpoint: cnt13[2].Q[0] (dffre at (5,2) clocked by design_clk_13)
Endpoint  : cnt13[7].D[0] (dffre at (5,2) clocked by design_clk_13)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_13 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_13.inpad[0] (.input at (1,5))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt13[2].C[0] (dffre at (5,2))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt13[2].Q[0] (dffre at (5,2)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.367     1.416
$abc$7707$new_new_n338__.in[5] (.names at (5,2))                                     0.000     1.416
| (primitive '.names' combinational delay)                                           0.054     1.469
$abc$7707$new_new_n338__.out[0] (.names at (5,2))                                    0.000     1.469
| (intra 'clb' routing)                                                              0.000     1.469
| (inter-block routing)                                                              0.162     1.631
| (intra 'clb' routing)                                                              0.085     1.716
$abc$3281$li7_li7.in[1] (.names at (5,2))                                           -0.000     1.716
| (primitive '.names' combinational delay)                                           0.148     1.864
$abc$3281$li7_li7.out[0] (.names at (5,2))                                           0.000     1.864
| (intra 'clb' routing)                                                              0.000     1.864
cnt13[7].D[0] (dffre at (5,2))                                                 0.000     1.864
data arrival time                                                                              1.864

clock design_clk_13 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_13.inpad[0] (.input at (1,5))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt13[7].C[0] (dffre at (5,2))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.864
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.499


#Path 4
Startpoint: cnt15[2].Q[0] (dffre at (2,7) clocked by design_clk_15)
Endpoint  : cnt15[7].D[0] (dffre at (2,7) clocked by design_clk_15)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_15 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_15.inpad[0] (.input at (1,6))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt15[2].C[0] (dffre at (2,7))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt15[2].Q[0] (dffre at (2,7)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.367     1.416
$abc$7707$new_new_n322__.in[4] (.names at (2,7))                                     0.000     1.416
| (primitive '.names' combinational delay)                                           0.054     1.469
$abc$7707$new_new_n322__.out[0] (.names at (2,7))                                    0.000     1.469
| (intra 'clb' routing)                                                              0.000     1.469
| (inter-block routing)                                                              0.162     1.631
| (intra 'clb' routing)                                                              0.085     1.716
$abc$3343$li7_li7.in[1] (.names at (2,7))                                           -0.000     1.716
| (primitive '.names' combinational delay)                                           0.148     1.864
$abc$3343$li7_li7.out[0] (.names at (2,7))                                           0.000     1.864
| (intra 'clb' routing)                                                              0.000     1.864
cnt15[7].D[0] (dffre at (2,7))                                                 0.000     1.864
data arrival time                                                                              1.864

clock design_clk_15 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_15.inpad[0] (.input at (1,6))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt15[7].C[0] (dffre at (2,7))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.864
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.499


#Path 5
Startpoint: cnt15[2].Q[0] (dffre at (2,7) clocked by design_clk_15)
Endpoint  : cnt15[6].D[0] (dffre at (2,7) clocked by design_clk_15)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_15 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_15.inpad[0] (.input at (1,6))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt15[2].C[0] (dffre at (2,7))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt15[2].Q[0] (dffre at (2,7)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.367     1.416
$abc$7707$new_new_n322__.in[4] (.names at (2,7))                                     0.000     1.416
| (primitive '.names' combinational delay)                                           0.054     1.469
$abc$7707$new_new_n322__.out[0] (.names at (2,7))                                    0.000     1.469
| (intra 'clb' routing)                                                              0.000     1.469
| (inter-block routing)                                                              0.162     1.631
| (intra 'clb' routing)                                                              0.085     1.716
$abc$3343$li6_li6.in[0] (.names at (2,7))                                           -0.000     1.716
| (primitive '.names' combinational delay)                                           0.148     1.864
$abc$3343$li6_li6.out[0] (.names at (2,7))                                           0.000     1.864
| (intra 'clb' routing)                                                              0.000     1.864
cnt15[6].D[0] (dffre at (2,7))                                                 0.000     1.864
data arrival time                                                                              1.864

clock design_clk_15 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_15.inpad[0] (.input at (1,6))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt15[6].C[0] (dffre at (2,7))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.864
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.499


#Path 6
Startpoint: cnt4[3].Q[0] (dffre at (6,2) clocked by design_clk_4)
Endpoint  : cnt4[7].D[0] (dffre at (6,2) clocked by design_clk_4)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_4 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_4.inpad[0] (.input at (1,7))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt4[3].C[0] (dffre at (6,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt4[3].Q[0] (dffre at (6,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.367     1.416
$abc$7707$new_new_n298__.in[5] (.names at (6,2))                                     0.000     1.416
| (primitive '.names' combinational delay)                                           0.054     1.469
$abc$7707$new_new_n298__.out[0] (.names at (6,2))                                    0.000     1.469
| (intra 'clb' routing)                                                              0.000     1.469
| (inter-block routing)                                                              0.162     1.631
| (intra 'clb' routing)                                                              0.085     1.716
$abc$3436$li7_li7.in[1] (.names at (6,2))                                           -0.000     1.716
| (primitive '.names' combinational delay)                                           0.148     1.864
$abc$3436$li7_li7.out[0] (.names at (6,2))                                           0.000     1.864
| (intra 'clb' routing)                                                              0.000     1.864
cnt4[7].D[0] (dffre at (6,2))                                                  0.000     1.864
data arrival time                                                                              1.864

clock design_clk_4 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_4.inpad[0] (.input at (1,7))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt4[7].C[0] (dffre at (6,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.864
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.499


#Path 7
Startpoint: cnt4[3].Q[0] (dffre at (6,2) clocked by design_clk_4)
Endpoint  : cnt4[6].D[0] (dffre at (6,2) clocked by design_clk_4)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_4 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_4.inpad[0] (.input at (1,7))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt4[3].C[0] (dffre at (6,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt4[3].Q[0] (dffre at (6,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.367     1.416
$abc$7707$new_new_n298__.in[5] (.names at (6,2))                                     0.000     1.416
| (primitive '.names' combinational delay)                                           0.054     1.469
$abc$7707$new_new_n298__.out[0] (.names at (6,2))                                    0.000     1.469
| (intra 'clb' routing)                                                              0.000     1.469
| (inter-block routing)                                                              0.162     1.631
| (intra 'clb' routing)                                                              0.085     1.716
$abc$3436$li6_li6.in[0] (.names at (6,2))                                           -0.000     1.716
| (primitive '.names' combinational delay)                                           0.148     1.864
$abc$3436$li6_li6.out[0] (.names at (6,2))                                           0.000     1.864
| (intra 'clb' routing)                                                              0.000     1.864
cnt4[6].D[0] (dffre at (6,2))                                                  0.000     1.864
data arrival time                                                                              1.864

clock design_clk_4 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_4.inpad[0] (.input at (1,7))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt4[6].C[0] (dffre at (6,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.864
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.499


#Path 8
Startpoint: cnt5[2].Q[0] (dffre at (3,2) clocked by design_clk_5)
Endpoint  : cnt5[7].D[0] (dffre at (3,2) clocked by design_clk_5)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_5 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_5.inpad[0] (.input at (1,8))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt5[2].C[0] (dffre at (3,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt5[2].Q[0] (dffre at (3,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.367     1.416
$abc$7707$new_new_n290__.in[5] (.names at (3,2))                                     0.000     1.416
| (primitive '.names' combinational delay)                                           0.054     1.469
$abc$7707$new_new_n290__.out[0] (.names at (3,2))                                    0.000     1.469
| (intra 'clb' routing)                                                              0.000     1.469
| (inter-block routing)                                                              0.162     1.631
| (intra 'clb' routing)                                                              0.085     1.716
$abc$3467$li7_li7.in[1] (.names at (3,2))                                           -0.000     1.716
| (primitive '.names' combinational delay)                                           0.148     1.864
$abc$3467$li7_li7.out[0] (.names at (3,2))                                           0.000     1.864
| (intra 'clb' routing)                                                              0.000     1.864
cnt5[7].D[0] (dffre at (3,2))                                                  0.000     1.864
data arrival time                                                                              1.864

clock design_clk_5 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_5.inpad[0] (.input at (1,8))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt5[7].C[0] (dffre at (3,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.864
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.499


#Path 9
Startpoint: cnt5[2].Q[0] (dffre at (3,2) clocked by design_clk_5)
Endpoint  : cnt5[6].D[0] (dffre at (3,2) clocked by design_clk_5)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_5 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_5.inpad[0] (.input at (1,8))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt5[2].C[0] (dffre at (3,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt5[2].Q[0] (dffre at (3,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.367     1.416
$abc$7707$new_new_n290__.in[5] (.names at (3,2))                                     0.000     1.416
| (primitive '.names' combinational delay)                                           0.054     1.469
$abc$7707$new_new_n290__.out[0] (.names at (3,2))                                    0.000     1.469
| (intra 'clb' routing)                                                              0.000     1.469
| (inter-block routing)                                                              0.162     1.631
| (intra 'clb' routing)                                                              0.085     1.716
$abc$3467$li6_li6.in[0] (.names at (3,2))                                           -0.000     1.716
| (primitive '.names' combinational delay)                                           0.148     1.864
$abc$3467$li6_li6.out[0] (.names at (3,2))                                           0.000     1.864
| (intra 'clb' routing)                                                              0.000     1.864
cnt5[6].D[0] (dffre at (3,2))                                                  0.000     1.864
data arrival time                                                                              1.864

clock design_clk_5 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_5.inpad[0] (.input at (1,8))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt5[6].C[0] (dffre at (3,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.864
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.499


#Path 10
Startpoint: cnt7[2].Q[0] (dffre at (9,4) clocked by design_clk_7)
Endpoint  : cnt7[7].D[0] (dffre at (9,4) clocked by design_clk_7)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_7 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_7.inpad[0] (.input at (10,2))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt7[2].C[0] (dffre at (9,4))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt7[2].Q[0] (dffre at (9,4)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.367     1.416
$abc$7707$new_new_n274__.in[5] (.names at (9,4))                                      0.000     1.416
| (primitive '.names' combinational delay)                                            0.054     1.469
$abc$7707$new_new_n274__.out[0] (.names at (9,4))                                     0.000     1.469
| (intra 'clb' routing)                                                               0.000     1.469
| (inter-block routing)                                                               0.162     1.631
| (intra 'clb' routing)                                                               0.085     1.716
$abc$3529$li7_li7.in[1] (.names at (9,4))                                            -0.000     1.716
| (primitive '.names' combinational delay)                                            0.148     1.864
$abc$3529$li7_li7.out[0] (.names at (9,4))                                            0.000     1.864
| (intra 'clb' routing)                                                               0.000     1.864
cnt7[7].D[0] (dffre at (9,4))                                                   0.000     1.864
data arrival time                                                                               1.864

clock design_clk_7 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_7.inpad[0] (.input at (10,2))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt7[7].C[0] (dffre at (9,4))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.864
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.499


#Path 11
Startpoint: cnt7[2].Q[0] (dffre at (9,4) clocked by design_clk_7)
Endpoint  : cnt7[6].D[0] (dffre at (9,4) clocked by design_clk_7)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_7 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_7.inpad[0] (.input at (10,2))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt7[2].C[0] (dffre at (9,4))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt7[2].Q[0] (dffre at (9,4)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.367     1.416
$abc$7707$new_new_n274__.in[5] (.names at (9,4))                                      0.000     1.416
| (primitive '.names' combinational delay)                                            0.054     1.469
$abc$7707$new_new_n274__.out[0] (.names at (9,4))                                     0.000     1.469
| (intra 'clb' routing)                                                               0.000     1.469
| (inter-block routing)                                                               0.162     1.631
| (intra 'clb' routing)                                                               0.085     1.716
$abc$3529$li6_li6.in[0] (.names at (9,4))                                            -0.000     1.716
| (primitive '.names' combinational delay)                                            0.148     1.864
$abc$3529$li6_li6.out[0] (.names at (9,4))                                            0.000     1.864
| (intra 'clb' routing)                                                               0.000     1.864
cnt7[6].D[0] (dffre at (9,4))                                                   0.000     1.864
data arrival time                                                                               1.864

clock design_clk_7 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_7.inpad[0] (.input at (10,2))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt7[6].C[0] (dffre at (9,4))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.864
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.499


#Path 12
Startpoint: cnt8[4].Q[0] (dffre at (8,6) clocked by design_clk_8)
Endpoint  : cnt8[6].D[0] (dffre at (8,6) clocked by design_clk_8)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_8 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_8.inpad[0] (.input at (10,3))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt8[4].C[0] (dffre at (8,6))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt8[4].Q[0] (dffre at (8,6)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$7707$new_new_n266__.in[4] (.names at (8,6))                                     -0.000     1.295
| (primitive '.names' combinational delay)                                            0.103     1.398
$abc$7707$new_new_n266__.out[0] (.names at (8,6))                                     0.000     1.398
| (intra 'clb' routing)                                                               0.000     1.398
| (inter-block routing)                                                               0.162     1.559
| (intra 'clb' routing)                                                               0.085     1.645
$abc$3560$li6_li6.in[0] (.names at (8,6))                                             0.000     1.645
| (primitive '.names' combinational delay)                                            0.218     1.863
$abc$3560$li6_li6.out[0] (.names at (8,6))                                            0.000     1.863
| (intra 'clb' routing)                                                               0.000     1.863
cnt8[6].D[0] (dffre at (8,6))                                                   0.000     1.863
data arrival time                                                                               1.863

clock design_clk_8 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_8.inpad[0] (.input at (10,3))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt8[6].C[0] (dffre at (8,6))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.863
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.500


#Path 13
Startpoint: cnt3[5].Q[0] (dffre at (9,7) clocked by design_clk_3)
Endpoint  : cnt3[6].D[0] (dffre at (9,7) clocked by design_clk_3)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_3 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_3.inpad[0] (.input at (1,7))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt3[5].C[0] (dffre at (9,7))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt3[5].Q[0] (dffre at (9,7)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n306__.in[3] (.names at (9,7))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n306__.out[0] (.names at (9,7))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.000     1.398
| (inter-block routing)                                                              0.162     1.559
| (intra 'clb' routing)                                                              0.085     1.645
$abc$3405$li6_li6.in[0] (.names at (9,7))                                            0.000     1.645
| (primitive '.names' combinational delay)                                           0.218     1.863
$abc$3405$li6_li6.out[0] (.names at (9,7))                                           0.000     1.863
| (intra 'clb' routing)                                                              0.000     1.863
cnt3[6].D[0] (dffre at (9,7))                                                  0.000     1.863
data arrival time                                                                              1.863

clock design_clk_3 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_3.inpad[0] (.input at (1,7))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt3[6].C[0] (dffre at (9,7))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.863
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.500


#Path 14
Startpoint: cnt9[2].Q[0] (dffre at (8,2) clocked by design_clk_9)
Endpoint  : cnt9[7].D[0] (dffre at (8,2) clocked by design_clk_9)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_9 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_9.inpad[0] (.input at (10,3))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt9[2].C[0] (dffre at (8,2))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt9[2].Q[0] (dffre at (8,2)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$7707$new_new_n258__.in[2] (.names at (8,2))                                     -0.000     1.295
| (primitive '.names' combinational delay)                                            0.173     1.468
$abc$7707$new_new_n258__.out[0] (.names at (8,2))                                     0.000     1.468
| (intra 'clb' routing)                                                               0.000     1.468
| (inter-block routing)                                                               0.162     1.629
| (intra 'clb' routing)                                                               0.085     1.714
$abc$3591$li7_li7.in[1] (.names at (8,2))                                            -0.000     1.714
| (primitive '.names' combinational delay)                                            0.136     1.850
$abc$3591$li7_li7.out[0] (.names at (8,2))                                            0.000     1.850
| (intra 'clb' routing)                                                               0.000     1.850
cnt9[7].D[0] (dffre at (8,2))                                                   0.000     1.850
data arrival time                                                                               1.850

clock design_clk_9 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_9.inpad[0] (.input at (10,3))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt9[7].C[0] (dffre at (8,2))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.850
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.513


#Path 15
Startpoint: cnt6[1].Q[0] (dffre at (2,6) clocked by design_clk_6)
Endpoint  : cnt6[7].D[0] (dffre at (2,6) clocked by design_clk_6)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_6 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_6.inpad[0] (.input at (1,8))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt6[1].C[0] (dffre at (2,6))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt6[1].Q[0] (dffre at (2,6)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n282__.in[1] (.names at (2,6))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n282__.out[0] (.names at (2,6))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.000     1.398
| (inter-block routing)                                                              0.162     1.559
| (intra 'clb' routing)                                                              0.085     1.645
$abc$3498$li7_li7.in[1] (.names at (2,6))                                            0.000     1.645
| (primitive '.names' combinational delay)                                           0.148     1.792
$abc$3498$li7_li7.out[0] (.names at (2,6))                                           0.000     1.792
| (intra 'clb' routing)                                                              0.000     1.792
cnt6[7].D[0] (dffre at (2,6))                                                  0.000     1.792
data arrival time                                                                              1.792

clock design_clk_6 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_6.inpad[0] (.input at (1,8))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt6[7].C[0] (dffre at (2,6))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.792
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.570


#Path 16
Startpoint: cnt8[4].Q[0] (dffre at (8,6) clocked by design_clk_8)
Endpoint  : cnt8[7].D[0] (dffre at (8,6) clocked by design_clk_8)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_8 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_8.inpad[0] (.input at (10,3))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt8[4].C[0] (dffre at (8,6))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt8[4].Q[0] (dffre at (8,6)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$7707$new_new_n266__.in[4] (.names at (8,6))                                     -0.000     1.295
| (primitive '.names' combinational delay)                                            0.103     1.398
$abc$7707$new_new_n266__.out[0] (.names at (8,6))                                     0.000     1.398
| (intra 'clb' routing)                                                               0.000     1.398
| (inter-block routing)                                                               0.162     1.559
| (intra 'clb' routing)                                                               0.085     1.645
$abc$3560$li7_li7.in[1] (.names at (8,6))                                             0.000     1.645
| (primitive '.names' combinational delay)                                            0.148     1.792
$abc$3560$li7_li7.out[0] (.names at (8,6))                                            0.000     1.792
| (intra 'clb' routing)                                                               0.000     1.792
cnt8[7].D[0] (dffre at (8,6))                                                   0.000     1.792
data arrival time                                                                               1.792

clock design_clk_8 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_8.inpad[0] (.input at (10,3))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt8[7].C[0] (dffre at (8,6))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.792
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.570


#Path 17
Startpoint: cnt10[0].Q[0] (dffre at (2,5) clocked by design_clk_10)
Endpoint  : cnt10[6].D[0] (dffre at (2,5) clocked by design_clk_10)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_10 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_10.inpad[0] (.input at (1,3))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt10[0].C[0] (dffre at (2,5))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt10[0].Q[0] (dffre at (2,5)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n362__.in[0] (.names at (2,5))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n362__.out[0] (.names at (2,5))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.000     1.398
| (inter-block routing)                                                              0.162     1.559
| (intra 'clb' routing)                                                              0.085     1.645
$abc$3188$li6_li6.in[0] (.names at (2,5))                                            0.000     1.645
| (primitive '.names' combinational delay)                                           0.148     1.792
$abc$3188$li6_li6.out[0] (.names at (2,5))                                           0.000     1.792
| (intra 'clb' routing)                                                              0.000     1.792
cnt10[6].D[0] (dffre at (2,5))                                                 0.000     1.792
data arrival time                                                                              1.792

clock design_clk_10 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_10.inpad[0] (.input at (1,3))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt10[6].C[0] (dffre at (2,5))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.792
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.570


#Path 18
Startpoint: cnt10[0].Q[0] (dffre at (2,5) clocked by design_clk_10)
Endpoint  : cnt10[7].D[0] (dffre at (2,5) clocked by design_clk_10)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_10 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_10.inpad[0] (.input at (1,3))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt10[0].C[0] (dffre at (2,5))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt10[0].Q[0] (dffre at (2,5)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n362__.in[0] (.names at (2,5))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n362__.out[0] (.names at (2,5))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.000     1.398
| (inter-block routing)                                                              0.162     1.559
| (intra 'clb' routing)                                                              0.085     1.645
$abc$3188$li7_li7.in[1] (.names at (2,5))                                            0.000     1.645
| (primitive '.names' combinational delay)                                           0.148     1.792
$abc$3188$li7_li7.out[0] (.names at (2,5))                                           0.000     1.792
| (intra 'clb' routing)                                                              0.000     1.792
cnt10[7].D[0] (dffre at (2,5))                                                 0.000     1.792
data arrival time                                                                              1.792

clock design_clk_10 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_10.inpad[0] (.input at (1,3))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt10[7].C[0] (dffre at (2,5))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.792
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.570


#Path 19
Startpoint: cnt1[2].Q[0] (dffre at (9,2) clocked by design_clk_1)
Endpoint  : cnt1[6].D[0] (dffre at (9,2) clocked by design_clk_1)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_1 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_1.inpad[0] (.input at (1,3))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt1[2].C[0] (dffre at (9,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt1[2].Q[0] (dffre at (9,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n370__.in[3] (.names at (9,2))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n370__.out[0] (.names at (9,2))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.000     1.398
| (inter-block routing)                                                              0.162     1.559
| (intra 'clb' routing)                                                              0.085     1.645
$abc$3157$li6_li6.in[0] (.names at (9,2))                                            0.000     1.645
| (primitive '.names' combinational delay)                                           0.148     1.792
$abc$3157$li6_li6.out[0] (.names at (9,2))                                           0.000     1.792
| (intra 'clb' routing)                                                              0.000     1.792
cnt1[6].D[0] (dffre at (9,2))                                                  0.000     1.792
data arrival time                                                                              1.792

clock design_clk_1 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_1.inpad[0] (.input at (1,3))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt1[6].C[0] (dffre at (9,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.792
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.570


#Path 20
Startpoint: cnt3[5].Q[0] (dffre at (9,7) clocked by design_clk_3)
Endpoint  : cnt3[7].D[0] (dffre at (9,7) clocked by design_clk_3)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_3 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_3.inpad[0] (.input at (1,7))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt3[5].C[0] (dffre at (9,7))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt3[5].Q[0] (dffre at (9,7)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n306__.in[3] (.names at (9,7))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n306__.out[0] (.names at (9,7))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.000     1.398
| (inter-block routing)                                                              0.162     1.559
| (intra 'clb' routing)                                                              0.085     1.645
$abc$3405$li7_li7.in[1] (.names at (9,7))                                            0.000     1.645
| (primitive '.names' combinational delay)                                           0.148     1.792
$abc$3405$li7_li7.out[0] (.names at (9,7))                                           0.000     1.792
| (intra 'clb' routing)                                                              0.000     1.792
cnt3[7].D[0] (dffre at (9,7))                                                  0.000     1.792
data arrival time                                                                              1.792

clock design_clk_3 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_3.inpad[0] (.input at (1,7))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt3[7].C[0] (dffre at (9,7))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.792
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.570


#Path 21
Startpoint: cnt1[2].Q[0] (dffre at (9,2) clocked by design_clk_1)
Endpoint  : cnt1[7].D[0] (dffre at (9,2) clocked by design_clk_1)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_1 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_1.inpad[0] (.input at (1,3))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt1[2].C[0] (dffre at (9,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt1[2].Q[0] (dffre at (9,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n370__.in[3] (.names at (9,2))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n370__.out[0] (.names at (9,2))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.000     1.398
| (inter-block routing)                                                              0.162     1.559
| (intra 'clb' routing)                                                              0.085     1.645
$abc$3157$li7_li7.in[1] (.names at (9,2))                                            0.000     1.645
| (primitive '.names' combinational delay)                                           0.148     1.792
$abc$3157$li7_li7.out[0] (.names at (9,2))                                           0.000     1.792
| (intra 'clb' routing)                                                              0.000     1.792
cnt1[7].D[0] (dffre at (9,2))                                                  0.000     1.792
data arrival time                                                                              1.792

clock design_clk_1 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_1.inpad[0] (.input at (1,3))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt1[7].C[0] (dffre at (9,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.792
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.570


#Path 22
Startpoint: cnt6[1].Q[0] (dffre at (2,6) clocked by design_clk_6)
Endpoint  : cnt6[6].D[0] (dffre at (2,6) clocked by design_clk_6)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_6 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_6.inpad[0] (.input at (1,8))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt6[1].C[0] (dffre at (2,6))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt6[1].Q[0] (dffre at (2,6)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n282__.in[1] (.names at (2,6))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n282__.out[0] (.names at (2,6))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.000     1.398
| (inter-block routing)                                                              0.162     1.559
| (intra 'clb' routing)                                                              0.085     1.645
$abc$3498$li6_li6.in[0] (.names at (2,6))                                            0.000     1.645
| (primitive '.names' combinational delay)                                           0.148     1.792
$abc$3498$li6_li6.out[0] (.names at (2,6))                                           0.000     1.792
| (intra 'clb' routing)                                                              0.000     1.792
cnt6[6].D[0] (dffre at (2,6))                                                  0.000     1.792
data arrival time                                                                              1.792

clock design_clk_6 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_6.inpad[0] (.input at (1,8))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt6[6].C[0] (dffre at (2,6))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.792
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.570


#Path 23
Startpoint: cnt11[4].Q[0] (dffre at (8,4) clocked by design_clk_11)
Endpoint  : cnt11[7].D[0] (dffre at (8,4) clocked by design_clk_11)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_11.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt11[4].C[0] (dffre at (8,4))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt11[4].Q[0] (dffre at (8,4)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n354__.in[1] (.names at (8,4))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n354__.out[0] (.names at (8,4))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.085     1.483
$abc$3219$li7_li7.in[1] (.names at (8,4))                                            0.000     1.483
| (primitive '.names' combinational delay)                                           0.099     1.582
$abc$3219$li7_li7.out[0] (.names at (8,4))                                           0.000     1.582
| (intra 'clb' routing)                                                              0.000     1.582
cnt11[7].D[0] (dffre at (8,4))                                                 0.000     1.582
data arrival time                                                                              1.582

clock design_clk_11 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_11.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt11[7].C[0] (dffre at (8,4))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.582
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.781


#Path 24
Startpoint: cnt0[1].Q[0] (dffre at (5,3) clocked by design_clk_0)
Endpoint  : cnt0[7].D[0] (dffre at (5,3) clocked by design_clk_0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt0[1].C[0] (dffre at (5,3))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt0[1].Q[0] (dffre at (5,3)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n378__.in[4] (.names at (5,3))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n378__.out[0] (.names at (5,3))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.085     1.483
$abc$3126$li7_li7.in[1] (.names at (5,3))                                            0.000     1.483
| (primitive '.names' combinational delay)                                           0.099     1.582
$abc$3126$li7_li7.out[0] (.names at (5,3))                                           0.000     1.582
| (intra 'clb' routing)                                                              0.000     1.582
cnt0[7].D[0] (dffre at (5,3))                                                  0.000     1.582
data arrival time                                                                              1.582

clock design_clk_0 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_0.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt0[7].C[0] (dffre at (5,3))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.582
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.781


#Path 25
Startpoint: cnt0[1].Q[0] (dffre at (5,3) clocked by design_clk_0)
Endpoint  : cnt0[6].D[0] (dffre at (5,3) clocked by design_clk_0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt0[1].C[0] (dffre at (5,3))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt0[1].Q[0] (dffre at (5,3)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n378__.in[4] (.names at (5,3))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n378__.out[0] (.names at (5,3))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.085     1.483
$abc$3126$li6_li6.in[0] (.names at (5,3))                                            0.000     1.483
| (primitive '.names' combinational delay)                                           0.099     1.582
$abc$3126$li6_li6.out[0] (.names at (5,3))                                           0.000     1.582
| (intra 'clb' routing)                                                              0.000     1.582
cnt0[6].D[0] (dffre at (5,3))                                                  0.000     1.582
data arrival time                                                                              1.582

clock design_clk_0 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_0.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt0[6].C[0] (dffre at (5,3))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.582
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.781


#Path 26
Startpoint: cnt11[4].Q[0] (dffre at (8,4) clocked by design_clk_11)
Endpoint  : cnt11[6].D[0] (dffre at (8,4) clocked by design_clk_11)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_11.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt11[4].C[0] (dffre at (8,4))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt11[4].Q[0] (dffre at (8,4)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n354__.in[1] (.names at (8,4))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n354__.out[0] (.names at (8,4))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.085     1.483
$abc$3219$li6_li6.in[0] (.names at (8,4))                                            0.000     1.483
| (primitive '.names' combinational delay)                                           0.099     1.582
$abc$3219$li6_li6.out[0] (.names at (8,4))                                           0.000     1.582
| (intra 'clb' routing)                                                              0.000     1.582
cnt11[6].D[0] (dffre at (8,4))                                                 0.000     1.582
data arrival time                                                                              1.582

clock design_clk_11 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_11.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt11[6].C[0] (dffre at (8,4))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.582
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.781


#Path 27
Startpoint: cnt12[4].Q[0] (dffre at (9,6) clocked by design_clk_12)
Endpoint  : cnt12[7].D[0] (dffre at (9,6) clocked by design_clk_12)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_12 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_12.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt12[4].C[0] (dffre at (9,6))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt12[4].Q[0] (dffre at (9,6)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n346__.in[1] (.names at (9,6))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n346__.out[0] (.names at (9,6))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.085     1.483
$abc$3250$li7_li7.in[1] (.names at (9,6))                                            0.000     1.483
| (primitive '.names' combinational delay)                                           0.099     1.582
$abc$3250$li7_li7.out[0] (.names at (9,6))                                           0.000     1.582
| (intra 'clb' routing)                                                              0.000     1.582
cnt12[7].D[0] (dffre at (9,6))                                                 0.000     1.582
data arrival time                                                                              1.582

clock design_clk_12 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_12.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt12[7].C[0] (dffre at (9,6))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.582
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.781


#Path 28
Startpoint: cnt12[4].Q[0] (dffre at (9,6) clocked by design_clk_12)
Endpoint  : cnt12[6].D[0] (dffre at (9,6) clocked by design_clk_12)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_12 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_12.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt12[4].C[0] (dffre at (9,6))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt12[4].Q[0] (dffre at (9,6)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n346__.in[1] (.names at (9,6))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n346__.out[0] (.names at (9,6))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.085     1.483
$abc$3250$li6_li6.in[0] (.names at (9,6))                                            0.000     1.483
| (primitive '.names' combinational delay)                                           0.099     1.582
$abc$3250$li6_li6.out[0] (.names at (9,6))                                           0.000     1.582
| (intra 'clb' routing)                                                              0.000     1.582
cnt12[6].D[0] (dffre at (9,6))                                                 0.000     1.582
data arrival time                                                                              1.582

clock design_clk_12 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_12.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt12[6].C[0] (dffre at (9,6))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.582
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.781


#Path 29
Startpoint: cnt14[5].Q[0] (dffre at (9,3) clocked by design_clk_14)
Endpoint  : cnt14[7].D[0] (dffre at (9,3) clocked by design_clk_14)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_14 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_14.inpad[0] (.input at (1,5))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt14[5].C[0] (dffre at (9,3))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt14[5].Q[0] (dffre at (9,3)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n330__.in[4] (.names at (9,3))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n330__.out[0] (.names at (9,3))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.085     1.483
$abc$3312$li7_li7.in[1] (.names at (9,3))                                            0.000     1.483
| (primitive '.names' combinational delay)                                           0.099     1.582
$abc$3312$li7_li7.out[0] (.names at (9,3))                                           0.000     1.582
| (intra 'clb' routing)                                                              0.000     1.582
cnt14[7].D[0] (dffre at (9,3))                                                 0.000     1.582
data arrival time                                                                              1.582

clock design_clk_14 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_14.inpad[0] (.input at (1,5))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt14[7].C[0] (dffre at (9,3))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.582
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.781


#Path 30
Startpoint: cnt14[5].Q[0] (dffre at (9,3) clocked by design_clk_14)
Endpoint  : cnt14[6].D[0] (dffre at (9,3) clocked by design_clk_14)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_14 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_14.inpad[0] (.input at (1,5))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt14[5].C[0] (dffre at (9,3))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt14[5].Q[0] (dffre at (9,3)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n330__.in[4] (.names at (9,3))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n330__.out[0] (.names at (9,3))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.085     1.483
$abc$3312$li6_li6.in[0] (.names at (9,3))                                            0.000     1.483
| (primitive '.names' combinational delay)                                           0.099     1.582
$abc$3312$li6_li6.out[0] (.names at (9,3))                                           0.000     1.582
| (intra 'clb' routing)                                                              0.000     1.582
cnt14[6].D[0] (dffre at (9,3))                                                 0.000     1.582
data arrival time                                                                              1.582

clock design_clk_14 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_14.inpad[0] (.input at (1,5))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt14[6].C[0] (dffre at (9,3))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.582
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.781


#Path 31
Startpoint: cnt2[5].Q[0] (dffre at (9,5) clocked by design_clk_2)
Endpoint  : cnt2[7].D[0] (dffre at (9,5) clocked by design_clk_2)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_2 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_2.inpad[0] (.input at (1,6))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt2[5].C[0] (dffre at (9,5))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt2[5].Q[0] (dffre at (9,5)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n314__.in[4] (.names at (9,5))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n314__.out[0] (.names at (9,5))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.085     1.483
$abc$3374$li7_li7.in[1] (.names at (9,5))                                            0.000     1.483
| (primitive '.names' combinational delay)                                           0.099     1.582
$abc$3374$li7_li7.out[0] (.names at (9,5))                                           0.000     1.582
| (intra 'clb' routing)                                                              0.000     1.582
cnt2[7].D[0] (dffre at (9,5))                                                  0.000     1.582
data arrival time                                                                              1.582

clock design_clk_2 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_2.inpad[0] (.input at (1,6))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt2[7].C[0] (dffre at (9,5))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.582
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.781


#Path 32
Startpoint: cnt2[5].Q[0] (dffre at (9,5) clocked by design_clk_2)
Endpoint  : cnt2[6].D[0] (dffre at (9,5) clocked by design_clk_2)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_2 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_2.inpad[0] (.input at (1,6))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt2[5].C[0] (dffre at (9,5))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt2[5].Q[0] (dffre at (9,5)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$7707$new_new_n314__.in[4] (.names at (9,5))                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$7707$new_new_n314__.out[0] (.names at (9,5))                                    0.000     1.398
| (intra 'clb' routing)                                                              0.085     1.483
$abc$3374$li6_li6.in[0] (.names at (9,5))                                            0.000     1.483
| (primitive '.names' combinational delay)                                           0.099     1.582
$abc$3374$li6_li6.out[0] (.names at (9,5))                                           0.000     1.582
| (intra 'clb' routing)                                                              0.000     1.582
cnt2[6].D[0] (dffre at (9,5))                                                  0.000     1.582
data arrival time                                                                              1.582

clock design_clk_2 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_2.inpad[0] (.input at (1,6))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt2[6].C[0] (dffre at (9,5))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.582
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.781


#Path 33
Startpoint: cnt12[2].Q[0] (dffre at (9,6) clocked by design_clk_12)
Endpoint  : cnt12[2].D[0] (dffre at (9,6) clocked by design_clk_12)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_12 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_12.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt12[2].C[0] (dffre at (9,6))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt12[2].Q[0] (dffre at (9,6)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3250$li2_li2.in[0] (.names at (9,6))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.218     1.513
$abc$3250$li2_li2.out[0] (.names at (9,6))                                           0.000     1.513
| (intra 'clb' routing)                                                              0.000     1.513
cnt12[2].D[0] (dffre at (9,6))                                                 0.000     1.513
data arrival time                                                                              1.513

clock design_clk_12 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_12.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt12[2].C[0] (dffre at (9,6))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.513
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.850


#Path 34
Startpoint: cnt9[1].Q[0] (dffre at (8,2) clocked by design_clk_9)
Endpoint  : cnt9[1].D[0] (dffre at (8,2) clocked by design_clk_9)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_9 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_9.inpad[0] (.input at (10,3))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt9[1].C[0] (dffre at (8,2))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt9[1].Q[0] (dffre at (8,2)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$3591$li1_li1.in[0] (.names at (8,2))                                            -0.000     1.295
| (primitive '.names' combinational delay)                                            0.218     1.513
$abc$3591$li1_li1.out[0] (.names at (8,2))                                            0.000     1.513
| (intra 'clb' routing)                                                               0.000     1.513
cnt9[1].D[0] (dffre at (8,2))                                                   0.000     1.513
data arrival time                                                                               1.513

clock design_clk_9 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_9.inpad[0] (.input at (10,3))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt9[1].C[0] (dffre at (8,2))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.513
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.850


#Path 35
Startpoint: cnt9[1].Q[0] (dffre at (8,2) clocked by design_clk_9)
Endpoint  : cnt9[2].D[0] (dffre at (8,2) clocked by design_clk_9)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_9 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_9.inpad[0] (.input at (10,3))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt9[1].C[0] (dffre at (8,2))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt9[1].Q[0] (dffre at (8,2)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$3591$li2_li2.in[1] (.names at (8,2))                                            -0.000     1.295
| (primitive '.names' combinational delay)                                            0.218     1.513
$abc$3591$li2_li2.out[0] (.names at (8,2))                                            0.000     1.513
| (intra 'clb' routing)                                                               0.000     1.513
cnt9[2].D[0] (dffre at (8,2))                                                   0.000     1.513
data arrival time                                                                               1.513

clock design_clk_9 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_9.inpad[0] (.input at (10,3))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt9[2].C[0] (dffre at (8,2))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.513
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.850


#Path 36
Startpoint: cnt9[2].Q[0] (dffre at (8,2) clocked by design_clk_9)
Endpoint  : cnt9[3].D[0] (dffre at (8,2) clocked by design_clk_9)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_9 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_9.inpad[0] (.input at (10,3))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt9[2].C[0] (dffre at (8,2))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt9[2].Q[0] (dffre at (8,2)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$3591$li3_li3.in[3] (.names at (8,2))                                            -0.000     1.295
| (primitive '.names' combinational delay)                                            0.218     1.513
$abc$3591$li3_li3.out[0] (.names at (8,2))                                            0.000     1.513
| (intra 'clb' routing)                                                               0.000     1.513
cnt9[3].D[0] (dffre at (8,2))                                                   0.000     1.513
data arrival time                                                                               1.513

clock design_clk_9 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_9.inpad[0] (.input at (10,3))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt9[3].C[0] (dffre at (8,2))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.513
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.850


#Path 37
Startpoint: cnt9[2].Q[0] (dffre at (8,2) clocked by design_clk_9)
Endpoint  : cnt9[4].D[0] (dffre at (8,2) clocked by design_clk_9)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_9 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_9.inpad[0] (.input at (10,3))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt9[2].C[0] (dffre at (8,2))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt9[2].Q[0] (dffre at (8,2)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$3591$li4_li4.in[3] (.names at (8,2))                                            -0.000     1.295
| (primitive '.names' combinational delay)                                            0.218     1.513
$abc$3591$li4_li4.out[0] (.names at (8,2))                                            0.000     1.513
| (intra 'clb' routing)                                                               0.000     1.513
cnt9[4].D[0] (dffre at (8,2))                                                   0.000     1.513
data arrival time                                                                               1.513

clock design_clk_9 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_9.inpad[0] (.input at (10,3))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt9[4].C[0] (dffre at (8,2))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.513
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.850


#Path 38
Startpoint: cnt1[0].Q[0] (dffre at (9,2) clocked by design_clk_1)
Endpoint  : cnt1[1].D[0] (dffre at (9,2) clocked by design_clk_1)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_1 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_1.inpad[0] (.input at (1,3))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt1[0].C[0] (dffre at (9,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt1[0].Q[0] (dffre at (9,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3157$li1_li1.in[1] (.names at (9,2))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.218     1.513
$abc$3157$li1_li1.out[0] (.names at (9,2))                                           0.000     1.513
| (intra 'clb' routing)                                                              0.000     1.513
cnt1[1].D[0] (dffre at (9,2))                                                  0.000     1.513
data arrival time                                                                              1.513

clock design_clk_1 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_1.inpad[0] (.input at (1,3))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt1[1].C[0] (dffre at (9,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.513
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.850


#Path 39
Startpoint: cnt1[2].Q[0] (dffre at (9,2) clocked by design_clk_1)
Endpoint  : cnt1[2].D[0] (dffre at (9,2) clocked by design_clk_1)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_1 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_1.inpad[0] (.input at (1,3))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt1[2].C[0] (dffre at (9,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt1[2].Q[0] (dffre at (9,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3157$li2_li2.in[0] (.names at (9,2))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.218     1.513
$abc$3157$li2_li2.out[0] (.names at (9,2))                                           0.000     1.513
| (intra 'clb' routing)                                                              0.000     1.513
cnt1[2].D[0] (dffre at (9,2))                                                  0.000     1.513
data arrival time                                                                              1.513

clock design_clk_1 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_1.inpad[0] (.input at (1,3))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt1[2].C[0] (dffre at (9,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.513
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.850


#Path 40
Startpoint: cnt11[0].Q[0] (dffre at (8,4) clocked by design_clk_11)
Endpoint  : cnt11[0].D[0] (dffre at (8,4) clocked by design_clk_11)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_11.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt11[0].C[0] (dffre at (8,4))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt11[0].Q[0] (dffre at (8,4)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3219$li0_li0.in[0] (.names at (8,4))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.218     1.513
$abc$3219$li0_li0.out[0] (.names at (8,4))                                           0.000     1.513
| (intra 'clb' routing)                                                              0.000     1.513
cnt11[0].D[0] (dffre at (8,4))                                                 0.000     1.513
data arrival time                                                                              1.513

clock design_clk_11 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_11.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt11[0].C[0] (dffre at (8,4))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.513
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.850


#Path 41
Startpoint: cnt11[2].Q[0] (dffre at (8,4) clocked by design_clk_11)
Endpoint  : cnt11[2].D[0] (dffre at (8,4) clocked by design_clk_11)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_11.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt11[2].C[0] (dffre at (8,4))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt11[2].Q[0] (dffre at (8,4)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3219$li2_li2.in[0] (.names at (8,4))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.218     1.513
$abc$3219$li2_li2.out[0] (.names at (8,4))                                           0.000     1.513
| (intra 'clb' routing)                                                              0.000     1.513
cnt11[2].D[0] (dffre at (8,4))                                                 0.000     1.513
data arrival time                                                                              1.513

clock design_clk_11 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_11.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt11[2].C[0] (dffre at (8,4))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.513
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.850


#Path 42
Startpoint: cnt12[0].Q[0] (dffre at (9,6) clocked by design_clk_12)
Endpoint  : cnt12[0].D[0] (dffre at (9,6) clocked by design_clk_12)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_12 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_12.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt12[0].C[0] (dffre at (9,6))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt12[0].Q[0] (dffre at (9,6)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3250$li0_li0.in[0] (.names at (9,6))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.218     1.513
$abc$3250$li0_li0.out[0] (.names at (9,6))                                           0.000     1.513
| (intra 'clb' routing)                                                              0.000     1.513
cnt12[0].D[0] (dffre at (9,6))                                                 0.000     1.513
data arrival time                                                                              1.513

clock design_clk_12 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_12.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt12[0].C[0] (dffre at (9,6))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.513
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.850


#Path 43
Startpoint: cnt10[0].Q[0] (dffre at (2,5) clocked by design_clk_10)
Endpoint  : cnt10[1].D[0] (dffre at (2,5) clocked by design_clk_10)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_10 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_10.inpad[0] (.input at (1,3))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt10[0].C[0] (dffre at (2,5))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt10[0].Q[0] (dffre at (2,5)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3188$li1_li1.in[0] (.names at (2,5))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.218     1.513
$abc$3188$li1_li1.out[0] (.names at (2,5))                                           0.000     1.513
| (intra 'clb' routing)                                                              0.000     1.513
cnt10[1].D[0] (dffre at (2,5))                                                 0.000     1.513
data arrival time                                                                              1.513

clock design_clk_10 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_10.inpad[0] (.input at (1,3))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt10[1].C[0] (dffre at (2,5))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.513
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.850


#Path 44
Startpoint: cnt13[2].Q[0] (dffre at (5,2) clocked by design_clk_13)
Endpoint  : cnt13[5].D[0] (dffre at (5,2) clocked by design_clk_13)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_13 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_13.inpad[0] (.input at (1,5))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt13[2].C[0] (dffre at (5,2))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt13[2].Q[0] (dffre at (5,2)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.367     1.416
$abc$3281$li5_li5.in[5] (.names at (5,2))                                            0.000     1.416
| (primitive '.names' combinational delay)                                           0.054     1.469
$abc$3281$li5_li5.out[0] (.names at (5,2))                                           0.000     1.469
| (intra 'clb' routing)                                                              0.000     1.469
cnt13[5].D[0] (dffre at (5,2))                                                 0.000     1.469
data arrival time                                                                              1.469

clock design_clk_13 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_13.inpad[0] (.input at (1,5))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt13[5].C[0] (dffre at (5,2))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.469
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.893


#Path 45
Startpoint: cnt4[3].Q[0] (dffre at (6,2) clocked by design_clk_4)
Endpoint  : cnt4[5].D[0] (dffre at (6,2) clocked by design_clk_4)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_4 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_4.inpad[0] (.input at (1,7))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt4[3].C[0] (dffre at (6,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt4[3].Q[0] (dffre at (6,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.367     1.416
$abc$3436$li5_li5.in[5] (.names at (6,2))                                            0.000     1.416
| (primitive '.names' combinational delay)                                           0.054     1.469
$abc$3436$li5_li5.out[0] (.names at (6,2))                                           0.000     1.469
| (intra 'clb' routing)                                                              0.000     1.469
cnt4[5].D[0] (dffre at (6,2))                                                  0.000     1.469
data arrival time                                                                              1.469

clock design_clk_4 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_4.inpad[0] (.input at (1,7))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt4[5].C[0] (dffre at (6,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.469
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.893


#Path 46
Startpoint: cnt15[2].Q[0] (dffre at (2,7) clocked by design_clk_15)
Endpoint  : cnt15[5].D[0] (dffre at (2,7) clocked by design_clk_15)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_15 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_15.inpad[0] (.input at (1,6))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt15[2].C[0] (dffre at (2,7))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt15[2].Q[0] (dffre at (2,7)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.367     1.416
$abc$3343$li5_li5.in[5] (.names at (2,7))                                            0.000     1.416
| (primitive '.names' combinational delay)                                           0.054     1.469
$abc$3343$li5_li5.out[0] (.names at (2,7))                                           0.000     1.469
| (intra 'clb' routing)                                                              0.000     1.469
cnt15[5].D[0] (dffre at (2,7))                                                 0.000     1.469
data arrival time                                                                              1.469

clock design_clk_15 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_15.inpad[0] (.input at (1,6))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt15[5].C[0] (dffre at (2,7))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.469
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.893


#Path 47
Startpoint: cnt7[2].Q[0] (dffre at (9,4) clocked by design_clk_7)
Endpoint  : cnt7[5].D[0] (dffre at (9,4) clocked by design_clk_7)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_7 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_7.inpad[0] (.input at (10,2))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt7[2].C[0] (dffre at (9,4))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt7[2].Q[0] (dffre at (9,4)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.367     1.416
$abc$3529$li5_li5.in[5] (.names at (9,4))                                             0.000     1.416
| (primitive '.names' combinational delay)                                            0.054     1.469
$abc$3529$li5_li5.out[0] (.names at (9,4))                                            0.000     1.469
| (intra 'clb' routing)                                                               0.000     1.469
cnt7[5].D[0] (dffre at (9,4))                                                   0.000     1.469
data arrival time                                                                               1.469

clock design_clk_7 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_7.inpad[0] (.input at (10,2))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt7[5].C[0] (dffre at (9,4))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.469
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.893


#Path 48
Startpoint: cnt5[2].Q[0] (dffre at (3,2) clocked by design_clk_5)
Endpoint  : cnt5[5].D[0] (dffre at (3,2) clocked by design_clk_5)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_5 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_5.inpad[0] (.input at (1,8))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt5[2].C[0] (dffre at (3,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt5[2].Q[0] (dffre at (3,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.367     1.416
$abc$3467$li5_li5.in[5] (.names at (3,2))                                            0.000     1.416
| (primitive '.names' combinational delay)                                           0.054     1.469
$abc$3467$li5_li5.out[0] (.names at (3,2))                                           0.000     1.469
| (intra 'clb' routing)                                                              0.000     1.469
cnt5[5].D[0] (dffre at (3,2))                                                  0.000     1.469
data arrival time                                                                              1.469

clock design_clk_5 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_5.inpad[0] (.input at (1,8))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt5[5].C[0] (dffre at (3,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.469
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.893


#Path 49
Startpoint: cnt9[1].Q[0] (dffre at (8,2) clocked by design_clk_9)
Endpoint  : cnt9[5].D[0] (dffre at (8,2) clocked by design_clk_9)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_9 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_9.inpad[0] (.input at (10,3))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt9[1].C[0] (dffre at (8,2))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt9[1].Q[0] (dffre at (8,2)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$3591$li5_li5.in[1] (.names at (8,2))                                            -0.000     1.295
| (primitive '.names' combinational delay)                                            0.173     1.468
$abc$3591$li5_li5.out[0] (.names at (8,2))                                            0.000     1.468
| (intra 'clb' routing)                                                               0.000     1.468
cnt9[5].D[0] (dffre at (8,2))                                                   0.000     1.468
data arrival time                                                                               1.468

clock design_clk_9 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_9.inpad[0] (.input at (10,3))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt9[5].C[0] (dffre at (8,2))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.468
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.895


#Path 50
Startpoint: cnt4[1].Q[0] (dffre at (6,2) clocked by design_clk_4)
Endpoint  : cnt4[1].D[0] (dffre at (6,2) clocked by design_clk_4)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_4 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_4.inpad[0] (.input at (1,7))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt4[1].C[0] (dffre at (6,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt4[1].Q[0] (dffre at (6,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3436$li1_li1.in[1] (.names at (6,2))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3436$li1_li1.out[0] (.names at (6,2))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt4[1].D[0] (dffre at (6,2))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_4 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_4.inpad[0] (.input at (1,7))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt4[1].C[0] (dffre at (6,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 51
Startpoint: cnt5[1].Q[0] (dffre at (3,2) clocked by design_clk_5)
Endpoint  : cnt5[1].D[0] (dffre at (3,2) clocked by design_clk_5)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_5 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_5.inpad[0] (.input at (1,8))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt5[1].C[0] (dffre at (3,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt5[1].Q[0] (dffre at (3,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3467$li1_li1.in[0] (.names at (3,2))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3467$li1_li1.out[0] (.names at (3,2))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt5[1].D[0] (dffre at (3,2))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_5 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_5.inpad[0] (.input at (1,8))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt5[1].C[0] (dffre at (3,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 52
Startpoint: cnt5[1].Q[0] (dffre at (3,2) clocked by design_clk_5)
Endpoint  : cnt5[4].D[0] (dffre at (3,2) clocked by design_clk_5)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_5 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_5.inpad[0] (.input at (1,8))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt5[1].C[0] (dffre at (3,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt5[1].Q[0] (dffre at (3,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3467$li4_li4.in[1] (.names at (3,2))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3467$li4_li4.out[0] (.names at (3,2))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt5[4].D[0] (dffre at (3,2))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_5 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_5.inpad[0] (.input at (1,8))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt5[4].C[0] (dffre at (3,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 53
Startpoint: cnt6[1].Q[0] (dffre at (2,6) clocked by design_clk_6)
Endpoint  : cnt6[1].D[0] (dffre at (2,6) clocked by design_clk_6)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_6 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_6.inpad[0] (.input at (1,8))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt6[1].C[0] (dffre at (2,6))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt6[1].Q[0] (dffre at (2,6)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3498$li1_li1.in[1] (.names at (2,6))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3498$li1_li1.out[0] (.names at (2,6))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt6[1].D[0] (dffre at (2,6))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_6 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_6.inpad[0] (.input at (1,8))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt6[1].C[0] (dffre at (2,6))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 54
Startpoint: cnt6[1].Q[0] (dffre at (2,6) clocked by design_clk_6)
Endpoint  : cnt6[2].D[0] (dffre at (2,6) clocked by design_clk_6)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_6 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_6.inpad[0] (.input at (1,8))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt6[1].C[0] (dffre at (2,6))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt6[1].Q[0] (dffre at (2,6)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3498$li2_li2.in[2] (.names at (2,6))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3498$li2_li2.out[0] (.names at (2,6))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt6[2].D[0] (dffre at (2,6))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_6 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_6.inpad[0] (.input at (1,8))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt6[2].C[0] (dffre at (2,6))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 55
Startpoint: cnt6[1].Q[0] (dffre at (2,6) clocked by design_clk_6)
Endpoint  : cnt6[3].D[0] (dffre at (2,6) clocked by design_clk_6)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_6 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_6.inpad[0] (.input at (1,8))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt6[1].C[0] (dffre at (2,6))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt6[1].Q[0] (dffre at (2,6)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3498$li3_li3.in[2] (.names at (2,6))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3498$li3_li3.out[0] (.names at (2,6))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt6[3].D[0] (dffre at (2,6))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_6 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_6.inpad[0] (.input at (1,8))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt6[3].C[0] (dffre at (2,6))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 56
Startpoint: cnt6[1].Q[0] (dffre at (2,6) clocked by design_clk_6)
Endpoint  : cnt6[4].D[0] (dffre at (2,6) clocked by design_clk_6)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_6 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_6.inpad[0] (.input at (1,8))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt6[1].C[0] (dffre at (2,6))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt6[1].Q[0] (dffre at (2,6)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3498$li4_li4.in[2] (.names at (2,6))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3498$li4_li4.out[0] (.names at (2,6))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt6[4].D[0] (dffre at (2,6))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_6 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_6.inpad[0] (.input at (1,8))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt6[4].C[0] (dffre at (2,6))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 57
Startpoint: cnt7[1].Q[0] (dffre at (9,4) clocked by design_clk_7)
Endpoint  : cnt7[1].D[0] (dffre at (9,4) clocked by design_clk_7)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_7 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_7.inpad[0] (.input at (10,2))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt7[1].C[0] (dffre at (9,4))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt7[1].Q[0] (dffre at (9,4)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$3529$li1_li1.in[0] (.names at (9,4))                                            -0.000     1.295
| (primitive '.names' combinational delay)                                            0.148     1.443
$abc$3529$li1_li1.out[0] (.names at (9,4))                                            0.000     1.443
| (intra 'clb' routing)                                                               0.000     1.443
cnt7[1].D[0] (dffre at (9,4))                                                   0.000     1.443
data arrival time                                                                               1.443

clock design_clk_7 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_7.inpad[0] (.input at (10,2))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt7[1].C[0] (dffre at (9,4))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.443
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.920


#Path 58
Startpoint: cnt7[1].Q[0] (dffre at (9,4) clocked by design_clk_7)
Endpoint  : cnt7[4].D[0] (dffre at (9,4) clocked by design_clk_7)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_7 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_7.inpad[0] (.input at (10,2))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt7[1].C[0] (dffre at (9,4))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt7[1].Q[0] (dffre at (9,4)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$3529$li4_li4.in[1] (.names at (9,4))                                            -0.000     1.295
| (primitive '.names' combinational delay)                                            0.148     1.443
$abc$3529$li4_li4.out[0] (.names at (9,4))                                            0.000     1.443
| (intra 'clb' routing)                                                               0.000     1.443
cnt7[4].D[0] (dffre at (9,4))                                                   0.000     1.443
data arrival time                                                                               1.443

clock design_clk_7 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_7.inpad[0] (.input at (10,2))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt7[4].C[0] (dffre at (9,4))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.443
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.920


#Path 59
Startpoint: cnt8[4].Q[0] (dffre at (8,6) clocked by design_clk_8)
Endpoint  : cnt8[4].D[0] (dffre at (8,6) clocked by design_clk_8)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_8 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_8.inpad[0] (.input at (10,3))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt8[4].C[0] (dffre at (8,6))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt8[4].Q[0] (dffre at (8,6)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$3560$li4_li4.in[0] (.names at (8,6))                                            -0.000     1.295
| (primitive '.names' combinational delay)                                            0.148     1.443
$abc$3560$li4_li4.out[0] (.names at (8,6))                                            0.000     1.443
| (intra 'clb' routing)                                                               0.000     1.443
cnt8[4].D[0] (dffre at (8,6))                                                   0.000     1.443
data arrival time                                                                               1.443

clock design_clk_8 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_8.inpad[0] (.input at (10,3))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt8[4].C[0] (dffre at (8,6))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.443
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.920


#Path 60
Startpoint: cnt4[1].Q[0] (dffre at (6,2) clocked by design_clk_4)
Endpoint  : cnt4[4].D[0] (dffre at (6,2) clocked by design_clk_4)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_4 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_4.inpad[0] (.input at (1,7))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt4[1].C[0] (dffre at (6,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt4[1].Q[0] (dffre at (6,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3436$li4_li4.in[2] (.names at (6,2))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3436$li4_li4.out[0] (.names at (6,2))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt4[4].D[0] (dffre at (6,2))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_4 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_4.inpad[0] (.input at (1,7))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt4[4].C[0] (dffre at (6,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 61
Startpoint: cnt10[0].Q[0] (dffre at (2,5) clocked by design_clk_10)
Endpoint  : cnt10[3].D[0] (dffre at (2,5) clocked by design_clk_10)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_10 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_10.inpad[0] (.input at (1,3))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt10[0].C[0] (dffre at (2,5))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt10[0].Q[0] (dffre at (2,5)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3188$li3_li3.in[1] (.names at (2,5))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3188$li3_li3.out[0] (.names at (2,5))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt10[3].D[0] (dffre at (2,5))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_10 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_10.inpad[0] (.input at (1,3))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt10[3].C[0] (dffre at (2,5))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 62
Startpoint: cnt13[1].Q[0] (dffre at (5,2) clocked by design_clk_13)
Endpoint  : cnt13[1].D[0] (dffre at (5,2) clocked by design_clk_13)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_13 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_13.inpad[0] (.input at (1,5))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt13[1].C[0] (dffre at (5,2))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt13[1].Q[0] (dffre at (5,2)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3281$li1_li1.in[0] (.names at (5,2))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3281$li1_li1.out[0] (.names at (5,2))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt13[1].D[0] (dffre at (5,2))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_13 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_13.inpad[0] (.input at (1,5))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt13[1].C[0] (dffre at (5,2))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 63
Startpoint: cnt13[1].Q[0] (dffre at (5,2) clocked by design_clk_13)
Endpoint  : cnt13[4].D[0] (dffre at (5,2) clocked by design_clk_13)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_13 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_13.inpad[0] (.input at (1,5))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt13[1].C[0] (dffre at (5,2))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt13[1].Q[0] (dffre at (5,2)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3281$li4_li4.in[1] (.names at (5,2))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3281$li4_li4.out[0] (.names at (5,2))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt13[4].D[0] (dffre at (5,2))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_13 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_13.inpad[0] (.input at (1,5))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt13[4].C[0] (dffre at (5,2))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 64
Startpoint: cnt12[4].Q[0] (dffre at (9,6) clocked by design_clk_12)
Endpoint  : cnt12[4].D[0] (dffre at (9,6) clocked by design_clk_12)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_12 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_12.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt12[4].C[0] (dffre at (9,6))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt12[4].Q[0] (dffre at (9,6)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3250$li4_li4.in[0] (.names at (9,6))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3250$li4_li4.out[0] (.names at (9,6))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt12[4].D[0] (dffre at (9,6))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_12 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_12.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt12[4].C[0] (dffre at (9,6))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 65
Startpoint: cnt14[2].Q[0] (dffre at (9,3) clocked by design_clk_14)
Endpoint  : cnt14[2].D[0] (dffre at (9,3) clocked by design_clk_14)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_14 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_14.inpad[0] (.input at (1,5))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt14[2].C[0] (dffre at (9,3))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt14[2].Q[0] (dffre at (9,3)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3312$li2_li2.in[0] (.names at (9,3))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3312$li2_li2.out[0] (.names at (9,3))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt14[2].D[0] (dffre at (9,3))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_14 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_14.inpad[0] (.input at (1,5))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt14[2].C[0] (dffre at (9,3))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 66
Startpoint: cnt14[2].Q[0] (dffre at (9,3) clocked by design_clk_14)
Endpoint  : cnt14[3].D[0] (dffre at (9,3) clocked by design_clk_14)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_14 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_14.inpad[0] (.input at (1,5))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt14[2].C[0] (dffre at (9,3))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt14[2].Q[0] (dffre at (9,3)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3312$li3_li3.in[1] (.names at (9,3))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3312$li3_li3.out[0] (.names at (9,3))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt14[3].D[0] (dffre at (9,3))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_14 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_14.inpad[0] (.input at (1,5))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt14[3].C[0] (dffre at (9,3))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 67
Startpoint: cnt14[2].Q[0] (dffre at (9,3) clocked by design_clk_14)
Endpoint  : cnt14[4].D[0] (dffre at (9,3) clocked by design_clk_14)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_14 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_14.inpad[0] (.input at (1,5))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt14[2].C[0] (dffre at (9,3))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt14[2].Q[0] (dffre at (9,3)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3312$li4_li4.in[2] (.names at (9,3))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3312$li4_li4.out[0] (.names at (9,3))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt14[4].D[0] (dffre at (9,3))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_14 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_14.inpad[0] (.input at (1,5))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt14[4].C[0] (dffre at (9,3))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 68
Startpoint: cnt12[0].Q[0] (dffre at (9,6) clocked by design_clk_12)
Endpoint  : cnt12[1].D[0] (dffre at (9,6) clocked by design_clk_12)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_12 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_12.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt12[0].C[0] (dffre at (9,6))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt12[0].Q[0] (dffre at (9,6)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3250$li1_li1.in[1] (.names at (9,6))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3250$li1_li1.out[0] (.names at (9,6))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt12[1].D[0] (dffre at (9,6))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_12 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_12.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt12[1].C[0] (dffre at (9,6))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 69
Startpoint: cnt15[1].Q[0] (dffre at (2,7) clocked by design_clk_15)
Endpoint  : cnt15[1].D[0] (dffre at (2,7) clocked by design_clk_15)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_15 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_15.inpad[0] (.input at (1,6))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt15[1].C[0] (dffre at (2,7))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt15[1].Q[0] (dffre at (2,7)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3343$li1_li1.in[1] (.names at (2,7))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3343$li1_li1.out[0] (.names at (2,7))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt15[1].D[0] (dffre at (2,7))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_15 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_15.inpad[0] (.input at (1,6))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt15[1].C[0] (dffre at (2,7))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 70
Startpoint: cnt11[4].Q[0] (dffre at (8,4) clocked by design_clk_11)
Endpoint  : cnt11[4].D[0] (dffre at (8,4) clocked by design_clk_11)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_11.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt11[4].C[0] (dffre at (8,4))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt11[4].Q[0] (dffre at (8,4)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3219$li4_li4.in[0] (.names at (8,4))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3219$li4_li4.out[0] (.names at (8,4))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt11[4].D[0] (dffre at (8,4))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_11 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_11.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt11[4].C[0] (dffre at (8,4))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 71
Startpoint: cnt11[0].Q[0] (dffre at (8,4) clocked by design_clk_11)
Endpoint  : cnt11[1].D[0] (dffre at (8,4) clocked by design_clk_11)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_11.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt11[0].C[0] (dffre at (8,4))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt11[0].Q[0] (dffre at (8,4)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3219$li1_li1.in[1] (.names at (8,4))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3219$li1_li1.out[0] (.names at (8,4))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt11[1].D[0] (dffre at (8,4))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_11 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_11.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt11[1].C[0] (dffre at (8,4))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 72
Startpoint: cnt15[1].Q[0] (dffre at (2,7) clocked by design_clk_15)
Endpoint  : cnt15[4].D[0] (dffre at (2,7) clocked by design_clk_15)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_15 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_15.inpad[0] (.input at (1,6))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt15[1].C[0] (dffre at (2,7))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt15[1].Q[0] (dffre at (2,7)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3343$li4_li4.in[2] (.names at (2,7))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3343$li4_li4.out[0] (.names at (2,7))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt15[4].D[0] (dffre at (2,7))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_15 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_15.inpad[0] (.input at (1,6))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt15[4].C[0] (dffre at (2,7))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 73
Startpoint: cnt10[0].Q[0] (dffre at (2,5) clocked by design_clk_10)
Endpoint  : cnt10[4].D[0] (dffre at (2,5) clocked by design_clk_10)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_10 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_10.inpad[0] (.input at (1,3))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt10[0].C[0] (dffre at (2,5))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt10[0].Q[0] (dffre at (2,5)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3188$li4_li4.in[1] (.names at (2,5))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3188$li4_li4.out[0] (.names at (2,5))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt10[4].D[0] (dffre at (2,5))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_10 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_10.inpad[0] (.input at (1,3))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt10[4].C[0] (dffre at (2,5))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 74
Startpoint: cnt10[0].Q[0] (dffre at (2,5) clocked by design_clk_10)
Endpoint  : cnt10[2].D[0] (dffre at (2,5) clocked by design_clk_10)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_10 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_10.inpad[0] (.input at (1,3))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt10[0].C[0] (dffre at (2,5))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt10[0].Q[0] (dffre at (2,5)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3188$li2_li2.in[1] (.names at (2,5))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3188$li2_li2.out[0] (.names at (2,5))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt10[2].D[0] (dffre at (2,5))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_10 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_10.inpad[0] (.input at (1,3))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt10[2].C[0] (dffre at (2,5))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 75
Startpoint: cnt2[2].Q[0] (dffre at (9,5) clocked by design_clk_2)
Endpoint  : cnt2[2].D[0] (dffre at (9,5) clocked by design_clk_2)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_2 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_2.inpad[0] (.input at (1,6))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt2[2].C[0] (dffre at (9,5))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt2[2].Q[0] (dffre at (9,5)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3374$li2_li2.in[0] (.names at (9,5))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3374$li2_li2.out[0] (.names at (9,5))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt2[2].D[0] (dffre at (9,5))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_2 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_2.inpad[0] (.input at (1,6))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt2[2].C[0] (dffre at (9,5))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 76
Startpoint: cnt10[0].Q[0] (dffre at (2,5) clocked by design_clk_10)
Endpoint  : cnt10[0].D[0] (dffre at (2,5) clocked by design_clk_10)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_10 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_10.inpad[0] (.input at (1,3))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt10[0].C[0] (dffre at (2,5))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt10[0].Q[0] (dffre at (2,5)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3188$li0_li0.in[0] (.names at (2,5))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3188$li0_li0.out[0] (.names at (2,5))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt10[0].D[0] (dffre at (2,5))                                                 0.000     1.443
data arrival time                                                                              1.443

clock design_clk_10 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_10.inpad[0] (.input at (1,3))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt10[0].C[0] (dffre at (2,5))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 77
Startpoint: cnt0[1].Q[0] (dffre at (5,3) clocked by design_clk_0)
Endpoint  : cnt0[1].D[0] (dffre at (5,3) clocked by design_clk_0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt0[1].C[0] (dffre at (5,3))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt0[1].Q[0] (dffre at (5,3)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3126$li1_li1.in[0] (.names at (5,3))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3126$li1_li1.out[0] (.names at (5,3))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt0[1].D[0] (dffre at (5,3))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_0 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_0.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt0[1].C[0] (dffre at (5,3))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 78
Startpoint: cnt2[2].Q[0] (dffre at (9,5) clocked by design_clk_2)
Endpoint  : cnt2[4].D[0] (dffre at (9,5) clocked by design_clk_2)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_2 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_2.inpad[0] (.input at (1,6))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt2[2].C[0] (dffre at (9,5))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt2[2].Q[0] (dffre at (9,5)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3374$li4_li4.in[2] (.names at (9,5))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3374$li4_li4.out[0] (.names at (9,5))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt2[4].D[0] (dffre at (9,5))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_2 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_2.inpad[0] (.input at (1,6))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt2[4].C[0] (dffre at (9,5))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 79
Startpoint: cnt1[2].Q[0] (dffre at (9,2) clocked by design_clk_1)
Endpoint  : cnt1[4].D[0] (dffre at (9,2) clocked by design_clk_1)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_1 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_1.inpad[0] (.input at (1,3))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt1[2].C[0] (dffre at (9,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt1[2].Q[0] (dffre at (9,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3157$li4_li4.in[2] (.names at (9,2))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3157$li4_li4.out[0] (.names at (9,2))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt1[4].D[0] (dffre at (9,2))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_1 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_1.inpad[0] (.input at (1,3))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt1[4].C[0] (dffre at (9,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 80
Startpoint: cnt1[2].Q[0] (dffre at (9,2) clocked by design_clk_1)
Endpoint  : cnt1[3].D[0] (dffre at (9,2) clocked by design_clk_1)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_1 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_1.inpad[0] (.input at (1,3))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt1[2].C[0] (dffre at (9,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt1[2].Q[0] (dffre at (9,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3157$li3_li3.in[1] (.names at (9,2))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3157$li3_li3.out[0] (.names at (9,2))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt1[3].D[0] (dffre at (9,2))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_1 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_1.inpad[0] (.input at (1,3))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt1[3].C[0] (dffre at (9,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 81
Startpoint: cnt0[1].Q[0] (dffre at (5,3) clocked by design_clk_0)
Endpoint  : cnt0[2].D[0] (dffre at (5,3) clocked by design_clk_0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt0[1].C[0] (dffre at (5,3))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt0[1].Q[0] (dffre at (5,3)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3126$li2_li2.in[1] (.names at (5,3))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3126$li2_li2.out[0] (.names at (5,3))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt0[2].D[0] (dffre at (5,3))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_0 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_0.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt0[2].C[0] (dffre at (5,3))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 82
Startpoint: cnt3[4].Q[0] (dffre at (9,7) clocked by design_clk_3)
Endpoint  : cnt3[4].D[0] (dffre at (9,7) clocked by design_clk_3)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_3 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_3.inpad[0] (.input at (1,7))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt3[4].C[0] (dffre at (9,7))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt3[4].Q[0] (dffre at (9,7)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3405$li4_li4.in[0] (.names at (9,7))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3405$li4_li4.out[0] (.names at (9,7))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt3[4].D[0] (dffre at (9,7))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_3 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_3.inpad[0] (.input at (1,7))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt3[4].C[0] (dffre at (9,7))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 83
Startpoint: cnt0[1].Q[0] (dffre at (5,3) clocked by design_clk_0)
Endpoint  : cnt0[3].D[0] (dffre at (5,3) clocked by design_clk_0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt0[1].C[0] (dffre at (5,3))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt0[1].Q[0] (dffre at (5,3)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3126$li3_li3.in[2] (.names at (5,3))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3126$li3_li3.out[0] (.names at (5,3))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt0[3].D[0] (dffre at (5,3))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_0 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_0.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt0[3].C[0] (dffre at (5,3))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 84
Startpoint: cnt0[1].Q[0] (dffre at (5,3) clocked by design_clk_0)
Endpoint  : cnt0[4].D[0] (dffre at (5,3) clocked by design_clk_0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt0[1].C[0] (dffre at (5,3))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt0[1].Q[0] (dffre at (5,3)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3126$li4_li4.in[3] (.names at (5,3))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3126$li4_li4.out[0] (.names at (5,3))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt0[4].D[0] (dffre at (5,3))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_0 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_0.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt0[4].C[0] (dffre at (5,3))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 85
Startpoint: cnt2[2].Q[0] (dffre at (9,5) clocked by design_clk_2)
Endpoint  : cnt2[3].D[0] (dffre at (9,5) clocked by design_clk_2)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_2 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_2.inpad[0] (.input at (1,6))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt2[2].C[0] (dffre at (9,5))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt2[2].Q[0] (dffre at (9,5)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3374$li3_li3.in[1] (.names at (9,5))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.148     1.443
$abc$3374$li3_li3.out[0] (.names at (9,5))                                           0.000     1.443
| (intra 'clb' routing)                                                              0.000     1.443
cnt2[3].D[0] (dffre at (9,5))                                                  0.000     1.443
data arrival time                                                                              1.443

clock design_clk_2 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_2.inpad[0] (.input at (1,6))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt2[3].C[0] (dffre at (9,5))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.443
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.920


#Path 86
Startpoint: cnt11[1].Q[0] (dffre at (8,4) clocked by design_clk_11)
Endpoint  : cnt11[3].D[0] (dffre at (8,4) clocked by design_clk_11)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_11.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt11[1].C[0] (dffre at (8,4))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt11[1].Q[0] (dffre at (8,4)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3219$li3_li3.in[2] (.names at (8,4))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.136     1.431
$abc$3219$li3_li3.out[0] (.names at (8,4))                                           0.000     1.431
| (intra 'clb' routing)                                                              0.000     1.431
cnt11[3].D[0] (dffre at (8,4))                                                 0.000     1.431
data arrival time                                                                              1.431

clock design_clk_11 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_11.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt11[3].C[0] (dffre at (8,4))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.431
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.932


#Path 87
Startpoint: cnt13[3].Q[0] (dffre at (5,2) clocked by design_clk_13)
Endpoint  : cnt13[3].D[0] (dffre at (5,2) clocked by design_clk_13)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_13 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_13.inpad[0] (.input at (1,5))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt13[3].C[0] (dffre at (5,2))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt13[3].Q[0] (dffre at (5,2)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3281$li3_li3.in[0] (.names at (5,2))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.136     1.431
$abc$3281$li3_li3.out[0] (.names at (5,2))                                           0.000     1.431
| (intra 'clb' routing)                                                              0.000     1.431
cnt13[3].D[0] (dffre at (5,2))                                                 0.000     1.431
data arrival time                                                                              1.431

clock design_clk_13 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_13.inpad[0] (.input at (1,5))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt13[3].C[0] (dffre at (5,2))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.431
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.932


#Path 88
Startpoint: cnt4[2].Q[0] (dffre at (6,2) clocked by design_clk_4)
Endpoint  : cnt4[2].D[0] (dffre at (6,2) clocked by design_clk_4)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_4 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_4.inpad[0] (.input at (1,7))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt4[2].C[0] (dffre at (6,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt4[2].Q[0] (dffre at (6,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3436$li2_li2.in[0] (.names at (6,2))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.136     1.431
$abc$3436$li2_li2.out[0] (.names at (6,2))                                           0.000     1.431
| (intra 'clb' routing)                                                              0.000     1.431
cnt4[2].D[0] (dffre at (6,2))                                                  0.000     1.431
data arrival time                                                                              1.431

clock design_clk_4 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_4.inpad[0] (.input at (1,7))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt4[2].C[0] (dffre at (6,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.431
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.932


#Path 89
Startpoint: cnt4[2].Q[0] (dffre at (6,2) clocked by design_clk_4)
Endpoint  : cnt4[3].D[0] (dffre at (6,2) clocked by design_clk_4)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_4 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_4.inpad[0] (.input at (1,7))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt4[2].C[0] (dffre at (6,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt4[2].Q[0] (dffre at (6,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3436$li3_li3.in[3] (.names at (6,2))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.136     1.431
$abc$3436$li3_li3.out[0] (.names at (6,2))                                           0.000     1.431
| (intra 'clb' routing)                                                              0.000     1.431
cnt4[3].D[0] (dffre at (6,2))                                                  0.000     1.431
data arrival time                                                                              1.431

clock design_clk_4 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_4.inpad[0] (.input at (1,7))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt4[3].C[0] (dffre at (6,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.431
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.932


#Path 90
Startpoint: cnt12[1].Q[0] (dffre at (9,6) clocked by design_clk_12)
Endpoint  : cnt12[3].D[0] (dffre at (9,6) clocked by design_clk_12)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_12 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_12.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt12[1].C[0] (dffre at (9,6))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt12[1].Q[0] (dffre at (9,6)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3250$li3_li3.in[2] (.names at (9,6))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.136     1.431
$abc$3250$li3_li3.out[0] (.names at (9,6))                                           0.000     1.431
| (intra 'clb' routing)                                                              0.000     1.431
cnt12[3].D[0] (dffre at (9,6))                                                 0.000     1.431
data arrival time                                                                              1.431

clock design_clk_12 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_12.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt12[3].C[0] (dffre at (9,6))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.431
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.932


#Path 91
Startpoint: cnt3[1].Q[0] (dffre at (9,7) clocked by design_clk_3)
Endpoint  : cnt3[3].D[0] (dffre at (9,7) clocked by design_clk_3)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_3 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_3.inpad[0] (.input at (1,7))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt3[1].C[0] (dffre at (9,7))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt3[1].Q[0] (dffre at (9,7)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3405$li3_li3.in[2] (.names at (9,7))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.136     1.431
$abc$3405$li3_li3.out[0] (.names at (9,7))                                           0.000     1.431
| (intra 'clb' routing)                                                              0.000     1.431
cnt3[3].D[0] (dffre at (9,7))                                                  0.000     1.431
data arrival time                                                                              1.431

clock design_clk_3 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_3.inpad[0] (.input at (1,7))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt3[3].C[0] (dffre at (9,7))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.431
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.932


#Path 92
Startpoint: cnt5[3].Q[0] (dffre at (3,2) clocked by design_clk_5)
Endpoint  : cnt5[3].D[0] (dffre at (3,2) clocked by design_clk_5)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_5 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_5.inpad[0] (.input at (1,8))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt5[3].C[0] (dffre at (3,2))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt5[3].Q[0] (dffre at (3,2)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3467$li3_li3.in[0] (.names at (3,2))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.136     1.431
$abc$3467$li3_li3.out[0] (.names at (3,2))                                           0.000     1.431
| (intra 'clb' routing)                                                              0.000     1.431
cnt5[3].D[0] (dffre at (3,2))                                                  0.000     1.431
data arrival time                                                                              1.431

clock design_clk_5 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_5.inpad[0] (.input at (1,8))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt5[3].C[0] (dffre at (3,2))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.431
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.932


#Path 93
Startpoint: cnt15[3].Q[0] (dffre at (2,7) clocked by design_clk_15)
Endpoint  : cnt15[3].D[0] (dffre at (2,7) clocked by design_clk_15)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_15 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_15.inpad[0] (.input at (1,6))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt15[3].C[0] (dffre at (2,7))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt15[3].Q[0] (dffre at (2,7)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3343$li3_li3.in[0] (.names at (2,7))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.136     1.431
$abc$3343$li3_li3.out[0] (.names at (2,7))                                           0.000     1.431
| (intra 'clb' routing)                                                              0.000     1.431
cnt15[3].D[0] (dffre at (2,7))                                                 0.000     1.431
data arrival time                                                                              1.431

clock design_clk_15 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_15.inpad[0] (.input at (1,6))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt15[3].C[0] (dffre at (2,7))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.431
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.932


#Path 94
Startpoint: cnt3[1].Q[0] (dffre at (9,7) clocked by design_clk_3)
Endpoint  : cnt3[2].D[0] (dffre at (9,7) clocked by design_clk_3)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_3 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_3.inpad[0] (.input at (1,7))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt3[1].C[0] (dffre at (9,7))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt3[1].Q[0] (dffre at (9,7)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3405$li2_li2.in[2] (.names at (9,7))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.136     1.431
$abc$3405$li2_li2.out[0] (.names at (9,7))                                           0.000     1.431
| (intra 'clb' routing)                                                              0.000     1.431
cnt3[2].D[0] (dffre at (9,7))                                                  0.000     1.431
data arrival time                                                                              1.431

clock design_clk_3 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_3.inpad[0] (.input at (1,7))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt3[2].C[0] (dffre at (9,7))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.431
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.932


#Path 95
Startpoint: cnt3[1].Q[0] (dffre at (9,7) clocked by design_clk_3)
Endpoint  : cnt3[1].D[0] (dffre at (9,7) clocked by design_clk_3)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_3 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_3.inpad[0] (.input at (1,7))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt3[1].C[0] (dffre at (9,7))                                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt3[1].Q[0] (dffre at (9,7)) [clock-to-output]                                0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3405$li1_li1.in[1] (.names at (9,7))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.136     1.431
$abc$3405$li1_li1.out[0] (.names at (9,7))                                           0.000     1.431
| (intra 'clb' routing)                                                              0.000     1.431
cnt3[1].D[0] (dffre at (9,7))                                                  0.000     1.431
data arrival time                                                                              1.431

clock design_clk_3 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_3.inpad[0] (.input at (1,7))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt3[1].C[0] (dffre at (9,7))                                                  0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.431
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.932


#Path 96
Startpoint: cnt8[1].Q[0] (dffre at (8,6) clocked by design_clk_8)
Endpoint  : cnt8[3].D[0] (dffre at (8,6) clocked by design_clk_8)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_8 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_8.inpad[0] (.input at (10,3))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt8[1].C[0] (dffre at (8,6))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt8[1].Q[0] (dffre at (8,6)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$3560$li3_li3.in[1] (.names at (8,6))                                            -0.000     1.295
| (primitive '.names' combinational delay)                                            0.136     1.431
$abc$3560$li3_li3.out[0] (.names at (8,6))                                            0.000     1.431
| (intra 'clb' routing)                                                               0.000     1.431
cnt8[3].D[0] (dffre at (8,6))                                                   0.000     1.431
data arrival time                                                                               1.431

clock design_clk_8 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_8.inpad[0] (.input at (10,3))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt8[3].C[0] (dffre at (8,6))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.431
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.932


#Path 97
Startpoint: cnt8[1].Q[0] (dffre at (8,6) clocked by design_clk_8)
Endpoint  : cnt8[2].D[0] (dffre at (8,6) clocked by design_clk_8)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_8 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_8.inpad[0] (.input at (10,3))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt8[1].C[0] (dffre at (8,6))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt8[1].Q[0] (dffre at (8,6)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$3560$li2_li2.in[1] (.names at (8,6))                                            -0.000     1.295
| (primitive '.names' combinational delay)                                            0.136     1.431
$abc$3560$li2_li2.out[0] (.names at (8,6))                                            0.000     1.431
| (intra 'clb' routing)                                                               0.000     1.431
cnt8[2].D[0] (dffre at (8,6))                                                   0.000     1.431
data arrival time                                                                               1.431

clock design_clk_8 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_8.inpad[0] (.input at (10,3))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt8[2].C[0] (dffre at (8,6))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.431
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.932


#Path 98
Startpoint: cnt8[1].Q[0] (dffre at (8,6) clocked by design_clk_8)
Endpoint  : cnt8[1].D[0] (dffre at (8,6) clocked by design_clk_8)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_8 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_8.inpad[0] (.input at (10,3))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt8[1].C[0] (dffre at (8,6))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt8[1].Q[0] (dffre at (8,6)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$3560$li1_li1.in[0] (.names at (8,6))                                            -0.000     1.295
| (primitive '.names' combinational delay)                                            0.136     1.431
$abc$3560$li1_li1.out[0] (.names at (8,6))                                            0.000     1.431
| (intra 'clb' routing)                                                               0.000     1.431
cnt8[1].D[0] (dffre at (8,6))                                                   0.000     1.431
data arrival time                                                                               1.431

clock design_clk_8 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_8.inpad[0] (.input at (10,3))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt8[1].C[0] (dffre at (8,6))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.431
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.932


#Path 99
Startpoint: cnt7[3].Q[0] (dffre at (9,4) clocked by design_clk_7)
Endpoint  : cnt7[3].D[0] (dffre at (9,4) clocked by design_clk_7)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock design_clk_7 (rise edge)                                 0.000     0.000
clock source latency                                                                  0.000     0.000
design_clk_7.inpad[0] (.input at (10,2))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
cnt7[3].C[0] (dffre at (9,4))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
cnt7[3].Q[0] (dffre at (9,4)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.162     1.210
| (intra 'clb' routing)                                                               0.085     1.295
$abc$3529$li3_li3.in[0] (.names at (9,4))                                            -0.000     1.295
| (primitive '.names' combinational delay)                                            0.136     1.431
$abc$3529$li3_li3.out[0] (.names at (9,4))                                            0.000     1.431
| (intra 'clb' routing)                                                               0.000     1.431
cnt7[3].D[0] (dffre at (9,4))                                                   0.000     1.431
data arrival time                                                                               1.431

clock design_clk_7 (rise edge)                                 2.500     2.500
clock source latency                                                                  0.000     2.500
design_clk_7.inpad[0] (.input at (10,2))                       0.000     2.500
| (intra 'io' routing)                                                                0.894     3.394
| (inter-block routing)                                                               0.000     3.394
| (intra 'clb' routing)                                                               0.000     3.394
cnt7[3].C[0] (dffre at (9,4))                                                   0.000     3.394
clock uncertainty                                                                     0.000     3.394
cell setup time                                                                      -0.032     3.363
data required time                                                                              3.363
-----------------------------------------------------------------------------------------------------
data required time                                                                              3.363
data arrival time                                                                              -1.431
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     1.932


#Path 100
Startpoint: cnt11[4].Q[0] (dffre at (8,4) clocked by design_clk_11)
Endpoint  : cnt11[5].D[0] (dffre at (8,4) clocked by design_clk_11)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
design_clk_11.inpad[0] (.input at (1,4))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
cnt11[4].C[0] (dffre at (8,4))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
cnt11[4].Q[0] (dffre at (8,4)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$3219$li5_li5.in[1] (.names at (8,4))                                           -0.000     1.295
| (primitive '.names' combinational delay)                                           0.103     1.398
$abc$3219$li5_li5.out[0] (.names at (8,4))                                           0.000     1.398
| (intra 'clb' routing)                                                              0.000     1.398
cnt11[5].D[0] (dffre at (8,4))                                                 0.000     1.398
data arrival time                                                                              1.398

clock design_clk_11 (rise edge)                                2.500     2.500
clock source latency                                                                 0.000     2.500
design_clk_11.inpad[0] (.input at (1,4))                       0.000     2.500
| (intra 'io' routing)                                                               0.894     3.394
| (inter-block routing)                                                              0.000     3.394
| (intra 'clb' routing)                                                              0.000     3.394
cnt11[5].C[0] (dffre at (8,4))                                                 0.000     3.394
clock uncertainty                                                                    0.000     3.394
cell setup time                                                                     -0.032     3.363
data required time                                                                             3.363
----------------------------------------------------------------------------------------------------
data required time                                                                             3.363
data arrival time                                                                             -1.398
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.965


#End of timing report
