







.version 5.0
.target sm_50
.address_size 64






.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];




.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];




.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];




.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];








































.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];




.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];




.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];




.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];
.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];





































.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<5>;
.reg .f32 %f<119>;
.reg .b32 %r<32>;
.reg .b64 %rd<44>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd11, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0];
ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2];
ld.param.u32 %r13, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f115, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f116, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r31, %tid.x;
mov.u32 %r30, %tid.y;
setp.eq.s32	%p1, %r17, 0;
@%p1 bra BB0_2;

cvta.to.global.u64 %rd16, %rd14;
ld.global.f32 %f115, [%rd16];
cvta.to.global.u64 %rd17, %rd15;
ld.global.f32 %f116, [%rd17];

BB0_2:
cvta.to.global.u64 %rd20, %rd13;
cvta.to.global.u64 %rd21, %rd12;
cvta.to.global.u64 %rd22, %rd11;
mov.u32 %r18, %ctaid.y;
shl.b32 %r19, %r18, 4;
mov.u32 %r20, %ctaid.x;
shl.b32 %r21, %r20, 4;
mov.u32 %r22, %ctaid.z;
mul.wide.s32 %rd23, %r22, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.u64 %rd1, [%rd24];
add.s64 %rd25, %rd21, %rd23;
ld.global.u64 %rd2, [%rd25];
add.s64 %rd26, %rd20, %rd23;
add.s32 %r3, %r19, %r30;
mul.lo.s32 %r4, %r3, %r15;
add.s32 %r23, %r4, %r31;
ld.global.u64 %rd3, [%rd26];
mul.wide.s32 %rd27, %r23, 4;
add.s64 %rd18, %rd3, %rd27;

	ld.global.nc.f32 %f13, [%rd18];

	cvt.s64.s32	%rd4, %r30;
cvt.s64.s32	%rd5, %r31;
mul.wide.s32 %rd28, %r31, 68;
mov.u64 %rd29, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r30, 4;
add.s64 %rd6, %rd30, %rd31;
st.shared.f32 [%rd6], %f13;
add.s32 %r5, %r21, %r31;
mad.lo.s32 %r24, %r30, %r14, %r5;
mul.wide.s32 %rd32, %r24, 4;
add.s64 %rd19, %rd2, %rd32;

	ld.global.nc.f32 %f14, [%rd19];

	mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd34, %rd33, %rd28;
add.s64 %rd7, %rd34, %rd31;
st.shared.f32 [%rd7], %f14;
bar.sync 0;
add.s32 %r6, %r13, -16;
mul.lo.s64 %rd35, %rd5, 68;
add.s64 %rd8, %rd33, %rd35;
shl.b64 %rd37, %rd4, 2;
add.s64 %rd9, %rd29, %rd37;
mov.f32 %f117, 0f00000000;
setp.lt.s32	%p2, %r6, 1;
@%p2 bra BB0_5;

mov.f32 %f117, 0f00000000;
mov.u32 %r29, 0;

BB0_4:
ld.shared.f32 %f17, [%rd9];
ld.shared.f32 %f18, [%rd8];
fma.rn.f32 %f19, %f18, %f17, %f117;
ld.shared.f32 %f20, [%rd9+68];
ld.shared.f32 %f21, [%rd8+4];
fma.rn.f32 %f22, %f21, %f20, %f19;
ld.shared.f32 %f23, [%rd9+136];
ld.shared.f32 %f24, [%rd8+8];
fma.rn.f32 %f25, %f24, %f23, %f22;
ld.shared.f32 %f26, [%rd9+204];
ld.shared.f32 %f27, [%rd8+12];
fma.rn.f32 %f28, %f27, %f26, %f25;
ld.shared.f32 %f29, [%rd9+272];
ld.shared.f32 %f30, [%rd8+16];
fma.rn.f32 %f31, %f30, %f29, %f28;
ld.shared.f32 %f32, [%rd9+340];
ld.shared.f32 %f33, [%rd8+20];
fma.rn.f32 %f34, %f33, %f32, %f31;
ld.shared.f32 %f35, [%rd9+408];
ld.shared.f32 %f36, [%rd8+24];
fma.rn.f32 %f37, %f36, %f35, %f34;
ld.shared.f32 %f38, [%rd9+476];
ld.shared.f32 %f39, [%rd8+28];
fma.rn.f32 %f40, %f39, %f38, %f37;
ld.shared.f32 %f41, [%rd9+544];
ld.shared.f32 %f42, [%rd8+32];
fma.rn.f32 %f43, %f42, %f41, %f40;
ld.shared.f32 %f44, [%rd9+612];
ld.shared.f32 %f45, [%rd8+36];
fma.rn.f32 %f46, %f45, %f44, %f43;
ld.shared.f32 %f47, [%rd9+680];
ld.shared.f32 %f48, [%rd8+40];
fma.rn.f32 %f49, %f48, %f47, %f46;
ld.shared.f32 %f50, [%rd9+748];
ld.shared.f32 %f51, [%rd8+44];
fma.rn.f32 %f52, %f51, %f50, %f49;
ld.shared.f32 %f53, [%rd9+816];
ld.shared.f32 %f54, [%rd8+48];
fma.rn.f32 %f55, %f54, %f53, %f52;
ld.shared.f32 %f56, [%rd9+884];
ld.shared.f32 %f57, [%rd8+52];
fma.rn.f32 %f58, %f57, %f56, %f55;
ld.shared.f32 %f59, [%rd9+952];
ld.shared.f32 %f60, [%rd8+56];
fma.rn.f32 %f61, %f60, %f59, %f58;
ld.shared.f32 %f62, [%rd9+1020];
ld.shared.f32 %f63, [%rd8+60];
fma.rn.f32 %f117, %f63, %f62, %f61;
bar.sync 0;
add.s32 %r30, %r30, 16;
mad.lo.s32 %r26, %r30, %r14, %r5;
mul.wide.s32 %rd41, %r26, 4;
add.s64 %rd39, %rd2, %rd41;

	ld.global.nc.f32 %f64, [%rd39];

	st.shared.f32 [%rd7], %f64;
add.s32 %r31, %r31, 16;
add.s32 %r27, %r31, %r4;
mul.wide.s32 %rd42, %r27, 4;
add.s64 %rd40, %rd3, %rd42;

	ld.global.nc.f32 %f65, [%rd40];

	st.shared.f32 [%rd6], %f65;
bar.sync 0;
add.s32 %r29, %r29, 16;
setp.lt.s32	%p3, %r29, %r6;
@%p3 bra BB0_4;

BB0_5:
ld.shared.f32 %f66, [%rd9];
ld.shared.f32 %f67, [%rd8];
fma.rn.f32 %f68, %f67, %f66, %f117;
ld.shared.f32 %f69, [%rd9+68];
ld.shared.f32 %f70, [%rd8+4];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd9+136];
ld.shared.f32 %f73, [%rd8+8];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd9+204];
ld.shared.f32 %f76, [%rd8+12];
fma.rn.f32 %f77, %f76, %f75, %f74;
ld.shared.f32 %f78, [%rd9+272];
ld.shared.f32 %f79, [%rd8+16];
fma.rn.f32 %f80, %f79, %f78, %f77;
ld.shared.f32 %f81, [%rd9+340];
ld.shared.f32 %f82, [%rd8+20];
fma.rn.f32 %f83, %f82, %f81, %f80;
ld.shared.f32 %f84, [%rd9+408];
ld.shared.f32 %f85, [%rd8+24];
fma.rn.f32 %f86, %f85, %f84, %f83;
ld.shared.f32 %f87, [%rd9+476];
ld.shared.f32 %f88, [%rd8+28];
fma.rn.f32 %f89, %f88, %f87, %f86;
ld.shared.f32 %f90, [%rd9+544];
ld.shared.f32 %f91, [%rd8+32];
fma.rn.f32 %f92, %f91, %f90, %f89;
ld.shared.f32 %f93, [%rd9+612];
ld.shared.f32 %f94, [%rd8+36];
fma.rn.f32 %f95, %f94, %f93, %f92;
ld.shared.f32 %f96, [%rd9+680];
ld.shared.f32 %f97, [%rd8+40];
fma.rn.f32 %f98, %f97, %f96, %f95;
ld.shared.f32 %f99, [%rd9+748];
ld.shared.f32 %f100, [%rd8+44];
fma.rn.f32 %f101, %f100, %f99, %f98;
ld.shared.f32 %f102, [%rd9+816];
ld.shared.f32 %f103, [%rd8+48];
fma.rn.f32 %f104, %f103, %f102, %f101;
ld.shared.f32 %f105, [%rd9+884];
ld.shared.f32 %f106, [%rd8+52];
fma.rn.f32 %f107, %f106, %f105, %f104;
ld.shared.f32 %f108, [%rd9+952];
ld.shared.f32 %f109, [%rd8+56];
fma.rn.f32 %f110, %f109, %f108, %f107;
ld.shared.f32 %f111, [%rd9+1020];
ld.shared.f32 %f112, [%rd8+60];
fma.rn.f32 %f113, %f112, %f111, %f110;
mad.lo.s32 %r28, %r3, %r16, %r5;
mul.wide.s32 %rd43, %r28, 4;
add.s64 %rd10, %rd1, %rd43;
mul.f32 %f118, %f115, %f113;
setp.eq.f32	%p4, %f116, 0f00000000;
@%p4 bra BB0_7;

ld.f32 %f114, [%rd10];
fma.rn.f32 %f118, %f116, %f114, %f118;

BB0_7:
st.f32 [%rd10], %f118;
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<5>;
.reg .f32 %f<119>;
.reg .b32 %r<29>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd11, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0];
ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2];
ld.param.u32 %r10, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r11, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r12, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r13, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f115, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f116, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r1, %tid.y;
mov.u32 %r15, %ctaid.y;
shl.b32 %r2, %r15, 4;
setp.eq.s32	%p1, %r14, 0;
@%p1 bra BB1_2;

cvta.to.global.u64 %rd16, %rd14;
ld.global.f32 %f115, [%rd16];
cvta.to.global.u64 %rd17, %rd15;
ld.global.f32 %f116, [%rd17];

BB1_2:
cvta.to.global.u64 %rd20, %rd13;
cvta.to.global.u64 %rd21, %rd12;
cvta.to.global.u64 %rd22, %rd11;
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ctaid.x;
shl.b32 %r18, %r17, 4;
mov.u32 %r19, %ctaid.z;
mul.wide.s32 %rd23, %r19, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.u64 %rd1, [%rd24];
add.s64 %rd25, %rd21, %rd23;
ld.global.u64 %rd2, [%rd25];
add.s64 %rd26, %rd20, %rd23;
add.s32 %r3, %r2, %r16;
mad.lo.s32 %r20, %r1, %r12, %r3;
ld.global.u64 %rd3, [%rd26];
mul.wide.s32 %rd27, %r20, 4;
add.s64 %rd18, %rd3, %rd27;

	ld.global.nc.f32 %f13, [%rd18];

	cvt.s64.s32	%rd4, %r16;
cvt.s64.s32	%rd5, %r1;
mul.wide.s32 %rd28, %r1, 68;
mov.u64 %rd29, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r16, 4;
add.s64 %rd6, %rd30, %rd31;
st.shared.f32 [%rd6], %f13;
add.s32 %r4, %r18, %r16;
mad.lo.s32 %r21, %r1, %r11, %r4;
mul.wide.s32 %rd32, %r21, 4;
add.s64 %rd19, %rd2, %rd32;

	ld.global.nc.f32 %f14, [%rd19];

	mul.wide.s32 %rd33, %r16, 68;
mov.u64 %rd34, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd35, %rd34, %rd33;
mul.wide.s32 %rd36, %r1, 4;
add.s64 %rd7, %rd35, %rd36;
st.shared.f32 [%rd7], %f14;
bar.sync 0;
add.s32 %r5, %r10, -16;
mul.lo.s64 %rd37, %rd4, 68;
add.s64 %rd8, %rd34, %rd37;
shl.b64 %rd39, %rd5, 2;
add.s64 %rd9, %rd29, %rd39;
mov.f32 %f117, 0f00000000;
setp.lt.s32	%p2, %r5, 1;
@%p2 bra BB1_5;

mov.f32 %f117, 0f00000000;
mov.u32 %r27, 0;
mov.u32 %r28, %r1;

BB1_4:
mov.u32 %r7, %r28;
ld.shared.f32 %f17, [%rd9];
ld.shared.f32 %f18, [%rd8];
fma.rn.f32 %f19, %f18, %f17, %f117;
ld.shared.f32 %f20, [%rd9+68];
ld.shared.f32 %f21, [%rd8+4];
fma.rn.f32 %f22, %f21, %f20, %f19;
ld.shared.f32 %f23, [%rd9+136];
ld.shared.f32 %f24, [%rd8+8];
fma.rn.f32 %f25, %f24, %f23, %f22;
ld.shared.f32 %f26, [%rd9+204];
ld.shared.f32 %f27, [%rd8+12];
fma.rn.f32 %f28, %f27, %f26, %f25;
ld.shared.f32 %f29, [%rd9+272];
ld.shared.f32 %f30, [%rd8+16];
fma.rn.f32 %f31, %f30, %f29, %f28;
ld.shared.f32 %f32, [%rd9+340];
ld.shared.f32 %f33, [%rd8+20];
fma.rn.f32 %f34, %f33, %f32, %f31;
ld.shared.f32 %f35, [%rd9+408];
ld.shared.f32 %f36, [%rd8+24];
fma.rn.f32 %f37, %f36, %f35, %f34;
ld.shared.f32 %f38, [%rd9+476];
ld.shared.f32 %f39, [%rd8+28];
fma.rn.f32 %f40, %f39, %f38, %f37;
ld.shared.f32 %f41, [%rd9+544];
ld.shared.f32 %f42, [%rd8+32];
fma.rn.f32 %f43, %f42, %f41, %f40;
ld.shared.f32 %f44, [%rd9+612];
ld.shared.f32 %f45, [%rd8+36];
fma.rn.f32 %f46, %f45, %f44, %f43;
ld.shared.f32 %f47, [%rd9+680];
ld.shared.f32 %f48, [%rd8+40];
fma.rn.f32 %f49, %f48, %f47, %f46;
ld.shared.f32 %f50, [%rd9+748];
ld.shared.f32 %f51, [%rd8+44];
fma.rn.f32 %f52, %f51, %f50, %f49;
ld.shared.f32 %f53, [%rd9+816];
ld.shared.f32 %f54, [%rd8+48];
fma.rn.f32 %f55, %f54, %f53, %f52;
ld.shared.f32 %f56, [%rd9+884];
ld.shared.f32 %f57, [%rd8+52];
fma.rn.f32 %f58, %f57, %f56, %f55;
ld.shared.f32 %f59, [%rd9+952];
ld.shared.f32 %f60, [%rd8+56];
fma.rn.f32 %f61, %f60, %f59, %f58;
ld.shared.f32 %f62, [%rd9+1020];
ld.shared.f32 %f63, [%rd8+60];
fma.rn.f32 %f117, %f63, %f62, %f61;
bar.sync 0;
add.s32 %r8, %r7, 16;
mad.lo.s32 %r23, %r8, %r11, %r4;
mul.wide.s32 %rd43, %r23, 4;
add.s64 %rd41, %rd2, %rd43;

	ld.global.nc.f32 %f64, [%rd41];

	st.shared.f32 [%rd7], %f64;
mad.lo.s32 %r24, %r8, %r12, %r3;
mul.wide.s32 %rd44, %r24, 4;
add.s64 %rd42, %rd3, %rd44;

	ld.global.nc.f32 %f65, [%rd42];

	st.shared.f32 [%rd6], %f65;
bar.sync 0;
add.s32 %r27, %r27, 16;
setp.lt.s32	%p3, %r27, %r5;
mov.u32 %r28, %r8;
@%p3 bra BB1_4;

BB1_5:
ld.shared.f32 %f66, [%rd9];
ld.shared.f32 %f67, [%rd8];
fma.rn.f32 %f68, %f67, %f66, %f117;
ld.shared.f32 %f69, [%rd9+68];
ld.shared.f32 %f70, [%rd8+4];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd9+136];
ld.shared.f32 %f73, [%rd8+8];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd9+204];
ld.shared.f32 %f76, [%rd8+12];
fma.rn.f32 %f77, %f76, %f75, %f74;
ld.shared.f32 %f78, [%rd9+272];
ld.shared.f32 %f79, [%rd8+16];
fma.rn.f32 %f80, %f79, %f78, %f77;
ld.shared.f32 %f81, [%rd9+340];
ld.shared.f32 %f82, [%rd8+20];
fma.rn.f32 %f83, %f82, %f81, %f80;
ld.shared.f32 %f84, [%rd9+408];
ld.shared.f32 %f85, [%rd8+24];
fma.rn.f32 %f86, %f85, %f84, %f83;
ld.shared.f32 %f87, [%rd9+476];
ld.shared.f32 %f88, [%rd8+28];
fma.rn.f32 %f89, %f88, %f87, %f86;
ld.shared.f32 %f90, [%rd9+544];
ld.shared.f32 %f91, [%rd8+32];
fma.rn.f32 %f92, %f91, %f90, %f89;
ld.shared.f32 %f93, [%rd9+612];
ld.shared.f32 %f94, [%rd8+36];
fma.rn.f32 %f95, %f94, %f93, %f92;
ld.shared.f32 %f96, [%rd9+680];
ld.shared.f32 %f97, [%rd8+40];
fma.rn.f32 %f98, %f97, %f96, %f95;
ld.shared.f32 %f99, [%rd9+748];
ld.shared.f32 %f100, [%rd8+44];
fma.rn.f32 %f101, %f100, %f99, %f98;
ld.shared.f32 %f102, [%rd9+816];
ld.shared.f32 %f103, [%rd8+48];
fma.rn.f32 %f104, %f103, %f102, %f101;
ld.shared.f32 %f105, [%rd9+884];
ld.shared.f32 %f106, [%rd8+52];
fma.rn.f32 %f107, %f106, %f105, %f104;
ld.shared.f32 %f108, [%rd9+952];
ld.shared.f32 %f109, [%rd8+56];
fma.rn.f32 %f110, %f109, %f108, %f107;
ld.shared.f32 %f111, [%rd9+1020];
ld.shared.f32 %f112, [%rd8+60];
fma.rn.f32 %f113, %f112, %f111, %f110;
add.s32 %r25, %r2, %r1;
mad.lo.s32 %r26, %r25, %r13, %r4;
mul.wide.s32 %rd45, %r26, 4;
add.s64 %rd10, %rd1, %rd45;
mul.f32 %f118, %f115, %f113;
setp.eq.f32	%p4, %f116, 0f00000000;
@%p4 bra BB1_7;

ld.f32 %f114, [%rd10];
fma.rn.f32 %f118, %f116, %f114, %f118;

BB1_7:
st.f32 [%rd10], %f118;
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<5>;
.reg .f32 %f<119>;
.reg .b32 %r<28>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2];
ld.param.u32 %r10, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r11, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r12, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r13, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f115, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f116, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %tid.y;
mov.u32 %r3, %ctaid.y;
mov.u32 %r4, %ctaid.x;
shl.b32 %r5, %r4, 4;
setp.eq.s32	%p1, %r14, 0;
@%p1 bra BB3_2;

cvta.to.global.u64 %rd22, %rd20;
ld.global.f32 %f115, [%rd22];
cvta.to.global.u64 %rd23, %rd21;
ld.global.f32 %f116, [%rd23];

BB3_2:
cvta.to.global.u64 %rd26, %rd19;
cvta.to.global.u64 %rd27, %rd18;
cvta.to.global.u64 %rd28, %rd17;
shl.b32 %r15, %r3, 4;
mov.u32 %r16, %ctaid.z;
mul.wide.s32 %rd29, %r16, 8;
add.s64 %rd30, %rd28, %rd29;
ld.global.u64 %rd1, [%rd30];
add.s64 %rd31, %rd27, %rd29;
ld.global.u64 %rd2, [%rd31];
add.s64 %rd32, %rd26, %rd29;
add.s32 %r6, %r15, %r2;
mad.lo.s32 %r17, %r6, %r12, %r1;
ld.global.u64 %rd3, [%rd32];
mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd24, %rd3, %rd33;

	ld.global.nc.f32 %f13, [%rd24];

	cvt.s64.s32	%rd4, %r2;
cvt.s64.s32	%rd5, %r1;
mul.wide.s32 %rd34, %r1, 68;
mov.u64 %rd35, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd36, %rd35, %rd34;
mul.wide.s32 %rd37, %r2, 4;
add.s64 %rd6, %rd36, %rd37;
st.shared.f32 [%rd6], %f13;
add.s32 %r18, %r5, %r2;
mad.lo.s32 %r19, %r18, %r11, %r1;
mul.wide.s32 %rd38, %r19, 4;
add.s64 %rd25, %rd2, %rd38;

	ld.global.nc.f32 %f14, [%rd25];

	mul.wide.s32 %rd39, %r2, 68;
mov.u64 %rd40, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r1, 4;
add.s64 %rd7, %rd41, %rd42;
st.shared.f32 [%rd7], %f14;
bar.sync 0;
add.s32 %r7, %r10, -16;
mul.lo.s64 %rd43, %rd5, 68;
add.s64 %rd8, %rd40, %rd43;
shl.b64 %rd45, %rd4, 2;
add.s64 %rd9, %rd35, %rd45;
mov.f32 %f117, 0f00000000;
setp.lt.s32	%p2, %r7, 1;
@%p2 bra BB3_5;

mad.lo.s32 %r21, %r4, 16, %r2;
mad.lo.s32 %r22, %r11, %r21, %r1;
mul.wide.s32 %rd47, %r22, 4;
add.s64 %rd48, %rd47, %rd2;
add.s64 %rd55, %rd48, 64;
mad.lo.s32 %r23, %r3, 16, %r2;
mad.lo.s32 %r24, %r12, %r23, %r1;
mul.wide.s32 %rd49, %r24, 4;
add.s64 %rd50, %rd49, %rd3;
add.s64 %rd54, %rd50, 64;
mov.f32 %f117, 0f00000000;
mov.u32 %r27, 0;

BB3_4:
ld.shared.f32 %f17, [%rd9];
ld.shared.f32 %f18, [%rd8];
fma.rn.f32 %f19, %f18, %f17, %f117;
ld.shared.f32 %f20, [%rd9+68];
ld.shared.f32 %f21, [%rd8+4];
fma.rn.f32 %f22, %f21, %f20, %f19;
ld.shared.f32 %f23, [%rd9+136];
ld.shared.f32 %f24, [%rd8+8];
fma.rn.f32 %f25, %f24, %f23, %f22;
ld.shared.f32 %f26, [%rd9+204];
ld.shared.f32 %f27, [%rd8+12];
fma.rn.f32 %f28, %f27, %f26, %f25;
ld.shared.f32 %f29, [%rd9+272];
ld.shared.f32 %f30, [%rd8+16];
fma.rn.f32 %f31, %f30, %f29, %f28;
ld.shared.f32 %f32, [%rd9+340];
ld.shared.f32 %f33, [%rd8+20];
fma.rn.f32 %f34, %f33, %f32, %f31;
ld.shared.f32 %f35, [%rd9+408];
ld.shared.f32 %f36, [%rd8+24];
fma.rn.f32 %f37, %f36, %f35, %f34;
ld.shared.f32 %f38, [%rd9+476];
ld.shared.f32 %f39, [%rd8+28];
fma.rn.f32 %f40, %f39, %f38, %f37;
ld.shared.f32 %f41, [%rd9+544];
ld.shared.f32 %f42, [%rd8+32];
fma.rn.f32 %f43, %f42, %f41, %f40;
ld.shared.f32 %f44, [%rd9+612];
ld.shared.f32 %f45, [%rd8+36];
fma.rn.f32 %f46, %f45, %f44, %f43;
ld.shared.f32 %f47, [%rd9+680];
ld.shared.f32 %f48, [%rd8+40];
fma.rn.f32 %f49, %f48, %f47, %f46;
ld.shared.f32 %f50, [%rd9+748];
ld.shared.f32 %f51, [%rd8+44];
fma.rn.f32 %f52, %f51, %f50, %f49;
ld.shared.f32 %f53, [%rd9+816];
ld.shared.f32 %f54, [%rd8+48];
fma.rn.f32 %f55, %f54, %f53, %f52;
ld.shared.f32 %f56, [%rd9+884];
ld.shared.f32 %f57, [%rd8+52];
fma.rn.f32 %f58, %f57, %f56, %f55;
ld.shared.f32 %f59, [%rd9+952];
ld.shared.f32 %f60, [%rd8+56];
fma.rn.f32 %f61, %f60, %f59, %f58;
ld.shared.f32 %f62, [%rd9+1020];
ld.shared.f32 %f63, [%rd8+60];
fma.rn.f32 %f117, %f63, %f62, %f61;
bar.sync 0;

	ld.global.nc.f32 %f64, [%rd55];

	st.shared.f32 [%rd7], %f64;

	ld.global.nc.f32 %f65, [%rd54];

	st.shared.f32 [%rd6], %f65;
bar.sync 0;
add.s64 %rd55, %rd55, 64;
add.s64 %rd54, %rd54, 64;
add.s32 %r27, %r27, 16;
setp.lt.s32	%p3, %r27, %r7;
@%p3 bra BB3_4;

BB3_5:
ld.shared.f32 %f66, [%rd9];
ld.shared.f32 %f67, [%rd8];
fma.rn.f32 %f68, %f67, %f66, %f117;
ld.shared.f32 %f69, [%rd9+68];
ld.shared.f32 %f70, [%rd8+4];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd9+136];
ld.shared.f32 %f73, [%rd8+8];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd9+204];
ld.shared.f32 %f76, [%rd8+12];
fma.rn.f32 %f77, %f76, %f75, %f74;
ld.shared.f32 %f78, [%rd9+272];
ld.shared.f32 %f79, [%rd8+16];
fma.rn.f32 %f80, %f79, %f78, %f77;
ld.shared.f32 %f81, [%rd9+340];
ld.shared.f32 %f82, [%rd8+20];
fma.rn.f32 %f83, %f82, %f81, %f80;
ld.shared.f32 %f84, [%rd9+408];
ld.shared.f32 %f85, [%rd8+24];
fma.rn.f32 %f86, %f85, %f84, %f83;
ld.shared.f32 %f87, [%rd9+476];
ld.shared.f32 %f88, [%rd8+28];
fma.rn.f32 %f89, %f88, %f87, %f86;
ld.shared.f32 %f90, [%rd9+544];
ld.shared.f32 %f91, [%rd8+32];
fma.rn.f32 %f92, %f91, %f90, %f89;
ld.shared.f32 %f93, [%rd9+612];
ld.shared.f32 %f94, [%rd8+36];
fma.rn.f32 %f95, %f94, %f93, %f92;
ld.shared.f32 %f96, [%rd9+680];
ld.shared.f32 %f97, [%rd8+40];
fma.rn.f32 %f98, %f97, %f96, %f95;
ld.shared.f32 %f99, [%rd9+748];
ld.shared.f32 %f100, [%rd8+44];
fma.rn.f32 %f101, %f100, %f99, %f98;
ld.shared.f32 %f102, [%rd9+816];
ld.shared.f32 %f103, [%rd8+48];
fma.rn.f32 %f104, %f103, %f102, %f101;
ld.shared.f32 %f105, [%rd9+884];
ld.shared.f32 %f106, [%rd8+52];
fma.rn.f32 %f107, %f106, %f105, %f104;
ld.shared.f32 %f108, [%rd9+952];
ld.shared.f32 %f109, [%rd8+56];
fma.rn.f32 %f110, %f109, %f108, %f107;
ld.shared.f32 %f111, [%rd9+1020];
ld.shared.f32 %f112, [%rd8+60];
fma.rn.f32 %f113, %f112, %f111, %f110;
add.s32 %r25, %r5, %r1;
mad.lo.s32 %r26, %r6, %r13, %r25;
mul.wide.s32 %rd53, %r26, 4;
add.s64 %rd16, %rd1, %rd53;
mul.f32 %f118, %f115, %f113;
setp.eq.f32	%p4, %f116, 0f00000000;
@%p4 bra BB3_7;

ld.f32 %f114, [%rd16];
fma.rn.f32 %f118, %f116, %f114, %f118;

BB3_7:
st.f32 [%rd16], %f118;
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<5>;
.reg .f32 %f<119>;
.reg .b32 %r<34>;
.reg .b64 %rd<44>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd11, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0];
ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f115, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f116, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %tid.y;
mov.u32 %r19, %ctaid.y;
shl.b32 %r3, %r19, 4;
mov.u32 %r20, %ctaid.x;
shl.b32 %r4, %r20, 4;
setp.eq.s32	%p1, %r18, 0;
@%p1 bra BB4_2;

cvta.to.global.u64 %rd16, %rd14;
ld.global.f32 %f115, [%rd16];
cvta.to.global.u64 %rd17, %rd15;
ld.global.f32 %f116, [%rd17];

BB4_2:
cvta.to.global.u64 %rd20, %rd13;
cvta.to.global.u64 %rd21, %rd12;
cvta.to.global.u64 %rd22, %rd11;
mov.u32 %r21, %ctaid.z;
mul.wide.s32 %rd23, %r21, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.u64 %rd1, [%rd24];
add.s64 %rd25, %rd21, %rd23;
ld.global.u64 %rd2, [%rd25];
add.s64 %rd26, %rd20, %rd23;
add.s32 %r5, %r3, %r1;
mad.lo.s32 %r22, %r2, %r16, %r5;
ld.global.u64 %rd3, [%rd26];
mul.wide.s32 %rd27, %r22, 4;
add.s64 %rd18, %rd3, %rd27;

	ld.global.nc.f32 %f13, [%rd18];

	cvt.s64.s32	%rd4, %r1;
cvt.s64.s32	%rd5, %r2;
mul.wide.s32 %rd28, %r2, 68;
mov.u64 %rd29, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r1, 4;
add.s64 %rd6, %rd30, %rd31;
st.shared.f32 [%rd6], %f13;
add.s32 %r23, %r4, %r2;
mul.lo.s32 %r6, %r23, %r15;
add.s32 %r24, %r6, %r1;
mul.wide.s32 %rd32, %r24, 4;
add.s64 %rd19, %rd2, %rd32;

	ld.global.nc.f32 %f14, [%rd19];

	mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd34, %rd33, %rd28;
add.s64 %rd7, %rd34, %rd31;
st.shared.f32 [%rd7], %f14;
bar.sync 0;
add.s32 %r7, %r14, -16;
mul.lo.s64 %rd35, %rd4, 68;
add.s64 %rd8, %rd33, %rd35;
shl.b64 %rd37, %rd5, 2;
add.s64 %rd9, %rd29, %rd37;
mov.f32 %f117, 0f00000000;
setp.lt.s32	%p2, %r7, 1;
@%p2 bra BB4_5;

mov.f32 %f117, 0f00000000;
mov.u32 %r31, 0;
mov.u32 %r32, %r1;
mov.u32 %r33, %r2;

BB4_4:
mov.u32 %r10, %r33;
mov.u32 %r9, %r32;
ld.shared.f32 %f17, [%rd9];
ld.shared.f32 %f18, [%rd8];
fma.rn.f32 %f19, %f18, %f17, %f117;
ld.shared.f32 %f20, [%rd9+68];
ld.shared.f32 %f21, [%rd8+4];
fma.rn.f32 %f22, %f21, %f20, %f19;
ld.shared.f32 %f23, [%rd9+136];
ld.shared.f32 %f24, [%rd8+8];
fma.rn.f32 %f25, %f24, %f23, %f22;
ld.shared.f32 %f26, [%rd9+204];
ld.shared.f32 %f27, [%rd8+12];
fma.rn.f32 %f28, %f27, %f26, %f25;
ld.shared.f32 %f29, [%rd9+272];
ld.shared.f32 %f30, [%rd8+16];
fma.rn.f32 %f31, %f30, %f29, %f28;
ld.shared.f32 %f32, [%rd9+340];
ld.shared.f32 %f33, [%rd8+20];
fma.rn.f32 %f34, %f33, %f32, %f31;
ld.shared.f32 %f35, [%rd9+408];
ld.shared.f32 %f36, [%rd8+24];
fma.rn.f32 %f37, %f36, %f35, %f34;
ld.shared.f32 %f38, [%rd9+476];
ld.shared.f32 %f39, [%rd8+28];
fma.rn.f32 %f40, %f39, %f38, %f37;
ld.shared.f32 %f41, [%rd9+544];
ld.shared.f32 %f42, [%rd8+32];
fma.rn.f32 %f43, %f42, %f41, %f40;
ld.shared.f32 %f44, [%rd9+612];
ld.shared.f32 %f45, [%rd8+36];
fma.rn.f32 %f46, %f45, %f44, %f43;
ld.shared.f32 %f47, [%rd9+680];
ld.shared.f32 %f48, [%rd8+40];
fma.rn.f32 %f49, %f48, %f47, %f46;
ld.shared.f32 %f50, [%rd9+748];
ld.shared.f32 %f51, [%rd8+44];
fma.rn.f32 %f52, %f51, %f50, %f49;
ld.shared.f32 %f53, [%rd9+816];
ld.shared.f32 %f54, [%rd8+48];
fma.rn.f32 %f55, %f54, %f53, %f52;
ld.shared.f32 %f56, [%rd9+884];
ld.shared.f32 %f57, [%rd8+52];
fma.rn.f32 %f58, %f57, %f56, %f55;
ld.shared.f32 %f59, [%rd9+952];
ld.shared.f32 %f60, [%rd8+56];
fma.rn.f32 %f61, %f60, %f59, %f58;
ld.shared.f32 %f62, [%rd9+1020];
ld.shared.f32 %f63, [%rd8+60];
fma.rn.f32 %f117, %f63, %f62, %f61;
bar.sync 0;
add.s32 %r11, %r9, 16;
add.s32 %r26, %r11, %r6;
mul.wide.s32 %rd41, %r26, 4;
add.s64 %rd39, %rd2, %rd41;

	ld.global.nc.f32 %f64, [%rd39];

	st.shared.f32 [%rd7], %f64;
add.s32 %r12, %r10, 16;
mad.lo.s32 %r27, %r12, %r16, %r5;
mul.wide.s32 %rd42, %r27, 4;
add.s64 %rd40, %rd3, %rd42;

	ld.global.nc.f32 %f65, [%rd40];

	st.shared.f32 [%rd6], %f65;
bar.sync 0;
add.s32 %r31, %r31, 16;
setp.lt.s32	%p3, %r31, %r7;
mov.u32 %r32, %r11;
mov.u32 %r33, %r12;
@%p3 bra BB4_4;

BB4_5:
ld.shared.f32 %f66, [%rd9];
ld.shared.f32 %f67, [%rd8];
fma.rn.f32 %f68, %f67, %f66, %f117;
ld.shared.f32 %f69, [%rd9+68];
ld.shared.f32 %f70, [%rd8+4];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd9+136];
ld.shared.f32 %f73, [%rd8+8];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd9+204];
ld.shared.f32 %f76, [%rd8+12];
fma.rn.f32 %f77, %f76, %f75, %f74;
ld.shared.f32 %f78, [%rd9+272];
ld.shared.f32 %f79, [%rd8+16];
fma.rn.f32 %f80, %f79, %f78, %f77;
ld.shared.f32 %f81, [%rd9+340];
ld.shared.f32 %f82, [%rd8+20];
fma.rn.f32 %f83, %f82, %f81, %f80;
ld.shared.f32 %f84, [%rd9+408];
ld.shared.f32 %f85, [%rd8+24];
fma.rn.f32 %f86, %f85, %f84, %f83;
ld.shared.f32 %f87, [%rd9+476];
ld.shared.f32 %f88, [%rd8+28];
fma.rn.f32 %f89, %f88, %f87, %f86;
ld.shared.f32 %f90, [%rd9+544];
ld.shared.f32 %f91, [%rd8+32];
fma.rn.f32 %f92, %f91, %f90, %f89;
ld.shared.f32 %f93, [%rd9+612];
ld.shared.f32 %f94, [%rd8+36];
fma.rn.f32 %f95, %f94, %f93, %f92;
ld.shared.f32 %f96, [%rd9+680];
ld.shared.f32 %f97, [%rd8+40];
fma.rn.f32 %f98, %f97, %f96, %f95;
ld.shared.f32 %f99, [%rd9+748];
ld.shared.f32 %f100, [%rd8+44];
fma.rn.f32 %f101, %f100, %f99, %f98;
ld.shared.f32 %f102, [%rd9+816];
ld.shared.f32 %f103, [%rd8+48];
fma.rn.f32 %f104, %f103, %f102, %f101;
ld.shared.f32 %f105, [%rd9+884];
ld.shared.f32 %f106, [%rd8+52];
fma.rn.f32 %f107, %f106, %f105, %f104;
ld.shared.f32 %f108, [%rd9+952];
ld.shared.f32 %f109, [%rd8+56];
fma.rn.f32 %f110, %f109, %f108, %f107;
ld.shared.f32 %f111, [%rd9+1020];
ld.shared.f32 %f112, [%rd8+60];
fma.rn.f32 %f113, %f112, %f111, %f110;
add.s32 %r28, %r3, %r2;
add.s32 %r29, %r4, %r1;
mad.lo.s32 %r30, %r28, %r17, %r29;
mul.wide.s32 %rd43, %r30, 4;
add.s64 %rd10, %rd1, %rd43;
mul.f32 %f118, %f115, %f113;
setp.eq.f32	%p4, %f116, 0f00000000;
@%p4 bra BB4_7;

ld.f32 %f114, [%rd10];
fma.rn.f32 %f118, %f116, %f114, %f118;

BB4_7:
st.f32 [%rd10], %f118;
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<22>;
.reg .f32 %f<94>;
.reg .b32 %r<47>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f84, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f85, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r44, %tid.x;
mov.u32 %r43, %tid.y;
setp.eq.s32	%p1, %r21, 0;
@%p1 bra BB9_2;

cvta.to.global.u64 %rd22, %rd20;
ld.global.f32 %f84, [%rd22];
cvta.to.global.u64 %rd23, %rd21;
ld.global.f32 %f85, [%rd23];

BB9_2:
cvta.to.global.u64 %rd24, %rd19;
cvta.to.global.u64 %rd25, %rd18;
cvta.to.global.u64 %rd26, %rd17;
mov.u32 %r22, %ctaid.y;
shl.b32 %r23, %r22, 4;
mov.u32 %r24, %ctaid.z;
mul.wide.s32 %rd27, %r24, 8;
add.s64 %rd28, %rd26, %rd27;
ld.global.u64 %rd1, [%rd28];
add.s64 %rd29, %rd25, %rd27;
ld.global.u64 %rd2, [%rd29];
add.s64 %rd30, %rd24, %rd27;
ld.global.u64 %rd3, [%rd30];
add.s32 %r3, %r23, %r43;
setp.lt.s32	%p2, %r3, %r16;
setp.lt.s32	%p3, %r44, %r17;
and.pred %p4, %p3, %p2;
cvt.s64.s32	%rd4, %r43;
cvt.s64.s32	%rd5, %r44;
mov.f32 %f24, 0f00000000;
mov.f32 %f88, %f24;
@!%p4 bra BB9_4;
bra.uni BB9_3;

BB9_3:
mad.lo.s32 %r25, %r3, %r19, %r44;
mul.wide.s32 %rd32, %r25, 4;
add.s64 %rd31, %rd3, %rd32;

	ld.global.nc.f32 %f25, [%rd31];

	mov.f32 %f88, %f25;

BB9_4:
mov.f32 %f6, %f88;
mov.u32 %r26, %ctaid.x;
shl.b32 %r27, %r26, 4;
mul.lo.s64 %rd33, %rd5, 68;
mov.u64 %rd34, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd35, %rd34, %rd33;
shl.b64 %rd36, %rd4, 2;
add.s64 %rd6, %rd35, %rd36;
st.shared.f32 [%rd6], %f6;
add.s32 %r4, %r27, %r44;
setp.lt.s32	%p5, %r4, %r15;
setp.lt.s32	%p6, %r43, %r17;
and.pred %p7, %p5, %p6;
mov.f32 %f87, %f24;
@!%p7 bra BB9_6;
bra.uni BB9_5;

BB9_5:
mad.lo.s32 %r28, %r43, %r18, %r4;
mul.wide.s32 %rd38, %r28, 4;
add.s64 %rd37, %rd2, %rd38;

	ld.global.nc.f32 %f87, [%rd37];


BB9_6:
mov.u64 %rd40, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd41, %rd40, %rd33;
add.s64 %rd7, %rd41, %rd36;
st.shared.f32 [%rd7], %f87;
bar.sync 0;
add.s32 %r30, %r17, -16;
mov.f32 %f92, 0f00000000;
mov.u32 %r45, 0;
setp.lt.s32	%p8, %r30, 1;
@%p8 bra BB9_13;

add.s64 %rd9, %rd34, %rd36;
mov.f32 %f92, 0f00000000;
mov.u32 %r45, 0;

BB9_8:
ld.shared.f32 %f30, [%rd9];
ld.shared.f32 %f31, [%rd41];
fma.rn.f32 %f32, %f31, %f30, %f92;
ld.shared.f32 %f33, [%rd9+68];
ld.shared.f32 %f34, [%rd41+4];
fma.rn.f32 %f35, %f34, %f33, %f32;
ld.shared.f32 %f36, [%rd9+136];
ld.shared.f32 %f37, [%rd41+8];
fma.rn.f32 %f38, %f37, %f36, %f35;
ld.shared.f32 %f39, [%rd9+204];
ld.shared.f32 %f40, [%rd41+12];
fma.rn.f32 %f41, %f40, %f39, %f38;
ld.shared.f32 %f42, [%rd9+272];
ld.shared.f32 %f43, [%rd41+16];
fma.rn.f32 %f44, %f43, %f42, %f41;
ld.shared.f32 %f45, [%rd9+340];
ld.shared.f32 %f46, [%rd41+20];
fma.rn.f32 %f47, %f46, %f45, %f44;
ld.shared.f32 %f48, [%rd9+408];
ld.shared.f32 %f49, [%rd41+24];
fma.rn.f32 %f50, %f49, %f48, %f47;
ld.shared.f32 %f51, [%rd9+476];
ld.shared.f32 %f52, [%rd41+28];
fma.rn.f32 %f53, %f52, %f51, %f50;
ld.shared.f32 %f54, [%rd9+544];
ld.shared.f32 %f55, [%rd41+32];
fma.rn.f32 %f56, %f55, %f54, %f53;
ld.shared.f32 %f57, [%rd9+612];
ld.shared.f32 %f58, [%rd41+36];
fma.rn.f32 %f59, %f58, %f57, %f56;
ld.shared.f32 %f60, [%rd9+680];
ld.shared.f32 %f61, [%rd41+40];
fma.rn.f32 %f62, %f61, %f60, %f59;
ld.shared.f32 %f63, [%rd9+748];
ld.shared.f32 %f64, [%rd41+44];
fma.rn.f32 %f65, %f64, %f63, %f62;
ld.shared.f32 %f66, [%rd9+816];
ld.shared.f32 %f67, [%rd41+48];
fma.rn.f32 %f68, %f67, %f66, %f65;
ld.shared.f32 %f69, [%rd9+884];
ld.shared.f32 %f70, [%rd41+52];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd9+952];
ld.shared.f32 %f73, [%rd41+56];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd9+1020];
ld.shared.f32 %f76, [%rd41+60];
fma.rn.f32 %f92, %f76, %f75, %f74;
add.s32 %r44, %r44, 16;
bar.sync 0;
add.s32 %r43, %r43, 16;
setp.lt.s32	%p9, %r43, %r17;
and.pred %p11, %p5, %p9;
mov.f32 %f77, 0f00000000;
mov.f32 %f91, %f77;
@!%p11 bra BB9_10;
bra.uni BB9_9;

BB9_9:
mad.lo.s32 %r32, %r43, %r18, %r4;
mul.wide.s32 %rd48, %r32, 4;
add.s64 %rd47, %rd2, %rd48;

	ld.global.nc.f32 %f78, [%rd47];

	mov.f32 %f91, %f78;

BB9_10:
mov.f32 %f12, %f91;
st.shared.f32 [%rd7], %f12;
setp.lt.s32	%p12, %r44, %r17;
and.pred %p14, %p12, %p2;
mov.f32 %f90, %f77;
@!%p14 bra BB9_12;
bra.uni BB9_11;

BB9_11:
mov.u32 %r35, %tid.y;
add.s32 %r36, %r23, %r35;
mad.lo.s32 %r37, %r36, %r19, %r44;
mul.wide.s32 %rd50, %r37, 4;
add.s64 %rd49, %rd3, %rd50;

	ld.global.nc.f32 %f90, [%rd49];


BB9_12:
st.shared.f32 [%rd6], %f90;
bar.sync 0;
add.s32 %r45, %r45, 16;
setp.lt.s32	%p15, %r45, %r30;
@%p15 bra BB9_8;

BB9_13:
sub.s32 %r39, %r17, %r45;
setp.lt.s32	%p16, %r39, 1;
@%p16 bra BB9_16;

sub.s32 %r46, %r45, %r17;
mov.u32 %r40, %tid.y;
mul.wide.s32 %rd51, %r40, 4;
add.s64 %rd57, %rd34, %rd51;
mov.u32 %r41, %tid.x;
mul.wide.s32 %rd53, %r41, 68;
add.s64 %rd56, %rd40, %rd53;

BB9_15:
ld.shared.f32 %f81, [%rd57];
ld.shared.f32 %f82, [%rd56];
fma.rn.f32 %f92, %f82, %f81, %f92;
add.s64 %rd57, %rd57, 68;
add.s64 %rd56, %rd56, 4;
add.s32 %r46, %r46, 1;
setp.ne.s32	%p17, %r46, 0;
@%p17 bra BB9_15;

BB9_16:
and.pred %p20, %p5, %p2;
@!%p20 bra BB9_20;
bra.uni BB9_17;

BB9_17:
mad.lo.s32 %r42, %r3, %r20, %r4;
mul.wide.s32 %rd55, %r42, 4;
add.s64 %rd16, %rd1, %rd55;
mul.f32 %f93, %f84, %f92;
setp.eq.f32	%p21, %f85, 0f00000000;
@%p21 bra BB9_19;

ld.f32 %f83, [%rd16];
fma.rn.f32 %f93, %f85, %f83, %f93;

BB9_19:
st.f32 [%rd16], %f93;

BB9_20:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<22>;
.reg .f32 %f<94>;
.reg .b32 %r<43>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f84, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f85, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r40, %tid.y;
setp.eq.s32	%p1, %r21, 0;
@%p1 bra BB10_2;

cvta.to.global.u64 %rd22, %rd20;
ld.global.f32 %f84, [%rd22];
cvta.to.global.u64 %rd23, %rd21;
ld.global.f32 %f85, [%rd23];

BB10_2:
cvta.to.global.u64 %rd24, %rd19;
cvta.to.global.u64 %rd25, %rd18;
cvta.to.global.u64 %rd26, %rd17;
mov.u32 %r22, %ctaid.y;
shl.b32 %r23, %r22, 4;
mov.u32 %r24, %ctaid.z;
mul.wide.s32 %rd27, %r24, 8;
add.s64 %rd28, %rd26, %rd27;
ld.global.u64 %rd1, [%rd28];
add.s64 %rd29, %rd25, %rd27;
ld.global.u64 %rd2, [%rd29];
add.s64 %rd30, %rd24, %rd27;
ld.global.u64 %rd3, [%rd30];
add.s32 %r3, %r23, %r1;
setp.lt.s32	%p2, %r3, %r16;
setp.lt.s32	%p3, %r40, %r17;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd4, %r1;
cvt.s64.s32	%rd5, %r40;
mov.f32 %f24, 0f00000000;
mov.f32 %f88, %f24;
@!%p4 bra BB10_4;
bra.uni BB10_3;

BB10_3:
mad.lo.s32 %r25, %r40, %r19, %r3;
mul.wide.s32 %rd32, %r25, 4;
add.s64 %rd31, %rd3, %rd32;

	ld.global.nc.f32 %f25, [%rd31];

	mov.f32 %f88, %f25;

BB10_4:
mov.f32 %f6, %f88;
mov.u32 %r26, %ctaid.x;
shl.b32 %r27, %r26, 4;
mul.lo.s64 %rd33, %rd5, 68;
mov.u64 %rd34, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd35, %rd34, %rd33;
shl.b64 %rd36, %rd4, 2;
add.s64 %rd6, %rd35, %rd36;
st.shared.f32 [%rd6], %f6;
add.s32 %r4, %r27, %r1;
setp.lt.s32	%p5, %r4, %r15;
and.pred %p7, %p5, %p3;
mov.f32 %f87, %f24;
@!%p7 bra BB10_6;
bra.uni BB10_5;

BB10_5:
mad.lo.s32 %r28, %r40, %r18, %r4;
mul.wide.s32 %rd38, %r28, 4;
add.s64 %rd37, %rd2, %rd38;

	ld.global.nc.f32 %f87, [%rd37];


BB10_6:
mul.lo.s64 %rd39, %rd4, 68;
mov.u64 %rd40, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd41, %rd40, %rd39;
shl.b64 %rd42, %rd5, 2;
add.s64 %rd7, %rd41, %rd42;
st.shared.f32 [%rd7], %f87;
bar.sync 0;
add.s32 %r5, %r17, -16;
mov.f32 %f92, 0f00000000;
mov.u32 %r41, 0;
setp.lt.s32	%p8, %r5, 1;
@%p8 bra BB10_13;

add.s64 %rd9, %rd34, %rd42;
mov.f32 %f92, 0f00000000;
mov.u32 %r41, 0;

BB10_8:
ld.shared.f32 %f30, [%rd9];
ld.shared.f32 %f31, [%rd41];
fma.rn.f32 %f32, %f31, %f30, %f92;
ld.shared.f32 %f33, [%rd9+68];
ld.shared.f32 %f34, [%rd41+4];
fma.rn.f32 %f35, %f34, %f33, %f32;
ld.shared.f32 %f36, [%rd9+136];
ld.shared.f32 %f37, [%rd41+8];
fma.rn.f32 %f38, %f37, %f36, %f35;
ld.shared.f32 %f39, [%rd9+204];
ld.shared.f32 %f40, [%rd41+12];
fma.rn.f32 %f41, %f40, %f39, %f38;
ld.shared.f32 %f42, [%rd9+272];
ld.shared.f32 %f43, [%rd41+16];
fma.rn.f32 %f44, %f43, %f42, %f41;
ld.shared.f32 %f45, [%rd9+340];
ld.shared.f32 %f46, [%rd41+20];
fma.rn.f32 %f47, %f46, %f45, %f44;
ld.shared.f32 %f48, [%rd9+408];
ld.shared.f32 %f49, [%rd41+24];
fma.rn.f32 %f50, %f49, %f48, %f47;
ld.shared.f32 %f51, [%rd9+476];
ld.shared.f32 %f52, [%rd41+28];
fma.rn.f32 %f53, %f52, %f51, %f50;
ld.shared.f32 %f54, [%rd9+544];
ld.shared.f32 %f55, [%rd41+32];
fma.rn.f32 %f56, %f55, %f54, %f53;
ld.shared.f32 %f57, [%rd9+612];
ld.shared.f32 %f58, [%rd41+36];
fma.rn.f32 %f59, %f58, %f57, %f56;
ld.shared.f32 %f60, [%rd9+680];
ld.shared.f32 %f61, [%rd41+40];
fma.rn.f32 %f62, %f61, %f60, %f59;
ld.shared.f32 %f63, [%rd9+748];
ld.shared.f32 %f64, [%rd41+44];
fma.rn.f32 %f65, %f64, %f63, %f62;
ld.shared.f32 %f66, [%rd9+816];
ld.shared.f32 %f67, [%rd41+48];
fma.rn.f32 %f68, %f67, %f66, %f65;
ld.shared.f32 %f69, [%rd9+884];
ld.shared.f32 %f70, [%rd41+52];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd9+952];
ld.shared.f32 %f73, [%rd41+56];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd9+1020];
ld.shared.f32 %f76, [%rd41+60];
fma.rn.f32 %f92, %f76, %f75, %f74;
bar.sync 0;
add.s32 %r40, %r40, 16;
setp.lt.s32	%p9, %r40, %r17;
and.pred %p11, %p5, %p9;
mov.f32 %f77, 0f00000000;
mov.f32 %f91, %f77;
@!%p11 bra BB10_10;
bra.uni BB10_9;

BB10_9:
mad.lo.s32 %r31, %r40, %r18, %r4;
mul.wide.s32 %rd48, %r31, 4;
add.s64 %rd47, %rd2, %rd48;

	ld.global.nc.f32 %f78, [%rd47];

	mov.f32 %f91, %f78;

BB10_10:
mov.f32 %f12, %f91;
st.shared.f32 [%rd7], %f12;
and.pred %p14, %p2, %p9;
mov.f32 %f90, %f77;
@!%p14 bra BB10_12;
bra.uni BB10_11;

BB10_11:
mad.lo.s32 %r32, %r40, %r19, %r3;
mul.wide.s32 %rd50, %r32, 4;
add.s64 %rd49, %rd3, %rd50;

	ld.global.nc.f32 %f90, [%rd49];


BB10_12:
st.shared.f32 [%rd6], %f90;
bar.sync 0;
add.s32 %r41, %r41, 16;
setp.lt.s32	%p15, %r41, %r5;
@%p15 bra BB10_8;

BB10_13:
sub.s32 %r33, %r17, %r41;
setp.lt.s32	%p16, %r33, 1;
@%p16 bra BB10_16;

sub.s32 %r42, %r41, %r17;
mov.u32 %r34, %tid.y;
mul.wide.s32 %rd51, %r34, 4;
add.s64 %rd57, %rd34, %rd51;
mul.wide.s32 %rd53, %r1, 68;
add.s64 %rd56, %rd40, %rd53;

BB10_15:
ld.shared.f32 %f81, [%rd57];
ld.shared.f32 %f82, [%rd56];
fma.rn.f32 %f92, %f82, %f81, %f92;
add.s64 %rd57, %rd57, 68;
add.s64 %rd56, %rd56, 4;
add.s32 %r42, %r42, 1;
setp.ne.s32	%p17, %r42, 0;
@%p17 bra BB10_15;

BB10_16:
mov.u32 %r38, %tid.y;
add.s32 %r14, %r23, %r38;
setp.lt.s32	%p18, %r14, %r16;
and.pred %p20, %p5, %p18;
@!%p20 bra BB10_20;
bra.uni BB10_17;

BB10_17:
mad.lo.s32 %r39, %r14, %r20, %r4;
mul.wide.s32 %rd55, %r39, 4;
add.s64 %rd16, %rd1, %rd55;
mul.f32 %f93, %f84, %f92;
setp.eq.f32	%p21, %f85, 0f00000000;
@%p21 bra BB10_19;

ld.f32 %f83, [%rd16];
fma.rn.f32 %f93, %f85, %f83, %f93;

BB10_19:
st.f32 [%rd16], %f93;

BB10_20:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<22>;
.reg .f32 %f<94>;
.reg .b32 %r<49>;
.reg .b64 %rd<68>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0];
ld.param.u64 %rd24, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1];
ld.param.u64 %rd25, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd26, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd27, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f84, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f85, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r24, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %tid.y;
mov.u32 %r3, %ctaid.y;
mov.u32 %r4, %ctaid.x;
setp.eq.s32	%p1, %r24, 0;
@%p1 bra BB12_2;

cvta.to.global.u64 %rd28, %rd26;
ld.global.f32 %f84, [%rd28];
cvta.to.global.u64 %rd29, %rd27;
ld.global.f32 %f85, [%rd29];

BB12_2:
cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd31, %rd24;
cvta.to.global.u64 %rd32, %rd23;
shl.b32 %r25, %r3, 4;
mov.u32 %r26, %ctaid.z;
mul.wide.s32 %rd33, %r26, 8;
add.s64 %rd34, %rd32, %rd33;
ld.global.u64 %rd1, [%rd34];
add.s64 %rd35, %rd31, %rd33;
ld.global.u64 %rd2, [%rd35];
add.s64 %rd36, %rd30, %rd33;
ld.global.u64 %rd3, [%rd36];
add.s32 %r5, %r25, %r2;
setp.lt.s32	%p2, %r5, %r19;
setp.lt.s32	%p3, %r1, %r20;
and.pred %p4, %p3, %p2;
cvt.s64.s32	%rd4, %r2;
cvt.s64.s32	%rd5, %r1;
mov.f32 %f24, 0f00000000;
mov.f32 %f88, %f24;
@!%p4 bra BB12_4;
bra.uni BB12_3;

BB12_3:
mad.lo.s32 %r27, %r5, %r22, %r1;
mul.wide.s32 %rd38, %r27, 4;
add.s64 %rd37, %rd3, %rd38;

	ld.global.nc.f32 %f25, [%rd37];

	mov.f32 %f88, %f25;

BB12_4:
mov.f32 %f6, %f88;
shl.b32 %r28, %r4, 4;
mul.lo.s64 %rd39, %rd5, 68;
mov.u64 %rd40, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd41, %rd40, %rd39;
shl.b64 %rd42, %rd4, 2;
add.s64 %rd6, %rd41, %rd42;
st.shared.f32 [%rd6], %f6;
add.s32 %r6, %r28, %r2;
setp.lt.s32	%p5, %r6, %r18;
and.pred %p7, %p3, %p5;
mov.f32 %f87, %f24;
@!%p7 bra BB12_6;
bra.uni BB12_5;

BB12_5:
mad.lo.s32 %r30, %r6, %r21, %r1;
mul.wide.s32 %rd44, %r30, 4;
add.s64 %rd43, %rd2, %rd44;

	ld.global.nc.f32 %f87, [%rd43];


BB12_6:
mul.lo.s64 %rd45, %rd4, 68;
mov.u64 %rd46, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd47, %rd46, %rd45;
shl.b64 %rd48, %rd5, 2;
add.s64 %rd7, %rd47, %rd48;
st.shared.f32 [%rd7], %f87;
bar.sync 0;
add.s32 %r7, %r20, -16;
mov.f32 %f92, 0f00000000;
mov.u32 %r47, 0;
setp.lt.s32	%p8, %r7, 1;
@%p8 bra BB12_13;

add.s64 %rd8, %rd46, %rd39;
add.s64 %rd9, %rd40, %rd42;
mad.lo.s32 %r34, %r4, 16, %r2;
mad.lo.s32 %r36, %r21, %r34, %r1;
mul.wide.s32 %rd53, %r36, 4;
add.s64 %rd54, %rd53, %rd2;
add.s64 %rd65, %rd54, 64;
add.s32 %r46, %r1, 16;
mad.lo.s32 %r37, %r3, 16, %r2;
mad.lo.s32 %r38, %r22, %r37, %r1;
mul.wide.s32 %rd55, %r38, 4;
add.s64 %rd56, %rd55, %rd3;
add.s64 %rd64, %rd56, 64;
mov.f32 %f92, 0f00000000;
mov.u32 %r47, 0;

BB12_8:
ld.shared.f32 %f30, [%rd9];
ld.shared.f32 %f31, [%rd8];
fma.rn.f32 %f32, %f31, %f30, %f92;
ld.shared.f32 %f33, [%rd9+68];
ld.shared.f32 %f34, [%rd8+4];
fma.rn.f32 %f35, %f34, %f33, %f32;
ld.shared.f32 %f36, [%rd9+136];
ld.shared.f32 %f37, [%rd8+8];
fma.rn.f32 %f38, %f37, %f36, %f35;
ld.shared.f32 %f39, [%rd9+204];
ld.shared.f32 %f40, [%rd8+12];
fma.rn.f32 %f41, %f40, %f39, %f38;
ld.shared.f32 %f42, [%rd9+272];
ld.shared.f32 %f43, [%rd8+16];
fma.rn.f32 %f44, %f43, %f42, %f41;
ld.shared.f32 %f45, [%rd9+340];
ld.shared.f32 %f46, [%rd8+20];
fma.rn.f32 %f47, %f46, %f45, %f44;
ld.shared.f32 %f48, [%rd9+408];
ld.shared.f32 %f49, [%rd8+24];
fma.rn.f32 %f50, %f49, %f48, %f47;
ld.shared.f32 %f51, [%rd9+476];
ld.shared.f32 %f52, [%rd8+28];
fma.rn.f32 %f53, %f52, %f51, %f50;
ld.shared.f32 %f54, [%rd9+544];
ld.shared.f32 %f55, [%rd8+32];
fma.rn.f32 %f56, %f55, %f54, %f53;
ld.shared.f32 %f57, [%rd9+612];
ld.shared.f32 %f58, [%rd8+36];
fma.rn.f32 %f59, %f58, %f57, %f56;
ld.shared.f32 %f60, [%rd9+680];
ld.shared.f32 %f61, [%rd8+40];
fma.rn.f32 %f62, %f61, %f60, %f59;
ld.shared.f32 %f63, [%rd9+748];
ld.shared.f32 %f64, [%rd8+44];
fma.rn.f32 %f65, %f64, %f63, %f62;
ld.shared.f32 %f66, [%rd9+816];
ld.shared.f32 %f67, [%rd8+48];
fma.rn.f32 %f68, %f67, %f66, %f65;
ld.shared.f32 %f69, [%rd9+884];
ld.shared.f32 %f70, [%rd8+52];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd9+952];
ld.shared.f32 %f73, [%rd8+56];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd9+1020];
ld.shared.f32 %f76, [%rd8+60];
fma.rn.f32 %f92, %f76, %f75, %f74;
bar.sync 0;
setp.lt.s32	%p9, %r46, %r20;
and.pred %p11, %p9, %p5;
mov.f32 %f77, 0f00000000;
mov.f32 %f91, %f77;
@!%p11 bra BB12_10;
bra.uni BB12_9;

BB12_9:

	ld.global.nc.f32 %f78, [%rd65];

	mov.f32 %f91, %f78;

BB12_10:
mov.f32 %f12, %f91;
st.shared.f32 [%rd7], %f12;
and.pred %p14, %p9, %p2;
mov.f32 %f90, %f77;
@!%p14 bra BB12_12;
bra.uni BB12_11;

BB12_11:

	ld.global.nc.f32 %f90, [%rd64];


BB12_12:
st.shared.f32 [%rd6], %f90;
bar.sync 0;
add.s64 %rd65, %rd65, 64;
add.s32 %r46, %r46, 16;
add.s64 %rd64, %rd64, 64;
add.s32 %r47, %r47, 16;
setp.lt.s32	%p15, %r47, %r7;
@%p15 bra BB12_8;

BB12_13:
sub.s32 %r39, %r20, %r47;
setp.lt.s32	%p16, %r39, 1;
@%p16 bra BB12_16;

sub.s32 %r48, %r47, %r20;
mul.wide.s32 %rd59, %r2, 4;
add.s64 %rd67, %rd40, %rd59;
mul.wide.s32 %rd61, %r1, 68;
add.s64 %rd66, %rd46, %rd61;

BB12_15:
ld.shared.f32 %f81, [%rd67];
ld.shared.f32 %f82, [%rd66];
fma.rn.f32 %f92, %f82, %f81, %f92;
add.s64 %rd67, %rd67, 68;
add.s64 %rd66, %rd66, 4;
add.s32 %r48, %r48, 1;
setp.ne.s32	%p17, %r48, 0;
@%p17 bra BB12_15;

BB12_16:
add.s32 %r17, %r28, %r1;
setp.lt.s32	%p18, %r17, %r18;
and.pred %p20, %p18, %p2;
@!%p20 bra BB12_20;
bra.uni BB12_17;

BB12_17:
mad.lo.s32 %r45, %r5, %r23, %r17;
mul.wide.s32 %rd63, %r45, 4;
add.s64 %rd22, %rd1, %rd63;
mul.f32 %f93, %f84, %f92;
setp.eq.f32	%p21, %f85, 0f00000000;
@%p21 bra BB12_19;

ld.f32 %f83, [%rd22];
fma.rn.f32 %f93, %f85, %f83, %f93;

BB12_19:
st.f32 [%rd22], %f93;

BB12_20:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<22>;
.reg .f32 %f<94>;
.reg .b32 %r<49>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r24, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r25, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f84, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f85, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r26, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r45, %tid.x;
mov.u32 %r46, %tid.y;
mov.u32 %r27, %ctaid.x;
shl.b32 %r3, %r27, 4;
setp.eq.s32	%p1, %r26, 0;
@%p1 bra BB13_2;

cvta.to.global.u64 %rd22, %rd20;
ld.global.f32 %f84, [%rd22];
cvta.to.global.u64 %rd23, %rd21;
ld.global.f32 %f85, [%rd23];

BB13_2:
cvta.to.global.u64 %rd24, %rd19;
cvta.to.global.u64 %rd25, %rd18;
cvta.to.global.u64 %rd26, %rd17;
mov.u32 %r28, %ctaid.y;
shl.b32 %r29, %r28, 4;
mov.u32 %r30, %ctaid.z;
mul.wide.s32 %rd27, %r30, 8;
add.s64 %rd28, %rd26, %rd27;
ld.global.u64 %rd1, [%rd28];
add.s64 %rd29, %rd25, %rd27;
ld.global.u64 %rd2, [%rd29];
add.s64 %rd30, %rd24, %rd27;
ld.global.u64 %rd3, [%rd30];
add.s32 %r4, %r29, %r45;
setp.lt.s32	%p2, %r4, %r21;
setp.lt.s32	%p3, %r46, %r22;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd4, %r45;
cvt.s64.s32	%rd5, %r46;
mov.f32 %f24, 0f00000000;
mov.f32 %f88, %f24;
@!%p4 bra BB13_4;
bra.uni BB13_3;

BB13_3:
mad.lo.s32 %r31, %r46, %r24, %r4;
mul.wide.s32 %rd32, %r31, 4;
add.s64 %rd31, %rd3, %rd32;

	ld.global.nc.f32 %f25, [%rd31];

	mov.f32 %f88, %f25;

BB13_4:
mov.f32 %f6, %f88;
mul.lo.s64 %rd33, %rd5, 68;
mov.u64 %rd34, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd35, %rd34, %rd33;
shl.b64 %rd36, %rd4, 2;
add.s64 %rd6, %rd35, %rd36;
st.shared.f32 [%rd6], %f6;
add.s32 %r5, %r3, %r46;
setp.lt.s32	%p5, %r5, %r20;
setp.lt.s32	%p6, %r45, %r22;
and.pred %p7, %p6, %p5;
mov.f32 %f87, %f24;
@!%p7 bra BB13_6;
bra.uni BB13_5;

BB13_5:
mad.lo.s32 %r32, %r5, %r23, %r45;
mul.wide.s32 %rd38, %r32, 4;
add.s64 %rd37, %rd2, %rd38;

	ld.global.nc.f32 %f87, [%rd37];


BB13_6:
mov.u64 %rd40, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd41, %rd40, %rd33;
add.s64 %rd7, %rd41, %rd36;
st.shared.f32 [%rd7], %f87;
bar.sync 0;
add.s32 %r6, %r22, -16;
mov.f32 %f92, 0f00000000;
mov.u32 %r47, 0;
setp.lt.s32	%p8, %r6, 1;
@%p8 bra BB13_13;

mul.lo.s32 %r7, %r5, %r23;
mul.lo.s64 %rd43, %rd4, 68;
add.s64 %rd8, %rd40, %rd43;
shl.b64 %rd45, %rd5, 2;
add.s64 %rd9, %rd34, %rd45;
mov.f32 %f92, 0f00000000;
mov.u32 %r47, 0;

BB13_8:
ld.shared.f32 %f30, [%rd9];
ld.shared.f32 %f31, [%rd8];
fma.rn.f32 %f32, %f31, %f30, %f92;
ld.shared.f32 %f33, [%rd9+68];
ld.shared.f32 %f34, [%rd8+4];
fma.rn.f32 %f35, %f34, %f33, %f32;
ld.shared.f32 %f36, [%rd9+136];
ld.shared.f32 %f37, [%rd8+8];
fma.rn.f32 %f38, %f37, %f36, %f35;
ld.shared.f32 %f39, [%rd9+204];
ld.shared.f32 %f40, [%rd8+12];
fma.rn.f32 %f41, %f40, %f39, %f38;
ld.shared.f32 %f42, [%rd9+272];
ld.shared.f32 %f43, [%rd8+16];
fma.rn.f32 %f44, %f43, %f42, %f41;
ld.shared.f32 %f45, [%rd9+340];
ld.shared.f32 %f46, [%rd8+20];
fma.rn.f32 %f47, %f46, %f45, %f44;
ld.shared.f32 %f48, [%rd9+408];
ld.shared.f32 %f49, [%rd8+24];
fma.rn.f32 %f50, %f49, %f48, %f47;
ld.shared.f32 %f51, [%rd9+476];
ld.shared.f32 %f52, [%rd8+28];
fma.rn.f32 %f53, %f52, %f51, %f50;
ld.shared.f32 %f54, [%rd9+544];
ld.shared.f32 %f55, [%rd8+32];
fma.rn.f32 %f56, %f55, %f54, %f53;
ld.shared.f32 %f57, [%rd9+612];
ld.shared.f32 %f58, [%rd8+36];
fma.rn.f32 %f59, %f58, %f57, %f56;
ld.shared.f32 %f60, [%rd9+680];
ld.shared.f32 %f61, [%rd8+40];
fma.rn.f32 %f62, %f61, %f60, %f59;
ld.shared.f32 %f63, [%rd9+748];
ld.shared.f32 %f64, [%rd8+44];
fma.rn.f32 %f65, %f64, %f63, %f62;
ld.shared.f32 %f66, [%rd9+816];
ld.shared.f32 %f67, [%rd8+48];
fma.rn.f32 %f68, %f67, %f66, %f65;
ld.shared.f32 %f69, [%rd9+884];
ld.shared.f32 %f70, [%rd8+52];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd9+952];
ld.shared.f32 %f73, [%rd8+56];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd9+1020];
ld.shared.f32 %f76, [%rd8+60];
fma.rn.f32 %f92, %f76, %f75, %f74;
add.s32 %r46, %r46, 16;
bar.sync 0;
add.s32 %r45, %r45, 16;
setp.lt.s32	%p9, %r45, %r22;
and.pred %p11, %p9, %p5;
mov.f32 %f77, 0f00000000;
mov.f32 %f91, %f77;
@!%p11 bra BB13_10;
bra.uni BB13_9;

BB13_9:
add.s32 %r35, %r45, %r7;
mul.wide.s32 %rd48, %r35, 4;
add.s64 %rd47, %rd2, %rd48;

	ld.global.nc.f32 %f78, [%rd47];

	mov.f32 %f91, %f78;

BB13_10:
mov.f32 %f12, %f91;
st.shared.f32 [%rd7], %f12;
setp.lt.s32	%p12, %r46, %r22;
and.pred %p14, %p2, %p12;
mov.f32 %f90, %f77;
@!%p14 bra BB13_12;
bra.uni BB13_11;

BB13_11:
mad.lo.s32 %r36, %r46, %r24, %r4;
mul.wide.s32 %rd50, %r36, 4;
add.s64 %rd49, %rd3, %rd50;

	ld.global.nc.f32 %f90, [%rd49];


BB13_12:
st.shared.f32 [%rd6], %f90;
bar.sync 0;
add.s32 %r47, %r47, 16;
setp.lt.s32	%p15, %r47, %r6;
@%p15 bra BB13_8;

BB13_13:
sub.s32 %r37, %r22, %r47;
setp.lt.s32	%p16, %r37, 1;
@%p16 bra BB13_16;

sub.s32 %r48, %r47, %r22;
mov.u32 %r38, %tid.y;
mul.wide.s32 %rd51, %r38, 4;
add.s64 %rd57, %rd34, %rd51;
mov.u32 %r39, %tid.x;
mul.wide.s32 %rd53, %r39, 68;
add.s64 %rd56, %rd40, %rd53;

BB13_15:
ld.shared.f32 %f81, [%rd57];
ld.shared.f32 %f82, [%rd56];
fma.rn.f32 %f92, %f82, %f81, %f92;
add.s64 %rd57, %rd57, 68;
add.s64 %rd56, %rd56, 4;
add.s32 %r48, %r48, 1;
setp.ne.s32	%p17, %r48, 0;
@%p17 bra BB13_15;

BB13_16:
mov.u32 %r40, %tid.x;
add.s32 %r18, %r3, %r40;
setp.lt.s32	%p18, %r18, %r20;
mov.u32 %r43, %tid.y;
add.s32 %r19, %r29, %r43;
setp.lt.s32	%p19, %r19, %r21;
and.pred %p20, %p18, %p19;
@!%p20 bra BB13_20;
bra.uni BB13_17;

BB13_17:
mad.lo.s32 %r44, %r19, %r25, %r18;
mul.wide.s32 %rd55, %r44, 4;
add.s64 %rd16, %rd1, %rd55;
mul.f32 %f93, %f84, %f92;
setp.eq.f32	%p21, %f85, 0f00000000;
@%p21 bra BB13_19;

ld.f32 %f83, [%rd16];
fma.rn.f32 %f93, %f85, %f83, %f93;

BB13_19:
st.f32 [%rd16], %f93;

BB13_20:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<35>;
.reg .b64 %rd<44>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd11, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r34, %tid.x;
setp.eq.s32	%p1, %r17, 0;
@%p1 bra BB18_2;

cvta.to.global.u64 %rd16, %rd14;
ld.global.v2.f32 {%f23, %f24}, [%rd16];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd17, %rd15;
ld.global.v2.f32 {%f25, %f26}, [%rd17];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB18_2:
cvta.to.global.u64 %rd20, %rd13;
cvta.to.global.u64 %rd21, %rd12;
cvta.to.global.u64 %rd22, %rd11;
mov.u32 %r33, %tid.y;
mov.u32 %r19, %ctaid.y;
shl.b32 %r20, %r19, 4;
mov.u32 %r21, %ctaid.x;
shl.b32 %r22, %r21, 4;
mov.u32 %r23, %ctaid.z;
mul.wide.s32 %rd23, %r23, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.u64 %rd1, [%rd24];
add.s64 %rd25, %rd21, %rd23;
ld.global.u64 %rd2, [%rd25];
add.s64 %rd26, %rd20, %rd23;
add.s32 %r2, %r20, %r33;
mul.lo.s32 %r3, %r2, %r15;
add.s32 %r24, %r3, %r34;
ld.global.u64 %rd3, [%rd26];
mul.wide.s32 %rd27, %r24, 8;
add.s64 %rd18, %rd3, %rd27;
cvt.s64.s32	%rd4, %r33;
cvt.s64.s32	%rd5, %r34;
mul.wide.s32 %rd28, %r34, 136;
mov.u64 %rd29, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r33, 8;
add.s64 %rd6, %rd30, %rd31;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd18];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r4, %r22, %r34;
mad.lo.s32 %r25, %r33, %r14, %r4;
mul.wide.s32 %rd32, %r25, 8;
add.s64 %rd19, %rd2, %rd32;
mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd34, %rd33, %rd28;
add.s64 %rd7, %rd34, %rd31;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd19];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r5, %r13, -16;
mul.lo.s64 %rd35, %rd5, 136;
add.s64 %rd8, %rd33, %rd35;
shl.b64 %rd37, %rd4, 3;
add.s64 %rd9, %rd29, %rd37;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r5, 1;
@%p2 bra BB18_5;

mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r32, 0;

BB18_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd9];
ld.shared.v2.f32 {%f39, %f40}, [%rd8];
fma.rn.f32 %f43, %f39, %f35, %f473;
fma.rn.f32 %f44, %f39, %f36, %f472;
mul.f32 %f45, %f40, %f36;
sub.f32 %f46, %f43, %f45;
fma.rn.f32 %f47, %f40, %f35, %f44;
ld.shared.v2.f32 {%f48, %f49}, [%rd9+136];
ld.shared.v2.f32 {%f52, %f53}, [%rd8+8];
fma.rn.f32 %f56, %f52, %f48, %f46;
fma.rn.f32 %f57, %f52, %f49, %f47;
mul.f32 %f58, %f53, %f49;
sub.f32 %f59, %f56, %f58;
fma.rn.f32 %f60, %f53, %f48, %f57;
ld.shared.v2.f32 {%f61, %f62}, [%rd9+272];
ld.shared.v2.f32 {%f65, %f66}, [%rd8+16];
fma.rn.f32 %f69, %f65, %f61, %f59;
fma.rn.f32 %f70, %f65, %f62, %f60;
mul.f32 %f71, %f66, %f62;
sub.f32 %f72, %f69, %f71;
fma.rn.f32 %f73, %f66, %f61, %f70;
ld.shared.v2.f32 {%f74, %f75}, [%rd9+408];
ld.shared.v2.f32 {%f78, %f79}, [%rd8+24];
fma.rn.f32 %f82, %f78, %f74, %f72;
fma.rn.f32 %f83, %f78, %f75, %f73;
mul.f32 %f84, %f79, %f75;
sub.f32 %f85, %f82, %f84;
fma.rn.f32 %f86, %f79, %f74, %f83;
ld.shared.v2.f32 {%f87, %f88}, [%rd9+544];
ld.shared.v2.f32 {%f91, %f92}, [%rd8+32];
fma.rn.f32 %f95, %f91, %f87, %f85;
fma.rn.f32 %f96, %f91, %f88, %f86;
mul.f32 %f97, %f92, %f88;
sub.f32 %f98, %f95, %f97;
fma.rn.f32 %f99, %f92, %f87, %f96;
ld.shared.v2.f32 {%f100, %f101}, [%rd9+680];
ld.shared.v2.f32 {%f104, %f105}, [%rd8+40];
fma.rn.f32 %f108, %f104, %f100, %f98;
fma.rn.f32 %f109, %f104, %f101, %f99;
mul.f32 %f110, %f105, %f101;
sub.f32 %f111, %f108, %f110;
fma.rn.f32 %f112, %f105, %f100, %f109;
ld.shared.v2.f32 {%f113, %f114}, [%rd9+816];
ld.shared.v2.f32 {%f117, %f118}, [%rd8+48];
fma.rn.f32 %f121, %f117, %f113, %f111;
fma.rn.f32 %f122, %f117, %f114, %f112;
mul.f32 %f123, %f118, %f114;
sub.f32 %f124, %f121, %f123;
fma.rn.f32 %f125, %f118, %f113, %f122;
ld.shared.v2.f32 {%f126, %f127}, [%rd9+952];
ld.shared.v2.f32 {%f130, %f131}, [%rd8+56];
fma.rn.f32 %f134, %f130, %f126, %f124;
fma.rn.f32 %f135, %f130, %f127, %f125;
mul.f32 %f136, %f131, %f127;
sub.f32 %f137, %f134, %f136;
fma.rn.f32 %f138, %f131, %f126, %f135;
ld.shared.v2.f32 {%f139, %f140}, [%rd9+1088];
ld.shared.v2.f32 {%f143, %f144}, [%rd8+64];
fma.rn.f32 %f147, %f143, %f139, %f137;
fma.rn.f32 %f148, %f143, %f140, %f138;
mul.f32 %f149, %f144, %f140;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f144, %f139, %f148;
ld.shared.v2.f32 {%f152, %f153}, [%rd9+1224];
ld.shared.v2.f32 {%f156, %f157}, [%rd8+72];
fma.rn.f32 %f160, %f156, %f152, %f150;
fma.rn.f32 %f161, %f156, %f153, %f151;
mul.f32 %f162, %f157, %f153;
sub.f32 %f163, %f160, %f162;
fma.rn.f32 %f164, %f157, %f152, %f161;
ld.shared.v2.f32 {%f165, %f166}, [%rd9+1360];
ld.shared.v2.f32 {%f169, %f170}, [%rd8+80];
fma.rn.f32 %f173, %f169, %f165, %f163;
fma.rn.f32 %f174, %f169, %f166, %f164;
mul.f32 %f175, %f170, %f166;
sub.f32 %f176, %f173, %f175;
fma.rn.f32 %f177, %f170, %f165, %f174;
ld.shared.v2.f32 {%f178, %f179}, [%rd9+1496];
ld.shared.v2.f32 {%f182, %f183}, [%rd8+88];
fma.rn.f32 %f186, %f182, %f178, %f176;
fma.rn.f32 %f187, %f182, %f179, %f177;
mul.f32 %f188, %f183, %f179;
sub.f32 %f189, %f186, %f188;
fma.rn.f32 %f190, %f183, %f178, %f187;
ld.shared.v2.f32 {%f191, %f192}, [%rd9+1632];
ld.shared.v2.f32 {%f195, %f196}, [%rd8+96];
fma.rn.f32 %f199, %f195, %f191, %f189;
fma.rn.f32 %f200, %f195, %f192, %f190;
mul.f32 %f201, %f196, %f192;
sub.f32 %f202, %f199, %f201;
fma.rn.f32 %f203, %f196, %f191, %f200;
ld.shared.v2.f32 {%f204, %f205}, [%rd9+1768];
ld.shared.v2.f32 {%f208, %f209}, [%rd8+104];
fma.rn.f32 %f212, %f208, %f204, %f202;
fma.rn.f32 %f213, %f208, %f205, %f203;
mul.f32 %f214, %f209, %f205;
sub.f32 %f215, %f212, %f214;
fma.rn.f32 %f216, %f209, %f204, %f213;
ld.shared.v2.f32 {%f217, %f218}, [%rd9+1904];
ld.shared.v2.f32 {%f221, %f222}, [%rd8+112];
fma.rn.f32 %f225, %f221, %f217, %f215;
fma.rn.f32 %f226, %f221, %f218, %f216;
mul.f32 %f227, %f222, %f218;
sub.f32 %f228, %f225, %f227;
fma.rn.f32 %f229, %f222, %f217, %f226;
ld.shared.v2.f32 {%f230, %f231}, [%rd9+2040];
ld.shared.v2.f32 {%f234, %f235}, [%rd8+120];
fma.rn.f32 %f238, %f234, %f230, %f228;
fma.rn.f32 %f239, %f234, %f231, %f229;
mul.f32 %f240, %f235, %f231;
sub.f32 %f473, %f238, %f240;
fma.rn.f32 %f472, %f235, %f230, %f239;
bar.sync 0;
ld.param.u32 %r30, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
add.s32 %r33, %r33, 16;
mad.lo.s32 %r27, %r33, %r30, %r4;
mul.wide.s32 %rd41, %r27, 8;
add.s64 %rd39, %rd2, %rd41;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd39];

	st.shared.v2.f32 [%rd7], {%f241, %f242};
add.s32 %r34, %r34, 16;
add.s32 %r28, %r34, %r3;
mul.wide.s32 %rd42, %r28, 8;
add.s64 %rd40, %rd3, %rd42;

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd40];

	st.shared.v2.f32 [%rd6], {%f243, %f244};
bar.sync 0;
add.s32 %r32, %r32, 16;
setp.lt.s32	%p3, %r32, %r5;
@%p3 bra BB18_4;

BB18_5:
ld.param.u32 %r31, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
ld.shared.v2.f32 {%f245, %f246}, [%rd9];
ld.shared.v2.f32 {%f249, %f250}, [%rd8];
fma.rn.f32 %f253, %f249, %f245, %f473;
fma.rn.f32 %f254, %f249, %f246, %f472;
mul.f32 %f255, %f250, %f246;
sub.f32 %f256, %f253, %f255;
fma.rn.f32 %f257, %f250, %f245, %f254;
ld.shared.v2.f32 {%f258, %f259}, [%rd9+136];
ld.shared.v2.f32 {%f262, %f263}, [%rd8+8];
fma.rn.f32 %f266, %f262, %f258, %f256;
fma.rn.f32 %f267, %f262, %f259, %f257;
mul.f32 %f268, %f263, %f259;
sub.f32 %f269, %f266, %f268;
fma.rn.f32 %f270, %f263, %f258, %f267;
ld.shared.v2.f32 {%f271, %f272}, [%rd9+272];
ld.shared.v2.f32 {%f275, %f276}, [%rd8+16];
fma.rn.f32 %f279, %f275, %f271, %f269;
fma.rn.f32 %f280, %f275, %f272, %f270;
mul.f32 %f281, %f276, %f272;
sub.f32 %f282, %f279, %f281;
fma.rn.f32 %f283, %f276, %f271, %f280;
ld.shared.v2.f32 {%f284, %f285}, [%rd9+408];
ld.shared.v2.f32 {%f288, %f289}, [%rd8+24];
fma.rn.f32 %f292, %f288, %f284, %f282;
fma.rn.f32 %f293, %f288, %f285, %f283;
mul.f32 %f294, %f289, %f285;
sub.f32 %f295, %f292, %f294;
fma.rn.f32 %f296, %f289, %f284, %f293;
ld.shared.v2.f32 {%f297, %f298}, [%rd9+544];
ld.shared.v2.f32 {%f301, %f302}, [%rd8+32];
fma.rn.f32 %f305, %f301, %f297, %f295;
fma.rn.f32 %f306, %f301, %f298, %f296;
mul.f32 %f307, %f302, %f298;
sub.f32 %f308, %f305, %f307;
fma.rn.f32 %f309, %f302, %f297, %f306;
ld.shared.v2.f32 {%f310, %f311}, [%rd9+680];
ld.shared.v2.f32 {%f314, %f315}, [%rd8+40];
fma.rn.f32 %f318, %f314, %f310, %f308;
fma.rn.f32 %f319, %f314, %f311, %f309;
mul.f32 %f320, %f315, %f311;
sub.f32 %f321, %f318, %f320;
fma.rn.f32 %f322, %f315, %f310, %f319;
ld.shared.v2.f32 {%f323, %f324}, [%rd9+816];
ld.shared.v2.f32 {%f327, %f328}, [%rd8+48];
fma.rn.f32 %f331, %f327, %f323, %f321;
fma.rn.f32 %f332, %f327, %f324, %f322;
mul.f32 %f333, %f328, %f324;
sub.f32 %f334, %f331, %f333;
fma.rn.f32 %f335, %f328, %f323, %f332;
ld.shared.v2.f32 {%f336, %f337}, [%rd9+952];
ld.shared.v2.f32 {%f340, %f341}, [%rd8+56];
fma.rn.f32 %f344, %f340, %f336, %f334;
fma.rn.f32 %f345, %f340, %f337, %f335;
mul.f32 %f346, %f341, %f337;
sub.f32 %f347, %f344, %f346;
fma.rn.f32 %f348, %f341, %f336, %f345;
ld.shared.v2.f32 {%f349, %f350}, [%rd9+1088];
ld.shared.v2.f32 {%f353, %f354}, [%rd8+64];
fma.rn.f32 %f357, %f353, %f349, %f347;
fma.rn.f32 %f358, %f353, %f350, %f348;
mul.f32 %f359, %f354, %f350;
sub.f32 %f360, %f357, %f359;
fma.rn.f32 %f361, %f354, %f349, %f358;
ld.shared.v2.f32 {%f362, %f363}, [%rd9+1224];
ld.shared.v2.f32 {%f366, %f367}, [%rd8+72];
fma.rn.f32 %f370, %f366, %f362, %f360;
fma.rn.f32 %f371, %f366, %f363, %f361;
mul.f32 %f372, %f367, %f363;
sub.f32 %f373, %f370, %f372;
fma.rn.f32 %f374, %f367, %f362, %f371;
ld.shared.v2.f32 {%f375, %f376}, [%rd9+1360];
ld.shared.v2.f32 {%f379, %f380}, [%rd8+80];
fma.rn.f32 %f383, %f379, %f375, %f373;
fma.rn.f32 %f384, %f379, %f376, %f374;
mul.f32 %f385, %f380, %f376;
sub.f32 %f386, %f383, %f385;
fma.rn.f32 %f387, %f380, %f375, %f384;
ld.shared.v2.f32 {%f388, %f389}, [%rd9+1496];
ld.shared.v2.f32 {%f392, %f393}, [%rd8+88];
fma.rn.f32 %f396, %f392, %f388, %f386;
fma.rn.f32 %f397, %f392, %f389, %f387;
mul.f32 %f398, %f393, %f389;
sub.f32 %f399, %f396, %f398;
fma.rn.f32 %f400, %f393, %f388, %f397;
ld.shared.v2.f32 {%f401, %f402}, [%rd9+1632];
ld.shared.v2.f32 {%f405, %f406}, [%rd8+96];
fma.rn.f32 %f409, %f405, %f401, %f399;
fma.rn.f32 %f410, %f405, %f402, %f400;
mul.f32 %f411, %f406, %f402;
sub.f32 %f412, %f409, %f411;
fma.rn.f32 %f413, %f406, %f401, %f410;
ld.shared.v2.f32 {%f414, %f415}, [%rd9+1768];
ld.shared.v2.f32 {%f418, %f419}, [%rd8+104];
fma.rn.f32 %f422, %f418, %f414, %f412;
fma.rn.f32 %f423, %f418, %f415, %f413;
mul.f32 %f424, %f419, %f415;
sub.f32 %f425, %f422, %f424;
fma.rn.f32 %f426, %f419, %f414, %f423;
ld.shared.v2.f32 {%f427, %f428}, [%rd9+1904];
ld.shared.v2.f32 {%f431, %f432}, [%rd8+112];
fma.rn.f32 %f435, %f431, %f427, %f425;
fma.rn.f32 %f436, %f431, %f428, %f426;
mul.f32 %f437, %f432, %f428;
sub.f32 %f438, %f435, %f437;
fma.rn.f32 %f439, %f432, %f427, %f436;
ld.shared.v2.f32 {%f440, %f441}, [%rd9+2040];
ld.shared.v2.f32 {%f444, %f445}, [%rd8+120];
fma.rn.f32 %f448, %f444, %f440, %f438;
fma.rn.f32 %f449, %f444, %f441, %f439;
mul.f32 %f450, %f445, %f441;
sub.f32 %f451, %f448, %f450;
fma.rn.f32 %f452, %f445, %f440, %f449;
mad.lo.s32 %r29, %r2, %r31, %r4;
mul.wide.s32 %rd43, %r29, 8;
add.s64 %rd10, %rd1, %rd43;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f451;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f451;
@%p6 bra BB18_7;
bra.uni BB18_6;

BB18_7:
ld.v2.f32 {%f455, %f456}, [%rd10];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.v2.f32 [%rd10], {%f466, %f467};
bra.uni BB18_8;

BB18_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.v2.f32 [%rd10], {%f454, %f453};

BB18_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<35>;
.reg .b64 %rd<46>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd11, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r10, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r11, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r34, %tid.y;
mov.u32 %r15, %ctaid.y;
shl.b32 %r2, %r15, 4;
setp.eq.s32	%p1, %r14, 0;
@%p1 bra BB19_2;

cvta.to.global.u64 %rd16, %rd14;
ld.global.v2.f32 {%f23, %f24}, [%rd16];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd17, %rd15;
ld.global.v2.f32 {%f25, %f26}, [%rd17];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB19_2:
cvta.to.global.u64 %rd20, %rd13;
cvta.to.global.u64 %rd21, %rd12;
cvta.to.global.u64 %rd22, %rd11;
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ctaid.x;
shl.b32 %r18, %r17, 4;
mov.u32 %r19, %ctaid.z;
mul.wide.s32 %rd23, %r19, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.u64 %rd1, [%rd24];
add.s64 %rd25, %rd21, %rd23;
ld.global.u64 %rd2, [%rd25];
add.s64 %rd26, %rd20, %rd23;
add.s32 %r3, %r2, %r16;
mad.lo.s32 %r20, %r34, %r12, %r3;
ld.global.u64 %rd3, [%rd26];
mul.wide.s32 %rd27, %r20, 8;
add.s64 %rd18, %rd3, %rd27;
cvt.s64.s32	%rd4, %r16;
cvt.s64.s32	%rd5, %r34;
mul.wide.s32 %rd28, %r34, 136;
mov.u64 %rd29, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r16, 8;
add.s64 %rd6, %rd30, %rd31;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd18];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r4, %r18, %r16;
mad.lo.s32 %r21, %r34, %r11, %r4;
mul.wide.s32 %rd32, %r21, 8;
add.s64 %rd19, %rd2, %rd32;
mul.wide.s32 %rd33, %r16, 136;
mov.u64 %rd34, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd35, %rd34, %rd33;
mul.wide.s32 %rd36, %r34, 8;
add.s64 %rd7, %rd35, %rd36;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd19];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r5, %r10, -16;
mul.lo.s64 %rd37, %rd4, 136;
add.s64 %rd8, %rd34, %rd37;
shl.b64 %rd39, %rd5, 3;
add.s64 %rd9, %rd29, %rd39;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r5, 1;
@%p2 bra BB19_5;

mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r33, 0;

BB19_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd9];
ld.shared.v2.f32 {%f39, %f40}, [%rd8];
fma.rn.f32 %f43, %f39, %f35, %f473;
fma.rn.f32 %f44, %f39, %f36, %f472;
mul.f32 %f45, %f40, %f36;
sub.f32 %f46, %f43, %f45;
fma.rn.f32 %f47, %f40, %f35, %f44;
ld.shared.v2.f32 {%f48, %f49}, [%rd9+136];
ld.shared.v2.f32 {%f52, %f53}, [%rd8+8];
fma.rn.f32 %f56, %f52, %f48, %f46;
fma.rn.f32 %f57, %f52, %f49, %f47;
mul.f32 %f58, %f53, %f49;
sub.f32 %f59, %f56, %f58;
fma.rn.f32 %f60, %f53, %f48, %f57;
ld.shared.v2.f32 {%f61, %f62}, [%rd9+272];
ld.shared.v2.f32 {%f65, %f66}, [%rd8+16];
fma.rn.f32 %f69, %f65, %f61, %f59;
fma.rn.f32 %f70, %f65, %f62, %f60;
mul.f32 %f71, %f66, %f62;
sub.f32 %f72, %f69, %f71;
fma.rn.f32 %f73, %f66, %f61, %f70;
ld.shared.v2.f32 {%f74, %f75}, [%rd9+408];
ld.shared.v2.f32 {%f78, %f79}, [%rd8+24];
fma.rn.f32 %f82, %f78, %f74, %f72;
fma.rn.f32 %f83, %f78, %f75, %f73;
mul.f32 %f84, %f79, %f75;
sub.f32 %f85, %f82, %f84;
fma.rn.f32 %f86, %f79, %f74, %f83;
ld.shared.v2.f32 {%f87, %f88}, [%rd9+544];
ld.shared.v2.f32 {%f91, %f92}, [%rd8+32];
fma.rn.f32 %f95, %f91, %f87, %f85;
fma.rn.f32 %f96, %f91, %f88, %f86;
mul.f32 %f97, %f92, %f88;
sub.f32 %f98, %f95, %f97;
fma.rn.f32 %f99, %f92, %f87, %f96;
ld.shared.v2.f32 {%f100, %f101}, [%rd9+680];
ld.shared.v2.f32 {%f104, %f105}, [%rd8+40];
fma.rn.f32 %f108, %f104, %f100, %f98;
fma.rn.f32 %f109, %f104, %f101, %f99;
mul.f32 %f110, %f105, %f101;
sub.f32 %f111, %f108, %f110;
fma.rn.f32 %f112, %f105, %f100, %f109;
ld.shared.v2.f32 {%f113, %f114}, [%rd9+816];
ld.shared.v2.f32 {%f117, %f118}, [%rd8+48];
fma.rn.f32 %f121, %f117, %f113, %f111;
fma.rn.f32 %f122, %f117, %f114, %f112;
mul.f32 %f123, %f118, %f114;
sub.f32 %f124, %f121, %f123;
fma.rn.f32 %f125, %f118, %f113, %f122;
ld.shared.v2.f32 {%f126, %f127}, [%rd9+952];
ld.shared.v2.f32 {%f130, %f131}, [%rd8+56];
fma.rn.f32 %f134, %f130, %f126, %f124;
fma.rn.f32 %f135, %f130, %f127, %f125;
mul.f32 %f136, %f131, %f127;
sub.f32 %f137, %f134, %f136;
fma.rn.f32 %f138, %f131, %f126, %f135;
ld.shared.v2.f32 {%f139, %f140}, [%rd9+1088];
ld.shared.v2.f32 {%f143, %f144}, [%rd8+64];
fma.rn.f32 %f147, %f143, %f139, %f137;
fma.rn.f32 %f148, %f143, %f140, %f138;
mul.f32 %f149, %f144, %f140;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f144, %f139, %f148;
ld.shared.v2.f32 {%f152, %f153}, [%rd9+1224];
ld.shared.v2.f32 {%f156, %f157}, [%rd8+72];
fma.rn.f32 %f160, %f156, %f152, %f150;
fma.rn.f32 %f161, %f156, %f153, %f151;
mul.f32 %f162, %f157, %f153;
sub.f32 %f163, %f160, %f162;
fma.rn.f32 %f164, %f157, %f152, %f161;
ld.shared.v2.f32 {%f165, %f166}, [%rd9+1360];
ld.shared.v2.f32 {%f169, %f170}, [%rd8+80];
fma.rn.f32 %f173, %f169, %f165, %f163;
fma.rn.f32 %f174, %f169, %f166, %f164;
mul.f32 %f175, %f170, %f166;
sub.f32 %f176, %f173, %f175;
fma.rn.f32 %f177, %f170, %f165, %f174;
ld.shared.v2.f32 {%f178, %f179}, [%rd9+1496];
ld.shared.v2.f32 {%f182, %f183}, [%rd8+88];
fma.rn.f32 %f186, %f182, %f178, %f176;
fma.rn.f32 %f187, %f182, %f179, %f177;
mul.f32 %f188, %f183, %f179;
sub.f32 %f189, %f186, %f188;
fma.rn.f32 %f190, %f183, %f178, %f187;
ld.shared.v2.f32 {%f191, %f192}, [%rd9+1632];
ld.shared.v2.f32 {%f195, %f196}, [%rd8+96];
fma.rn.f32 %f199, %f195, %f191, %f189;
fma.rn.f32 %f200, %f195, %f192, %f190;
mul.f32 %f201, %f196, %f192;
sub.f32 %f202, %f199, %f201;
fma.rn.f32 %f203, %f196, %f191, %f200;
ld.shared.v2.f32 {%f204, %f205}, [%rd9+1768];
ld.shared.v2.f32 {%f208, %f209}, [%rd8+104];
fma.rn.f32 %f212, %f208, %f204, %f202;
fma.rn.f32 %f213, %f208, %f205, %f203;
mul.f32 %f214, %f209, %f205;
sub.f32 %f215, %f212, %f214;
fma.rn.f32 %f216, %f209, %f204, %f213;
ld.shared.v2.f32 {%f217, %f218}, [%rd9+1904];
ld.shared.v2.f32 {%f221, %f222}, [%rd8+112];
fma.rn.f32 %f225, %f221, %f217, %f215;
fma.rn.f32 %f226, %f221, %f218, %f216;
mul.f32 %f227, %f222, %f218;
sub.f32 %f228, %f225, %f227;
fma.rn.f32 %f229, %f222, %f217, %f226;
ld.shared.v2.f32 {%f230, %f231}, [%rd9+2040];
ld.shared.v2.f32 {%f234, %f235}, [%rd8+120];
fma.rn.f32 %f238, %f234, %f230, %f228;
fma.rn.f32 %f239, %f234, %f231, %f229;
mul.f32 %f240, %f235, %f231;
sub.f32 %f473, %f238, %f240;
fma.rn.f32 %f472, %f235, %f230, %f239;
bar.sync 0;
ld.param.u32 %r28, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r27, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
add.s32 %r34, %r34, 16;
mad.lo.s32 %r23, %r34, %r28, %r4;
mul.wide.s32 %rd43, %r23, 8;
add.s64 %rd41, %rd2, %rd43;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd41];

	st.shared.v2.f32 [%rd7], {%f241, %f242};
mad.lo.s32 %r24, %r34, %r27, %r3;
mul.wide.s32 %rd44, %r24, 8;
add.s64 %rd42, %rd3, %rd44;

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd42];

	st.shared.v2.f32 [%rd6], {%f243, %f244};
bar.sync 0;
add.s32 %r33, %r33, 16;
setp.lt.s32	%p3, %r33, %r5;
@%p3 bra BB19_4;

BB19_5:
ld.param.u32 %r32, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mov.u32 %r31, %tid.y;
mov.u32 %r30, %ctaid.y;
shl.b32 %r29, %r30, 4;
ld.shared.v2.f32 {%f245, %f246}, [%rd9];
ld.shared.v2.f32 {%f249, %f250}, [%rd8];
fma.rn.f32 %f253, %f249, %f245, %f473;
fma.rn.f32 %f254, %f249, %f246, %f472;
mul.f32 %f255, %f250, %f246;
sub.f32 %f256, %f253, %f255;
fma.rn.f32 %f257, %f250, %f245, %f254;
ld.shared.v2.f32 {%f258, %f259}, [%rd9+136];
ld.shared.v2.f32 {%f262, %f263}, [%rd8+8];
fma.rn.f32 %f266, %f262, %f258, %f256;
fma.rn.f32 %f267, %f262, %f259, %f257;
mul.f32 %f268, %f263, %f259;
sub.f32 %f269, %f266, %f268;
fma.rn.f32 %f270, %f263, %f258, %f267;
ld.shared.v2.f32 {%f271, %f272}, [%rd9+272];
ld.shared.v2.f32 {%f275, %f276}, [%rd8+16];
fma.rn.f32 %f279, %f275, %f271, %f269;
fma.rn.f32 %f280, %f275, %f272, %f270;
mul.f32 %f281, %f276, %f272;
sub.f32 %f282, %f279, %f281;
fma.rn.f32 %f283, %f276, %f271, %f280;
ld.shared.v2.f32 {%f284, %f285}, [%rd9+408];
ld.shared.v2.f32 {%f288, %f289}, [%rd8+24];
fma.rn.f32 %f292, %f288, %f284, %f282;
fma.rn.f32 %f293, %f288, %f285, %f283;
mul.f32 %f294, %f289, %f285;
sub.f32 %f295, %f292, %f294;
fma.rn.f32 %f296, %f289, %f284, %f293;
ld.shared.v2.f32 {%f297, %f298}, [%rd9+544];
ld.shared.v2.f32 {%f301, %f302}, [%rd8+32];
fma.rn.f32 %f305, %f301, %f297, %f295;
fma.rn.f32 %f306, %f301, %f298, %f296;
mul.f32 %f307, %f302, %f298;
sub.f32 %f308, %f305, %f307;
fma.rn.f32 %f309, %f302, %f297, %f306;
ld.shared.v2.f32 {%f310, %f311}, [%rd9+680];
ld.shared.v2.f32 {%f314, %f315}, [%rd8+40];
fma.rn.f32 %f318, %f314, %f310, %f308;
fma.rn.f32 %f319, %f314, %f311, %f309;
mul.f32 %f320, %f315, %f311;
sub.f32 %f321, %f318, %f320;
fma.rn.f32 %f322, %f315, %f310, %f319;
ld.shared.v2.f32 {%f323, %f324}, [%rd9+816];
ld.shared.v2.f32 {%f327, %f328}, [%rd8+48];
fma.rn.f32 %f331, %f327, %f323, %f321;
fma.rn.f32 %f332, %f327, %f324, %f322;
mul.f32 %f333, %f328, %f324;
sub.f32 %f334, %f331, %f333;
fma.rn.f32 %f335, %f328, %f323, %f332;
ld.shared.v2.f32 {%f336, %f337}, [%rd9+952];
ld.shared.v2.f32 {%f340, %f341}, [%rd8+56];
fma.rn.f32 %f344, %f340, %f336, %f334;
fma.rn.f32 %f345, %f340, %f337, %f335;
mul.f32 %f346, %f341, %f337;
sub.f32 %f347, %f344, %f346;
fma.rn.f32 %f348, %f341, %f336, %f345;
ld.shared.v2.f32 {%f349, %f350}, [%rd9+1088];
ld.shared.v2.f32 {%f353, %f354}, [%rd8+64];
fma.rn.f32 %f357, %f353, %f349, %f347;
fma.rn.f32 %f358, %f353, %f350, %f348;
mul.f32 %f359, %f354, %f350;
sub.f32 %f360, %f357, %f359;
fma.rn.f32 %f361, %f354, %f349, %f358;
ld.shared.v2.f32 {%f362, %f363}, [%rd9+1224];
ld.shared.v2.f32 {%f366, %f367}, [%rd8+72];
fma.rn.f32 %f370, %f366, %f362, %f360;
fma.rn.f32 %f371, %f366, %f363, %f361;
mul.f32 %f372, %f367, %f363;
sub.f32 %f373, %f370, %f372;
fma.rn.f32 %f374, %f367, %f362, %f371;
ld.shared.v2.f32 {%f375, %f376}, [%rd9+1360];
ld.shared.v2.f32 {%f379, %f380}, [%rd8+80];
fma.rn.f32 %f383, %f379, %f375, %f373;
fma.rn.f32 %f384, %f379, %f376, %f374;
mul.f32 %f385, %f380, %f376;
sub.f32 %f386, %f383, %f385;
fma.rn.f32 %f387, %f380, %f375, %f384;
ld.shared.v2.f32 {%f388, %f389}, [%rd9+1496];
ld.shared.v2.f32 {%f392, %f393}, [%rd8+88];
fma.rn.f32 %f396, %f392, %f388, %f386;
fma.rn.f32 %f397, %f392, %f389, %f387;
mul.f32 %f398, %f393, %f389;
sub.f32 %f399, %f396, %f398;
fma.rn.f32 %f400, %f393, %f388, %f397;
ld.shared.v2.f32 {%f401, %f402}, [%rd9+1632];
ld.shared.v2.f32 {%f405, %f406}, [%rd8+96];
fma.rn.f32 %f409, %f405, %f401, %f399;
fma.rn.f32 %f410, %f405, %f402, %f400;
mul.f32 %f411, %f406, %f402;
sub.f32 %f412, %f409, %f411;
fma.rn.f32 %f413, %f406, %f401, %f410;
ld.shared.v2.f32 {%f414, %f415}, [%rd9+1768];
ld.shared.v2.f32 {%f418, %f419}, [%rd8+104];
fma.rn.f32 %f422, %f418, %f414, %f412;
fma.rn.f32 %f423, %f418, %f415, %f413;
mul.f32 %f424, %f419, %f415;
sub.f32 %f425, %f422, %f424;
fma.rn.f32 %f426, %f419, %f414, %f423;
ld.shared.v2.f32 {%f427, %f428}, [%rd9+1904];
ld.shared.v2.f32 {%f431, %f432}, [%rd8+112];
fma.rn.f32 %f435, %f431, %f427, %f425;
fma.rn.f32 %f436, %f431, %f428, %f426;
mul.f32 %f437, %f432, %f428;
sub.f32 %f438, %f435, %f437;
fma.rn.f32 %f439, %f432, %f427, %f436;
ld.shared.v2.f32 {%f440, %f441}, [%rd9+2040];
ld.shared.v2.f32 {%f444, %f445}, [%rd8+120];
fma.rn.f32 %f448, %f444, %f440, %f438;
fma.rn.f32 %f449, %f444, %f441, %f439;
mul.f32 %f450, %f445, %f441;
sub.f32 %f451, %f448, %f450;
fma.rn.f32 %f452, %f445, %f440, %f449;
add.s32 %r25, %r29, %r31;
mad.lo.s32 %r26, %r25, %r32, %r4;
mul.wide.s32 %rd45, %r26, 8;
add.s64 %rd10, %rd1, %rd45;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f451;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f451;
@%p6 bra BB19_7;
bra.uni BB19_6;

BB19_7:
ld.v2.f32 {%f455, %f456}, [%rd10];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.v2.f32 [%rd10], {%f466, %f467};
bra.uni BB19_8;

BB19_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.v2.f32 [%rd10], {%f454, %f453};

BB19_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<35>;
.reg .b64 %rd<46>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd11, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r10, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r11, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r34, %tid.y;
mov.u32 %r15, %ctaid.y;
shl.b32 %r2, %r15, 4;
setp.eq.s32	%p1, %r14, 0;
@%p1 bra BB20_2;

cvta.to.global.u64 %rd16, %rd14;
ld.global.v2.f32 {%f23, %f24}, [%rd16];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd17, %rd15;
ld.global.v2.f32 {%f25, %f26}, [%rd17];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB20_2:
cvta.to.global.u64 %rd20, %rd13;
cvta.to.global.u64 %rd21, %rd12;
cvta.to.global.u64 %rd22, %rd11;
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ctaid.x;
shl.b32 %r18, %r17, 4;
mov.u32 %r19, %ctaid.z;
mul.wide.s32 %rd23, %r19, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.u64 %rd1, [%rd24];
add.s64 %rd25, %rd21, %rd23;
ld.global.u64 %rd2, [%rd25];
add.s64 %rd26, %rd20, %rd23;
add.s32 %r3, %r2, %r16;
mad.lo.s32 %r20, %r34, %r12, %r3;
ld.global.u64 %rd3, [%rd26];
mul.wide.s32 %rd27, %r20, 8;
add.s64 %rd18, %rd3, %rd27;
cvt.s64.s32	%rd4, %r16;
cvt.s64.s32	%rd5, %r34;
mul.wide.s32 %rd28, %r34, 136;
mov.u64 %rd29, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r16, 8;
add.s64 %rd6, %rd30, %rd31;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd18];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r4, %r18, %r16;
mad.lo.s32 %r21, %r34, %r11, %r4;
mul.wide.s32 %rd32, %r21, 8;
add.s64 %rd19, %rd2, %rd32;
mul.wide.s32 %rd33, %r16, 136;
mov.u64 %rd34, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd35, %rd34, %rd33;
mul.wide.s32 %rd36, %r34, 8;
add.s64 %rd7, %rd35, %rd36;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd19];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r5, %r10, -16;
mul.lo.s64 %rd37, %rd4, 136;
add.s64 %rd8, %rd34, %rd37;
shl.b64 %rd39, %rd5, 3;
add.s64 %rd9, %rd29, %rd39;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r5, 1;
@%p2 bra BB20_5;

mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r33, 0;

BB20_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd9];
ld.shared.v2.f32 {%f39, %f40}, [%rd8];
fma.rn.f32 %f43, %f39, %f35, %f473;
mul.f32 %f44, %f39, %f36;
sub.f32 %f45, %f472, %f44;
fma.rn.f32 %f46, %f40, %f36, %f43;
fma.rn.f32 %f47, %f40, %f35, %f45;
ld.shared.v2.f32 {%f48, %f49}, [%rd9+136];
ld.shared.v2.f32 {%f52, %f53}, [%rd8+8];
fma.rn.f32 %f56, %f52, %f48, %f46;
mul.f32 %f57, %f52, %f49;
sub.f32 %f58, %f47, %f57;
fma.rn.f32 %f59, %f53, %f49, %f56;
fma.rn.f32 %f60, %f53, %f48, %f58;
ld.shared.v2.f32 {%f61, %f62}, [%rd9+272];
ld.shared.v2.f32 {%f65, %f66}, [%rd8+16];
fma.rn.f32 %f69, %f65, %f61, %f59;
mul.f32 %f70, %f65, %f62;
sub.f32 %f71, %f60, %f70;
fma.rn.f32 %f72, %f66, %f62, %f69;
fma.rn.f32 %f73, %f66, %f61, %f71;
ld.shared.v2.f32 {%f74, %f75}, [%rd9+408];
ld.shared.v2.f32 {%f78, %f79}, [%rd8+24];
fma.rn.f32 %f82, %f78, %f74, %f72;
mul.f32 %f83, %f78, %f75;
sub.f32 %f84, %f73, %f83;
fma.rn.f32 %f85, %f79, %f75, %f82;
fma.rn.f32 %f86, %f79, %f74, %f84;
ld.shared.v2.f32 {%f87, %f88}, [%rd9+544];
ld.shared.v2.f32 {%f91, %f92}, [%rd8+32];
fma.rn.f32 %f95, %f91, %f87, %f85;
mul.f32 %f96, %f91, %f88;
sub.f32 %f97, %f86, %f96;
fma.rn.f32 %f98, %f92, %f88, %f95;
fma.rn.f32 %f99, %f92, %f87, %f97;
ld.shared.v2.f32 {%f100, %f101}, [%rd9+680];
ld.shared.v2.f32 {%f104, %f105}, [%rd8+40];
fma.rn.f32 %f108, %f104, %f100, %f98;
mul.f32 %f109, %f104, %f101;
sub.f32 %f110, %f99, %f109;
fma.rn.f32 %f111, %f105, %f101, %f108;
fma.rn.f32 %f112, %f105, %f100, %f110;
ld.shared.v2.f32 {%f113, %f114}, [%rd9+816];
ld.shared.v2.f32 {%f117, %f118}, [%rd8+48];
fma.rn.f32 %f121, %f117, %f113, %f111;
mul.f32 %f122, %f117, %f114;
sub.f32 %f123, %f112, %f122;
fma.rn.f32 %f124, %f118, %f114, %f121;
fma.rn.f32 %f125, %f118, %f113, %f123;
ld.shared.v2.f32 {%f126, %f127}, [%rd9+952];
ld.shared.v2.f32 {%f130, %f131}, [%rd8+56];
fma.rn.f32 %f134, %f130, %f126, %f124;
mul.f32 %f135, %f130, %f127;
sub.f32 %f136, %f125, %f135;
fma.rn.f32 %f137, %f131, %f127, %f134;
fma.rn.f32 %f138, %f131, %f126, %f136;
ld.shared.v2.f32 {%f139, %f140}, [%rd9+1088];
ld.shared.v2.f32 {%f143, %f144}, [%rd8+64];
fma.rn.f32 %f147, %f143, %f139, %f137;
mul.f32 %f148, %f143, %f140;
sub.f32 %f149, %f138, %f148;
fma.rn.f32 %f150, %f144, %f140, %f147;
fma.rn.f32 %f151, %f144, %f139, %f149;
ld.shared.v2.f32 {%f152, %f153}, [%rd9+1224];
ld.shared.v2.f32 {%f156, %f157}, [%rd8+72];
fma.rn.f32 %f160, %f156, %f152, %f150;
mul.f32 %f161, %f156, %f153;
sub.f32 %f162, %f151, %f161;
fma.rn.f32 %f163, %f157, %f153, %f160;
fma.rn.f32 %f164, %f157, %f152, %f162;
ld.shared.v2.f32 {%f165, %f166}, [%rd9+1360];
ld.shared.v2.f32 {%f169, %f170}, [%rd8+80];
fma.rn.f32 %f173, %f169, %f165, %f163;
mul.f32 %f174, %f169, %f166;
sub.f32 %f175, %f164, %f174;
fma.rn.f32 %f176, %f170, %f166, %f173;
fma.rn.f32 %f177, %f170, %f165, %f175;
ld.shared.v2.f32 {%f178, %f179}, [%rd9+1496];
ld.shared.v2.f32 {%f182, %f183}, [%rd8+88];
fma.rn.f32 %f186, %f182, %f178, %f176;
mul.f32 %f187, %f182, %f179;
sub.f32 %f188, %f177, %f187;
fma.rn.f32 %f189, %f183, %f179, %f186;
fma.rn.f32 %f190, %f183, %f178, %f188;
ld.shared.v2.f32 {%f191, %f192}, [%rd9+1632];
ld.shared.v2.f32 {%f195, %f196}, [%rd8+96];
fma.rn.f32 %f199, %f195, %f191, %f189;
mul.f32 %f200, %f195, %f192;
sub.f32 %f201, %f190, %f200;
fma.rn.f32 %f202, %f196, %f192, %f199;
fma.rn.f32 %f203, %f196, %f191, %f201;
ld.shared.v2.f32 {%f204, %f205}, [%rd9+1768];
ld.shared.v2.f32 {%f208, %f209}, [%rd8+104];
fma.rn.f32 %f212, %f208, %f204, %f202;
mul.f32 %f213, %f208, %f205;
sub.f32 %f214, %f203, %f213;
fma.rn.f32 %f215, %f209, %f205, %f212;
fma.rn.f32 %f216, %f209, %f204, %f214;
ld.shared.v2.f32 {%f217, %f218}, [%rd9+1904];
ld.shared.v2.f32 {%f221, %f222}, [%rd8+112];
fma.rn.f32 %f225, %f221, %f217, %f215;
mul.f32 %f226, %f221, %f218;
sub.f32 %f227, %f216, %f226;
fma.rn.f32 %f228, %f222, %f218, %f225;
fma.rn.f32 %f229, %f222, %f217, %f227;
ld.shared.v2.f32 {%f230, %f231}, [%rd9+2040];
ld.shared.v2.f32 {%f234, %f235}, [%rd8+120];
fma.rn.f32 %f238, %f234, %f230, %f228;
mul.f32 %f239, %f234, %f231;
sub.f32 %f240, %f229, %f239;
fma.rn.f32 %f473, %f235, %f231, %f238;
fma.rn.f32 %f472, %f235, %f230, %f240;
bar.sync 0;
ld.param.u32 %r28, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r27, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
add.s32 %r34, %r34, 16;
mad.lo.s32 %r23, %r34, %r28, %r4;
mul.wide.s32 %rd43, %r23, 8;
add.s64 %rd41, %rd2, %rd43;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd41];

	st.shared.v2.f32 [%rd7], {%f241, %f242};
mad.lo.s32 %r24, %r34, %r27, %r3;
mul.wide.s32 %rd44, %r24, 8;
add.s64 %rd42, %rd3, %rd44;

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd42];

	st.shared.v2.f32 [%rd6], {%f243, %f244};
bar.sync 0;
add.s32 %r33, %r33, 16;
setp.lt.s32	%p3, %r33, %r5;
@%p3 bra BB20_4;

BB20_5:
ld.param.u32 %r32, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mov.u32 %r31, %tid.y;
mov.u32 %r30, %ctaid.y;
shl.b32 %r29, %r30, 4;
ld.shared.v2.f32 {%f245, %f246}, [%rd9];
ld.shared.v2.f32 {%f249, %f250}, [%rd8];
fma.rn.f32 %f253, %f249, %f245, %f473;
mul.f32 %f254, %f249, %f246;
sub.f32 %f255, %f472, %f254;
fma.rn.f32 %f256, %f250, %f246, %f253;
fma.rn.f32 %f257, %f250, %f245, %f255;
ld.shared.v2.f32 {%f258, %f259}, [%rd9+136];
ld.shared.v2.f32 {%f262, %f263}, [%rd8+8];
fma.rn.f32 %f266, %f262, %f258, %f256;
mul.f32 %f267, %f262, %f259;
sub.f32 %f268, %f257, %f267;
fma.rn.f32 %f269, %f263, %f259, %f266;
fma.rn.f32 %f270, %f263, %f258, %f268;
ld.shared.v2.f32 {%f271, %f272}, [%rd9+272];
ld.shared.v2.f32 {%f275, %f276}, [%rd8+16];
fma.rn.f32 %f279, %f275, %f271, %f269;
mul.f32 %f280, %f275, %f272;
sub.f32 %f281, %f270, %f280;
fma.rn.f32 %f282, %f276, %f272, %f279;
fma.rn.f32 %f283, %f276, %f271, %f281;
ld.shared.v2.f32 {%f284, %f285}, [%rd9+408];
ld.shared.v2.f32 {%f288, %f289}, [%rd8+24];
fma.rn.f32 %f292, %f288, %f284, %f282;
mul.f32 %f293, %f288, %f285;
sub.f32 %f294, %f283, %f293;
fma.rn.f32 %f295, %f289, %f285, %f292;
fma.rn.f32 %f296, %f289, %f284, %f294;
ld.shared.v2.f32 {%f297, %f298}, [%rd9+544];
ld.shared.v2.f32 {%f301, %f302}, [%rd8+32];
fma.rn.f32 %f305, %f301, %f297, %f295;
mul.f32 %f306, %f301, %f298;
sub.f32 %f307, %f296, %f306;
fma.rn.f32 %f308, %f302, %f298, %f305;
fma.rn.f32 %f309, %f302, %f297, %f307;
ld.shared.v2.f32 {%f310, %f311}, [%rd9+680];
ld.shared.v2.f32 {%f314, %f315}, [%rd8+40];
fma.rn.f32 %f318, %f314, %f310, %f308;
mul.f32 %f319, %f314, %f311;
sub.f32 %f320, %f309, %f319;
fma.rn.f32 %f321, %f315, %f311, %f318;
fma.rn.f32 %f322, %f315, %f310, %f320;
ld.shared.v2.f32 {%f323, %f324}, [%rd9+816];
ld.shared.v2.f32 {%f327, %f328}, [%rd8+48];
fma.rn.f32 %f331, %f327, %f323, %f321;
mul.f32 %f332, %f327, %f324;
sub.f32 %f333, %f322, %f332;
fma.rn.f32 %f334, %f328, %f324, %f331;
fma.rn.f32 %f335, %f328, %f323, %f333;
ld.shared.v2.f32 {%f336, %f337}, [%rd9+952];
ld.shared.v2.f32 {%f340, %f341}, [%rd8+56];
fma.rn.f32 %f344, %f340, %f336, %f334;
mul.f32 %f345, %f340, %f337;
sub.f32 %f346, %f335, %f345;
fma.rn.f32 %f347, %f341, %f337, %f344;
fma.rn.f32 %f348, %f341, %f336, %f346;
ld.shared.v2.f32 {%f349, %f350}, [%rd9+1088];
ld.shared.v2.f32 {%f353, %f354}, [%rd8+64];
fma.rn.f32 %f357, %f353, %f349, %f347;
mul.f32 %f358, %f353, %f350;
sub.f32 %f359, %f348, %f358;
fma.rn.f32 %f360, %f354, %f350, %f357;
fma.rn.f32 %f361, %f354, %f349, %f359;
ld.shared.v2.f32 {%f362, %f363}, [%rd9+1224];
ld.shared.v2.f32 {%f366, %f367}, [%rd8+72];
fma.rn.f32 %f370, %f366, %f362, %f360;
mul.f32 %f371, %f366, %f363;
sub.f32 %f372, %f361, %f371;
fma.rn.f32 %f373, %f367, %f363, %f370;
fma.rn.f32 %f374, %f367, %f362, %f372;
ld.shared.v2.f32 {%f375, %f376}, [%rd9+1360];
ld.shared.v2.f32 {%f379, %f380}, [%rd8+80];
fma.rn.f32 %f383, %f379, %f375, %f373;
mul.f32 %f384, %f379, %f376;
sub.f32 %f385, %f374, %f384;
fma.rn.f32 %f386, %f380, %f376, %f383;
fma.rn.f32 %f387, %f380, %f375, %f385;
ld.shared.v2.f32 {%f388, %f389}, [%rd9+1496];
ld.shared.v2.f32 {%f392, %f393}, [%rd8+88];
fma.rn.f32 %f396, %f392, %f388, %f386;
mul.f32 %f397, %f392, %f389;
sub.f32 %f398, %f387, %f397;
fma.rn.f32 %f399, %f393, %f389, %f396;
fma.rn.f32 %f400, %f393, %f388, %f398;
ld.shared.v2.f32 {%f401, %f402}, [%rd9+1632];
ld.shared.v2.f32 {%f405, %f406}, [%rd8+96];
fma.rn.f32 %f409, %f405, %f401, %f399;
mul.f32 %f410, %f405, %f402;
sub.f32 %f411, %f400, %f410;
fma.rn.f32 %f412, %f406, %f402, %f409;
fma.rn.f32 %f413, %f406, %f401, %f411;
ld.shared.v2.f32 {%f414, %f415}, [%rd9+1768];
ld.shared.v2.f32 {%f418, %f419}, [%rd8+104];
fma.rn.f32 %f422, %f418, %f414, %f412;
mul.f32 %f423, %f418, %f415;
sub.f32 %f424, %f413, %f423;
fma.rn.f32 %f425, %f419, %f415, %f422;
fma.rn.f32 %f426, %f419, %f414, %f424;
ld.shared.v2.f32 {%f427, %f428}, [%rd9+1904];
ld.shared.v2.f32 {%f431, %f432}, [%rd8+112];
fma.rn.f32 %f435, %f431, %f427, %f425;
mul.f32 %f436, %f431, %f428;
sub.f32 %f437, %f426, %f436;
fma.rn.f32 %f438, %f432, %f428, %f435;
fma.rn.f32 %f439, %f432, %f427, %f437;
ld.shared.v2.f32 {%f440, %f441}, [%rd9+2040];
ld.shared.v2.f32 {%f444, %f445}, [%rd8+120];
fma.rn.f32 %f448, %f444, %f440, %f438;
mul.f32 %f449, %f444, %f441;
sub.f32 %f450, %f439, %f449;
fma.rn.f32 %f451, %f445, %f441, %f448;
fma.rn.f32 %f452, %f445, %f440, %f450;
add.s32 %r25, %r29, %r31;
mad.lo.s32 %r26, %r25, %r32, %r4;
mul.wide.s32 %rd45, %r26, 8;
add.s64 %rd10, %rd1, %rd45;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f451;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f451;
@%p6 bra BB20_7;
bra.uni BB20_6;

BB20_7:
ld.v2.f32 {%f455, %f456}, [%rd10];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.v2.f32 [%rd10], {%f466, %f467};
bra.uni BB20_8;

BB20_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.v2.f32 [%rd10], {%f454, %f453};

BB20_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<34>;
.reg .b64 %rd<56>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r8, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r9, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r10, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %ctaid.y;
mov.u32 %r13, %ctaid.x;
shl.b32 %r3, %r13, 4;
setp.eq.s32	%p1, %r12, 0;
@%p1 bra BB21_2;

cvta.to.global.u64 %rd22, %rd20;
ld.global.v2.f32 {%f23, %f24}, [%rd22];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd23, %rd21;
ld.global.v2.f32 {%f25, %f26}, [%rd23];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB21_2:
cvta.to.global.u64 %rd26, %rd19;
cvta.to.global.u64 %rd27, %rd18;
cvta.to.global.u64 %rd28, %rd17;
mov.u32 %r14, %tid.y;
shl.b32 %r15, %r2, 4;
mov.u32 %r16, %ctaid.z;
mul.wide.s32 %rd29, %r16, 8;
add.s64 %rd30, %rd28, %rd29;
ld.global.u64 %rd1, [%rd30];
add.s64 %rd31, %rd27, %rd29;
ld.global.u64 %rd2, [%rd31];
add.s64 %rd32, %rd26, %rd29;
add.s32 %r4, %r15, %r14;
mad.lo.s32 %r17, %r4, %r10, %r1;
ld.global.u64 %rd3, [%rd32];
mul.wide.s32 %rd33, %r17, 8;
add.s64 %rd24, %rd3, %rd33;
cvt.s64.s32	%rd4, %r14;
cvt.s64.s32	%rd5, %r1;
mul.wide.s32 %rd34, %r1, 136;
mov.u64 %rd35, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd36, %rd35, %rd34;
mul.wide.s32 %rd37, %r14, 8;
add.s64 %rd6, %rd36, %rd37;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd24];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r18, %r3, %r14;
mad.lo.s32 %r19, %r18, %r9, %r1;
mul.wide.s32 %rd38, %r19, 8;
add.s64 %rd25, %rd2, %rd38;
mul.wide.s32 %rd39, %r14, 136;
mov.u64 %rd40, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r1, 8;
add.s64 %rd7, %rd41, %rd42;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd25];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r5, %r8, -16;
mul.lo.s64 %rd43, %rd5, 136;
add.s64 %rd8, %rd40, %rd43;
shl.b64 %rd45, %rd4, 3;
add.s64 %rd9, %rd35, %rd45;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r5, 1;
@%p2 bra BB21_5;

mad.lo.s32 %r23, %r13, 16, %r14;
mad.lo.s32 %r24, %r9, %r23, %r1;
mul.wide.s32 %rd47, %r24, 8;
add.s64 %rd48, %rd47, %rd2;
add.s64 %rd55, %rd48, 128;
mad.lo.s32 %r25, %r2, 16, %r14;
mad.lo.s32 %r26, %r10, %r25, %r1;
mul.wide.s32 %rd49, %r26, 8;
add.s64 %rd50, %rd49, %rd3;
add.s64 %rd54, %rd50, 128;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r33, 0;

BB21_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd9];
ld.shared.v2.f32 {%f39, %f40}, [%rd8];
fma.rn.f32 %f43, %f39, %f35, %f473;
fma.rn.f32 %f44, %f39, %f36, %f472;
mul.f32 %f45, %f40, %f36;
sub.f32 %f46, %f43, %f45;
fma.rn.f32 %f47, %f40, %f35, %f44;
ld.shared.v2.f32 {%f48, %f49}, [%rd9+136];
ld.shared.v2.f32 {%f52, %f53}, [%rd8+8];
fma.rn.f32 %f56, %f52, %f48, %f46;
fma.rn.f32 %f57, %f52, %f49, %f47;
mul.f32 %f58, %f53, %f49;
sub.f32 %f59, %f56, %f58;
fma.rn.f32 %f60, %f53, %f48, %f57;
ld.shared.v2.f32 {%f61, %f62}, [%rd9+272];
ld.shared.v2.f32 {%f65, %f66}, [%rd8+16];
fma.rn.f32 %f69, %f65, %f61, %f59;
fma.rn.f32 %f70, %f65, %f62, %f60;
mul.f32 %f71, %f66, %f62;
sub.f32 %f72, %f69, %f71;
fma.rn.f32 %f73, %f66, %f61, %f70;
ld.shared.v2.f32 {%f74, %f75}, [%rd9+408];
ld.shared.v2.f32 {%f78, %f79}, [%rd8+24];
fma.rn.f32 %f82, %f78, %f74, %f72;
fma.rn.f32 %f83, %f78, %f75, %f73;
mul.f32 %f84, %f79, %f75;
sub.f32 %f85, %f82, %f84;
fma.rn.f32 %f86, %f79, %f74, %f83;
ld.shared.v2.f32 {%f87, %f88}, [%rd9+544];
ld.shared.v2.f32 {%f91, %f92}, [%rd8+32];
fma.rn.f32 %f95, %f91, %f87, %f85;
fma.rn.f32 %f96, %f91, %f88, %f86;
mul.f32 %f97, %f92, %f88;
sub.f32 %f98, %f95, %f97;
fma.rn.f32 %f99, %f92, %f87, %f96;
ld.shared.v2.f32 {%f100, %f101}, [%rd9+680];
ld.shared.v2.f32 {%f104, %f105}, [%rd8+40];
fma.rn.f32 %f108, %f104, %f100, %f98;
fma.rn.f32 %f109, %f104, %f101, %f99;
mul.f32 %f110, %f105, %f101;
sub.f32 %f111, %f108, %f110;
fma.rn.f32 %f112, %f105, %f100, %f109;
ld.shared.v2.f32 {%f113, %f114}, [%rd9+816];
ld.shared.v2.f32 {%f117, %f118}, [%rd8+48];
fma.rn.f32 %f121, %f117, %f113, %f111;
fma.rn.f32 %f122, %f117, %f114, %f112;
mul.f32 %f123, %f118, %f114;
sub.f32 %f124, %f121, %f123;
fma.rn.f32 %f125, %f118, %f113, %f122;
ld.shared.v2.f32 {%f126, %f127}, [%rd9+952];
ld.shared.v2.f32 {%f130, %f131}, [%rd8+56];
fma.rn.f32 %f134, %f130, %f126, %f124;
fma.rn.f32 %f135, %f130, %f127, %f125;
mul.f32 %f136, %f131, %f127;
sub.f32 %f137, %f134, %f136;
fma.rn.f32 %f138, %f131, %f126, %f135;
ld.shared.v2.f32 {%f139, %f140}, [%rd9+1088];
ld.shared.v2.f32 {%f143, %f144}, [%rd8+64];
fma.rn.f32 %f147, %f143, %f139, %f137;
fma.rn.f32 %f148, %f143, %f140, %f138;
mul.f32 %f149, %f144, %f140;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f144, %f139, %f148;
ld.shared.v2.f32 {%f152, %f153}, [%rd9+1224];
ld.shared.v2.f32 {%f156, %f157}, [%rd8+72];
fma.rn.f32 %f160, %f156, %f152, %f150;
fma.rn.f32 %f161, %f156, %f153, %f151;
mul.f32 %f162, %f157, %f153;
sub.f32 %f163, %f160, %f162;
fma.rn.f32 %f164, %f157, %f152, %f161;
ld.shared.v2.f32 {%f165, %f166}, [%rd9+1360];
ld.shared.v2.f32 {%f169, %f170}, [%rd8+80];
fma.rn.f32 %f173, %f169, %f165, %f163;
fma.rn.f32 %f174, %f169, %f166, %f164;
mul.f32 %f175, %f170, %f166;
sub.f32 %f176, %f173, %f175;
fma.rn.f32 %f177, %f170, %f165, %f174;
ld.shared.v2.f32 {%f178, %f179}, [%rd9+1496];
ld.shared.v2.f32 {%f182, %f183}, [%rd8+88];
fma.rn.f32 %f186, %f182, %f178, %f176;
fma.rn.f32 %f187, %f182, %f179, %f177;
mul.f32 %f188, %f183, %f179;
sub.f32 %f189, %f186, %f188;
fma.rn.f32 %f190, %f183, %f178, %f187;
ld.shared.v2.f32 {%f191, %f192}, [%rd9+1632];
ld.shared.v2.f32 {%f195, %f196}, [%rd8+96];
fma.rn.f32 %f199, %f195, %f191, %f189;
fma.rn.f32 %f200, %f195, %f192, %f190;
mul.f32 %f201, %f196, %f192;
sub.f32 %f202, %f199, %f201;
fma.rn.f32 %f203, %f196, %f191, %f200;
ld.shared.v2.f32 {%f204, %f205}, [%rd9+1768];
ld.shared.v2.f32 {%f208, %f209}, [%rd8+104];
fma.rn.f32 %f212, %f208, %f204, %f202;
fma.rn.f32 %f213, %f208, %f205, %f203;
mul.f32 %f214, %f209, %f205;
sub.f32 %f215, %f212, %f214;
fma.rn.f32 %f216, %f209, %f204, %f213;
ld.shared.v2.f32 {%f217, %f218}, [%rd9+1904];
ld.shared.v2.f32 {%f221, %f222}, [%rd8+112];
fma.rn.f32 %f225, %f221, %f217, %f215;
fma.rn.f32 %f226, %f221, %f218, %f216;
mul.f32 %f227, %f222, %f218;
sub.f32 %f228, %f225, %f227;
fma.rn.f32 %f229, %f222, %f217, %f226;
ld.shared.v2.f32 {%f230, %f231}, [%rd9+2040];
ld.shared.v2.f32 {%f234, %f235}, [%rd8+120];
fma.rn.f32 %f238, %f234, %f230, %f228;
fma.rn.f32 %f239, %f234, %f231, %f229;
mul.f32 %f240, %f235, %f231;
sub.f32 %f473, %f238, %f240;
fma.rn.f32 %f472, %f235, %f230, %f239;
bar.sync 0;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd55];

	st.shared.v2.f32 [%rd7], {%f241, %f242};

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd54];

	st.shared.v2.f32 [%rd6], {%f243, %f244};
bar.sync 0;
add.s64 %rd55, %rd55, 128;
add.s64 %rd54, %rd54, 128;
add.s32 %r33, %r33, 16;
setp.lt.s32	%p3, %r33, %r5;
@%p3 bra BB21_4;

BB21_5:
ld.param.u32 %r32, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mov.u32 %r31, %ctaid.x;
shl.b32 %r30, %r31, 4;
mov.u32 %r29, %tid.x;
ld.shared.v2.f32 {%f245, %f246}, [%rd9];
ld.shared.v2.f32 {%f249, %f250}, [%rd8];
fma.rn.f32 %f253, %f249, %f245, %f473;
fma.rn.f32 %f254, %f249, %f246, %f472;
mul.f32 %f255, %f250, %f246;
sub.f32 %f256, %f253, %f255;
fma.rn.f32 %f257, %f250, %f245, %f254;
ld.shared.v2.f32 {%f258, %f259}, [%rd9+136];
ld.shared.v2.f32 {%f262, %f263}, [%rd8+8];
fma.rn.f32 %f266, %f262, %f258, %f256;
fma.rn.f32 %f267, %f262, %f259, %f257;
mul.f32 %f268, %f263, %f259;
sub.f32 %f269, %f266, %f268;
fma.rn.f32 %f270, %f263, %f258, %f267;
ld.shared.v2.f32 {%f271, %f272}, [%rd9+272];
ld.shared.v2.f32 {%f275, %f276}, [%rd8+16];
fma.rn.f32 %f279, %f275, %f271, %f269;
fma.rn.f32 %f280, %f275, %f272, %f270;
mul.f32 %f281, %f276, %f272;
sub.f32 %f282, %f279, %f281;
fma.rn.f32 %f283, %f276, %f271, %f280;
ld.shared.v2.f32 {%f284, %f285}, [%rd9+408];
ld.shared.v2.f32 {%f288, %f289}, [%rd8+24];
fma.rn.f32 %f292, %f288, %f284, %f282;
fma.rn.f32 %f293, %f288, %f285, %f283;
mul.f32 %f294, %f289, %f285;
sub.f32 %f295, %f292, %f294;
fma.rn.f32 %f296, %f289, %f284, %f293;
ld.shared.v2.f32 {%f297, %f298}, [%rd9+544];
ld.shared.v2.f32 {%f301, %f302}, [%rd8+32];
fma.rn.f32 %f305, %f301, %f297, %f295;
fma.rn.f32 %f306, %f301, %f298, %f296;
mul.f32 %f307, %f302, %f298;
sub.f32 %f308, %f305, %f307;
fma.rn.f32 %f309, %f302, %f297, %f306;
ld.shared.v2.f32 {%f310, %f311}, [%rd9+680];
ld.shared.v2.f32 {%f314, %f315}, [%rd8+40];
fma.rn.f32 %f318, %f314, %f310, %f308;
fma.rn.f32 %f319, %f314, %f311, %f309;
mul.f32 %f320, %f315, %f311;
sub.f32 %f321, %f318, %f320;
fma.rn.f32 %f322, %f315, %f310, %f319;
ld.shared.v2.f32 {%f323, %f324}, [%rd9+816];
ld.shared.v2.f32 {%f327, %f328}, [%rd8+48];
fma.rn.f32 %f331, %f327, %f323, %f321;
fma.rn.f32 %f332, %f327, %f324, %f322;
mul.f32 %f333, %f328, %f324;
sub.f32 %f334, %f331, %f333;
fma.rn.f32 %f335, %f328, %f323, %f332;
ld.shared.v2.f32 {%f336, %f337}, [%rd9+952];
ld.shared.v2.f32 {%f340, %f341}, [%rd8+56];
fma.rn.f32 %f344, %f340, %f336, %f334;
fma.rn.f32 %f345, %f340, %f337, %f335;
mul.f32 %f346, %f341, %f337;
sub.f32 %f347, %f344, %f346;
fma.rn.f32 %f348, %f341, %f336, %f345;
ld.shared.v2.f32 {%f349, %f350}, [%rd9+1088];
ld.shared.v2.f32 {%f353, %f354}, [%rd8+64];
fma.rn.f32 %f357, %f353, %f349, %f347;
fma.rn.f32 %f358, %f353, %f350, %f348;
mul.f32 %f359, %f354, %f350;
sub.f32 %f360, %f357, %f359;
fma.rn.f32 %f361, %f354, %f349, %f358;
ld.shared.v2.f32 {%f362, %f363}, [%rd9+1224];
ld.shared.v2.f32 {%f366, %f367}, [%rd8+72];
fma.rn.f32 %f370, %f366, %f362, %f360;
fma.rn.f32 %f371, %f366, %f363, %f361;
mul.f32 %f372, %f367, %f363;
sub.f32 %f373, %f370, %f372;
fma.rn.f32 %f374, %f367, %f362, %f371;
ld.shared.v2.f32 {%f375, %f376}, [%rd9+1360];
ld.shared.v2.f32 {%f379, %f380}, [%rd8+80];
fma.rn.f32 %f383, %f379, %f375, %f373;
fma.rn.f32 %f384, %f379, %f376, %f374;
mul.f32 %f385, %f380, %f376;
sub.f32 %f386, %f383, %f385;
fma.rn.f32 %f387, %f380, %f375, %f384;
ld.shared.v2.f32 {%f388, %f389}, [%rd9+1496];
ld.shared.v2.f32 {%f392, %f393}, [%rd8+88];
fma.rn.f32 %f396, %f392, %f388, %f386;
fma.rn.f32 %f397, %f392, %f389, %f387;
mul.f32 %f398, %f393, %f389;
sub.f32 %f399, %f396, %f398;
fma.rn.f32 %f400, %f393, %f388, %f397;
ld.shared.v2.f32 {%f401, %f402}, [%rd9+1632];
ld.shared.v2.f32 {%f405, %f406}, [%rd8+96];
fma.rn.f32 %f409, %f405, %f401, %f399;
fma.rn.f32 %f410, %f405, %f402, %f400;
mul.f32 %f411, %f406, %f402;
sub.f32 %f412, %f409, %f411;
fma.rn.f32 %f413, %f406, %f401, %f410;
ld.shared.v2.f32 {%f414, %f415}, [%rd9+1768];
ld.shared.v2.f32 {%f418, %f419}, [%rd8+104];
fma.rn.f32 %f422, %f418, %f414, %f412;
fma.rn.f32 %f423, %f418, %f415, %f413;
mul.f32 %f424, %f419, %f415;
sub.f32 %f425, %f422, %f424;
fma.rn.f32 %f426, %f419, %f414, %f423;
ld.shared.v2.f32 {%f427, %f428}, [%rd9+1904];
ld.shared.v2.f32 {%f431, %f432}, [%rd8+112];
fma.rn.f32 %f435, %f431, %f427, %f425;
fma.rn.f32 %f436, %f431, %f428, %f426;
mul.f32 %f437, %f432, %f428;
sub.f32 %f438, %f435, %f437;
fma.rn.f32 %f439, %f432, %f427, %f436;
ld.shared.v2.f32 {%f440, %f441}, [%rd9+2040];
ld.shared.v2.f32 {%f444, %f445}, [%rd8+120];
fma.rn.f32 %f448, %f444, %f440, %f438;
fma.rn.f32 %f449, %f444, %f441, %f439;
mul.f32 %f450, %f445, %f441;
sub.f32 %f451, %f448, %f450;
fma.rn.f32 %f452, %f445, %f440, %f449;
add.s32 %r27, %r30, %r29;
mad.lo.s32 %r28, %r4, %r32, %r27;
mul.wide.s32 %rd53, %r28, 8;
add.s64 %rd16, %rd1, %rd53;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f451;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f451;
@%p6 bra BB21_7;
bra.uni BB21_6;

BB21_7:
ld.v2.f32 {%f455, %f456}, [%rd16];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.v2.f32 [%rd16], {%f466, %f467};
bra.uni BB21_8;

BB21_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.v2.f32 [%rd16], {%f454, %f453};

BB21_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<46>;
.reg .b64 %rd<44>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd11, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r19, %ctaid.y;
shl.b32 %r1, %r19, 4;
mov.u32 %r20, %ctaid.x;
shl.b32 %r2, %r20, 4;
setp.eq.s32	%p1, %r18, 0;
@%p1 bra BB22_2;

cvta.to.global.u64 %rd16, %rd14;
ld.global.v2.f32 {%f23, %f24}, [%rd16];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd17, %rd15;
ld.global.v2.f32 {%f25, %f26}, [%rd17];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB22_2:
cvta.to.global.u64 %rd20, %rd13;
cvta.to.global.u64 %rd21, %rd12;
cvta.to.global.u64 %rd22, %rd11;
mov.u32 %r44, %tid.x;
mov.u32 %r45, %tid.y;
mov.u32 %r23, %ctaid.z;
mul.wide.s32 %rd23, %r23, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.u64 %rd1, [%rd24];
add.s64 %rd25, %rd21, %rd23;
ld.global.u64 %rd2, [%rd25];
add.s64 %rd26, %rd20, %rd23;
add.s32 %r3, %r1, %r44;
mad.lo.s32 %r24, %r45, %r16, %r3;
ld.global.u64 %rd3, [%rd26];
mul.wide.s32 %rd27, %r24, 8;
add.s64 %rd18, %rd3, %rd27;
cvt.s64.s32	%rd4, %r44;
cvt.s64.s32	%rd5, %r45;
mul.wide.s32 %rd28, %r45, 136;
mov.u64 %rd29, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r44, 8;
add.s64 %rd6, %rd30, %rd31;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd18];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r25, %r2, %r45;
mul.lo.s32 %r4, %r25, %r15;
add.s32 %r26, %r4, %r44;
mul.wide.s32 %rd32, %r26, 8;
add.s64 %rd19, %rd2, %rd32;
mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd34, %rd33, %rd28;
add.s64 %rd7, %rd34, %rd31;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd19];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r5, %r14, -16;
mul.lo.s64 %rd35, %rd4, 136;
add.s64 %rd8, %rd33, %rd35;
shl.b64 %rd37, %rd5, 3;
add.s64 %rd9, %rd29, %rd37;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r5, 1;
@%p2 bra BB22_5;

mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r43, 0;

BB22_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd9];
ld.shared.v2.f32 {%f39, %f40}, [%rd8];
fma.rn.f32 %f43, %f39, %f35, %f473;
fma.rn.f32 %f44, %f39, %f36, %f472;
mul.f32 %f45, %f40, %f36;
sub.f32 %f46, %f43, %f45;
fma.rn.f32 %f47, %f40, %f35, %f44;
ld.shared.v2.f32 {%f48, %f49}, [%rd9+136];
ld.shared.v2.f32 {%f52, %f53}, [%rd8+8];
fma.rn.f32 %f56, %f52, %f48, %f46;
fma.rn.f32 %f57, %f52, %f49, %f47;
mul.f32 %f58, %f53, %f49;
sub.f32 %f59, %f56, %f58;
fma.rn.f32 %f60, %f53, %f48, %f57;
ld.shared.v2.f32 {%f61, %f62}, [%rd9+272];
ld.shared.v2.f32 {%f65, %f66}, [%rd8+16];
fma.rn.f32 %f69, %f65, %f61, %f59;
fma.rn.f32 %f70, %f65, %f62, %f60;
mul.f32 %f71, %f66, %f62;
sub.f32 %f72, %f69, %f71;
fma.rn.f32 %f73, %f66, %f61, %f70;
ld.shared.v2.f32 {%f74, %f75}, [%rd9+408];
ld.shared.v2.f32 {%f78, %f79}, [%rd8+24];
fma.rn.f32 %f82, %f78, %f74, %f72;
fma.rn.f32 %f83, %f78, %f75, %f73;
mul.f32 %f84, %f79, %f75;
sub.f32 %f85, %f82, %f84;
fma.rn.f32 %f86, %f79, %f74, %f83;
ld.shared.v2.f32 {%f87, %f88}, [%rd9+544];
ld.shared.v2.f32 {%f91, %f92}, [%rd8+32];
fma.rn.f32 %f95, %f91, %f87, %f85;
fma.rn.f32 %f96, %f91, %f88, %f86;
mul.f32 %f97, %f92, %f88;
sub.f32 %f98, %f95, %f97;
fma.rn.f32 %f99, %f92, %f87, %f96;
ld.shared.v2.f32 {%f100, %f101}, [%rd9+680];
ld.shared.v2.f32 {%f104, %f105}, [%rd8+40];
fma.rn.f32 %f108, %f104, %f100, %f98;
fma.rn.f32 %f109, %f104, %f101, %f99;
mul.f32 %f110, %f105, %f101;
sub.f32 %f111, %f108, %f110;
fma.rn.f32 %f112, %f105, %f100, %f109;
ld.shared.v2.f32 {%f113, %f114}, [%rd9+816];
ld.shared.v2.f32 {%f117, %f118}, [%rd8+48];
fma.rn.f32 %f121, %f117, %f113, %f111;
fma.rn.f32 %f122, %f117, %f114, %f112;
mul.f32 %f123, %f118, %f114;
sub.f32 %f124, %f121, %f123;
fma.rn.f32 %f125, %f118, %f113, %f122;
ld.shared.v2.f32 {%f126, %f127}, [%rd9+952];
ld.shared.v2.f32 {%f130, %f131}, [%rd8+56];
fma.rn.f32 %f134, %f130, %f126, %f124;
fma.rn.f32 %f135, %f130, %f127, %f125;
mul.f32 %f136, %f131, %f127;
sub.f32 %f137, %f134, %f136;
fma.rn.f32 %f138, %f131, %f126, %f135;
ld.shared.v2.f32 {%f139, %f140}, [%rd9+1088];
ld.shared.v2.f32 {%f143, %f144}, [%rd8+64];
fma.rn.f32 %f147, %f143, %f139, %f137;
fma.rn.f32 %f148, %f143, %f140, %f138;
mul.f32 %f149, %f144, %f140;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f144, %f139, %f148;
ld.shared.v2.f32 {%f152, %f153}, [%rd9+1224];
ld.shared.v2.f32 {%f156, %f157}, [%rd8+72];
fma.rn.f32 %f160, %f156, %f152, %f150;
fma.rn.f32 %f161, %f156, %f153, %f151;
mul.f32 %f162, %f157, %f153;
sub.f32 %f163, %f160, %f162;
fma.rn.f32 %f164, %f157, %f152, %f161;
ld.shared.v2.f32 {%f165, %f166}, [%rd9+1360];
ld.shared.v2.f32 {%f169, %f170}, [%rd8+80];
fma.rn.f32 %f173, %f169, %f165, %f163;
fma.rn.f32 %f174, %f169, %f166, %f164;
mul.f32 %f175, %f170, %f166;
sub.f32 %f176, %f173, %f175;
fma.rn.f32 %f177, %f170, %f165, %f174;
ld.shared.v2.f32 {%f178, %f179}, [%rd9+1496];
ld.shared.v2.f32 {%f182, %f183}, [%rd8+88];
fma.rn.f32 %f186, %f182, %f178, %f176;
fma.rn.f32 %f187, %f182, %f179, %f177;
mul.f32 %f188, %f183, %f179;
sub.f32 %f189, %f186, %f188;
fma.rn.f32 %f190, %f183, %f178, %f187;
ld.shared.v2.f32 {%f191, %f192}, [%rd9+1632];
ld.shared.v2.f32 {%f195, %f196}, [%rd8+96];
fma.rn.f32 %f199, %f195, %f191, %f189;
fma.rn.f32 %f200, %f195, %f192, %f190;
mul.f32 %f201, %f196, %f192;
sub.f32 %f202, %f199, %f201;
fma.rn.f32 %f203, %f196, %f191, %f200;
ld.shared.v2.f32 {%f204, %f205}, [%rd9+1768];
ld.shared.v2.f32 {%f208, %f209}, [%rd8+104];
fma.rn.f32 %f212, %f208, %f204, %f202;
fma.rn.f32 %f213, %f208, %f205, %f203;
mul.f32 %f214, %f209, %f205;
sub.f32 %f215, %f212, %f214;
fma.rn.f32 %f216, %f209, %f204, %f213;
ld.shared.v2.f32 {%f217, %f218}, [%rd9+1904];
ld.shared.v2.f32 {%f221, %f222}, [%rd8+112];
fma.rn.f32 %f225, %f221, %f217, %f215;
fma.rn.f32 %f226, %f221, %f218, %f216;
mul.f32 %f227, %f222, %f218;
sub.f32 %f228, %f225, %f227;
fma.rn.f32 %f229, %f222, %f217, %f226;
ld.shared.v2.f32 {%f230, %f231}, [%rd9+2040];
ld.shared.v2.f32 {%f234, %f235}, [%rd8+120];
fma.rn.f32 %f238, %f234, %f230, %f228;
fma.rn.f32 %f239, %f234, %f231, %f229;
mul.f32 %f240, %f235, %f231;
sub.f32 %f473, %f238, %f240;
fma.rn.f32 %f472, %f235, %f230, %f239;
bar.sync 0;
ld.param.u32 %r35, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
add.s32 %r44, %r44, 16;
add.s32 %r28, %r44, %r4;
mul.wide.s32 %rd41, %r28, 8;
add.s64 %rd39, %rd2, %rd41;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd39];

	st.shared.v2.f32 [%rd7], {%f241, %f242};
add.s32 %r45, %r45, 16;
mad.lo.s32 %r29, %r45, %r35, %r3;
mul.wide.s32 %rd42, %r29, 8;
add.s64 %rd40, %rd3, %rd42;

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd40];

	st.shared.v2.f32 [%rd6], {%f243, %f244};
bar.sync 0;
add.s32 %r43, %r43, 16;
setp.lt.s32	%p3, %r43, %r5;
@%p3 bra BB22_4;

BB22_5:
ld.param.u32 %r42, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mov.u32 %r41, %tid.y;
mov.u32 %r40, %tid.x;
mov.u32 %r39, %ctaid.x;
shl.b32 %r38, %r39, 4;
mov.u32 %r37, %ctaid.y;
shl.b32 %r36, %r37, 4;
ld.shared.v2.f32 {%f245, %f246}, [%rd9];
ld.shared.v2.f32 {%f249, %f250}, [%rd8];
fma.rn.f32 %f253, %f249, %f245, %f473;
fma.rn.f32 %f254, %f249, %f246, %f472;
mul.f32 %f255, %f250, %f246;
sub.f32 %f256, %f253, %f255;
fma.rn.f32 %f257, %f250, %f245, %f254;
ld.shared.v2.f32 {%f258, %f259}, [%rd9+136];
ld.shared.v2.f32 {%f262, %f263}, [%rd8+8];
fma.rn.f32 %f266, %f262, %f258, %f256;
fma.rn.f32 %f267, %f262, %f259, %f257;
mul.f32 %f268, %f263, %f259;
sub.f32 %f269, %f266, %f268;
fma.rn.f32 %f270, %f263, %f258, %f267;
ld.shared.v2.f32 {%f271, %f272}, [%rd9+272];
ld.shared.v2.f32 {%f275, %f276}, [%rd8+16];
fma.rn.f32 %f279, %f275, %f271, %f269;
fma.rn.f32 %f280, %f275, %f272, %f270;
mul.f32 %f281, %f276, %f272;
sub.f32 %f282, %f279, %f281;
fma.rn.f32 %f283, %f276, %f271, %f280;
ld.shared.v2.f32 {%f284, %f285}, [%rd9+408];
ld.shared.v2.f32 {%f288, %f289}, [%rd8+24];
fma.rn.f32 %f292, %f288, %f284, %f282;
fma.rn.f32 %f293, %f288, %f285, %f283;
mul.f32 %f294, %f289, %f285;
sub.f32 %f295, %f292, %f294;
fma.rn.f32 %f296, %f289, %f284, %f293;
ld.shared.v2.f32 {%f297, %f298}, [%rd9+544];
ld.shared.v2.f32 {%f301, %f302}, [%rd8+32];
fma.rn.f32 %f305, %f301, %f297, %f295;
fma.rn.f32 %f306, %f301, %f298, %f296;
mul.f32 %f307, %f302, %f298;
sub.f32 %f308, %f305, %f307;
fma.rn.f32 %f309, %f302, %f297, %f306;
ld.shared.v2.f32 {%f310, %f311}, [%rd9+680];
ld.shared.v2.f32 {%f314, %f315}, [%rd8+40];
fma.rn.f32 %f318, %f314, %f310, %f308;
fma.rn.f32 %f319, %f314, %f311, %f309;
mul.f32 %f320, %f315, %f311;
sub.f32 %f321, %f318, %f320;
fma.rn.f32 %f322, %f315, %f310, %f319;
ld.shared.v2.f32 {%f323, %f324}, [%rd9+816];
ld.shared.v2.f32 {%f327, %f328}, [%rd8+48];
fma.rn.f32 %f331, %f327, %f323, %f321;
fma.rn.f32 %f332, %f327, %f324, %f322;
mul.f32 %f333, %f328, %f324;
sub.f32 %f334, %f331, %f333;
fma.rn.f32 %f335, %f328, %f323, %f332;
ld.shared.v2.f32 {%f336, %f337}, [%rd9+952];
ld.shared.v2.f32 {%f340, %f341}, [%rd8+56];
fma.rn.f32 %f344, %f340, %f336, %f334;
fma.rn.f32 %f345, %f340, %f337, %f335;
mul.f32 %f346, %f341, %f337;
sub.f32 %f347, %f344, %f346;
fma.rn.f32 %f348, %f341, %f336, %f345;
ld.shared.v2.f32 {%f349, %f350}, [%rd9+1088];
ld.shared.v2.f32 {%f353, %f354}, [%rd8+64];
fma.rn.f32 %f357, %f353, %f349, %f347;
fma.rn.f32 %f358, %f353, %f350, %f348;
mul.f32 %f359, %f354, %f350;
sub.f32 %f360, %f357, %f359;
fma.rn.f32 %f361, %f354, %f349, %f358;
ld.shared.v2.f32 {%f362, %f363}, [%rd9+1224];
ld.shared.v2.f32 {%f366, %f367}, [%rd8+72];
fma.rn.f32 %f370, %f366, %f362, %f360;
fma.rn.f32 %f371, %f366, %f363, %f361;
mul.f32 %f372, %f367, %f363;
sub.f32 %f373, %f370, %f372;
fma.rn.f32 %f374, %f367, %f362, %f371;
ld.shared.v2.f32 {%f375, %f376}, [%rd9+1360];
ld.shared.v2.f32 {%f379, %f380}, [%rd8+80];
fma.rn.f32 %f383, %f379, %f375, %f373;
fma.rn.f32 %f384, %f379, %f376, %f374;
mul.f32 %f385, %f380, %f376;
sub.f32 %f386, %f383, %f385;
fma.rn.f32 %f387, %f380, %f375, %f384;
ld.shared.v2.f32 {%f388, %f389}, [%rd9+1496];
ld.shared.v2.f32 {%f392, %f393}, [%rd8+88];
fma.rn.f32 %f396, %f392, %f388, %f386;
fma.rn.f32 %f397, %f392, %f389, %f387;
mul.f32 %f398, %f393, %f389;
sub.f32 %f399, %f396, %f398;
fma.rn.f32 %f400, %f393, %f388, %f397;
ld.shared.v2.f32 {%f401, %f402}, [%rd9+1632];
ld.shared.v2.f32 {%f405, %f406}, [%rd8+96];
fma.rn.f32 %f409, %f405, %f401, %f399;
fma.rn.f32 %f410, %f405, %f402, %f400;
mul.f32 %f411, %f406, %f402;
sub.f32 %f412, %f409, %f411;
fma.rn.f32 %f413, %f406, %f401, %f410;
ld.shared.v2.f32 {%f414, %f415}, [%rd9+1768];
ld.shared.v2.f32 {%f418, %f419}, [%rd8+104];
fma.rn.f32 %f422, %f418, %f414, %f412;
fma.rn.f32 %f423, %f418, %f415, %f413;
mul.f32 %f424, %f419, %f415;
sub.f32 %f425, %f422, %f424;
fma.rn.f32 %f426, %f419, %f414, %f423;
ld.shared.v2.f32 {%f427, %f428}, [%rd9+1904];
ld.shared.v2.f32 {%f431, %f432}, [%rd8+112];
fma.rn.f32 %f435, %f431, %f427, %f425;
fma.rn.f32 %f436, %f431, %f428, %f426;
mul.f32 %f437, %f432, %f428;
sub.f32 %f438, %f435, %f437;
fma.rn.f32 %f439, %f432, %f427, %f436;
ld.shared.v2.f32 {%f440, %f441}, [%rd9+2040];
ld.shared.v2.f32 {%f444, %f445}, [%rd8+120];
fma.rn.f32 %f448, %f444, %f440, %f438;
fma.rn.f32 %f449, %f444, %f441, %f439;
mul.f32 %f450, %f445, %f441;
sub.f32 %f451, %f448, %f450;
fma.rn.f32 %f452, %f445, %f440, %f449;
add.s32 %r31, %r38, %r40;
add.s32 %r33, %r36, %r41;
mad.lo.s32 %r34, %r33, %r42, %r31;
mul.wide.s32 %rd43, %r34, 8;
add.s64 %rd10, %rd1, %rd43;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f451;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f451;
@%p6 bra BB22_7;
bra.uni BB22_6;

BB22_7:
ld.v2.f32 {%f455, %f456}, [%rd10];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.v2.f32 [%rd10], {%f466, %f467};
bra.uni BB22_8;

BB22_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.v2.f32 [%rd10], {%f454, %f453};

BB22_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<46>;
.reg .b64 %rd<44>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd11, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r19, %ctaid.y;
shl.b32 %r1, %r19, 4;
mov.u32 %r20, %ctaid.x;
shl.b32 %r2, %r20, 4;
setp.eq.s32	%p1, %r18, 0;
@%p1 bra BB23_2;

cvta.to.global.u64 %rd16, %rd14;
ld.global.v2.f32 {%f23, %f24}, [%rd16];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd17, %rd15;
ld.global.v2.f32 {%f25, %f26}, [%rd17];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB23_2:
cvta.to.global.u64 %rd20, %rd13;
cvta.to.global.u64 %rd21, %rd12;
cvta.to.global.u64 %rd22, %rd11;
mov.u32 %r44, %tid.x;
mov.u32 %r45, %tid.y;
mov.u32 %r23, %ctaid.z;
mul.wide.s32 %rd23, %r23, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.u64 %rd1, [%rd24];
add.s64 %rd25, %rd21, %rd23;
ld.global.u64 %rd2, [%rd25];
add.s64 %rd26, %rd20, %rd23;
add.s32 %r3, %r1, %r44;
mad.lo.s32 %r24, %r45, %r16, %r3;
ld.global.u64 %rd3, [%rd26];
mul.wide.s32 %rd27, %r24, 8;
add.s64 %rd18, %rd3, %rd27;
cvt.s64.s32	%rd4, %r44;
cvt.s64.s32	%rd5, %r45;
mul.wide.s32 %rd28, %r45, 136;
mov.u64 %rd29, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r44, 8;
add.s64 %rd6, %rd30, %rd31;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd18];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r25, %r2, %r45;
mul.lo.s32 %r4, %r25, %r15;
add.s32 %r26, %r4, %r44;
mul.wide.s32 %rd32, %r26, 8;
add.s64 %rd19, %rd2, %rd32;
mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd34, %rd33, %rd28;
add.s64 %rd7, %rd34, %rd31;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd19];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r5, %r14, -16;
mul.lo.s64 %rd35, %rd4, 136;
add.s64 %rd8, %rd33, %rd35;
shl.b64 %rd37, %rd5, 3;
add.s64 %rd9, %rd29, %rd37;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r5, 1;
@%p2 bra BB23_5;

mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r43, 0;

BB23_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd9];
ld.shared.v2.f32 {%f39, %f40}, [%rd8];
fma.rn.f32 %f43, %f39, %f35, %f473;
mul.f32 %f44, %f39, %f36;
sub.f32 %f45, %f472, %f44;
fma.rn.f32 %f46, %f40, %f36, %f43;
fma.rn.f32 %f47, %f40, %f35, %f45;
ld.shared.v2.f32 {%f48, %f49}, [%rd9+136];
ld.shared.v2.f32 {%f52, %f53}, [%rd8+8];
fma.rn.f32 %f56, %f52, %f48, %f46;
mul.f32 %f57, %f52, %f49;
sub.f32 %f58, %f47, %f57;
fma.rn.f32 %f59, %f53, %f49, %f56;
fma.rn.f32 %f60, %f53, %f48, %f58;
ld.shared.v2.f32 {%f61, %f62}, [%rd9+272];
ld.shared.v2.f32 {%f65, %f66}, [%rd8+16];
fma.rn.f32 %f69, %f65, %f61, %f59;
mul.f32 %f70, %f65, %f62;
sub.f32 %f71, %f60, %f70;
fma.rn.f32 %f72, %f66, %f62, %f69;
fma.rn.f32 %f73, %f66, %f61, %f71;
ld.shared.v2.f32 {%f74, %f75}, [%rd9+408];
ld.shared.v2.f32 {%f78, %f79}, [%rd8+24];
fma.rn.f32 %f82, %f78, %f74, %f72;
mul.f32 %f83, %f78, %f75;
sub.f32 %f84, %f73, %f83;
fma.rn.f32 %f85, %f79, %f75, %f82;
fma.rn.f32 %f86, %f79, %f74, %f84;
ld.shared.v2.f32 {%f87, %f88}, [%rd9+544];
ld.shared.v2.f32 {%f91, %f92}, [%rd8+32];
fma.rn.f32 %f95, %f91, %f87, %f85;
mul.f32 %f96, %f91, %f88;
sub.f32 %f97, %f86, %f96;
fma.rn.f32 %f98, %f92, %f88, %f95;
fma.rn.f32 %f99, %f92, %f87, %f97;
ld.shared.v2.f32 {%f100, %f101}, [%rd9+680];
ld.shared.v2.f32 {%f104, %f105}, [%rd8+40];
fma.rn.f32 %f108, %f104, %f100, %f98;
mul.f32 %f109, %f104, %f101;
sub.f32 %f110, %f99, %f109;
fma.rn.f32 %f111, %f105, %f101, %f108;
fma.rn.f32 %f112, %f105, %f100, %f110;
ld.shared.v2.f32 {%f113, %f114}, [%rd9+816];
ld.shared.v2.f32 {%f117, %f118}, [%rd8+48];
fma.rn.f32 %f121, %f117, %f113, %f111;
mul.f32 %f122, %f117, %f114;
sub.f32 %f123, %f112, %f122;
fma.rn.f32 %f124, %f118, %f114, %f121;
fma.rn.f32 %f125, %f118, %f113, %f123;
ld.shared.v2.f32 {%f126, %f127}, [%rd9+952];
ld.shared.v2.f32 {%f130, %f131}, [%rd8+56];
fma.rn.f32 %f134, %f130, %f126, %f124;
mul.f32 %f135, %f130, %f127;
sub.f32 %f136, %f125, %f135;
fma.rn.f32 %f137, %f131, %f127, %f134;
fma.rn.f32 %f138, %f131, %f126, %f136;
ld.shared.v2.f32 {%f139, %f140}, [%rd9+1088];
ld.shared.v2.f32 {%f143, %f144}, [%rd8+64];
fma.rn.f32 %f147, %f143, %f139, %f137;
mul.f32 %f148, %f143, %f140;
sub.f32 %f149, %f138, %f148;
fma.rn.f32 %f150, %f144, %f140, %f147;
fma.rn.f32 %f151, %f144, %f139, %f149;
ld.shared.v2.f32 {%f152, %f153}, [%rd9+1224];
ld.shared.v2.f32 {%f156, %f157}, [%rd8+72];
fma.rn.f32 %f160, %f156, %f152, %f150;
mul.f32 %f161, %f156, %f153;
sub.f32 %f162, %f151, %f161;
fma.rn.f32 %f163, %f157, %f153, %f160;
fma.rn.f32 %f164, %f157, %f152, %f162;
ld.shared.v2.f32 {%f165, %f166}, [%rd9+1360];
ld.shared.v2.f32 {%f169, %f170}, [%rd8+80];
fma.rn.f32 %f173, %f169, %f165, %f163;
mul.f32 %f174, %f169, %f166;
sub.f32 %f175, %f164, %f174;
fma.rn.f32 %f176, %f170, %f166, %f173;
fma.rn.f32 %f177, %f170, %f165, %f175;
ld.shared.v2.f32 {%f178, %f179}, [%rd9+1496];
ld.shared.v2.f32 {%f182, %f183}, [%rd8+88];
fma.rn.f32 %f186, %f182, %f178, %f176;
mul.f32 %f187, %f182, %f179;
sub.f32 %f188, %f177, %f187;
fma.rn.f32 %f189, %f183, %f179, %f186;
fma.rn.f32 %f190, %f183, %f178, %f188;
ld.shared.v2.f32 {%f191, %f192}, [%rd9+1632];
ld.shared.v2.f32 {%f195, %f196}, [%rd8+96];
fma.rn.f32 %f199, %f195, %f191, %f189;
mul.f32 %f200, %f195, %f192;
sub.f32 %f201, %f190, %f200;
fma.rn.f32 %f202, %f196, %f192, %f199;
fma.rn.f32 %f203, %f196, %f191, %f201;
ld.shared.v2.f32 {%f204, %f205}, [%rd9+1768];
ld.shared.v2.f32 {%f208, %f209}, [%rd8+104];
fma.rn.f32 %f212, %f208, %f204, %f202;
mul.f32 %f213, %f208, %f205;
sub.f32 %f214, %f203, %f213;
fma.rn.f32 %f215, %f209, %f205, %f212;
fma.rn.f32 %f216, %f209, %f204, %f214;
ld.shared.v2.f32 {%f217, %f218}, [%rd9+1904];
ld.shared.v2.f32 {%f221, %f222}, [%rd8+112];
fma.rn.f32 %f225, %f221, %f217, %f215;
mul.f32 %f226, %f221, %f218;
sub.f32 %f227, %f216, %f226;
fma.rn.f32 %f228, %f222, %f218, %f225;
fma.rn.f32 %f229, %f222, %f217, %f227;
ld.shared.v2.f32 {%f230, %f231}, [%rd9+2040];
ld.shared.v2.f32 {%f234, %f235}, [%rd8+120];
fma.rn.f32 %f238, %f234, %f230, %f228;
mul.f32 %f239, %f234, %f231;
sub.f32 %f240, %f229, %f239;
fma.rn.f32 %f473, %f235, %f231, %f238;
fma.rn.f32 %f472, %f235, %f230, %f240;
bar.sync 0;
ld.param.u32 %r35, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
add.s32 %r44, %r44, 16;
add.s32 %r28, %r44, %r4;
mul.wide.s32 %rd41, %r28, 8;
add.s64 %rd39, %rd2, %rd41;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd39];

	st.shared.v2.f32 [%rd7], {%f241, %f242};
add.s32 %r45, %r45, 16;
mad.lo.s32 %r29, %r45, %r35, %r3;
mul.wide.s32 %rd42, %r29, 8;
add.s64 %rd40, %rd3, %rd42;

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd40];

	st.shared.v2.f32 [%rd6], {%f243, %f244};
bar.sync 0;
add.s32 %r43, %r43, 16;
setp.lt.s32	%p3, %r43, %r5;
@%p3 bra BB23_4;

BB23_5:
ld.param.u32 %r42, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mov.u32 %r41, %tid.y;
mov.u32 %r40, %tid.x;
mov.u32 %r39, %ctaid.x;
shl.b32 %r38, %r39, 4;
mov.u32 %r37, %ctaid.y;
shl.b32 %r36, %r37, 4;
ld.shared.v2.f32 {%f245, %f246}, [%rd9];
ld.shared.v2.f32 {%f249, %f250}, [%rd8];
fma.rn.f32 %f253, %f249, %f245, %f473;
mul.f32 %f254, %f249, %f246;
sub.f32 %f255, %f472, %f254;
fma.rn.f32 %f256, %f250, %f246, %f253;
fma.rn.f32 %f257, %f250, %f245, %f255;
ld.shared.v2.f32 {%f258, %f259}, [%rd9+136];
ld.shared.v2.f32 {%f262, %f263}, [%rd8+8];
fma.rn.f32 %f266, %f262, %f258, %f256;
mul.f32 %f267, %f262, %f259;
sub.f32 %f268, %f257, %f267;
fma.rn.f32 %f269, %f263, %f259, %f266;
fma.rn.f32 %f270, %f263, %f258, %f268;
ld.shared.v2.f32 {%f271, %f272}, [%rd9+272];
ld.shared.v2.f32 {%f275, %f276}, [%rd8+16];
fma.rn.f32 %f279, %f275, %f271, %f269;
mul.f32 %f280, %f275, %f272;
sub.f32 %f281, %f270, %f280;
fma.rn.f32 %f282, %f276, %f272, %f279;
fma.rn.f32 %f283, %f276, %f271, %f281;
ld.shared.v2.f32 {%f284, %f285}, [%rd9+408];
ld.shared.v2.f32 {%f288, %f289}, [%rd8+24];
fma.rn.f32 %f292, %f288, %f284, %f282;
mul.f32 %f293, %f288, %f285;
sub.f32 %f294, %f283, %f293;
fma.rn.f32 %f295, %f289, %f285, %f292;
fma.rn.f32 %f296, %f289, %f284, %f294;
ld.shared.v2.f32 {%f297, %f298}, [%rd9+544];
ld.shared.v2.f32 {%f301, %f302}, [%rd8+32];
fma.rn.f32 %f305, %f301, %f297, %f295;
mul.f32 %f306, %f301, %f298;
sub.f32 %f307, %f296, %f306;
fma.rn.f32 %f308, %f302, %f298, %f305;
fma.rn.f32 %f309, %f302, %f297, %f307;
ld.shared.v2.f32 {%f310, %f311}, [%rd9+680];
ld.shared.v2.f32 {%f314, %f315}, [%rd8+40];
fma.rn.f32 %f318, %f314, %f310, %f308;
mul.f32 %f319, %f314, %f311;
sub.f32 %f320, %f309, %f319;
fma.rn.f32 %f321, %f315, %f311, %f318;
fma.rn.f32 %f322, %f315, %f310, %f320;
ld.shared.v2.f32 {%f323, %f324}, [%rd9+816];
ld.shared.v2.f32 {%f327, %f328}, [%rd8+48];
fma.rn.f32 %f331, %f327, %f323, %f321;
mul.f32 %f332, %f327, %f324;
sub.f32 %f333, %f322, %f332;
fma.rn.f32 %f334, %f328, %f324, %f331;
fma.rn.f32 %f335, %f328, %f323, %f333;
ld.shared.v2.f32 {%f336, %f337}, [%rd9+952];
ld.shared.v2.f32 {%f340, %f341}, [%rd8+56];
fma.rn.f32 %f344, %f340, %f336, %f334;
mul.f32 %f345, %f340, %f337;
sub.f32 %f346, %f335, %f345;
fma.rn.f32 %f347, %f341, %f337, %f344;
fma.rn.f32 %f348, %f341, %f336, %f346;
ld.shared.v2.f32 {%f349, %f350}, [%rd9+1088];
ld.shared.v2.f32 {%f353, %f354}, [%rd8+64];
fma.rn.f32 %f357, %f353, %f349, %f347;
mul.f32 %f358, %f353, %f350;
sub.f32 %f359, %f348, %f358;
fma.rn.f32 %f360, %f354, %f350, %f357;
fma.rn.f32 %f361, %f354, %f349, %f359;
ld.shared.v2.f32 {%f362, %f363}, [%rd9+1224];
ld.shared.v2.f32 {%f366, %f367}, [%rd8+72];
fma.rn.f32 %f370, %f366, %f362, %f360;
mul.f32 %f371, %f366, %f363;
sub.f32 %f372, %f361, %f371;
fma.rn.f32 %f373, %f367, %f363, %f370;
fma.rn.f32 %f374, %f367, %f362, %f372;
ld.shared.v2.f32 {%f375, %f376}, [%rd9+1360];
ld.shared.v2.f32 {%f379, %f380}, [%rd8+80];
fma.rn.f32 %f383, %f379, %f375, %f373;
mul.f32 %f384, %f379, %f376;
sub.f32 %f385, %f374, %f384;
fma.rn.f32 %f386, %f380, %f376, %f383;
fma.rn.f32 %f387, %f380, %f375, %f385;
ld.shared.v2.f32 {%f388, %f389}, [%rd9+1496];
ld.shared.v2.f32 {%f392, %f393}, [%rd8+88];
fma.rn.f32 %f396, %f392, %f388, %f386;
mul.f32 %f397, %f392, %f389;
sub.f32 %f398, %f387, %f397;
fma.rn.f32 %f399, %f393, %f389, %f396;
fma.rn.f32 %f400, %f393, %f388, %f398;
ld.shared.v2.f32 {%f401, %f402}, [%rd9+1632];
ld.shared.v2.f32 {%f405, %f406}, [%rd8+96];
fma.rn.f32 %f409, %f405, %f401, %f399;
mul.f32 %f410, %f405, %f402;
sub.f32 %f411, %f400, %f410;
fma.rn.f32 %f412, %f406, %f402, %f409;
fma.rn.f32 %f413, %f406, %f401, %f411;
ld.shared.v2.f32 {%f414, %f415}, [%rd9+1768];
ld.shared.v2.f32 {%f418, %f419}, [%rd8+104];
fma.rn.f32 %f422, %f418, %f414, %f412;
mul.f32 %f423, %f418, %f415;
sub.f32 %f424, %f413, %f423;
fma.rn.f32 %f425, %f419, %f415, %f422;
fma.rn.f32 %f426, %f419, %f414, %f424;
ld.shared.v2.f32 {%f427, %f428}, [%rd9+1904];
ld.shared.v2.f32 {%f431, %f432}, [%rd8+112];
fma.rn.f32 %f435, %f431, %f427, %f425;
mul.f32 %f436, %f431, %f428;
sub.f32 %f437, %f426, %f436;
fma.rn.f32 %f438, %f432, %f428, %f435;
fma.rn.f32 %f439, %f432, %f427, %f437;
ld.shared.v2.f32 {%f440, %f441}, [%rd9+2040];
ld.shared.v2.f32 {%f444, %f445}, [%rd8+120];
fma.rn.f32 %f448, %f444, %f440, %f438;
mul.f32 %f449, %f444, %f441;
sub.f32 %f450, %f439, %f449;
fma.rn.f32 %f451, %f445, %f441, %f448;
fma.rn.f32 %f452, %f445, %f440, %f450;
add.s32 %r31, %r38, %r40;
add.s32 %r33, %r36, %r41;
mad.lo.s32 %r34, %r33, %r42, %r31;
mul.wide.s32 %rd43, %r34, 8;
add.s64 %rd10, %rd1, %rd43;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f451;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f451;
@%p6 bra BB23_7;
bra.uni BB23_6;

BB23_7:
ld.v2.f32 {%f455, %f456}, [%rd10];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.v2.f32 [%rd10], {%f466, %f467};
bra.uni BB23_8;

BB23_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.v2.f32 [%rd10], {%f454, %f453};

BB23_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<34>;
.reg .b64 %rd<56>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r8, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r9, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r10, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %ctaid.y;
mov.u32 %r13, %ctaid.x;
shl.b32 %r3, %r13, 4;
setp.eq.s32	%p1, %r12, 0;
@%p1 bra BB24_2;

cvta.to.global.u64 %rd22, %rd20;
ld.global.v2.f32 {%f23, %f24}, [%rd22];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd23, %rd21;
ld.global.v2.f32 {%f25, %f26}, [%rd23];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB24_2:
cvta.to.global.u64 %rd26, %rd19;
cvta.to.global.u64 %rd27, %rd18;
cvta.to.global.u64 %rd28, %rd17;
mov.u32 %r14, %tid.y;
shl.b32 %r15, %r2, 4;
mov.u32 %r16, %ctaid.z;
mul.wide.s32 %rd29, %r16, 8;
add.s64 %rd30, %rd28, %rd29;
ld.global.u64 %rd1, [%rd30];
add.s64 %rd31, %rd27, %rd29;
ld.global.u64 %rd2, [%rd31];
add.s64 %rd32, %rd26, %rd29;
add.s32 %r4, %r15, %r14;
mad.lo.s32 %r17, %r4, %r10, %r1;
ld.global.u64 %rd3, [%rd32];
mul.wide.s32 %rd33, %r17, 8;
add.s64 %rd24, %rd3, %rd33;
cvt.s64.s32	%rd4, %r14;
cvt.s64.s32	%rd5, %r1;
mul.wide.s32 %rd34, %r1, 136;
mov.u64 %rd35, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd36, %rd35, %rd34;
mul.wide.s32 %rd37, %r14, 8;
add.s64 %rd6, %rd36, %rd37;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd24];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r18, %r3, %r14;
mad.lo.s32 %r19, %r18, %r9, %r1;
mul.wide.s32 %rd38, %r19, 8;
add.s64 %rd25, %rd2, %rd38;
mul.wide.s32 %rd39, %r14, 136;
mov.u64 %rd40, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r1, 8;
add.s64 %rd7, %rd41, %rd42;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd25];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r5, %r8, -16;
mul.lo.s64 %rd43, %rd5, 136;
add.s64 %rd8, %rd40, %rd43;
shl.b64 %rd45, %rd4, 3;
add.s64 %rd9, %rd35, %rd45;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r5, 1;
@%p2 bra BB24_5;

mad.lo.s32 %r23, %r13, 16, %r14;
mad.lo.s32 %r24, %r9, %r23, %r1;
mul.wide.s32 %rd47, %r24, 8;
add.s64 %rd48, %rd47, %rd2;
add.s64 %rd55, %rd48, 128;
mad.lo.s32 %r25, %r2, 16, %r14;
mad.lo.s32 %r26, %r10, %r25, %r1;
mul.wide.s32 %rd49, %r26, 8;
add.s64 %rd50, %rd49, %rd3;
add.s64 %rd54, %rd50, 128;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r33, 0;

BB24_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd8];
ld.shared.v2.f32 {%f39, %f40}, [%rd9];
fma.rn.f32 %f43, %f35, %f39, %f473;
fma.rn.f32 %f44, %f35, %f40, %f472;
fma.rn.f32 %f45, %f40, %f36, %f43;
mul.f32 %f46, %f39, %f36;
sub.f32 %f47, %f44, %f46;
ld.shared.v2.f32 {%f48, %f49}, [%rd8+8];
ld.shared.v2.f32 {%f52, %f53}, [%rd9+136];
fma.rn.f32 %f56, %f48, %f52, %f45;
fma.rn.f32 %f57, %f48, %f53, %f47;
fma.rn.f32 %f58, %f53, %f49, %f56;
mul.f32 %f59, %f52, %f49;
sub.f32 %f60, %f57, %f59;
ld.shared.v2.f32 {%f61, %f62}, [%rd8+16];
ld.shared.v2.f32 {%f65, %f66}, [%rd9+272];
fma.rn.f32 %f69, %f61, %f65, %f58;
fma.rn.f32 %f70, %f61, %f66, %f60;
fma.rn.f32 %f71, %f66, %f62, %f69;
mul.f32 %f72, %f65, %f62;
sub.f32 %f73, %f70, %f72;
ld.shared.v2.f32 {%f74, %f75}, [%rd8+24];
ld.shared.v2.f32 {%f78, %f79}, [%rd9+408];
fma.rn.f32 %f82, %f74, %f78, %f71;
fma.rn.f32 %f83, %f74, %f79, %f73;
fma.rn.f32 %f84, %f79, %f75, %f82;
mul.f32 %f85, %f78, %f75;
sub.f32 %f86, %f83, %f85;
ld.shared.v2.f32 {%f87, %f88}, [%rd8+32];
ld.shared.v2.f32 {%f91, %f92}, [%rd9+544];
fma.rn.f32 %f95, %f87, %f91, %f84;
fma.rn.f32 %f96, %f87, %f92, %f86;
fma.rn.f32 %f97, %f92, %f88, %f95;
mul.f32 %f98, %f91, %f88;
sub.f32 %f99, %f96, %f98;
ld.shared.v2.f32 {%f100, %f101}, [%rd8+40];
ld.shared.v2.f32 {%f104, %f105}, [%rd9+680];
fma.rn.f32 %f108, %f100, %f104, %f97;
fma.rn.f32 %f109, %f100, %f105, %f99;
fma.rn.f32 %f110, %f105, %f101, %f108;
mul.f32 %f111, %f104, %f101;
sub.f32 %f112, %f109, %f111;
ld.shared.v2.f32 {%f113, %f114}, [%rd8+48];
ld.shared.v2.f32 {%f117, %f118}, [%rd9+816];
fma.rn.f32 %f121, %f113, %f117, %f110;
fma.rn.f32 %f122, %f113, %f118, %f112;
fma.rn.f32 %f123, %f118, %f114, %f121;
mul.f32 %f124, %f117, %f114;
sub.f32 %f125, %f122, %f124;
ld.shared.v2.f32 {%f126, %f127}, [%rd8+56];
ld.shared.v2.f32 {%f130, %f131}, [%rd9+952];
fma.rn.f32 %f134, %f126, %f130, %f123;
fma.rn.f32 %f135, %f126, %f131, %f125;
fma.rn.f32 %f136, %f131, %f127, %f134;
mul.f32 %f137, %f130, %f127;
sub.f32 %f138, %f135, %f137;
ld.shared.v2.f32 {%f139, %f140}, [%rd8+64];
ld.shared.v2.f32 {%f143, %f144}, [%rd9+1088];
fma.rn.f32 %f147, %f139, %f143, %f136;
fma.rn.f32 %f148, %f139, %f144, %f138;
fma.rn.f32 %f149, %f144, %f140, %f147;
mul.f32 %f150, %f143, %f140;
sub.f32 %f151, %f148, %f150;
ld.shared.v2.f32 {%f152, %f153}, [%rd8+72];
ld.shared.v2.f32 {%f156, %f157}, [%rd9+1224];
fma.rn.f32 %f160, %f152, %f156, %f149;
fma.rn.f32 %f161, %f152, %f157, %f151;
fma.rn.f32 %f162, %f157, %f153, %f160;
mul.f32 %f163, %f156, %f153;
sub.f32 %f164, %f161, %f163;
ld.shared.v2.f32 {%f165, %f166}, [%rd8+80];
ld.shared.v2.f32 {%f169, %f170}, [%rd9+1360];
fma.rn.f32 %f173, %f165, %f169, %f162;
fma.rn.f32 %f174, %f165, %f170, %f164;
fma.rn.f32 %f175, %f170, %f166, %f173;
mul.f32 %f176, %f169, %f166;
sub.f32 %f177, %f174, %f176;
ld.shared.v2.f32 {%f178, %f179}, [%rd8+88];
ld.shared.v2.f32 {%f182, %f183}, [%rd9+1496];
fma.rn.f32 %f186, %f178, %f182, %f175;
fma.rn.f32 %f187, %f178, %f183, %f177;
fma.rn.f32 %f188, %f183, %f179, %f186;
mul.f32 %f189, %f182, %f179;
sub.f32 %f190, %f187, %f189;
ld.shared.v2.f32 {%f191, %f192}, [%rd8+96];
ld.shared.v2.f32 {%f195, %f196}, [%rd9+1632];
fma.rn.f32 %f199, %f191, %f195, %f188;
fma.rn.f32 %f200, %f191, %f196, %f190;
fma.rn.f32 %f201, %f196, %f192, %f199;
mul.f32 %f202, %f195, %f192;
sub.f32 %f203, %f200, %f202;
ld.shared.v2.f32 {%f204, %f205}, [%rd8+104];
ld.shared.v2.f32 {%f208, %f209}, [%rd9+1768];
fma.rn.f32 %f212, %f204, %f208, %f201;
fma.rn.f32 %f213, %f204, %f209, %f203;
fma.rn.f32 %f214, %f209, %f205, %f212;
mul.f32 %f215, %f208, %f205;
sub.f32 %f216, %f213, %f215;
ld.shared.v2.f32 {%f217, %f218}, [%rd8+112];
ld.shared.v2.f32 {%f221, %f222}, [%rd9+1904];
fma.rn.f32 %f225, %f217, %f221, %f214;
fma.rn.f32 %f226, %f217, %f222, %f216;
fma.rn.f32 %f227, %f222, %f218, %f225;
mul.f32 %f228, %f221, %f218;
sub.f32 %f229, %f226, %f228;
ld.shared.v2.f32 {%f230, %f231}, [%rd8+120];
ld.shared.v2.f32 {%f234, %f235}, [%rd9+2040];
fma.rn.f32 %f238, %f230, %f234, %f227;
fma.rn.f32 %f239, %f230, %f235, %f229;
fma.rn.f32 %f473, %f235, %f231, %f238;
mul.f32 %f240, %f234, %f231;
sub.f32 %f472, %f239, %f240;
bar.sync 0;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd55];

	st.shared.v2.f32 [%rd7], {%f241, %f242};

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd54];

	st.shared.v2.f32 [%rd6], {%f243, %f244};
bar.sync 0;
add.s64 %rd55, %rd55, 128;
add.s64 %rd54, %rd54, 128;
add.s32 %r33, %r33, 16;
setp.lt.s32	%p3, %r33, %r5;
@%p3 bra BB24_4;

BB24_5:
ld.param.u32 %r32, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mov.u32 %r31, %ctaid.x;
shl.b32 %r30, %r31, 4;
mov.u32 %r29, %tid.x;
ld.shared.v2.f32 {%f245, %f246}, [%rd8];
ld.shared.v2.f32 {%f249, %f250}, [%rd9];
fma.rn.f32 %f253, %f245, %f249, %f473;
fma.rn.f32 %f254, %f245, %f250, %f472;
fma.rn.f32 %f255, %f250, %f246, %f253;
mul.f32 %f256, %f249, %f246;
sub.f32 %f257, %f254, %f256;
ld.shared.v2.f32 {%f258, %f259}, [%rd8+8];
ld.shared.v2.f32 {%f262, %f263}, [%rd9+136];
fma.rn.f32 %f266, %f258, %f262, %f255;
fma.rn.f32 %f267, %f258, %f263, %f257;
fma.rn.f32 %f268, %f263, %f259, %f266;
mul.f32 %f269, %f262, %f259;
sub.f32 %f270, %f267, %f269;
ld.shared.v2.f32 {%f271, %f272}, [%rd8+16];
ld.shared.v2.f32 {%f275, %f276}, [%rd9+272];
fma.rn.f32 %f279, %f271, %f275, %f268;
fma.rn.f32 %f280, %f271, %f276, %f270;
fma.rn.f32 %f281, %f276, %f272, %f279;
mul.f32 %f282, %f275, %f272;
sub.f32 %f283, %f280, %f282;
ld.shared.v2.f32 {%f284, %f285}, [%rd8+24];
ld.shared.v2.f32 {%f288, %f289}, [%rd9+408];
fma.rn.f32 %f292, %f284, %f288, %f281;
fma.rn.f32 %f293, %f284, %f289, %f283;
fma.rn.f32 %f294, %f289, %f285, %f292;
mul.f32 %f295, %f288, %f285;
sub.f32 %f296, %f293, %f295;
ld.shared.v2.f32 {%f297, %f298}, [%rd8+32];
ld.shared.v2.f32 {%f301, %f302}, [%rd9+544];
fma.rn.f32 %f305, %f297, %f301, %f294;
fma.rn.f32 %f306, %f297, %f302, %f296;
fma.rn.f32 %f307, %f302, %f298, %f305;
mul.f32 %f308, %f301, %f298;
sub.f32 %f309, %f306, %f308;
ld.shared.v2.f32 {%f310, %f311}, [%rd8+40];
ld.shared.v2.f32 {%f314, %f315}, [%rd9+680];
fma.rn.f32 %f318, %f310, %f314, %f307;
fma.rn.f32 %f319, %f310, %f315, %f309;
fma.rn.f32 %f320, %f315, %f311, %f318;
mul.f32 %f321, %f314, %f311;
sub.f32 %f322, %f319, %f321;
ld.shared.v2.f32 {%f323, %f324}, [%rd8+48];
ld.shared.v2.f32 {%f327, %f328}, [%rd9+816];
fma.rn.f32 %f331, %f323, %f327, %f320;
fma.rn.f32 %f332, %f323, %f328, %f322;
fma.rn.f32 %f333, %f328, %f324, %f331;
mul.f32 %f334, %f327, %f324;
sub.f32 %f335, %f332, %f334;
ld.shared.v2.f32 {%f336, %f337}, [%rd8+56];
ld.shared.v2.f32 {%f340, %f341}, [%rd9+952];
fma.rn.f32 %f344, %f336, %f340, %f333;
fma.rn.f32 %f345, %f336, %f341, %f335;
fma.rn.f32 %f346, %f341, %f337, %f344;
mul.f32 %f347, %f340, %f337;
sub.f32 %f348, %f345, %f347;
ld.shared.v2.f32 {%f349, %f350}, [%rd8+64];
ld.shared.v2.f32 {%f353, %f354}, [%rd9+1088];
fma.rn.f32 %f357, %f349, %f353, %f346;
fma.rn.f32 %f358, %f349, %f354, %f348;
fma.rn.f32 %f359, %f354, %f350, %f357;
mul.f32 %f360, %f353, %f350;
sub.f32 %f361, %f358, %f360;
ld.shared.v2.f32 {%f362, %f363}, [%rd8+72];
ld.shared.v2.f32 {%f366, %f367}, [%rd9+1224];
fma.rn.f32 %f370, %f362, %f366, %f359;
fma.rn.f32 %f371, %f362, %f367, %f361;
fma.rn.f32 %f372, %f367, %f363, %f370;
mul.f32 %f373, %f366, %f363;
sub.f32 %f374, %f371, %f373;
ld.shared.v2.f32 {%f375, %f376}, [%rd8+80];
ld.shared.v2.f32 {%f379, %f380}, [%rd9+1360];
fma.rn.f32 %f383, %f375, %f379, %f372;
fma.rn.f32 %f384, %f375, %f380, %f374;
fma.rn.f32 %f385, %f380, %f376, %f383;
mul.f32 %f386, %f379, %f376;
sub.f32 %f387, %f384, %f386;
ld.shared.v2.f32 {%f388, %f389}, [%rd8+88];
ld.shared.v2.f32 {%f392, %f393}, [%rd9+1496];
fma.rn.f32 %f396, %f388, %f392, %f385;
fma.rn.f32 %f397, %f388, %f393, %f387;
fma.rn.f32 %f398, %f393, %f389, %f396;
mul.f32 %f399, %f392, %f389;
sub.f32 %f400, %f397, %f399;
ld.shared.v2.f32 {%f401, %f402}, [%rd8+96];
ld.shared.v2.f32 {%f405, %f406}, [%rd9+1632];
fma.rn.f32 %f409, %f401, %f405, %f398;
fma.rn.f32 %f410, %f401, %f406, %f400;
fma.rn.f32 %f411, %f406, %f402, %f409;
mul.f32 %f412, %f405, %f402;
sub.f32 %f413, %f410, %f412;
ld.shared.v2.f32 {%f414, %f415}, [%rd8+104];
ld.shared.v2.f32 {%f418, %f419}, [%rd9+1768];
fma.rn.f32 %f422, %f414, %f418, %f411;
fma.rn.f32 %f423, %f414, %f419, %f413;
fma.rn.f32 %f424, %f419, %f415, %f422;
mul.f32 %f425, %f418, %f415;
sub.f32 %f426, %f423, %f425;
ld.shared.v2.f32 {%f427, %f428}, [%rd8+112];
ld.shared.v2.f32 {%f431, %f432}, [%rd9+1904];
fma.rn.f32 %f435, %f427, %f431, %f424;
fma.rn.f32 %f436, %f427, %f432, %f426;
fma.rn.f32 %f437, %f432, %f428, %f435;
mul.f32 %f438, %f431, %f428;
sub.f32 %f439, %f436, %f438;
ld.shared.v2.f32 {%f440, %f441}, [%rd8+120];
ld.shared.v2.f32 {%f444, %f445}, [%rd9+2040];
fma.rn.f32 %f448, %f440, %f444, %f437;
fma.rn.f32 %f449, %f440, %f445, %f439;
fma.rn.f32 %f450, %f445, %f441, %f448;
mul.f32 %f451, %f444, %f441;
sub.f32 %f452, %f449, %f451;
add.s32 %r27, %r30, %r29;
mad.lo.s32 %r28, %r4, %r32, %r27;
mul.wide.s32 %rd53, %r28, 8;
add.s64 %rd16, %rd1, %rd53;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f450;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f450;
@%p6 bra BB24_7;
bra.uni BB24_6;

BB24_7:
ld.v2.f32 {%f455, %f456}, [%rd16];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.v2.f32 [%rd16], {%f466, %f467};
bra.uni BB24_8;

BB24_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.v2.f32 [%rd16], {%f454, %f453};

BB24_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<46>;
.reg .b64 %rd<44>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd11, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r19, %ctaid.y;
shl.b32 %r1, %r19, 4;
mov.u32 %r20, %ctaid.x;
shl.b32 %r2, %r20, 4;
setp.eq.s32	%p1, %r18, 0;
@%p1 bra BB25_2;

cvta.to.global.u64 %rd16, %rd14;
ld.global.v2.f32 {%f23, %f24}, [%rd16];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd17, %rd15;
ld.global.v2.f32 {%f25, %f26}, [%rd17];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB25_2:
cvta.to.global.u64 %rd20, %rd13;
cvta.to.global.u64 %rd21, %rd12;
cvta.to.global.u64 %rd22, %rd11;
mov.u32 %r44, %tid.x;
mov.u32 %r45, %tid.y;
mov.u32 %r23, %ctaid.z;
mul.wide.s32 %rd23, %r23, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.u64 %rd1, [%rd24];
add.s64 %rd25, %rd21, %rd23;
ld.global.u64 %rd2, [%rd25];
add.s64 %rd26, %rd20, %rd23;
add.s32 %r3, %r1, %r44;
mad.lo.s32 %r24, %r45, %r16, %r3;
ld.global.u64 %rd3, [%rd26];
mul.wide.s32 %rd27, %r24, 8;
add.s64 %rd18, %rd3, %rd27;
cvt.s64.s32	%rd4, %r44;
cvt.s64.s32	%rd5, %r45;
mul.wide.s32 %rd28, %r45, 136;
mov.u64 %rd29, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r44, 8;
add.s64 %rd6, %rd30, %rd31;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd18];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r25, %r2, %r45;
mul.lo.s32 %r4, %r25, %r15;
add.s32 %r26, %r4, %r44;
mul.wide.s32 %rd32, %r26, 8;
add.s64 %rd19, %rd2, %rd32;
mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd34, %rd33, %rd28;
add.s64 %rd7, %rd34, %rd31;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd19];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r5, %r14, -16;
mul.lo.s64 %rd35, %rd4, 136;
add.s64 %rd8, %rd33, %rd35;
shl.b64 %rd37, %rd5, 3;
add.s64 %rd9, %rd29, %rd37;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r5, 1;
@%p2 bra BB25_5;

mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r43, 0;

BB25_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd8];
ld.shared.v2.f32 {%f39, %f40}, [%rd9];
fma.rn.f32 %f43, %f35, %f39, %f473;
fma.rn.f32 %f44, %f35, %f40, %f472;
fma.rn.f32 %f45, %f40, %f36, %f43;
mul.f32 %f46, %f39, %f36;
sub.f32 %f47, %f44, %f46;
ld.shared.v2.f32 {%f48, %f49}, [%rd8+8];
ld.shared.v2.f32 {%f52, %f53}, [%rd9+136];
fma.rn.f32 %f56, %f48, %f52, %f45;
fma.rn.f32 %f57, %f48, %f53, %f47;
fma.rn.f32 %f58, %f53, %f49, %f56;
mul.f32 %f59, %f52, %f49;
sub.f32 %f60, %f57, %f59;
ld.shared.v2.f32 {%f61, %f62}, [%rd8+16];
ld.shared.v2.f32 {%f65, %f66}, [%rd9+272];
fma.rn.f32 %f69, %f61, %f65, %f58;
fma.rn.f32 %f70, %f61, %f66, %f60;
fma.rn.f32 %f71, %f66, %f62, %f69;
mul.f32 %f72, %f65, %f62;
sub.f32 %f73, %f70, %f72;
ld.shared.v2.f32 {%f74, %f75}, [%rd8+24];
ld.shared.v2.f32 {%f78, %f79}, [%rd9+408];
fma.rn.f32 %f82, %f74, %f78, %f71;
fma.rn.f32 %f83, %f74, %f79, %f73;
fma.rn.f32 %f84, %f79, %f75, %f82;
mul.f32 %f85, %f78, %f75;
sub.f32 %f86, %f83, %f85;
ld.shared.v2.f32 {%f87, %f88}, [%rd8+32];
ld.shared.v2.f32 {%f91, %f92}, [%rd9+544];
fma.rn.f32 %f95, %f87, %f91, %f84;
fma.rn.f32 %f96, %f87, %f92, %f86;
fma.rn.f32 %f97, %f92, %f88, %f95;
mul.f32 %f98, %f91, %f88;
sub.f32 %f99, %f96, %f98;
ld.shared.v2.f32 {%f100, %f101}, [%rd8+40];
ld.shared.v2.f32 {%f104, %f105}, [%rd9+680];
fma.rn.f32 %f108, %f100, %f104, %f97;
fma.rn.f32 %f109, %f100, %f105, %f99;
fma.rn.f32 %f110, %f105, %f101, %f108;
mul.f32 %f111, %f104, %f101;
sub.f32 %f112, %f109, %f111;
ld.shared.v2.f32 {%f113, %f114}, [%rd8+48];
ld.shared.v2.f32 {%f117, %f118}, [%rd9+816];
fma.rn.f32 %f121, %f113, %f117, %f110;
fma.rn.f32 %f122, %f113, %f118, %f112;
fma.rn.f32 %f123, %f118, %f114, %f121;
mul.f32 %f124, %f117, %f114;
sub.f32 %f125, %f122, %f124;
ld.shared.v2.f32 {%f126, %f127}, [%rd8+56];
ld.shared.v2.f32 {%f130, %f131}, [%rd9+952];
fma.rn.f32 %f134, %f126, %f130, %f123;
fma.rn.f32 %f135, %f126, %f131, %f125;
fma.rn.f32 %f136, %f131, %f127, %f134;
mul.f32 %f137, %f130, %f127;
sub.f32 %f138, %f135, %f137;
ld.shared.v2.f32 {%f139, %f140}, [%rd8+64];
ld.shared.v2.f32 {%f143, %f144}, [%rd9+1088];
fma.rn.f32 %f147, %f139, %f143, %f136;
fma.rn.f32 %f148, %f139, %f144, %f138;
fma.rn.f32 %f149, %f144, %f140, %f147;
mul.f32 %f150, %f143, %f140;
sub.f32 %f151, %f148, %f150;
ld.shared.v2.f32 {%f152, %f153}, [%rd8+72];
ld.shared.v2.f32 {%f156, %f157}, [%rd9+1224];
fma.rn.f32 %f160, %f152, %f156, %f149;
fma.rn.f32 %f161, %f152, %f157, %f151;
fma.rn.f32 %f162, %f157, %f153, %f160;
mul.f32 %f163, %f156, %f153;
sub.f32 %f164, %f161, %f163;
ld.shared.v2.f32 {%f165, %f166}, [%rd8+80];
ld.shared.v2.f32 {%f169, %f170}, [%rd9+1360];
fma.rn.f32 %f173, %f165, %f169, %f162;
fma.rn.f32 %f174, %f165, %f170, %f164;
fma.rn.f32 %f175, %f170, %f166, %f173;
mul.f32 %f176, %f169, %f166;
sub.f32 %f177, %f174, %f176;
ld.shared.v2.f32 {%f178, %f179}, [%rd8+88];
ld.shared.v2.f32 {%f182, %f183}, [%rd9+1496];
fma.rn.f32 %f186, %f178, %f182, %f175;
fma.rn.f32 %f187, %f178, %f183, %f177;
fma.rn.f32 %f188, %f183, %f179, %f186;
mul.f32 %f189, %f182, %f179;
sub.f32 %f190, %f187, %f189;
ld.shared.v2.f32 {%f191, %f192}, [%rd8+96];
ld.shared.v2.f32 {%f195, %f196}, [%rd9+1632];
fma.rn.f32 %f199, %f191, %f195, %f188;
fma.rn.f32 %f200, %f191, %f196, %f190;
fma.rn.f32 %f201, %f196, %f192, %f199;
mul.f32 %f202, %f195, %f192;
sub.f32 %f203, %f200, %f202;
ld.shared.v2.f32 {%f204, %f205}, [%rd8+104];
ld.shared.v2.f32 {%f208, %f209}, [%rd9+1768];
fma.rn.f32 %f212, %f204, %f208, %f201;
fma.rn.f32 %f213, %f204, %f209, %f203;
fma.rn.f32 %f214, %f209, %f205, %f212;
mul.f32 %f215, %f208, %f205;
sub.f32 %f216, %f213, %f215;
ld.shared.v2.f32 {%f217, %f218}, [%rd8+112];
ld.shared.v2.f32 {%f221, %f222}, [%rd9+1904];
fma.rn.f32 %f225, %f217, %f221, %f214;
fma.rn.f32 %f226, %f217, %f222, %f216;
fma.rn.f32 %f227, %f222, %f218, %f225;
mul.f32 %f228, %f221, %f218;
sub.f32 %f229, %f226, %f228;
ld.shared.v2.f32 {%f230, %f231}, [%rd8+120];
ld.shared.v2.f32 {%f234, %f235}, [%rd9+2040];
fma.rn.f32 %f238, %f230, %f234, %f227;
fma.rn.f32 %f239, %f230, %f235, %f229;
fma.rn.f32 %f473, %f235, %f231, %f238;
mul.f32 %f240, %f234, %f231;
sub.f32 %f472, %f239, %f240;
bar.sync 0;
ld.param.u32 %r35, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
add.s32 %r44, %r44, 16;
add.s32 %r28, %r44, %r4;
mul.wide.s32 %rd41, %r28, 8;
add.s64 %rd39, %rd2, %rd41;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd39];

	st.shared.v2.f32 [%rd7], {%f241, %f242};
add.s32 %r45, %r45, 16;
mad.lo.s32 %r29, %r45, %r35, %r3;
mul.wide.s32 %rd42, %r29, 8;
add.s64 %rd40, %rd3, %rd42;

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd40];

	st.shared.v2.f32 [%rd6], {%f243, %f244};
bar.sync 0;
add.s32 %r43, %r43, 16;
setp.lt.s32	%p3, %r43, %r5;
@%p3 bra BB25_4;

BB25_5:
ld.param.u32 %r42, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mov.u32 %r41, %tid.y;
mov.u32 %r40, %tid.x;
mov.u32 %r39, %ctaid.x;
shl.b32 %r38, %r39, 4;
mov.u32 %r37, %ctaid.y;
shl.b32 %r36, %r37, 4;
ld.shared.v2.f32 {%f245, %f246}, [%rd8];
ld.shared.v2.f32 {%f249, %f250}, [%rd9];
fma.rn.f32 %f253, %f245, %f249, %f473;
fma.rn.f32 %f254, %f245, %f250, %f472;
fma.rn.f32 %f255, %f250, %f246, %f253;
mul.f32 %f256, %f249, %f246;
sub.f32 %f257, %f254, %f256;
ld.shared.v2.f32 {%f258, %f259}, [%rd8+8];
ld.shared.v2.f32 {%f262, %f263}, [%rd9+136];
fma.rn.f32 %f266, %f258, %f262, %f255;
fma.rn.f32 %f267, %f258, %f263, %f257;
fma.rn.f32 %f268, %f263, %f259, %f266;
mul.f32 %f269, %f262, %f259;
sub.f32 %f270, %f267, %f269;
ld.shared.v2.f32 {%f271, %f272}, [%rd8+16];
ld.shared.v2.f32 {%f275, %f276}, [%rd9+272];
fma.rn.f32 %f279, %f271, %f275, %f268;
fma.rn.f32 %f280, %f271, %f276, %f270;
fma.rn.f32 %f281, %f276, %f272, %f279;
mul.f32 %f282, %f275, %f272;
sub.f32 %f283, %f280, %f282;
ld.shared.v2.f32 {%f284, %f285}, [%rd8+24];
ld.shared.v2.f32 {%f288, %f289}, [%rd9+408];
fma.rn.f32 %f292, %f284, %f288, %f281;
fma.rn.f32 %f293, %f284, %f289, %f283;
fma.rn.f32 %f294, %f289, %f285, %f292;
mul.f32 %f295, %f288, %f285;
sub.f32 %f296, %f293, %f295;
ld.shared.v2.f32 {%f297, %f298}, [%rd8+32];
ld.shared.v2.f32 {%f301, %f302}, [%rd9+544];
fma.rn.f32 %f305, %f297, %f301, %f294;
fma.rn.f32 %f306, %f297, %f302, %f296;
fma.rn.f32 %f307, %f302, %f298, %f305;
mul.f32 %f308, %f301, %f298;
sub.f32 %f309, %f306, %f308;
ld.shared.v2.f32 {%f310, %f311}, [%rd8+40];
ld.shared.v2.f32 {%f314, %f315}, [%rd9+680];
fma.rn.f32 %f318, %f310, %f314, %f307;
fma.rn.f32 %f319, %f310, %f315, %f309;
fma.rn.f32 %f320, %f315, %f311, %f318;
mul.f32 %f321, %f314, %f311;
sub.f32 %f322, %f319, %f321;
ld.shared.v2.f32 {%f323, %f324}, [%rd8+48];
ld.shared.v2.f32 {%f327, %f328}, [%rd9+816];
fma.rn.f32 %f331, %f323, %f327, %f320;
fma.rn.f32 %f332, %f323, %f328, %f322;
fma.rn.f32 %f333, %f328, %f324, %f331;
mul.f32 %f334, %f327, %f324;
sub.f32 %f335, %f332, %f334;
ld.shared.v2.f32 {%f336, %f337}, [%rd8+56];
ld.shared.v2.f32 {%f340, %f341}, [%rd9+952];
fma.rn.f32 %f344, %f336, %f340, %f333;
fma.rn.f32 %f345, %f336, %f341, %f335;
fma.rn.f32 %f346, %f341, %f337, %f344;
mul.f32 %f347, %f340, %f337;
sub.f32 %f348, %f345, %f347;
ld.shared.v2.f32 {%f349, %f350}, [%rd8+64];
ld.shared.v2.f32 {%f353, %f354}, [%rd9+1088];
fma.rn.f32 %f357, %f349, %f353, %f346;
fma.rn.f32 %f358, %f349, %f354, %f348;
fma.rn.f32 %f359, %f354, %f350, %f357;
mul.f32 %f360, %f353, %f350;
sub.f32 %f361, %f358, %f360;
ld.shared.v2.f32 {%f362, %f363}, [%rd8+72];
ld.shared.v2.f32 {%f366, %f367}, [%rd9+1224];
fma.rn.f32 %f370, %f362, %f366, %f359;
fma.rn.f32 %f371, %f362, %f367, %f361;
fma.rn.f32 %f372, %f367, %f363, %f370;
mul.f32 %f373, %f366, %f363;
sub.f32 %f374, %f371, %f373;
ld.shared.v2.f32 {%f375, %f376}, [%rd8+80];
ld.shared.v2.f32 {%f379, %f380}, [%rd9+1360];
fma.rn.f32 %f383, %f375, %f379, %f372;
fma.rn.f32 %f384, %f375, %f380, %f374;
fma.rn.f32 %f385, %f380, %f376, %f383;
mul.f32 %f386, %f379, %f376;
sub.f32 %f387, %f384, %f386;
ld.shared.v2.f32 {%f388, %f389}, [%rd8+88];
ld.shared.v2.f32 {%f392, %f393}, [%rd9+1496];
fma.rn.f32 %f396, %f388, %f392, %f385;
fma.rn.f32 %f397, %f388, %f393, %f387;
fma.rn.f32 %f398, %f393, %f389, %f396;
mul.f32 %f399, %f392, %f389;
sub.f32 %f400, %f397, %f399;
ld.shared.v2.f32 {%f401, %f402}, [%rd8+96];
ld.shared.v2.f32 {%f405, %f406}, [%rd9+1632];
fma.rn.f32 %f409, %f401, %f405, %f398;
fma.rn.f32 %f410, %f401, %f406, %f400;
fma.rn.f32 %f411, %f406, %f402, %f409;
mul.f32 %f412, %f405, %f402;
sub.f32 %f413, %f410, %f412;
ld.shared.v2.f32 {%f414, %f415}, [%rd8+104];
ld.shared.v2.f32 {%f418, %f419}, [%rd9+1768];
fma.rn.f32 %f422, %f414, %f418, %f411;
fma.rn.f32 %f423, %f414, %f419, %f413;
fma.rn.f32 %f424, %f419, %f415, %f422;
mul.f32 %f425, %f418, %f415;
sub.f32 %f426, %f423, %f425;
ld.shared.v2.f32 {%f427, %f428}, [%rd8+112];
ld.shared.v2.f32 {%f431, %f432}, [%rd9+1904];
fma.rn.f32 %f435, %f427, %f431, %f424;
fma.rn.f32 %f436, %f427, %f432, %f426;
fma.rn.f32 %f437, %f432, %f428, %f435;
mul.f32 %f438, %f431, %f428;
sub.f32 %f439, %f436, %f438;
ld.shared.v2.f32 {%f440, %f441}, [%rd8+120];
ld.shared.v2.f32 {%f444, %f445}, [%rd9+2040];
fma.rn.f32 %f448, %f440, %f444, %f437;
fma.rn.f32 %f449, %f440, %f445, %f439;
fma.rn.f32 %f450, %f445, %f441, %f448;
mul.f32 %f451, %f444, %f441;
sub.f32 %f452, %f449, %f451;
add.s32 %r31, %r38, %r40;
add.s32 %r33, %r36, %r41;
mad.lo.s32 %r34, %r33, %r42, %r31;
mul.wide.s32 %rd43, %r34, 8;
add.s64 %rd10, %rd1, %rd43;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f450;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f450;
@%p6 bra BB25_7;
bra.uni BB25_6;

BB25_7:
ld.v2.f32 {%f455, %f456}, [%rd10];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.v2.f32 [%rd10], {%f466, %f467};
bra.uni BB25_8;

BB25_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.v2.f32 [%rd10], {%f454, %f453};

BB25_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<538>;
.reg .b32 %r<38>;
.reg .b64 %rd<44>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd11, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f534, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f535, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f532, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f533, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r19, %ctaid.y;
shl.b32 %r1, %r19, 4;
mov.u32 %r20, %ctaid.x;
shl.b32 %r2, %r20, 4;
setp.eq.s32	%p1, %r18, 0;
@%p1 bra BB26_2;

cvta.to.global.u64 %rd16, %rd14;
ld.global.v2.f32 {%f23, %f24}, [%rd16];
mov.f32 %f534, %f23;
mov.f32 %f535, %f24;
cvta.to.global.u64 %rd17, %rd15;
ld.global.v2.f32 {%f25, %f26}, [%rd17];
mov.f32 %f532, %f25;
mov.f32 %f533, %f26;

BB26_2:
cvta.to.global.u64 %rd20, %rd13;
cvta.to.global.u64 %rd21, %rd12;
cvta.to.global.u64 %rd22, %rd11;
mov.u32 %r21, %tid.x;
mov.u32 %r22, %tid.y;
mov.u32 %r23, %ctaid.z;
mul.wide.s32 %rd23, %r23, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.u64 %rd1, [%rd24];
add.s64 %rd25, %rd21, %rd23;
ld.global.u64 %rd2, [%rd25];
add.s64 %rd26, %rd20, %rd23;
add.s32 %r3, %r1, %r21;
mad.lo.s32 %r24, %r22, %r16, %r3;
ld.global.u64 %rd3, [%rd26];
mul.wide.s32 %rd27, %r24, 8;
add.s64 %rd18, %rd3, %rd27;
cvt.s64.s32	%rd4, %r21;
cvt.s64.s32	%rd5, %r22;
mul.wide.s32 %rd28, %r22, 136;
mov.u64 %rd29, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r21, 8;
add.s64 %rd6, %rd30, %rd31;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd18];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r25, %r2, %r22;
mul.lo.s32 %r4, %r25, %r15;
add.s32 %r26, %r4, %r21;
mul.wide.s32 %rd32, %r26, 8;
add.s64 %rd19, %rd2, %rd32;
mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd34, %rd33, %rd28;
add.s64 %rd7, %rd34, %rd31;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd19];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r5, %r14, -16;
mul.lo.s64 %rd35, %rd4, 136;
add.s64 %rd8, %rd33, %rd35;
shl.b64 %rd37, %rd5, 3;
add.s64 %rd9, %rd29, %rd37;
mov.f32 %f537, 0f00000000;
mov.f32 %f536, %f537;
setp.lt.s32	%p2, %r5, 1;
@%p2 bra BB26_5;

mov.f32 %f537, 0f00000000;
mov.f32 %f536, %f537;
mov.u32 %r35, 0;
mov.u32 %r36, %r21;
mov.u32 %r37, %r22;

BB26_4:
mov.u32 %r10, %r37;
mov.u32 %r9, %r36;
ld.shared.v2.f32 {%f35, %f36}, [%rd9];
ld.shared.v2.f32 {%f39, %f40}, [%rd8];
fma.rn.f32 %f43, %f39, %f35, %f537;
mul.f32 %f44, %f39, %f36;
sub.f32 %f45, %f536, %f44;
mul.f32 %f46, %f40, %f36;
sub.f32 %f47, %f43, %f46;
mul.f32 %f48, %f40, %f35;
sub.f32 %f49, %f45, %f48;
ld.shared.v2.f32 {%f50, %f51}, [%rd9+136];
ld.shared.v2.f32 {%f54, %f55}, [%rd8+8];
fma.rn.f32 %f58, %f54, %f50, %f47;
mul.f32 %f59, %f54, %f51;
sub.f32 %f60, %f49, %f59;
mul.f32 %f61, %f55, %f51;
sub.f32 %f62, %f58, %f61;
mul.f32 %f63, %f55, %f50;
sub.f32 %f64, %f60, %f63;
ld.shared.v2.f32 {%f65, %f66}, [%rd9+272];
ld.shared.v2.f32 {%f69, %f70}, [%rd8+16];
fma.rn.f32 %f73, %f69, %f65, %f62;
mul.f32 %f74, %f69, %f66;
sub.f32 %f75, %f64, %f74;
mul.f32 %f76, %f70, %f66;
sub.f32 %f77, %f73, %f76;
mul.f32 %f78, %f70, %f65;
sub.f32 %f79, %f75, %f78;
ld.shared.v2.f32 {%f80, %f81}, [%rd9+408];
ld.shared.v2.f32 {%f84, %f85}, [%rd8+24];
fma.rn.f32 %f88, %f84, %f80, %f77;
mul.f32 %f89, %f84, %f81;
sub.f32 %f90, %f79, %f89;
mul.f32 %f91, %f85, %f81;
sub.f32 %f92, %f88, %f91;
mul.f32 %f93, %f85, %f80;
sub.f32 %f94, %f90, %f93;
ld.shared.v2.f32 {%f95, %f96}, [%rd9+544];
ld.shared.v2.f32 {%f99, %f100}, [%rd8+32];
fma.rn.f32 %f103, %f99, %f95, %f92;
mul.f32 %f104, %f99, %f96;
sub.f32 %f105, %f94, %f104;
mul.f32 %f106, %f100, %f96;
sub.f32 %f107, %f103, %f106;
mul.f32 %f108, %f100, %f95;
sub.f32 %f109, %f105, %f108;
ld.shared.v2.f32 {%f110, %f111}, [%rd9+680];
ld.shared.v2.f32 {%f114, %f115}, [%rd8+40];
fma.rn.f32 %f118, %f114, %f110, %f107;
mul.f32 %f119, %f114, %f111;
sub.f32 %f120, %f109, %f119;
mul.f32 %f121, %f115, %f111;
sub.f32 %f122, %f118, %f121;
mul.f32 %f123, %f115, %f110;
sub.f32 %f124, %f120, %f123;
ld.shared.v2.f32 {%f125, %f126}, [%rd9+816];
ld.shared.v2.f32 {%f129, %f130}, [%rd8+48];
fma.rn.f32 %f133, %f129, %f125, %f122;
mul.f32 %f134, %f129, %f126;
sub.f32 %f135, %f124, %f134;
mul.f32 %f136, %f130, %f126;
sub.f32 %f137, %f133, %f136;
mul.f32 %f138, %f130, %f125;
sub.f32 %f139, %f135, %f138;
ld.shared.v2.f32 {%f140, %f141}, [%rd9+952];
ld.shared.v2.f32 {%f144, %f145}, [%rd8+56];
fma.rn.f32 %f148, %f144, %f140, %f137;
mul.f32 %f149, %f144, %f141;
sub.f32 %f150, %f139, %f149;
mul.f32 %f151, %f145, %f141;
sub.f32 %f152, %f148, %f151;
mul.f32 %f153, %f145, %f140;
sub.f32 %f154, %f150, %f153;
ld.shared.v2.f32 {%f155, %f156}, [%rd9+1088];
ld.shared.v2.f32 {%f159, %f160}, [%rd8+64];
fma.rn.f32 %f163, %f159, %f155, %f152;
mul.f32 %f164, %f159, %f156;
sub.f32 %f165, %f154, %f164;
mul.f32 %f166, %f160, %f156;
sub.f32 %f167, %f163, %f166;
mul.f32 %f168, %f160, %f155;
sub.f32 %f169, %f165, %f168;
ld.shared.v2.f32 {%f170, %f171}, [%rd9+1224];
ld.shared.v2.f32 {%f174, %f175}, [%rd8+72];
fma.rn.f32 %f178, %f174, %f170, %f167;
mul.f32 %f179, %f174, %f171;
sub.f32 %f180, %f169, %f179;
mul.f32 %f181, %f175, %f171;
sub.f32 %f182, %f178, %f181;
mul.f32 %f183, %f175, %f170;
sub.f32 %f184, %f180, %f183;
ld.shared.v2.f32 {%f185, %f186}, [%rd9+1360];
ld.shared.v2.f32 {%f189, %f190}, [%rd8+80];
fma.rn.f32 %f193, %f189, %f185, %f182;
mul.f32 %f194, %f189, %f186;
sub.f32 %f195, %f184, %f194;
mul.f32 %f196, %f190, %f186;
sub.f32 %f197, %f193, %f196;
mul.f32 %f198, %f190, %f185;
sub.f32 %f199, %f195, %f198;
ld.shared.v2.f32 {%f200, %f201}, [%rd9+1496];
ld.shared.v2.f32 {%f204, %f205}, [%rd8+88];
fma.rn.f32 %f208, %f204, %f200, %f197;
mul.f32 %f209, %f204, %f201;
sub.f32 %f210, %f199, %f209;
mul.f32 %f211, %f205, %f201;
sub.f32 %f212, %f208, %f211;
mul.f32 %f213, %f205, %f200;
sub.f32 %f214, %f210, %f213;
ld.shared.v2.f32 {%f215, %f216}, [%rd9+1632];
ld.shared.v2.f32 {%f219, %f220}, [%rd8+96];
fma.rn.f32 %f223, %f219, %f215, %f212;
mul.f32 %f224, %f219, %f216;
sub.f32 %f225, %f214, %f224;
mul.f32 %f226, %f220, %f216;
sub.f32 %f227, %f223, %f226;
mul.f32 %f228, %f220, %f215;
sub.f32 %f229, %f225, %f228;
ld.shared.v2.f32 {%f230, %f231}, [%rd9+1768];
ld.shared.v2.f32 {%f234, %f235}, [%rd8+104];
fma.rn.f32 %f238, %f234, %f230, %f227;
mul.f32 %f239, %f234, %f231;
sub.f32 %f240, %f229, %f239;
mul.f32 %f241, %f235, %f231;
sub.f32 %f242, %f238, %f241;
mul.f32 %f243, %f235, %f230;
sub.f32 %f244, %f240, %f243;
ld.shared.v2.f32 {%f245, %f246}, [%rd9+1904];
ld.shared.v2.f32 {%f249, %f250}, [%rd8+112];
fma.rn.f32 %f253, %f249, %f245, %f242;
mul.f32 %f254, %f249, %f246;
sub.f32 %f255, %f244, %f254;
mul.f32 %f256, %f250, %f246;
sub.f32 %f257, %f253, %f256;
mul.f32 %f258, %f250, %f245;
sub.f32 %f259, %f255, %f258;
ld.shared.v2.f32 {%f260, %f261}, [%rd9+2040];
ld.shared.v2.f32 {%f264, %f265}, [%rd8+120];
fma.rn.f32 %f268, %f264, %f260, %f257;
mul.f32 %f269, %f264, %f261;
sub.f32 %f270, %f259, %f269;
mul.f32 %f271, %f265, %f261;
sub.f32 %f537, %f268, %f271;
mul.f32 %f272, %f265, %f260;
sub.f32 %f536, %f270, %f272;
bar.sync 0;
add.s32 %r11, %r9, 16;
add.s32 %r28, %r11, %r4;
mul.wide.s32 %rd41, %r28, 8;
add.s64 %rd39, %rd2, %rd41;

	ld.global.nc.v2.f32 {%f273,%f274}, [%rd39];

	st.shared.v2.f32 [%rd7], {%f273, %f274};
add.s32 %r12, %r10, 16;
mad.lo.s32 %r29, %r12, %r16, %r3;
mul.wide.s32 %rd42, %r29, 8;
add.s64 %rd40, %rd3, %rd42;

	ld.global.nc.v2.f32 {%f275,%f276}, [%rd40];

	st.shared.v2.f32 [%rd6], {%f275, %f276};
bar.sync 0;
add.s32 %r35, %r35, 16;
setp.lt.s32	%p3, %r35, %r5;
mov.u32 %r36, %r11;
mov.u32 %r37, %r12;
@%p3 bra BB26_4;

BB26_5:
ld.shared.v2.f32 {%f277, %f278}, [%rd9];
ld.shared.v2.f32 {%f281, %f282}, [%rd8];
fma.rn.f32 %f285, %f281, %f277, %f537;
mul.f32 %f286, %f281, %f278;
sub.f32 %f287, %f536, %f286;
mul.f32 %f288, %f282, %f278;
sub.f32 %f289, %f285, %f288;
mul.f32 %f290, %f282, %f277;
sub.f32 %f291, %f287, %f290;
ld.shared.v2.f32 {%f292, %f293}, [%rd9+136];
ld.shared.v2.f32 {%f296, %f297}, [%rd8+8];
fma.rn.f32 %f300, %f296, %f292, %f289;
mul.f32 %f301, %f296, %f293;
sub.f32 %f302, %f291, %f301;
mul.f32 %f303, %f297, %f293;
sub.f32 %f304, %f300, %f303;
mul.f32 %f305, %f297, %f292;
sub.f32 %f306, %f302, %f305;
ld.shared.v2.f32 {%f307, %f308}, [%rd9+272];
ld.shared.v2.f32 {%f311, %f312}, [%rd8+16];
fma.rn.f32 %f315, %f311, %f307, %f304;
mul.f32 %f316, %f311, %f308;
sub.f32 %f317, %f306, %f316;
mul.f32 %f318, %f312, %f308;
sub.f32 %f319, %f315, %f318;
mul.f32 %f320, %f312, %f307;
sub.f32 %f321, %f317, %f320;
ld.shared.v2.f32 {%f322, %f323}, [%rd9+408];
ld.shared.v2.f32 {%f326, %f327}, [%rd8+24];
fma.rn.f32 %f330, %f326, %f322, %f319;
mul.f32 %f331, %f326, %f323;
sub.f32 %f332, %f321, %f331;
mul.f32 %f333, %f327, %f323;
sub.f32 %f334, %f330, %f333;
mul.f32 %f335, %f327, %f322;
sub.f32 %f336, %f332, %f335;
ld.shared.v2.f32 {%f337, %f338}, [%rd9+544];
ld.shared.v2.f32 {%f341, %f342}, [%rd8+32];
fma.rn.f32 %f345, %f341, %f337, %f334;
mul.f32 %f346, %f341, %f338;
sub.f32 %f347, %f336, %f346;
mul.f32 %f348, %f342, %f338;
sub.f32 %f349, %f345, %f348;
mul.f32 %f350, %f342, %f337;
sub.f32 %f351, %f347, %f350;
ld.shared.v2.f32 {%f352, %f353}, [%rd9+680];
ld.shared.v2.f32 {%f356, %f357}, [%rd8+40];
fma.rn.f32 %f360, %f356, %f352, %f349;
mul.f32 %f361, %f356, %f353;
sub.f32 %f362, %f351, %f361;
mul.f32 %f363, %f357, %f353;
sub.f32 %f364, %f360, %f363;
mul.f32 %f365, %f357, %f352;
sub.f32 %f366, %f362, %f365;
ld.shared.v2.f32 {%f367, %f368}, [%rd9+816];
ld.shared.v2.f32 {%f371, %f372}, [%rd8+48];
fma.rn.f32 %f375, %f371, %f367, %f364;
mul.f32 %f376, %f371, %f368;
sub.f32 %f377, %f366, %f376;
mul.f32 %f378, %f372, %f368;
sub.f32 %f379, %f375, %f378;
mul.f32 %f380, %f372, %f367;
sub.f32 %f381, %f377, %f380;
ld.shared.v2.f32 {%f382, %f383}, [%rd9+952];
ld.shared.v2.f32 {%f386, %f387}, [%rd8+56];
fma.rn.f32 %f390, %f386, %f382, %f379;
mul.f32 %f391, %f386, %f383;
sub.f32 %f392, %f381, %f391;
mul.f32 %f393, %f387, %f383;
sub.f32 %f394, %f390, %f393;
mul.f32 %f395, %f387, %f382;
sub.f32 %f396, %f392, %f395;
ld.shared.v2.f32 {%f397, %f398}, [%rd9+1088];
ld.shared.v2.f32 {%f401, %f402}, [%rd8+64];
fma.rn.f32 %f405, %f401, %f397, %f394;
mul.f32 %f406, %f401, %f398;
sub.f32 %f407, %f396, %f406;
mul.f32 %f408, %f402, %f398;
sub.f32 %f409, %f405, %f408;
mul.f32 %f410, %f402, %f397;
sub.f32 %f411, %f407, %f410;
ld.shared.v2.f32 {%f412, %f413}, [%rd9+1224];
ld.shared.v2.f32 {%f416, %f417}, [%rd8+72];
fma.rn.f32 %f420, %f416, %f412, %f409;
mul.f32 %f421, %f416, %f413;
sub.f32 %f422, %f411, %f421;
mul.f32 %f423, %f417, %f413;
sub.f32 %f424, %f420, %f423;
mul.f32 %f425, %f417, %f412;
sub.f32 %f426, %f422, %f425;
ld.shared.v2.f32 {%f427, %f428}, [%rd9+1360];
ld.shared.v2.f32 {%f431, %f432}, [%rd8+80];
fma.rn.f32 %f435, %f431, %f427, %f424;
mul.f32 %f436, %f431, %f428;
sub.f32 %f437, %f426, %f436;
mul.f32 %f438, %f432, %f428;
sub.f32 %f439, %f435, %f438;
mul.f32 %f440, %f432, %f427;
sub.f32 %f441, %f437, %f440;
ld.shared.v2.f32 {%f442, %f443}, [%rd9+1496];
ld.shared.v2.f32 {%f446, %f447}, [%rd8+88];
fma.rn.f32 %f450, %f446, %f442, %f439;
mul.f32 %f451, %f446, %f443;
sub.f32 %f452, %f441, %f451;
mul.f32 %f453, %f447, %f443;
sub.f32 %f454, %f450, %f453;
mul.f32 %f455, %f447, %f442;
sub.f32 %f456, %f452, %f455;
ld.shared.v2.f32 {%f457, %f458}, [%rd9+1632];
ld.shared.v2.f32 {%f461, %f462}, [%rd8+96];
fma.rn.f32 %f465, %f461, %f457, %f454;
mul.f32 %f466, %f461, %f458;
sub.f32 %f467, %f456, %f466;
mul.f32 %f468, %f462, %f458;
sub.f32 %f469, %f465, %f468;
mul.f32 %f470, %f462, %f457;
sub.f32 %f471, %f467, %f470;
ld.shared.v2.f32 {%f472, %f473}, [%rd9+1768];
ld.shared.v2.f32 {%f476, %f477}, [%rd8+104];
fma.rn.f32 %f480, %f476, %f472, %f469;
mul.f32 %f481, %f476, %f473;
sub.f32 %f482, %f471, %f481;
mul.f32 %f483, %f477, %f473;
sub.f32 %f484, %f480, %f483;
mul.f32 %f485, %f477, %f472;
sub.f32 %f486, %f482, %f485;
ld.shared.v2.f32 {%f487, %f488}, [%rd9+1904];
ld.shared.v2.f32 {%f491, %f492}, [%rd8+112];
fma.rn.f32 %f495, %f491, %f487, %f484;
mul.f32 %f496, %f491, %f488;
sub.f32 %f497, %f486, %f496;
mul.f32 %f498, %f492, %f488;
sub.f32 %f499, %f495, %f498;
mul.f32 %f500, %f492, %f487;
sub.f32 %f501, %f497, %f500;
ld.shared.v2.f32 {%f502, %f503}, [%rd9+2040];
ld.shared.v2.f32 {%f506, %f507}, [%rd8+120];
fma.rn.f32 %f510, %f506, %f502, %f499;
mul.f32 %f511, %f506, %f503;
sub.f32 %f512, %f501, %f511;
mul.f32 %f513, %f507, %f503;
sub.f32 %f514, %f510, %f513;
mul.f32 %f515, %f507, %f502;
sub.f32 %f516, %f512, %f515;
add.s32 %r31, %r2, %r21;
add.s32 %r33, %r1, %r22;
mad.lo.s32 %r34, %r33, %r17, %r31;
mul.wide.s32 %rd43, %r34, 8;
add.s64 %rd10, %rd1, %rd43;
setp.neu.f32	%p4, %f532, 0f00000000;
setp.neu.f32	%p5, %f533, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f534, %f514;
mul.f32 %f20, %f534, %f516;
mul.f32 %f21, %f535, %f516;
mul.f32 %f22, %f535, %f514;
@%p6 bra BB26_7;
bra.uni BB26_6;

BB26_7:
ld.v2.f32 {%f519, %f520}, [%rd10];
mul.f32 %f523, %f532, %f519;
mul.f32 %f524, %f533, %f520;
sub.f32 %f525, %f523, %f524;
mul.f32 %f526, %f533, %f519;
fma.rn.f32 %f527, %f532, %f520, %f526;
add.f32 %f528, %f19, %f525;
add.f32 %f529, %f20, %f527;
sub.f32 %f530, %f528, %f21;
add.f32 %f531, %f22, %f529;
st.v2.f32 [%rd10], {%f530, %f531};
bra.uni BB26_8;

BB26_6:
add.f32 %f517, %f22, %f20;
sub.f32 %f518, %f19, %f21;
st.v2.f32 [%rd10], {%f518, %f517};

BB26_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<49>;
.reg .b64 %rd<60>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r46, %tid.x;
mov.u32 %r45, %tid.y;
setp.eq.s32	%p1, %r23, 0;
@%p1 bra BB27_2;

cvta.to.global.u64 %rd22, %rd20;
ld.global.v2.f32 {%f29, %f30}, [%rd22];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd23, %rd21;
ld.global.v2.f32 {%f31, %f32}, [%rd23];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB27_2:
cvta.to.global.u64 %rd24, %rd19;
cvta.to.global.u64 %rd25, %rd18;
cvta.to.global.u64 %rd26, %rd17;
mov.u32 %r24, %ctaid.y;
shl.b32 %r25, %r24, 4;
mov.u32 %r26, %ctaid.z;
mul.wide.s32 %rd27, %r26, 8;
add.s64 %rd28, %rd26, %rd27;
ld.global.u64 %rd1, [%rd28];
add.s64 %rd29, %rd25, %rd27;
ld.global.u64 %rd2, [%rd29];
add.s64 %rd30, %rd24, %rd27;
ld.global.u64 %rd3, [%rd30];
add.s32 %r3, %r25, %r45;
setp.lt.s32	%p2, %r3, %r18;
setp.lt.s32	%p3, %r46, %r19;
and.pred %p4, %p3, %p2;
cvt.s64.s32	%rd4, %r45;
cvt.s64.s32	%rd5, %r46;
mul.wide.s32 %rd31, %r46, 136;
mov.u64 %rd32, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r45, 8;
add.s64 %rd6, %rd33, %rd34;
@%p4 bra BB27_4;
bra.uni BB27_3;

BB27_4:
mad.lo.s32 %r27, %r3, %r21, %r46;
mul.wide.s32 %rd36, %r27, 8;
add.s64 %rd35, %rd3, %rd36;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd35];

	st.shared.v2.f32 [%rd6], {%f34, %f35};
bra.uni BB27_5;

BB27_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd6], {%f33, %f33};

BB27_5:
mov.u32 %r28, %ctaid.x;
shl.b32 %r29, %r28, 4;
add.s32 %r4, %r29, %r46;
setp.lt.s32	%p5, %r4, %r17;
setp.lt.s32	%p6, %r45, %r19;
and.pred %p7, %p5, %p6;
mul.lo.s64 %rd37, %rd5, 136;
mov.u64 %rd38, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd39, %rd38, %rd37;
shl.b64 %rd40, %rd4, 3;
add.s64 %rd7, %rd39, %rd40;
@%p7 bra BB27_7;
bra.uni BB27_6;

BB27_7:
mad.lo.s32 %r30, %r45, %r20, %r4;
mul.wide.s32 %rd42, %r30, 8;
add.s64 %rd41, %rd2, %rd42;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd41];

	st.shared.v2.f32 [%rd7], {%f37, %f38};
bra.uni BB27_8;

BB27_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd7], {%f36, %f36};

BB27_8:
bar.sync 0;
add.s32 %r5, %r19, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r47, 0;
setp.lt.s32	%p8, %r5, 1;
@%p8 bra BB27_17;

mul.lo.s32 %r6, %r3, %r21;
add.s64 %rd9, %rd32, %rd40;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r47, 0;

BB27_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd9];
ld.shared.v2.f32 {%f47, %f48}, [%rd39];
fma.rn.f32 %f51, %f47, %f43, %f286;
fma.rn.f32 %f52, %f47, %f44, %f285;
mul.f32 %f53, %f48, %f44;
sub.f32 %f54, %f51, %f53;
fma.rn.f32 %f55, %f48, %f43, %f52;
ld.shared.v2.f32 {%f56, %f57}, [%rd9+136];
ld.shared.v2.f32 {%f60, %f61}, [%rd39+8];
fma.rn.f32 %f64, %f60, %f56, %f54;
fma.rn.f32 %f65, %f60, %f57, %f55;
mul.f32 %f66, %f61, %f57;
sub.f32 %f67, %f64, %f66;
fma.rn.f32 %f68, %f61, %f56, %f65;
ld.shared.v2.f32 {%f69, %f70}, [%rd9+272];
ld.shared.v2.f32 {%f73, %f74}, [%rd39+16];
fma.rn.f32 %f77, %f73, %f69, %f67;
fma.rn.f32 %f78, %f73, %f70, %f68;
mul.f32 %f79, %f74, %f70;
sub.f32 %f80, %f77, %f79;
fma.rn.f32 %f81, %f74, %f69, %f78;
ld.shared.v2.f32 {%f82, %f83}, [%rd9+408];
ld.shared.v2.f32 {%f86, %f87}, [%rd39+24];
fma.rn.f32 %f90, %f86, %f82, %f80;
fma.rn.f32 %f91, %f86, %f83, %f81;
mul.f32 %f92, %f87, %f83;
sub.f32 %f93, %f90, %f92;
fma.rn.f32 %f94, %f87, %f82, %f91;
ld.shared.v2.f32 {%f95, %f96}, [%rd9+544];
ld.shared.v2.f32 {%f99, %f100}, [%rd39+32];
fma.rn.f32 %f103, %f99, %f95, %f93;
fma.rn.f32 %f104, %f99, %f96, %f94;
mul.f32 %f105, %f100, %f96;
sub.f32 %f106, %f103, %f105;
fma.rn.f32 %f107, %f100, %f95, %f104;
ld.shared.v2.f32 {%f108, %f109}, [%rd9+680];
ld.shared.v2.f32 {%f112, %f113}, [%rd39+40];
fma.rn.f32 %f116, %f112, %f108, %f106;
fma.rn.f32 %f117, %f112, %f109, %f107;
mul.f32 %f118, %f113, %f109;
sub.f32 %f119, %f116, %f118;
fma.rn.f32 %f120, %f113, %f108, %f117;
ld.shared.v2.f32 {%f121, %f122}, [%rd9+816];
ld.shared.v2.f32 {%f125, %f126}, [%rd39+48];
fma.rn.f32 %f129, %f125, %f121, %f119;
fma.rn.f32 %f130, %f125, %f122, %f120;
mul.f32 %f131, %f126, %f122;
sub.f32 %f132, %f129, %f131;
fma.rn.f32 %f133, %f126, %f121, %f130;
ld.shared.v2.f32 {%f134, %f135}, [%rd9+952];
ld.shared.v2.f32 {%f138, %f139}, [%rd39+56];
fma.rn.f32 %f142, %f138, %f134, %f132;
fma.rn.f32 %f143, %f138, %f135, %f133;
mul.f32 %f144, %f139, %f135;
sub.f32 %f145, %f142, %f144;
fma.rn.f32 %f146, %f139, %f134, %f143;
ld.shared.v2.f32 {%f147, %f148}, [%rd9+1088];
ld.shared.v2.f32 {%f151, %f152}, [%rd39+64];
fma.rn.f32 %f155, %f151, %f147, %f145;
fma.rn.f32 %f156, %f151, %f148, %f146;
mul.f32 %f157, %f152, %f148;
sub.f32 %f158, %f155, %f157;
fma.rn.f32 %f159, %f152, %f147, %f156;
ld.shared.v2.f32 {%f160, %f161}, [%rd9+1224];
ld.shared.v2.f32 {%f164, %f165}, [%rd39+72];
fma.rn.f32 %f168, %f164, %f160, %f158;
fma.rn.f32 %f169, %f164, %f161, %f159;
mul.f32 %f170, %f165, %f161;
sub.f32 %f171, %f168, %f170;
fma.rn.f32 %f172, %f165, %f160, %f169;
ld.shared.v2.f32 {%f173, %f174}, [%rd9+1360];
ld.shared.v2.f32 {%f177, %f178}, [%rd39+80];
fma.rn.f32 %f181, %f177, %f173, %f171;
fma.rn.f32 %f182, %f177, %f174, %f172;
mul.f32 %f183, %f178, %f174;
sub.f32 %f184, %f181, %f183;
fma.rn.f32 %f185, %f178, %f173, %f182;
ld.shared.v2.f32 {%f186, %f187}, [%rd9+1496];
ld.shared.v2.f32 {%f190, %f191}, [%rd39+88];
fma.rn.f32 %f194, %f190, %f186, %f184;
fma.rn.f32 %f195, %f190, %f187, %f185;
mul.f32 %f196, %f191, %f187;
sub.f32 %f197, %f194, %f196;
fma.rn.f32 %f198, %f191, %f186, %f195;
ld.shared.v2.f32 {%f199, %f200}, [%rd9+1632];
ld.shared.v2.f32 {%f203, %f204}, [%rd39+96];
fma.rn.f32 %f207, %f203, %f199, %f197;
fma.rn.f32 %f208, %f203, %f200, %f198;
mul.f32 %f209, %f204, %f200;
sub.f32 %f210, %f207, %f209;
fma.rn.f32 %f211, %f204, %f199, %f208;
ld.shared.v2.f32 {%f212, %f213}, [%rd9+1768];
ld.shared.v2.f32 {%f216, %f217}, [%rd39+104];
fma.rn.f32 %f220, %f216, %f212, %f210;
fma.rn.f32 %f221, %f216, %f213, %f211;
mul.f32 %f222, %f217, %f213;
sub.f32 %f223, %f220, %f222;
fma.rn.f32 %f224, %f217, %f212, %f221;
ld.shared.v2.f32 {%f225, %f226}, [%rd9+1904];
ld.shared.v2.f32 {%f229, %f230}, [%rd39+112];
fma.rn.f32 %f233, %f229, %f225, %f223;
fma.rn.f32 %f234, %f229, %f226, %f224;
mul.f32 %f235, %f230, %f226;
sub.f32 %f236, %f233, %f235;
fma.rn.f32 %f237, %f230, %f225, %f234;
ld.shared.v2.f32 {%f238, %f239}, [%rd9+2040];
ld.shared.v2.f32 {%f242, %f243}, [%rd39+120];
fma.rn.f32 %f246, %f242, %f238, %f236;
fma.rn.f32 %f247, %f242, %f239, %f237;
mul.f32 %f248, %f243, %f239;
sub.f32 %f286, %f246, %f248;
fma.rn.f32 %f285, %f243, %f238, %f247;
add.s32 %r46, %r46, 16;
bar.sync 0;
add.s32 %r45, %r45, 16;
setp.lt.s32	%p9, %r45, %r19;
and.pred %p11, %p5, %p9;
@%p11 bra BB27_12;
bra.uni BB27_11;

BB27_12:
ld.param.u32 %r44, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
mad.lo.s32 %r33, %r45, %r44, %r4;
mul.wide.s32 %rd48, %r33, 8;
add.s64 %rd47, %rd2, %rd48;

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd47];

	st.shared.v2.f32 [%rd7], {%f250, %f251};
bra.uni BB27_13;

BB27_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd7], {%f249, %f249};

BB27_13:
setp.lt.s32	%p13, %r46, %r19;
and.pred %p14, %p13, %p2;
@%p14 bra BB27_15;
bra.uni BB27_14;

BB27_15:
add.s32 %r34, %r46, %r6;
mul.wide.s32 %rd50, %r34, 8;
add.s64 %rd49, %rd3, %rd50;

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd49];

	st.shared.v2.f32 [%rd6], {%f253, %f254};
bra.uni BB27_16;

BB27_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd6], {%f252, %f252};

BB27_16:
bar.sync 0;
add.s32 %r47, %r47, 16;
setp.lt.s32	%p15, %r47, %r5;
@%p15 bra BB27_10;

BB27_17:
sub.s32 %r35, %r19, %r47;
setp.lt.s32	%p16, %r35, 1;
@%p16 bra BB27_20;

mov.u64 %rd57, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
mov.u64 %rd56, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
sub.s32 %r48, %r47, %r19;
mov.u32 %r36, %tid.y;
mul.wide.s32 %rd51, %r36, 8;
add.s64 %rd59, %rd56, %rd51;
mov.u32 %r37, %tid.x;
mul.wide.s32 %rd53, %r37, 136;
add.s64 %rd58, %rd57, %rd53;

BB27_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd59];
ld.shared.v2.f32 {%f259, %f260}, [%rd58];
fma.rn.f32 %f263, %f259, %f255, %f286;
fma.rn.f32 %f264, %f259, %f256, %f285;
mul.f32 %f265, %f260, %f256;
sub.f32 %f286, %f263, %f265;
fma.rn.f32 %f285, %f260, %f255, %f264;
add.s64 %rd59, %rd59, 136;
add.s64 %rd58, %rd58, 8;
add.s32 %r48, %r48, 1;
setp.ne.s32	%p17, %r48, 0;
@%p17 bra BB27_19;

BB27_20:
and.pred %p20, %p5, %p2;
@!%p20 bra BB27_24;
bra.uni BB27_21;

BB27_21:
mov.u32 %r43, %ctaid.y;
mov.u32 %r42, %tid.y;
shl.b32 %r41, %r43, 4;
add.s32 %r40, %r41, %r42;
ld.param.u32 %r39, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mad.lo.s32 %r38, %r40, %r39, %r4;
mul.wide.s32 %rd55, %r38, 8;
add.s64 %rd16, %rd1, %rd55;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB27_23;
bra.uni BB27_22;

BB27_23:
ld.v2.f32 {%f268, %f269}, [%rd16];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.v2.f32 [%rd16], {%f279, %f280};
bra.uni BB27_24;

BB27_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.v2.f32 [%rd16], {%f267, %f266};

BB27_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<48>;
.reg .b64 %rd<60>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r45, %tid.y;
mov.u32 %r23, %ctaid.y;
shl.b32 %r3, %r23, 4;
setp.eq.s32	%p1, %r22, 0;
@%p1 bra BB28_2;

cvta.to.global.u64 %rd22, %rd20;
ld.global.v2.f32 {%f29, %f30}, [%rd22];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd23, %rd21;
ld.global.v2.f32 {%f31, %f32}, [%rd23];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB28_2:
cvta.to.global.u64 %rd24, %rd19;
cvta.to.global.u64 %rd25, %rd18;
cvta.to.global.u64 %rd26, %rd17;
mov.u32 %r24, %ctaid.z;
mul.wide.s32 %rd27, %r24, 8;
add.s64 %rd28, %rd26, %rd27;
ld.global.u64 %rd1, [%rd28];
add.s64 %rd29, %rd25, %rd27;
ld.global.u64 %rd2, [%rd29];
add.s64 %rd30, %rd24, %rd27;
ld.global.u64 %rd3, [%rd30];
add.s32 %r4, %r3, %r1;
setp.lt.s32	%p2, %r4, %r17;
setp.lt.s32	%p3, %r45, %r18;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd4, %r1;
cvt.s64.s32	%rd5, %r45;
mul.wide.s32 %rd31, %r45, 136;
mov.u64 %rd32, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r1, 8;
add.s64 %rd6, %rd33, %rd34;
@%p4 bra BB28_4;
bra.uni BB28_3;

BB28_4:
mad.lo.s32 %r25, %r45, %r20, %r4;
mul.wide.s32 %rd36, %r25, 8;
add.s64 %rd35, %rd3, %rd36;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd35];

	st.shared.v2.f32 [%rd6], {%f34, %f35};
bra.uni BB28_5;

BB28_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd6], {%f33, %f33};

BB28_5:
mov.u32 %r26, %ctaid.x;
shl.b32 %r27, %r26, 4;
add.s32 %r5, %r27, %r1;
setp.lt.s32	%p6, %r5, %r16;
and.pred %p7, %p6, %p3;
mul.lo.s64 %rd37, %rd4, 136;
mov.u64 %rd38, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd39, %rd38, %rd37;
shl.b64 %rd40, %rd5, 3;
add.s64 %rd7, %rd39, %rd40;
@%p7 bra BB28_7;
bra.uni BB28_6;

BB28_7:
mad.lo.s32 %r28, %r45, %r19, %r5;
mul.wide.s32 %rd42, %r28, 8;
add.s64 %rd41, %rd2, %rd42;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd41];

	st.shared.v2.f32 [%rd7], {%f37, %f38};
bra.uni BB28_8;

BB28_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd7], {%f36, %f36};

BB28_8:
bar.sync 0;
add.s32 %r6, %r18, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r46, 0;
setp.lt.s32	%p8, %r6, 1;
@%p8 bra BB28_17;

add.s64 %rd9, %rd32, %rd40;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r46, 0;

BB28_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd9];
ld.shared.v2.f32 {%f47, %f48}, [%rd39];
fma.rn.f32 %f51, %f47, %f43, %f286;
fma.rn.f32 %f52, %f47, %f44, %f285;
mul.f32 %f53, %f48, %f44;
sub.f32 %f54, %f51, %f53;
fma.rn.f32 %f55, %f48, %f43, %f52;
ld.shared.v2.f32 {%f56, %f57}, [%rd9+136];
ld.shared.v2.f32 {%f60, %f61}, [%rd39+8];
fma.rn.f32 %f64, %f60, %f56, %f54;
fma.rn.f32 %f65, %f60, %f57, %f55;
mul.f32 %f66, %f61, %f57;
sub.f32 %f67, %f64, %f66;
fma.rn.f32 %f68, %f61, %f56, %f65;
ld.shared.v2.f32 {%f69, %f70}, [%rd9+272];
ld.shared.v2.f32 {%f73, %f74}, [%rd39+16];
fma.rn.f32 %f77, %f73, %f69, %f67;
fma.rn.f32 %f78, %f73, %f70, %f68;
mul.f32 %f79, %f74, %f70;
sub.f32 %f80, %f77, %f79;
fma.rn.f32 %f81, %f74, %f69, %f78;
ld.shared.v2.f32 {%f82, %f83}, [%rd9+408];
ld.shared.v2.f32 {%f86, %f87}, [%rd39+24];
fma.rn.f32 %f90, %f86, %f82, %f80;
fma.rn.f32 %f91, %f86, %f83, %f81;
mul.f32 %f92, %f87, %f83;
sub.f32 %f93, %f90, %f92;
fma.rn.f32 %f94, %f87, %f82, %f91;
ld.shared.v2.f32 {%f95, %f96}, [%rd9+544];
ld.shared.v2.f32 {%f99, %f100}, [%rd39+32];
fma.rn.f32 %f103, %f99, %f95, %f93;
fma.rn.f32 %f104, %f99, %f96, %f94;
mul.f32 %f105, %f100, %f96;
sub.f32 %f106, %f103, %f105;
fma.rn.f32 %f107, %f100, %f95, %f104;
ld.shared.v2.f32 {%f108, %f109}, [%rd9+680];
ld.shared.v2.f32 {%f112, %f113}, [%rd39+40];
fma.rn.f32 %f116, %f112, %f108, %f106;
fma.rn.f32 %f117, %f112, %f109, %f107;
mul.f32 %f118, %f113, %f109;
sub.f32 %f119, %f116, %f118;
fma.rn.f32 %f120, %f113, %f108, %f117;
ld.shared.v2.f32 {%f121, %f122}, [%rd9+816];
ld.shared.v2.f32 {%f125, %f126}, [%rd39+48];
fma.rn.f32 %f129, %f125, %f121, %f119;
fma.rn.f32 %f130, %f125, %f122, %f120;
mul.f32 %f131, %f126, %f122;
sub.f32 %f132, %f129, %f131;
fma.rn.f32 %f133, %f126, %f121, %f130;
ld.shared.v2.f32 {%f134, %f135}, [%rd9+952];
ld.shared.v2.f32 {%f138, %f139}, [%rd39+56];
fma.rn.f32 %f142, %f138, %f134, %f132;
fma.rn.f32 %f143, %f138, %f135, %f133;
mul.f32 %f144, %f139, %f135;
sub.f32 %f145, %f142, %f144;
fma.rn.f32 %f146, %f139, %f134, %f143;
ld.shared.v2.f32 {%f147, %f148}, [%rd9+1088];
ld.shared.v2.f32 {%f151, %f152}, [%rd39+64];
fma.rn.f32 %f155, %f151, %f147, %f145;
fma.rn.f32 %f156, %f151, %f148, %f146;
mul.f32 %f157, %f152, %f148;
sub.f32 %f158, %f155, %f157;
fma.rn.f32 %f159, %f152, %f147, %f156;
ld.shared.v2.f32 {%f160, %f161}, [%rd9+1224];
ld.shared.v2.f32 {%f164, %f165}, [%rd39+72];
fma.rn.f32 %f168, %f164, %f160, %f158;
fma.rn.f32 %f169, %f164, %f161, %f159;
mul.f32 %f170, %f165, %f161;
sub.f32 %f171, %f168, %f170;
fma.rn.f32 %f172, %f165, %f160, %f169;
ld.shared.v2.f32 {%f173, %f174}, [%rd9+1360];
ld.shared.v2.f32 {%f177, %f178}, [%rd39+80];
fma.rn.f32 %f181, %f177, %f173, %f171;
fma.rn.f32 %f182, %f177, %f174, %f172;
mul.f32 %f183, %f178, %f174;
sub.f32 %f184, %f181, %f183;
fma.rn.f32 %f185, %f178, %f173, %f182;
ld.shared.v2.f32 {%f186, %f187}, [%rd9+1496];
ld.shared.v2.f32 {%f190, %f191}, [%rd39+88];
fma.rn.f32 %f194, %f190, %f186, %f184;
fma.rn.f32 %f195, %f190, %f187, %f185;
mul.f32 %f196, %f191, %f187;
sub.f32 %f197, %f194, %f196;
fma.rn.f32 %f198, %f191, %f186, %f195;
ld.shared.v2.f32 {%f199, %f200}, [%rd9+1632];
ld.shared.v2.f32 {%f203, %f204}, [%rd39+96];
fma.rn.f32 %f207, %f203, %f199, %f197;
fma.rn.f32 %f208, %f203, %f200, %f198;
mul.f32 %f209, %f204, %f200;
sub.f32 %f210, %f207, %f209;
fma.rn.f32 %f211, %f204, %f199, %f208;
ld.shared.v2.f32 {%f212, %f213}, [%rd9+1768];
ld.shared.v2.f32 {%f216, %f217}, [%rd39+104];
fma.rn.f32 %f220, %f216, %f212, %f210;
fma.rn.f32 %f221, %f216, %f213, %f211;
mul.f32 %f222, %f217, %f213;
sub.f32 %f223, %f220, %f222;
fma.rn.f32 %f224, %f217, %f212, %f221;
ld.shared.v2.f32 {%f225, %f226}, [%rd9+1904];
ld.shared.v2.f32 {%f229, %f230}, [%rd39+112];
fma.rn.f32 %f233, %f229, %f225, %f223;
fma.rn.f32 %f234, %f229, %f226, %f224;
mul.f32 %f235, %f230, %f226;
sub.f32 %f236, %f233, %f235;
fma.rn.f32 %f237, %f230, %f225, %f234;
ld.shared.v2.f32 {%f238, %f239}, [%rd9+2040];
ld.shared.v2.f32 {%f242, %f243}, [%rd39+120];
fma.rn.f32 %f246, %f242, %f238, %f236;
fma.rn.f32 %f247, %f242, %f239, %f237;
mul.f32 %f248, %f243, %f239;
sub.f32 %f286, %f246, %f248;
fma.rn.f32 %f285, %f243, %f238, %f247;
bar.sync 0;
add.s32 %r45, %r45, 16;
setp.lt.s32	%p9, %r45, %r18;
and.pred %p11, %p6, %p9;
@%p11 bra BB28_12;
bra.uni BB28_11;

BB28_12:
ld.param.u32 %r41, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
mad.lo.s32 %r31, %r45, %r41, %r5;
mul.wide.s32 %rd48, %r31, 8;
add.s64 %rd47, %rd2, %rd48;

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd47];

	st.shared.v2.f32 [%rd7], {%f250, %f251};
bra.uni BB28_13;

BB28_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd7], {%f249, %f249};

BB28_13:
and.pred %p14, %p2, %p9;
@%p14 bra BB28_15;
bra.uni BB28_14;

BB28_15:
ld.param.u32 %r44, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
mad.lo.s32 %r32, %r45, %r44, %r4;
mul.wide.s32 %rd50, %r32, 8;
add.s64 %rd49, %rd3, %rd50;

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd49];

	st.shared.v2.f32 [%rd6], {%f253, %f254};
bra.uni BB28_16;

BB28_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd6], {%f252, %f252};

BB28_16:
bar.sync 0;
add.s32 %r46, %r46, 16;
setp.lt.s32	%p15, %r46, %r6;
@%p15 bra BB28_10;

BB28_17:
sub.s32 %r33, %r18, %r46;
setp.lt.s32	%p16, %r33, 1;
@%p16 bra BB28_20;

mov.u32 %r43, %tid.y;
mov.u64 %rd57, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
mov.u64 %rd56, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u32 %r40, %tid.x;
sub.s32 %r47, %r46, %r18;
mul.wide.s32 %rd51, %r43, 8;
add.s64 %rd59, %rd56, %rd51;
mul.wide.s32 %rd53, %r40, 136;
add.s64 %rd58, %rd57, %rd53;

BB28_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd59];
ld.shared.v2.f32 {%f259, %f260}, [%rd58];
fma.rn.f32 %f263, %f259, %f255, %f286;
fma.rn.f32 %f264, %f259, %f256, %f285;
mul.f32 %f265, %f260, %f256;
sub.f32 %f286, %f263, %f265;
fma.rn.f32 %f285, %f260, %f255, %f264;
add.s64 %rd59, %rd59, 136;
add.s64 %rd58, %rd58, 8;
add.s32 %r47, %r47, 1;
setp.ne.s32	%p17, %r47, 0;
@%p17 bra BB28_19;

BB28_20:
mov.u32 %r42, %tid.y;
ld.param.u32 %r38, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
mov.u32 %r37, %ctaid.y;
shl.b32 %r36, %r37, 4;
add.s32 %r15, %r36, %r42;
setp.lt.s32	%p18, %r15, %r38;
and.pred %p20, %p6, %p18;
@!%p20 bra BB28_24;
bra.uni BB28_21;

BB28_21:
ld.param.u32 %r39, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mad.lo.s32 %r35, %r15, %r39, %r5;
mul.wide.s32 %rd55, %r35, 8;
add.s64 %rd16, %rd1, %rd55;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB28_23;
bra.uni BB28_22;

BB28_23:
ld.v2.f32 {%f268, %f269}, [%rd16];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.v2.f32 [%rd16], {%f279, %f280};
bra.uni BB28_24;

BB28_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.v2.f32 [%rd16], {%f267, %f266};

BB28_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<48>;
.reg .b64 %rd<60>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r45, %tid.y;
mov.u32 %r23, %ctaid.y;
shl.b32 %r3, %r23, 4;
setp.eq.s32	%p1, %r22, 0;
@%p1 bra BB29_2;

cvta.to.global.u64 %rd22, %rd20;
ld.global.v2.f32 {%f29, %f30}, [%rd22];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd23, %rd21;
ld.global.v2.f32 {%f31, %f32}, [%rd23];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB29_2:
cvta.to.global.u64 %rd24, %rd19;
cvta.to.global.u64 %rd25, %rd18;
cvta.to.global.u64 %rd26, %rd17;
mov.u32 %r24, %ctaid.z;
mul.wide.s32 %rd27, %r24, 8;
add.s64 %rd28, %rd26, %rd27;
ld.global.u64 %rd1, [%rd28];
add.s64 %rd29, %rd25, %rd27;
ld.global.u64 %rd2, [%rd29];
add.s64 %rd30, %rd24, %rd27;
ld.global.u64 %rd3, [%rd30];
add.s32 %r4, %r3, %r1;
setp.lt.s32	%p2, %r4, %r17;
setp.lt.s32	%p3, %r45, %r18;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd4, %r1;
cvt.s64.s32	%rd5, %r45;
mul.wide.s32 %rd31, %r45, 136;
mov.u64 %rd32, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r1, 8;
add.s64 %rd6, %rd33, %rd34;
@%p4 bra BB29_4;
bra.uni BB29_3;

BB29_4:
mad.lo.s32 %r25, %r45, %r20, %r4;
mul.wide.s32 %rd36, %r25, 8;
add.s64 %rd35, %rd3, %rd36;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd35];

	st.shared.v2.f32 [%rd6], {%f34, %f35};
bra.uni BB29_5;

BB29_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd6], {%f33, %f33};

BB29_5:
mov.u32 %r26, %ctaid.x;
shl.b32 %r27, %r26, 4;
add.s32 %r5, %r27, %r1;
setp.lt.s32	%p6, %r5, %r16;
and.pred %p7, %p6, %p3;
mul.lo.s64 %rd37, %rd4, 136;
mov.u64 %rd38, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd39, %rd38, %rd37;
shl.b64 %rd40, %rd5, 3;
add.s64 %rd7, %rd39, %rd40;
@%p7 bra BB29_7;
bra.uni BB29_6;

BB29_7:
mad.lo.s32 %r28, %r45, %r19, %r5;
mul.wide.s32 %rd42, %r28, 8;
add.s64 %rd41, %rd2, %rd42;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd41];

	st.shared.v2.f32 [%rd7], {%f37, %f38};
bra.uni BB29_8;

BB29_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd7], {%f36, %f36};

BB29_8:
bar.sync 0;
add.s32 %r6, %r18, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r46, 0;
setp.lt.s32	%p8, %r6, 1;
@%p8 bra BB29_17;

add.s64 %rd9, %rd32, %rd40;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r46, 0;

BB29_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd9];
ld.shared.v2.f32 {%f47, %f48}, [%rd39];
fma.rn.f32 %f51, %f47, %f43, %f286;
mul.f32 %f52, %f47, %f44;
sub.f32 %f53, %f285, %f52;
fma.rn.f32 %f54, %f48, %f44, %f51;
fma.rn.f32 %f55, %f48, %f43, %f53;
ld.shared.v2.f32 {%f56, %f57}, [%rd9+136];
ld.shared.v2.f32 {%f60, %f61}, [%rd39+8];
fma.rn.f32 %f64, %f60, %f56, %f54;
mul.f32 %f65, %f60, %f57;
sub.f32 %f66, %f55, %f65;
fma.rn.f32 %f67, %f61, %f57, %f64;
fma.rn.f32 %f68, %f61, %f56, %f66;
ld.shared.v2.f32 {%f69, %f70}, [%rd9+272];
ld.shared.v2.f32 {%f73, %f74}, [%rd39+16];
fma.rn.f32 %f77, %f73, %f69, %f67;
mul.f32 %f78, %f73, %f70;
sub.f32 %f79, %f68, %f78;
fma.rn.f32 %f80, %f74, %f70, %f77;
fma.rn.f32 %f81, %f74, %f69, %f79;
ld.shared.v2.f32 {%f82, %f83}, [%rd9+408];
ld.shared.v2.f32 {%f86, %f87}, [%rd39+24];
fma.rn.f32 %f90, %f86, %f82, %f80;
mul.f32 %f91, %f86, %f83;
sub.f32 %f92, %f81, %f91;
fma.rn.f32 %f93, %f87, %f83, %f90;
fma.rn.f32 %f94, %f87, %f82, %f92;
ld.shared.v2.f32 {%f95, %f96}, [%rd9+544];
ld.shared.v2.f32 {%f99, %f100}, [%rd39+32];
fma.rn.f32 %f103, %f99, %f95, %f93;
mul.f32 %f104, %f99, %f96;
sub.f32 %f105, %f94, %f104;
fma.rn.f32 %f106, %f100, %f96, %f103;
fma.rn.f32 %f107, %f100, %f95, %f105;
ld.shared.v2.f32 {%f108, %f109}, [%rd9+680];
ld.shared.v2.f32 {%f112, %f113}, [%rd39+40];
fma.rn.f32 %f116, %f112, %f108, %f106;
mul.f32 %f117, %f112, %f109;
sub.f32 %f118, %f107, %f117;
fma.rn.f32 %f119, %f113, %f109, %f116;
fma.rn.f32 %f120, %f113, %f108, %f118;
ld.shared.v2.f32 {%f121, %f122}, [%rd9+816];
ld.shared.v2.f32 {%f125, %f126}, [%rd39+48];
fma.rn.f32 %f129, %f125, %f121, %f119;
mul.f32 %f130, %f125, %f122;
sub.f32 %f131, %f120, %f130;
fma.rn.f32 %f132, %f126, %f122, %f129;
fma.rn.f32 %f133, %f126, %f121, %f131;
ld.shared.v2.f32 {%f134, %f135}, [%rd9+952];
ld.shared.v2.f32 {%f138, %f139}, [%rd39+56];
fma.rn.f32 %f142, %f138, %f134, %f132;
mul.f32 %f143, %f138, %f135;
sub.f32 %f144, %f133, %f143;
fma.rn.f32 %f145, %f139, %f135, %f142;
fma.rn.f32 %f146, %f139, %f134, %f144;
ld.shared.v2.f32 {%f147, %f148}, [%rd9+1088];
ld.shared.v2.f32 {%f151, %f152}, [%rd39+64];
fma.rn.f32 %f155, %f151, %f147, %f145;
mul.f32 %f156, %f151, %f148;
sub.f32 %f157, %f146, %f156;
fma.rn.f32 %f158, %f152, %f148, %f155;
fma.rn.f32 %f159, %f152, %f147, %f157;
ld.shared.v2.f32 {%f160, %f161}, [%rd9+1224];
ld.shared.v2.f32 {%f164, %f165}, [%rd39+72];
fma.rn.f32 %f168, %f164, %f160, %f158;
mul.f32 %f169, %f164, %f161;
sub.f32 %f170, %f159, %f169;
fma.rn.f32 %f171, %f165, %f161, %f168;
fma.rn.f32 %f172, %f165, %f160, %f170;
ld.shared.v2.f32 {%f173, %f174}, [%rd9+1360];
ld.shared.v2.f32 {%f177, %f178}, [%rd39+80];
fma.rn.f32 %f181, %f177, %f173, %f171;
mul.f32 %f182, %f177, %f174;
sub.f32 %f183, %f172, %f182;
fma.rn.f32 %f184, %f178, %f174, %f181;
fma.rn.f32 %f185, %f178, %f173, %f183;
ld.shared.v2.f32 {%f186, %f187}, [%rd9+1496];
ld.shared.v2.f32 {%f190, %f191}, [%rd39+88];
fma.rn.f32 %f194, %f190, %f186, %f184;
mul.f32 %f195, %f190, %f187;
sub.f32 %f196, %f185, %f195;
fma.rn.f32 %f197, %f191, %f187, %f194;
fma.rn.f32 %f198, %f191, %f186, %f196;
ld.shared.v2.f32 {%f199, %f200}, [%rd9+1632];
ld.shared.v2.f32 {%f203, %f204}, [%rd39+96];
fma.rn.f32 %f207, %f203, %f199, %f197;
mul.f32 %f208, %f203, %f200;
sub.f32 %f209, %f198, %f208;
fma.rn.f32 %f210, %f204, %f200, %f207;
fma.rn.f32 %f211, %f204, %f199, %f209;
ld.shared.v2.f32 {%f212, %f213}, [%rd9+1768];
ld.shared.v2.f32 {%f216, %f217}, [%rd39+104];
fma.rn.f32 %f220, %f216, %f212, %f210;
mul.f32 %f221, %f216, %f213;
sub.f32 %f222, %f211, %f221;
fma.rn.f32 %f223, %f217, %f213, %f220;
fma.rn.f32 %f224, %f217, %f212, %f222;
ld.shared.v2.f32 {%f225, %f226}, [%rd9+1904];
ld.shared.v2.f32 {%f229, %f230}, [%rd39+112];
fma.rn.f32 %f233, %f229, %f225, %f223;
mul.f32 %f234, %f229, %f226;
sub.f32 %f235, %f224, %f234;
fma.rn.f32 %f236, %f230, %f226, %f233;
fma.rn.f32 %f237, %f230, %f225, %f235;
ld.shared.v2.f32 {%f238, %f239}, [%rd9+2040];
ld.shared.v2.f32 {%f242, %f243}, [%rd39+120];
fma.rn.f32 %f246, %f242, %f238, %f236;
mul.f32 %f247, %f242, %f239;
sub.f32 %f248, %f237, %f247;
fma.rn.f32 %f286, %f243, %f239, %f246;
fma.rn.f32 %f285, %f243, %f238, %f248;
bar.sync 0;
add.s32 %r45, %r45, 16;
setp.lt.s32	%p9, %r45, %r18;
and.pred %p11, %p6, %p9;
@%p11 bra BB29_12;
bra.uni BB29_11;

BB29_12:
ld.param.u32 %r41, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
mad.lo.s32 %r31, %r45, %r41, %r5;
mul.wide.s32 %rd48, %r31, 8;
add.s64 %rd47, %rd2, %rd48;

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd47];

	st.shared.v2.f32 [%rd7], {%f250, %f251};
bra.uni BB29_13;

BB29_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd7], {%f249, %f249};

BB29_13:
and.pred %p14, %p2, %p9;
@%p14 bra BB29_15;
bra.uni BB29_14;

BB29_15:
ld.param.u32 %r44, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
mad.lo.s32 %r32, %r45, %r44, %r4;
mul.wide.s32 %rd50, %r32, 8;
add.s64 %rd49, %rd3, %rd50;

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd49];

	st.shared.v2.f32 [%rd6], {%f253, %f254};
bra.uni BB29_16;

BB29_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd6], {%f252, %f252};

BB29_16:
bar.sync 0;
add.s32 %r46, %r46, 16;
setp.lt.s32	%p15, %r46, %r6;
@%p15 bra BB29_10;

BB29_17:
sub.s32 %r33, %r18, %r46;
setp.lt.s32	%p16, %r33, 1;
@%p16 bra BB29_20;

mov.u32 %r43, %tid.y;
mov.u64 %rd57, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
mov.u64 %rd56, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u32 %r40, %tid.x;
sub.s32 %r47, %r46, %r18;
mul.wide.s32 %rd51, %r43, 8;
add.s64 %rd59, %rd56, %rd51;
mul.wide.s32 %rd53, %r40, 136;
add.s64 %rd58, %rd57, %rd53;

BB29_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd59];
ld.shared.v2.f32 {%f259, %f260}, [%rd58];
fma.rn.f32 %f263, %f259, %f255, %f286;
mul.f32 %f264, %f259, %f256;
sub.f32 %f265, %f285, %f264;
fma.rn.f32 %f286, %f260, %f256, %f263;
fma.rn.f32 %f285, %f260, %f255, %f265;
add.s64 %rd59, %rd59, 136;
add.s64 %rd58, %rd58, 8;
add.s32 %r47, %r47, 1;
setp.ne.s32	%p17, %r47, 0;
@%p17 bra BB29_19;

BB29_20:
mov.u32 %r42, %tid.y;
ld.param.u32 %r38, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
mov.u32 %r37, %ctaid.y;
shl.b32 %r36, %r37, 4;
add.s32 %r15, %r36, %r42;
setp.lt.s32	%p18, %r15, %r38;
and.pred %p20, %p6, %p18;
@!%p20 bra BB29_24;
bra.uni BB29_21;

BB29_21:
ld.param.u32 %r39, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mad.lo.s32 %r35, %r15, %r39, %r5;
mul.wide.s32 %rd55, %r35, 8;
add.s64 %rd16, %rd1, %rd55;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB29_23;
bra.uni BB29_22;

BB29_23:
ld.v2.f32 {%f268, %f269}, [%rd16];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.v2.f32 [%rd16], {%f279, %f280};
bra.uni BB29_24;

BB29_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.v2.f32 [%rd16], {%f267, %f266};

BB29_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<53>;
.reg .b64 %rd<72>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd24, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd25, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd26, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd27, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r25, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %tid.y;
mov.u32 %r3, %ctaid.y;
mov.u32 %r4, %ctaid.x;
shl.b32 %r5, %r4, 4;
setp.eq.s32	%p1, %r25, 0;
@%p1 bra BB30_2;

cvta.to.global.u64 %rd28, %rd26;
ld.global.v2.f32 {%f29, %f30}, [%rd28];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd29, %rd27;
ld.global.v2.f32 {%f31, %f32}, [%rd29];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB30_2:
cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd31, %rd24;
cvta.to.global.u64 %rd32, %rd23;
shl.b32 %r26, %r3, 4;
mov.u32 %r27, %ctaid.z;
mul.wide.s32 %rd33, %r27, 8;
add.s64 %rd34, %rd32, %rd33;
ld.global.u64 %rd1, [%rd34];
add.s64 %rd35, %rd31, %rd33;
ld.global.u64 %rd2, [%rd35];
add.s64 %rd36, %rd30, %rd33;
ld.global.u64 %rd3, [%rd36];
add.s32 %r6, %r26, %r2;
setp.lt.s32	%p2, %r6, %r20;
setp.lt.s32	%p3, %r1, %r21;
and.pred %p4, %p3, %p2;
cvt.s64.s32	%rd4, %r2;
cvt.s64.s32	%rd5, %r1;
mul.wide.s32 %rd37, %r1, 136;
mov.u64 %rd38, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd39, %rd38, %rd37;
mul.wide.s32 %rd40, %r2, 8;
add.s64 %rd6, %rd39, %rd40;
@%p4 bra BB30_4;
bra.uni BB30_3;

BB30_4:
mad.lo.s32 %r28, %r6, %r23, %r1;
mul.wide.s32 %rd42, %r28, 8;
add.s64 %rd41, %rd3, %rd42;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd41];

	st.shared.v2.f32 [%rd6], {%f34, %f35};
bra.uni BB30_5;

BB30_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd6], {%f33, %f33};

BB30_5:
add.s32 %r7, %r5, %r2;
setp.lt.s32	%p6, %r7, %r19;
and.pred %p7, %p3, %p6;
mul.lo.s64 %rd43, %rd4, 136;
mov.u64 %rd44, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd45, %rd44, %rd43;
shl.b64 %rd46, %rd5, 3;
add.s64 %rd7, %rd45, %rd46;
@%p7 bra BB30_7;
bra.uni BB30_6;

BB30_7:
mad.lo.s32 %r29, %r7, %r22, %r1;
mul.wide.s32 %rd48, %r29, 8;
add.s64 %rd47, %rd2, %rd48;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd47];

	st.shared.v2.f32 [%rd7], {%f37, %f38};
bra.uni BB30_8;

BB30_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd7], {%f36, %f36};

BB30_8:
bar.sync 0;
add.s32 %r8, %r21, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r51, 0;
setp.lt.s32	%p8, %r8, 1;
@%p8 bra BB30_17;

mul.lo.s64 %rd49, %rd5, 136;
add.s64 %rd8, %rd44, %rd49;
shl.b64 %rd51, %rd4, 3;
add.s64 %rd9, %rd38, %rd51;
mad.lo.s32 %r32, %r4, 16, %r2;
mad.lo.s32 %r33, %r22, %r32, %r1;
mul.wide.s32 %rd53, %r33, 8;
add.s64 %rd54, %rd53, %rd2;
add.s64 %rd69, %rd54, 128;
add.s32 %r50, %r1, 16;
mad.lo.s32 %r34, %r3, 16, %r2;
mad.lo.s32 %r35, %r23, %r34, %r1;
mul.wide.s32 %rd55, %r35, 8;
add.s64 %rd56, %rd55, %rd3;
add.s64 %rd68, %rd56, 128;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r51, 0;

BB30_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd9];
ld.shared.v2.f32 {%f47, %f48}, [%rd8];
fma.rn.f32 %f51, %f47, %f43, %f286;
fma.rn.f32 %f52, %f47, %f44, %f285;
mul.f32 %f53, %f48, %f44;
sub.f32 %f54, %f51, %f53;
fma.rn.f32 %f55, %f48, %f43, %f52;
ld.shared.v2.f32 {%f56, %f57}, [%rd9+136];
ld.shared.v2.f32 {%f60, %f61}, [%rd8+8];
fma.rn.f32 %f64, %f60, %f56, %f54;
fma.rn.f32 %f65, %f60, %f57, %f55;
mul.f32 %f66, %f61, %f57;
sub.f32 %f67, %f64, %f66;
fma.rn.f32 %f68, %f61, %f56, %f65;
ld.shared.v2.f32 {%f69, %f70}, [%rd9+272];
ld.shared.v2.f32 {%f73, %f74}, [%rd8+16];
fma.rn.f32 %f77, %f73, %f69, %f67;
fma.rn.f32 %f78, %f73, %f70, %f68;
mul.f32 %f79, %f74, %f70;
sub.f32 %f80, %f77, %f79;
fma.rn.f32 %f81, %f74, %f69, %f78;
ld.shared.v2.f32 {%f82, %f83}, [%rd9+408];
ld.shared.v2.f32 {%f86, %f87}, [%rd8+24];
fma.rn.f32 %f90, %f86, %f82, %f80;
fma.rn.f32 %f91, %f86, %f83, %f81;
mul.f32 %f92, %f87, %f83;
sub.f32 %f93, %f90, %f92;
fma.rn.f32 %f94, %f87, %f82, %f91;
ld.shared.v2.f32 {%f95, %f96}, [%rd9+544];
ld.shared.v2.f32 {%f99, %f100}, [%rd8+32];
fma.rn.f32 %f103, %f99, %f95, %f93;
fma.rn.f32 %f104, %f99, %f96, %f94;
mul.f32 %f105, %f100, %f96;
sub.f32 %f106, %f103, %f105;
fma.rn.f32 %f107, %f100, %f95, %f104;
ld.shared.v2.f32 {%f108, %f109}, [%rd9+680];
ld.shared.v2.f32 {%f112, %f113}, [%rd8+40];
fma.rn.f32 %f116, %f112, %f108, %f106;
fma.rn.f32 %f117, %f112, %f109, %f107;
mul.f32 %f118, %f113, %f109;
sub.f32 %f119, %f116, %f118;
fma.rn.f32 %f120, %f113, %f108, %f117;
ld.shared.v2.f32 {%f121, %f122}, [%rd9+816];
ld.shared.v2.f32 {%f125, %f126}, [%rd8+48];
fma.rn.f32 %f129, %f125, %f121, %f119;
fma.rn.f32 %f130, %f125, %f122, %f120;
mul.f32 %f131, %f126, %f122;
sub.f32 %f132, %f129, %f131;
fma.rn.f32 %f133, %f126, %f121, %f130;
ld.shared.v2.f32 {%f134, %f135}, [%rd9+952];
ld.shared.v2.f32 {%f138, %f139}, [%rd8+56];
fma.rn.f32 %f142, %f138, %f134, %f132;
fma.rn.f32 %f143, %f138, %f135, %f133;
mul.f32 %f144, %f139, %f135;
sub.f32 %f145, %f142, %f144;
fma.rn.f32 %f146, %f139, %f134, %f143;
ld.shared.v2.f32 {%f147, %f148}, [%rd9+1088];
ld.shared.v2.f32 {%f151, %f152}, [%rd8+64];
fma.rn.f32 %f155, %f151, %f147, %f145;
fma.rn.f32 %f156, %f151, %f148, %f146;
mul.f32 %f157, %f152, %f148;
sub.f32 %f158, %f155, %f157;
fma.rn.f32 %f159, %f152, %f147, %f156;
ld.shared.v2.f32 {%f160, %f161}, [%rd9+1224];
ld.shared.v2.f32 {%f164, %f165}, [%rd8+72];
fma.rn.f32 %f168, %f164, %f160, %f158;
fma.rn.f32 %f169, %f164, %f161, %f159;
mul.f32 %f170, %f165, %f161;
sub.f32 %f171, %f168, %f170;
fma.rn.f32 %f172, %f165, %f160, %f169;
ld.shared.v2.f32 {%f173, %f174}, [%rd9+1360];
ld.shared.v2.f32 {%f177, %f178}, [%rd8+80];
fma.rn.f32 %f181, %f177, %f173, %f171;
fma.rn.f32 %f182, %f177, %f174, %f172;
mul.f32 %f183, %f178, %f174;
sub.f32 %f184, %f181, %f183;
fma.rn.f32 %f185, %f178, %f173, %f182;
ld.shared.v2.f32 {%f186, %f187}, [%rd9+1496];
ld.shared.v2.f32 {%f190, %f191}, [%rd8+88];
fma.rn.f32 %f194, %f190, %f186, %f184;
fma.rn.f32 %f195, %f190, %f187, %f185;
mul.f32 %f196, %f191, %f187;
sub.f32 %f197, %f194, %f196;
fma.rn.f32 %f198, %f191, %f186, %f195;
ld.shared.v2.f32 {%f199, %f200}, [%rd9+1632];
ld.shared.v2.f32 {%f203, %f204}, [%rd8+96];
fma.rn.f32 %f207, %f203, %f199, %f197;
fma.rn.f32 %f208, %f203, %f200, %f198;
mul.f32 %f209, %f204, %f200;
sub.f32 %f210, %f207, %f209;
fma.rn.f32 %f211, %f204, %f199, %f208;
ld.shared.v2.f32 {%f212, %f213}, [%rd9+1768];
ld.shared.v2.f32 {%f216, %f217}, [%rd8+104];
fma.rn.f32 %f220, %f216, %f212, %f210;
fma.rn.f32 %f221, %f216, %f213, %f211;
mul.f32 %f222, %f217, %f213;
sub.f32 %f223, %f220, %f222;
fma.rn.f32 %f224, %f217, %f212, %f221;
ld.shared.v2.f32 {%f225, %f226}, [%rd9+1904];
ld.shared.v2.f32 {%f229, %f230}, [%rd8+112];
fma.rn.f32 %f233, %f229, %f225, %f223;
fma.rn.f32 %f234, %f229, %f226, %f224;
mul.f32 %f235, %f230, %f226;
sub.f32 %f236, %f233, %f235;
fma.rn.f32 %f237, %f230, %f225, %f234;
ld.shared.v2.f32 {%f238, %f239}, [%rd9+2040];
ld.shared.v2.f32 {%f242, %f243}, [%rd8+120];
fma.rn.f32 %f246, %f242, %f238, %f236;
fma.rn.f32 %f247, %f242, %f239, %f237;
mul.f32 %f248, %f243, %f239;
sub.f32 %f286, %f246, %f248;
fma.rn.f32 %f285, %f243, %f238, %f247;
bar.sync 0;
setp.lt.s32	%p9, %r50, %r21;
and.pred %p11, %p9, %p6;
@%p11 bra BB30_12;
bra.uni BB30_11;

BB30_12:

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd69];

	st.shared.v2.f32 [%rd7], {%f250, %f251};
bra.uni BB30_13;

BB30_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd7], {%f249, %f249};

BB30_13:
and.pred %p14, %p9, %p2;
@%p14 bra BB30_15;
bra.uni BB30_14;

BB30_15:

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd68];

	st.shared.v2.f32 [%rd6], {%f253, %f254};
bra.uni BB30_16;

BB30_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd6], {%f252, %f252};

BB30_16:
bar.sync 0;
add.s64 %rd69, %rd69, 128;
add.s32 %r50, %r50, 16;
add.s64 %rd68, %rd68, 128;
add.s32 %r51, %r51, 16;
setp.lt.s32	%p15, %r51, %r8;
@%p15 bra BB30_10;

BB30_17:
sub.s32 %r36, %r21, %r51;
setp.lt.s32	%p16, %r36, 1;
@%p16 bra BB30_20;

mov.u32 %r49, %tid.x;
mul.wide.s32 %rd67, %r49, 136;
mov.u32 %r46, %tid.y;
mul.wide.s32 %rd66, %r46, 8;
mov.u64 %rd65, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u64 %rd64, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
sub.s32 %r52, %r51, %r21;
add.s64 %rd71, %rd65, %rd66;
add.s64 %rd70, %rd64, %rd67;

BB30_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd71];
ld.shared.v2.f32 {%f259, %f260}, [%rd70];
fma.rn.f32 %f263, %f259, %f255, %f286;
fma.rn.f32 %f264, %f259, %f256, %f285;
mul.f32 %f265, %f260, %f256;
sub.f32 %f286, %f263, %f265;
fma.rn.f32 %f285, %f260, %f255, %f264;
add.s64 %rd71, %rd71, 136;
add.s64 %rd70, %rd70, 8;
add.s32 %r52, %r52, 1;
setp.ne.s32	%p17, %r52, 0;
@%p17 bra BB30_19;

BB30_20:
mov.u32 %r48, %ctaid.x;
shl.b32 %r47, %r48, 4;
ld.param.u32 %r40, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
mov.u32 %r39, %tid.x;
add.s32 %r18, %r47, %r39;
setp.lt.s32	%p18, %r18, %r40;
and.pred %p20, %p18, %p2;
@!%p20 bra BB30_24;
bra.uni BB30_21;

BB30_21:
ld.param.u32 %r45, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mov.u32 %r44, %ctaid.y;
mov.u32 %r43, %tid.y;
shl.b32 %r42, %r44, 4;
add.s32 %r41, %r42, %r43;
mad.lo.s32 %r38, %r41, %r45, %r18;
mul.wide.s32 %rd63, %r38, 8;
add.s64 %rd22, %rd1, %rd63;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB30_23;
bra.uni BB30_22;

BB30_23:
ld.v2.f32 {%f268, %f269}, [%rd22];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.v2.f32 [%rd22], {%f279, %f280};
bra.uni BB30_24;

BB30_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.v2.f32 [%rd22], {%f267, %f266};

BB30_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<59>;
.reg .b64 %rd<60>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r25, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r55, %tid.x;
mov.u32 %r56, %tid.y;
setp.eq.s32	%p1, %r25, 0;
@%p1 bra BB31_2;

cvta.to.global.u64 %rd22, %rd20;
ld.global.v2.f32 {%f29, %f30}, [%rd22];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd23, %rd21;
ld.global.v2.f32 {%f31, %f32}, [%rd23];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB31_2:
cvta.to.global.u64 %rd24, %rd19;
cvta.to.global.u64 %rd25, %rd18;
cvta.to.global.u64 %rd26, %rd17;
mov.u32 %r26, %ctaid.y;
shl.b32 %r27, %r26, 4;
mov.u32 %r28, %ctaid.z;
mul.wide.s32 %rd27, %r28, 8;
add.s64 %rd28, %rd26, %rd27;
ld.global.u64 %rd1, [%rd28];
add.s64 %rd29, %rd25, %rd27;
ld.global.u64 %rd2, [%rd29];
add.s64 %rd30, %rd24, %rd27;
ld.global.u64 %rd3, [%rd30];
add.s32 %r3, %r27, %r55;
setp.lt.s32	%p2, %r3, %r20;
setp.lt.s32	%p3, %r56, %r21;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd4, %r55;
cvt.s64.s32	%rd5, %r56;
mul.wide.s32 %rd31, %r56, 136;
mov.u64 %rd32, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r55, 8;
add.s64 %rd6, %rd33, %rd34;
@%p4 bra BB31_4;
bra.uni BB31_3;

BB31_4:
mad.lo.s32 %r29, %r56, %r23, %r3;
mul.wide.s32 %rd36, %r29, 8;
add.s64 %rd35, %rd3, %rd36;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd35];

	st.shared.v2.f32 [%rd6], {%f34, %f35};
bra.uni BB31_5;

BB31_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd6], {%f33, %f33};

BB31_5:
mov.u32 %r30, %ctaid.x;
shl.b32 %r31, %r30, 4;
add.s32 %r4, %r31, %r56;
setp.lt.s32	%p5, %r4, %r19;
setp.lt.s32	%p6, %r55, %r21;
and.pred %p7, %p6, %p5;
mul.lo.s64 %rd37, %rd5, 136;
mov.u64 %rd38, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd39, %rd38, %rd37;
shl.b64 %rd40, %rd4, 3;
add.s64 %rd7, %rd39, %rd40;
@%p7 bra BB31_7;
bra.uni BB31_6;

BB31_7:
mad.lo.s32 %r32, %r4, %r22, %r55;
mul.wide.s32 %rd42, %r32, 8;
add.s64 %rd41, %rd2, %rd42;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd41];

	st.shared.v2.f32 [%rd7], {%f37, %f38};
bra.uni BB31_8;

BB31_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd7], {%f36, %f36};

BB31_8:
bar.sync 0;
add.s32 %r5, %r21, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r57, 0;
setp.lt.s32	%p8, %r5, 1;
@%p8 bra BB31_17;

mul.lo.s32 %r6, %r4, %r22;
mul.lo.s64 %rd43, %rd4, 136;
add.s64 %rd8, %rd38, %rd43;
shl.b64 %rd45, %rd5, 3;
add.s64 %rd9, %rd32, %rd45;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r57, 0;

BB31_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd9];
ld.shared.v2.f32 {%f47, %f48}, [%rd8];
fma.rn.f32 %f51, %f47, %f43, %f286;
fma.rn.f32 %f52, %f47, %f44, %f285;
mul.f32 %f53, %f48, %f44;
sub.f32 %f54, %f51, %f53;
fma.rn.f32 %f55, %f48, %f43, %f52;
ld.shared.v2.f32 {%f56, %f57}, [%rd9+136];
ld.shared.v2.f32 {%f60, %f61}, [%rd8+8];
fma.rn.f32 %f64, %f60, %f56, %f54;
fma.rn.f32 %f65, %f60, %f57, %f55;
mul.f32 %f66, %f61, %f57;
sub.f32 %f67, %f64, %f66;
fma.rn.f32 %f68, %f61, %f56, %f65;
ld.shared.v2.f32 {%f69, %f70}, [%rd9+272];
ld.shared.v2.f32 {%f73, %f74}, [%rd8+16];
fma.rn.f32 %f77, %f73, %f69, %f67;
fma.rn.f32 %f78, %f73, %f70, %f68;
mul.f32 %f79, %f74, %f70;
sub.f32 %f80, %f77, %f79;
fma.rn.f32 %f81, %f74, %f69, %f78;
ld.shared.v2.f32 {%f82, %f83}, [%rd9+408];
ld.shared.v2.f32 {%f86, %f87}, [%rd8+24];
fma.rn.f32 %f90, %f86, %f82, %f80;
fma.rn.f32 %f91, %f86, %f83, %f81;
mul.f32 %f92, %f87, %f83;
sub.f32 %f93, %f90, %f92;
fma.rn.f32 %f94, %f87, %f82, %f91;
ld.shared.v2.f32 {%f95, %f96}, [%rd9+544];
ld.shared.v2.f32 {%f99, %f100}, [%rd8+32];
fma.rn.f32 %f103, %f99, %f95, %f93;
fma.rn.f32 %f104, %f99, %f96, %f94;
mul.f32 %f105, %f100, %f96;
sub.f32 %f106, %f103, %f105;
fma.rn.f32 %f107, %f100, %f95, %f104;
ld.shared.v2.f32 {%f108, %f109}, [%rd9+680];
ld.shared.v2.f32 {%f112, %f113}, [%rd8+40];
fma.rn.f32 %f116, %f112, %f108, %f106;
fma.rn.f32 %f117, %f112, %f109, %f107;
mul.f32 %f118, %f113, %f109;
sub.f32 %f119, %f116, %f118;
fma.rn.f32 %f120, %f113, %f108, %f117;
ld.shared.v2.f32 {%f121, %f122}, [%rd9+816];
ld.shared.v2.f32 {%f125, %f126}, [%rd8+48];
fma.rn.f32 %f129, %f125, %f121, %f119;
fma.rn.f32 %f130, %f125, %f122, %f120;
mul.f32 %f131, %f126, %f122;
sub.f32 %f132, %f129, %f131;
fma.rn.f32 %f133, %f126, %f121, %f130;
ld.shared.v2.f32 {%f134, %f135}, [%rd9+952];
ld.shared.v2.f32 {%f138, %f139}, [%rd8+56];
fma.rn.f32 %f142, %f138, %f134, %f132;
fma.rn.f32 %f143, %f138, %f135, %f133;
mul.f32 %f144, %f139, %f135;
sub.f32 %f145, %f142, %f144;
fma.rn.f32 %f146, %f139, %f134, %f143;
ld.shared.v2.f32 {%f147, %f148}, [%rd9+1088];
ld.shared.v2.f32 {%f151, %f152}, [%rd8+64];
fma.rn.f32 %f155, %f151, %f147, %f145;
fma.rn.f32 %f156, %f151, %f148, %f146;
mul.f32 %f157, %f152, %f148;
sub.f32 %f158, %f155, %f157;
fma.rn.f32 %f159, %f152, %f147, %f156;
ld.shared.v2.f32 {%f160, %f161}, [%rd9+1224];
ld.shared.v2.f32 {%f164, %f165}, [%rd8+72];
fma.rn.f32 %f168, %f164, %f160, %f158;
fma.rn.f32 %f169, %f164, %f161, %f159;
mul.f32 %f170, %f165, %f161;
sub.f32 %f171, %f168, %f170;
fma.rn.f32 %f172, %f165, %f160, %f169;
ld.shared.v2.f32 {%f173, %f174}, [%rd9+1360];
ld.shared.v2.f32 {%f177, %f178}, [%rd8+80];
fma.rn.f32 %f181, %f177, %f173, %f171;
fma.rn.f32 %f182, %f177, %f174, %f172;
mul.f32 %f183, %f178, %f174;
sub.f32 %f184, %f181, %f183;
fma.rn.f32 %f185, %f178, %f173, %f182;
ld.shared.v2.f32 {%f186, %f187}, [%rd9+1496];
ld.shared.v2.f32 {%f190, %f191}, [%rd8+88];
fma.rn.f32 %f194, %f190, %f186, %f184;
fma.rn.f32 %f195, %f190, %f187, %f185;
mul.f32 %f196, %f191, %f187;
sub.f32 %f197, %f194, %f196;
fma.rn.f32 %f198, %f191, %f186, %f195;
ld.shared.v2.f32 {%f199, %f200}, [%rd9+1632];
ld.shared.v2.f32 {%f203, %f204}, [%rd8+96];
fma.rn.f32 %f207, %f203, %f199, %f197;
fma.rn.f32 %f208, %f203, %f200, %f198;
mul.f32 %f209, %f204, %f200;
sub.f32 %f210, %f207, %f209;
fma.rn.f32 %f211, %f204, %f199, %f208;
ld.shared.v2.f32 {%f212, %f213}, [%rd9+1768];
ld.shared.v2.f32 {%f216, %f217}, [%rd8+104];
fma.rn.f32 %f220, %f216, %f212, %f210;
fma.rn.f32 %f221, %f216, %f213, %f211;
mul.f32 %f222, %f217, %f213;
sub.f32 %f223, %f220, %f222;
fma.rn.f32 %f224, %f217, %f212, %f221;
ld.shared.v2.f32 {%f225, %f226}, [%rd9+1904];
ld.shared.v2.f32 {%f229, %f230}, [%rd8+112];
fma.rn.f32 %f233, %f229, %f225, %f223;
fma.rn.f32 %f234, %f229, %f226, %f224;
mul.f32 %f235, %f230, %f226;
sub.f32 %f236, %f233, %f235;
fma.rn.f32 %f237, %f230, %f225, %f234;
ld.shared.v2.f32 {%f238, %f239}, [%rd9+2040];
ld.shared.v2.f32 {%f242, %f243}, [%rd8+120];
fma.rn.f32 %f246, %f242, %f238, %f236;
fma.rn.f32 %f247, %f242, %f239, %f237;
mul.f32 %f248, %f243, %f239;
sub.f32 %f286, %f246, %f248;
fma.rn.f32 %f285, %f243, %f238, %f247;
add.s32 %r56, %r56, 16;
bar.sync 0;
add.s32 %r55, %r55, 16;
setp.lt.s32	%p9, %r55, %r21;
and.pred %p11, %p9, %p5;
@%p11 bra BB31_12;
bra.uni BB31_11;

BB31_12:
add.s32 %r35, %r55, %r6;
mul.wide.s32 %rd48, %r35, 8;
add.s64 %rd47, %rd2, %rd48;

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd47];

	st.shared.v2.f32 [%rd7], {%f250, %f251};
bra.uni BB31_13;

BB31_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd7], {%f249, %f249};

BB31_13:
setp.lt.s32	%p13, %r56, %r21;
and.pred %p14, %p2, %p13;
@%p14 bra BB31_15;
bra.uni BB31_14;

BB31_15:
ld.param.u32 %r54, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
mad.lo.s32 %r36, %r56, %r54, %r3;
mul.wide.s32 %rd50, %r36, 8;
add.s64 %rd49, %rd3, %rd50;

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd49];

	st.shared.v2.f32 [%rd6], {%f253, %f254};
bra.uni BB31_16;

BB31_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd6], {%f252, %f252};

BB31_16:
bar.sync 0;
add.s32 %r57, %r57, 16;
setp.lt.s32	%p15, %r57, %r5;
@%p15 bra BB31_10;

BB31_17:
sub.s32 %r37, %r21, %r57;
setp.lt.s32	%p16, %r37, 1;
@%p16 bra BB31_20;

mov.u64 %rd57, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u64 %rd56, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
sub.s32 %r58, %r57, %r21;
mov.u32 %r38, %tid.y;
mul.wide.s32 %rd51, %r38, 8;
add.s64 %rd59, %rd57, %rd51;
mov.u32 %r39, %tid.x;
mul.wide.s32 %rd53, %r39, 136;
add.s64 %rd58, %rd56, %rd53;

BB31_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd59];
ld.shared.v2.f32 {%f259, %f260}, [%rd58];
fma.rn.f32 %f263, %f259, %f255, %f286;
fma.rn.f32 %f264, %f259, %f256, %f285;
mul.f32 %f265, %f260, %f256;
sub.f32 %f286, %f263, %f265;
fma.rn.f32 %f285, %f260, %f255, %f264;
add.s64 %rd59, %rd59, 136;
add.s64 %rd58, %rd58, 8;
add.s32 %r58, %r58, 1;
setp.ne.s32	%p17, %r58, 0;
@%p17 bra BB31_19;

BB31_20:
mov.u32 %r53, %ctaid.y;
shl.b32 %r52, %r53, 4;
mov.u32 %r50, %ctaid.x;
shl.b32 %r49, %r50, 4;
ld.param.u32 %r48, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r47, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
mov.u32 %r42, %tid.x;
add.s32 %r17, %r49, %r42;
setp.lt.s32	%p18, %r17, %r48;
mov.u32 %r45, %tid.y;
add.s32 %r18, %r52, %r45;
setp.lt.s32	%p19, %r18, %r47;
and.pred %p20, %p18, %p19;
@!%p20 bra BB31_24;
bra.uni BB31_21;

BB31_21:
ld.param.u32 %r51, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mad.lo.s32 %r46, %r18, %r51, %r17;
mul.wide.s32 %rd55, %r46, 8;
add.s64 %rd16, %rd1, %rd55;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB31_23;
bra.uni BB31_22;

BB31_23:
ld.v2.f32 {%f268, %f269}, [%rd16];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.v2.f32 [%rd16], {%f279, %f280};
bra.uni BB31_24;

BB31_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.v2.f32 [%rd16], {%f267, %f266};

BB31_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<62>;
.reg .b64 %rd<60>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r25, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r58, %tid.x;
mov.u32 %r59, %tid.y;
setp.eq.s32	%p1, %r25, 0;
@%p1 bra BB32_2;

cvta.to.global.u64 %rd22, %rd20;
ld.global.v2.f32 {%f29, %f30}, [%rd22];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd23, %rd21;
ld.global.v2.f32 {%f31, %f32}, [%rd23];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB32_2:
cvta.to.global.u64 %rd24, %rd19;
cvta.to.global.u64 %rd25, %rd18;
cvta.to.global.u64 %rd26, %rd17;
mov.u32 %r26, %ctaid.y;
shl.b32 %r27, %r26, 4;
mov.u32 %r28, %ctaid.z;
mul.wide.s32 %rd27, %r28, 8;
add.s64 %rd28, %rd26, %rd27;
ld.global.u64 %rd1, [%rd28];
add.s64 %rd29, %rd25, %rd27;
ld.global.u64 %rd2, [%rd29];
add.s64 %rd30, %rd24, %rd27;
ld.global.u64 %rd3, [%rd30];
add.s32 %r3, %r27, %r58;
setp.lt.s32	%p2, %r3, %r20;
setp.lt.s32	%p3, %r59, %r21;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd4, %r58;
cvt.s64.s32	%rd5, %r59;
mul.wide.s32 %rd31, %r59, 136;
mov.u64 %rd32, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r58, 8;
add.s64 %rd6, %rd33, %rd34;
@%p4 bra BB32_4;
bra.uni BB32_3;

BB32_4:
mad.lo.s32 %r29, %r59, %r23, %r3;
mul.wide.s32 %rd36, %r29, 8;
add.s64 %rd35, %rd3, %rd36;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd35];

	st.shared.v2.f32 [%rd6], {%f34, %f35};
bra.uni BB32_5;

BB32_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd6], {%f33, %f33};

BB32_5:
mov.u32 %r30, %ctaid.x;
shl.b32 %r31, %r30, 4;
add.s32 %r4, %r31, %r59;
setp.lt.s32	%p5, %r4, %r19;
setp.lt.s32	%p6, %r58, %r21;
and.pred %p7, %p6, %p5;
mul.lo.s64 %rd37, %rd5, 136;
mov.u64 %rd38, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd39, %rd38, %rd37;
shl.b64 %rd40, %rd4, 3;
add.s64 %rd7, %rd39, %rd40;
@%p7 bra BB32_7;
bra.uni BB32_6;

BB32_7:
mad.lo.s32 %r32, %r4, %r22, %r58;
mul.wide.s32 %rd42, %r32, 8;
add.s64 %rd41, %rd2, %rd42;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd41];

	st.shared.v2.f32 [%rd7], {%f37, %f38};
bra.uni BB32_8;

BB32_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd7], {%f36, %f36};

BB32_8:
bar.sync 0;
add.s32 %r5, %r21, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r60, 0;
setp.lt.s32	%p8, %r5, 1;
@%p8 bra BB32_17;

mul.lo.s32 %r6, %r4, %r22;
mul.lo.s64 %rd43, %rd4, 136;
add.s64 %rd8, %rd38, %rd43;
shl.b64 %rd45, %rd5, 3;
add.s64 %rd9, %rd32, %rd45;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r60, 0;

BB32_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd9];
ld.shared.v2.f32 {%f47, %f48}, [%rd8];
fma.rn.f32 %f51, %f47, %f43, %f286;
mul.f32 %f52, %f47, %f44;
sub.f32 %f53, %f285, %f52;
fma.rn.f32 %f54, %f48, %f44, %f51;
fma.rn.f32 %f55, %f48, %f43, %f53;
ld.shared.v2.f32 {%f56, %f57}, [%rd9+136];
ld.shared.v2.f32 {%f60, %f61}, [%rd8+8];
fma.rn.f32 %f64, %f60, %f56, %f54;
mul.f32 %f65, %f60, %f57;
sub.f32 %f66, %f55, %f65;
fma.rn.f32 %f67, %f61, %f57, %f64;
fma.rn.f32 %f68, %f61, %f56, %f66;
ld.shared.v2.f32 {%f69, %f70}, [%rd9+272];
ld.shared.v2.f32 {%f73, %f74}, [%rd8+16];
fma.rn.f32 %f77, %f73, %f69, %f67;
mul.f32 %f78, %f73, %f70;
sub.f32 %f79, %f68, %f78;
fma.rn.f32 %f80, %f74, %f70, %f77;
fma.rn.f32 %f81, %f74, %f69, %f79;
ld.shared.v2.f32 {%f82, %f83}, [%rd9+408];
ld.shared.v2.f32 {%f86, %f87}, [%rd8+24];
fma.rn.f32 %f90, %f86, %f82, %f80;
mul.f32 %f91, %f86, %f83;
sub.f32 %f92, %f81, %f91;
fma.rn.f32 %f93, %f87, %f83, %f90;
fma.rn.f32 %f94, %f87, %f82, %f92;
ld.shared.v2.f32 {%f95, %f96}, [%rd9+544];
ld.shared.v2.f32 {%f99, %f100}, [%rd8+32];
fma.rn.f32 %f103, %f99, %f95, %f93;
mul.f32 %f104, %f99, %f96;
sub.f32 %f105, %f94, %f104;
fma.rn.f32 %f106, %f100, %f96, %f103;
fma.rn.f32 %f107, %f100, %f95, %f105;
ld.shared.v2.f32 {%f108, %f109}, [%rd9+680];
ld.shared.v2.f32 {%f112, %f113}, [%rd8+40];
fma.rn.f32 %f116, %f112, %f108, %f106;
mul.f32 %f117, %f112, %f109;
sub.f32 %f118, %f107, %f117;
fma.rn.f32 %f119, %f113, %f109, %f116;
fma.rn.f32 %f120, %f113, %f108, %f118;
ld.shared.v2.f32 {%f121, %f122}, [%rd9+816];
ld.shared.v2.f32 {%f125, %f126}, [%rd8+48];
fma.rn.f32 %f129, %f125, %f121, %f119;
mul.f32 %f130, %f125, %f122;
sub.f32 %f131, %f120, %f130;
fma.rn.f32 %f132, %f126, %f122, %f129;
fma.rn.f32 %f133, %f126, %f121, %f131;
ld.shared.v2.f32 {%f134, %f135}, [%rd9+952];
ld.shared.v2.f32 {%f138, %f139}, [%rd8+56];
fma.rn.f32 %f142, %f138, %f134, %f132;
mul.f32 %f143, %f138, %f135;
sub.f32 %f144, %f133, %f143;
fma.rn.f32 %f145, %f139, %f135, %f142;
fma.rn.f32 %f146, %f139, %f134, %f144;
ld.shared.v2.f32 {%f147, %f148}, [%rd9+1088];
ld.shared.v2.f32 {%f151, %f152}, [%rd8+64];
fma.rn.f32 %f155, %f151, %f147, %f145;
mul.f32 %f156, %f151, %f148;
sub.f32 %f157, %f146, %f156;
fma.rn.f32 %f158, %f152, %f148, %f155;
fma.rn.f32 %f159, %f152, %f147, %f157;
ld.shared.v2.f32 {%f160, %f161}, [%rd9+1224];
ld.shared.v2.f32 {%f164, %f165}, [%rd8+72];
fma.rn.f32 %f168, %f164, %f160, %f158;
mul.f32 %f169, %f164, %f161;
sub.f32 %f170, %f159, %f169;
fma.rn.f32 %f171, %f165, %f161, %f168;
fma.rn.f32 %f172, %f165, %f160, %f170;
ld.shared.v2.f32 {%f173, %f174}, [%rd9+1360];
ld.shared.v2.f32 {%f177, %f178}, [%rd8+80];
fma.rn.f32 %f181, %f177, %f173, %f171;
mul.f32 %f182, %f177, %f174;
sub.f32 %f183, %f172, %f182;
fma.rn.f32 %f184, %f178, %f174, %f181;
fma.rn.f32 %f185, %f178, %f173, %f183;
ld.shared.v2.f32 {%f186, %f187}, [%rd9+1496];
ld.shared.v2.f32 {%f190, %f191}, [%rd8+88];
fma.rn.f32 %f194, %f190, %f186, %f184;
mul.f32 %f195, %f190, %f187;
sub.f32 %f196, %f185, %f195;
fma.rn.f32 %f197, %f191, %f187, %f194;
fma.rn.f32 %f198, %f191, %f186, %f196;
ld.shared.v2.f32 {%f199, %f200}, [%rd9+1632];
ld.shared.v2.f32 {%f203, %f204}, [%rd8+96];
fma.rn.f32 %f207, %f203, %f199, %f197;
mul.f32 %f208, %f203, %f200;
sub.f32 %f209, %f198, %f208;
fma.rn.f32 %f210, %f204, %f200, %f207;
fma.rn.f32 %f211, %f204, %f199, %f209;
ld.shared.v2.f32 {%f212, %f213}, [%rd9+1768];
ld.shared.v2.f32 {%f216, %f217}, [%rd8+104];
fma.rn.f32 %f220, %f216, %f212, %f210;
mul.f32 %f221, %f216, %f213;
sub.f32 %f222, %f211, %f221;
fma.rn.f32 %f223, %f217, %f213, %f220;
fma.rn.f32 %f224, %f217, %f212, %f222;
ld.shared.v2.f32 {%f225, %f226}, [%rd9+1904];
ld.shared.v2.f32 {%f229, %f230}, [%rd8+112];
fma.rn.f32 %f233, %f229, %f225, %f223;
mul.f32 %f234, %f229, %f226;
sub.f32 %f235, %f224, %f234;
fma.rn.f32 %f236, %f230, %f226, %f233;
fma.rn.f32 %f237, %f230, %f225, %f235;
ld.shared.v2.f32 {%f238, %f239}, [%rd9+2040];
ld.shared.v2.f32 {%f242, %f243}, [%rd8+120];
fma.rn.f32 %f246, %f242, %f238, %f236;
mul.f32 %f247, %f242, %f239;
sub.f32 %f248, %f237, %f247;
fma.rn.f32 %f286, %f243, %f239, %f246;
fma.rn.f32 %f285, %f243, %f238, %f248;
bar.sync 0;
add.s32 %r58, %r58, 16;
setp.lt.s32	%p9, %r58, %r21;
and.pred %p11, %p9, %p5;
@%p11 bra BB32_12;
bra.uni BB32_11;

BB32_12:
add.s32 %r35, %r58, %r6;
mul.wide.s32 %rd48, %r35, 8;
add.s64 %rd47, %rd2, %rd48;

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd47];

	st.shared.v2.f32 [%rd7], {%f250, %f251};
bra.uni BB32_13;

BB32_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd7], {%f249, %f249};

BB32_13:
add.s32 %r54, %r59, 16;
setp.lt.s32	%p13, %r54, %r21;
and.pred %p14, %p2, %p13;
@%p14 bra BB32_15;
bra.uni BB32_14;

BB32_15:
add.s32 %r57, %r59, 16;
ld.param.u32 %r56, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
mad.lo.s32 %r36, %r57, %r56, %r3;
mul.wide.s32 %rd50, %r36, 8;
add.s64 %rd49, %rd3, %rd50;

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd49];

	st.shared.v2.f32 [%rd6], {%f253, %f254};
bra.uni BB32_16;

BB32_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd6], {%f252, %f252};

BB32_16:
bar.sync 0;
add.s32 %r59, %r59, 16;
add.s32 %r60, %r60, 16;
setp.lt.s32	%p15, %r60, %r5;
@%p15 bra BB32_10;

BB32_17:
sub.s32 %r37, %r21, %r60;
setp.lt.s32	%p16, %r37, 1;
@%p16 bra BB32_20;

mov.u64 %rd57, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u64 %rd56, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
sub.s32 %r61, %r60, %r21;
mov.u32 %r38, %tid.y;
mul.wide.s32 %rd51, %r38, 8;
add.s64 %rd59, %rd57, %rd51;
mov.u32 %r39, %tid.x;
mul.wide.s32 %rd53, %r39, 136;
add.s64 %rd58, %rd56, %rd53;

BB32_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd59];
ld.shared.v2.f32 {%f259, %f260}, [%rd58];
fma.rn.f32 %f263, %f259, %f255, %f286;
mul.f32 %f264, %f259, %f256;
sub.f32 %f265, %f285, %f264;
fma.rn.f32 %f286, %f260, %f256, %f263;
fma.rn.f32 %f285, %f260, %f255, %f265;
add.s64 %rd59, %rd59, 136;
add.s64 %rd58, %rd58, 8;
add.s32 %r61, %r61, 1;
setp.ne.s32	%p17, %r61, 0;
@%p17 bra BB32_19;

BB32_20:
mov.u32 %r52, %ctaid.y;
shl.b32 %r51, %r52, 4;
mov.u32 %r50, %ctaid.x;
shl.b32 %r49, %r50, 4;
ld.param.u32 %r48, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r47, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
mov.u32 %r42, %tid.x;
add.s32 %r17, %r49, %r42;
setp.lt.s32	%p18, %r17, %r48;
mov.u32 %r45, %tid.y;
add.s32 %r18, %r51, %r45;
setp.lt.s32	%p19, %r18, %r47;
and.pred %p20, %p18, %p19;
@!%p20 bra BB32_24;
bra.uni BB32_21;

BB32_21:
ld.param.u32 %r53, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mad.lo.s32 %r46, %r18, %r53, %r17;
mul.wide.s32 %rd55, %r46, 8;
add.s64 %rd16, %rd1, %rd55;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB32_23;
bra.uni BB32_22;

BB32_23:
ld.v2.f32 {%f268, %f269}, [%rd16];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.v2.f32 [%rd16], {%f279, %f280};
bra.uni BB32_24;

BB32_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.v2.f32 [%rd16], {%f267, %f266};

BB32_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<53>;
.reg .b64 %rd<72>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd24, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd25, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd26, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd27, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r25, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %tid.y;
mov.u32 %r3, %ctaid.y;
mov.u32 %r4, %ctaid.x;
shl.b32 %r5, %r4, 4;
setp.eq.s32	%p1, %r25, 0;
@%p1 bra BB33_2;

cvta.to.global.u64 %rd28, %rd26;
ld.global.v2.f32 {%f29, %f30}, [%rd28];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd29, %rd27;
ld.global.v2.f32 {%f31, %f32}, [%rd29];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB33_2:
cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd31, %rd24;
cvta.to.global.u64 %rd32, %rd23;
shl.b32 %r26, %r3, 4;
mov.u32 %r27, %ctaid.z;
mul.wide.s32 %rd33, %r27, 8;
add.s64 %rd34, %rd32, %rd33;
ld.global.u64 %rd1, [%rd34];
add.s64 %rd35, %rd31, %rd33;
ld.global.u64 %rd2, [%rd35];
add.s64 %rd36, %rd30, %rd33;
ld.global.u64 %rd3, [%rd36];
add.s32 %r6, %r26, %r2;
setp.lt.s32	%p2, %r6, %r20;
setp.lt.s32	%p3, %r1, %r21;
and.pred %p4, %p3, %p2;
cvt.s64.s32	%rd4, %r2;
cvt.s64.s32	%rd5, %r1;
mul.wide.s32 %rd37, %r1, 136;
mov.u64 %rd38, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd39, %rd38, %rd37;
mul.wide.s32 %rd40, %r2, 8;
add.s64 %rd6, %rd39, %rd40;
@%p4 bra BB33_4;
bra.uni BB33_3;

BB33_4:
mad.lo.s32 %r28, %r6, %r23, %r1;
mul.wide.s32 %rd42, %r28, 8;
add.s64 %rd41, %rd3, %rd42;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd41];

	st.shared.v2.f32 [%rd6], {%f34, %f35};
bra.uni BB33_5;

BB33_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd6], {%f33, %f33};

BB33_5:
add.s32 %r7, %r5, %r2;
setp.lt.s32	%p6, %r7, %r19;
and.pred %p7, %p3, %p6;
mul.lo.s64 %rd43, %rd4, 136;
mov.u64 %rd44, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd45, %rd44, %rd43;
shl.b64 %rd46, %rd5, 3;
add.s64 %rd7, %rd45, %rd46;
@%p7 bra BB33_7;
bra.uni BB33_6;

BB33_7:
mad.lo.s32 %r29, %r7, %r22, %r1;
mul.wide.s32 %rd48, %r29, 8;
add.s64 %rd47, %rd2, %rd48;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd47];

	st.shared.v2.f32 [%rd7], {%f37, %f38};
bra.uni BB33_8;

BB33_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd7], {%f36, %f36};

BB33_8:
bar.sync 0;
add.s32 %r8, %r21, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r51, 0;
setp.lt.s32	%p8, %r8, 1;
@%p8 bra BB33_17;

mul.lo.s64 %rd49, %rd5, 136;
add.s64 %rd8, %rd44, %rd49;
shl.b64 %rd51, %rd4, 3;
add.s64 %rd9, %rd38, %rd51;
mad.lo.s32 %r32, %r4, 16, %r2;
mad.lo.s32 %r33, %r22, %r32, %r1;
mul.wide.s32 %rd53, %r33, 8;
add.s64 %rd54, %rd53, %rd2;
add.s64 %rd69, %rd54, 128;
add.s32 %r50, %r1, 16;
mad.lo.s32 %r34, %r3, 16, %r2;
mad.lo.s32 %r35, %r23, %r34, %r1;
mul.wide.s32 %rd55, %r35, 8;
add.s64 %rd56, %rd55, %rd3;
add.s64 %rd68, %rd56, 128;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r51, 0;

BB33_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd8];
ld.shared.v2.f32 {%f47, %f48}, [%rd9];
fma.rn.f32 %f51, %f43, %f47, %f286;
fma.rn.f32 %f52, %f43, %f48, %f285;
fma.rn.f32 %f53, %f48, %f44, %f51;
mul.f32 %f54, %f47, %f44;
sub.f32 %f55, %f52, %f54;
ld.shared.v2.f32 {%f56, %f57}, [%rd8+8];
ld.shared.v2.f32 {%f60, %f61}, [%rd9+136];
fma.rn.f32 %f64, %f56, %f60, %f53;
fma.rn.f32 %f65, %f56, %f61, %f55;
fma.rn.f32 %f66, %f61, %f57, %f64;
mul.f32 %f67, %f60, %f57;
sub.f32 %f68, %f65, %f67;
ld.shared.v2.f32 {%f69, %f70}, [%rd8+16];
ld.shared.v2.f32 {%f73, %f74}, [%rd9+272];
fma.rn.f32 %f77, %f69, %f73, %f66;
fma.rn.f32 %f78, %f69, %f74, %f68;
fma.rn.f32 %f79, %f74, %f70, %f77;
mul.f32 %f80, %f73, %f70;
sub.f32 %f81, %f78, %f80;
ld.shared.v2.f32 {%f82, %f83}, [%rd8+24];
ld.shared.v2.f32 {%f86, %f87}, [%rd9+408];
fma.rn.f32 %f90, %f82, %f86, %f79;
fma.rn.f32 %f91, %f82, %f87, %f81;
fma.rn.f32 %f92, %f87, %f83, %f90;
mul.f32 %f93, %f86, %f83;
sub.f32 %f94, %f91, %f93;
ld.shared.v2.f32 {%f95, %f96}, [%rd8+32];
ld.shared.v2.f32 {%f99, %f100}, [%rd9+544];
fma.rn.f32 %f103, %f95, %f99, %f92;
fma.rn.f32 %f104, %f95, %f100, %f94;
fma.rn.f32 %f105, %f100, %f96, %f103;
mul.f32 %f106, %f99, %f96;
sub.f32 %f107, %f104, %f106;
ld.shared.v2.f32 {%f108, %f109}, [%rd8+40];
ld.shared.v2.f32 {%f112, %f113}, [%rd9+680];
fma.rn.f32 %f116, %f108, %f112, %f105;
fma.rn.f32 %f117, %f108, %f113, %f107;
fma.rn.f32 %f118, %f113, %f109, %f116;
mul.f32 %f119, %f112, %f109;
sub.f32 %f120, %f117, %f119;
ld.shared.v2.f32 {%f121, %f122}, [%rd8+48];
ld.shared.v2.f32 {%f125, %f126}, [%rd9+816];
fma.rn.f32 %f129, %f121, %f125, %f118;
fma.rn.f32 %f130, %f121, %f126, %f120;
fma.rn.f32 %f131, %f126, %f122, %f129;
mul.f32 %f132, %f125, %f122;
sub.f32 %f133, %f130, %f132;
ld.shared.v2.f32 {%f134, %f135}, [%rd8+56];
ld.shared.v2.f32 {%f138, %f139}, [%rd9+952];
fma.rn.f32 %f142, %f134, %f138, %f131;
fma.rn.f32 %f143, %f134, %f139, %f133;
fma.rn.f32 %f144, %f139, %f135, %f142;
mul.f32 %f145, %f138, %f135;
sub.f32 %f146, %f143, %f145;
ld.shared.v2.f32 {%f147, %f148}, [%rd8+64];
ld.shared.v2.f32 {%f151, %f152}, [%rd9+1088];
fma.rn.f32 %f155, %f147, %f151, %f144;
fma.rn.f32 %f156, %f147, %f152, %f146;
fma.rn.f32 %f157, %f152, %f148, %f155;
mul.f32 %f158, %f151, %f148;
sub.f32 %f159, %f156, %f158;
ld.shared.v2.f32 {%f160, %f161}, [%rd8+72];
ld.shared.v2.f32 {%f164, %f165}, [%rd9+1224];
fma.rn.f32 %f168, %f160, %f164, %f157;
fma.rn.f32 %f169, %f160, %f165, %f159;
fma.rn.f32 %f170, %f165, %f161, %f168;
mul.f32 %f171, %f164, %f161;
sub.f32 %f172, %f169, %f171;
ld.shared.v2.f32 {%f173, %f174}, [%rd8+80];
ld.shared.v2.f32 {%f177, %f178}, [%rd9+1360];
fma.rn.f32 %f181, %f173, %f177, %f170;
fma.rn.f32 %f182, %f173, %f178, %f172;
fma.rn.f32 %f183, %f178, %f174, %f181;
mul.f32 %f184, %f177, %f174;
sub.f32 %f185, %f182, %f184;
ld.shared.v2.f32 {%f186, %f187}, [%rd8+88];
ld.shared.v2.f32 {%f190, %f191}, [%rd9+1496];
fma.rn.f32 %f194, %f186, %f190, %f183;
fma.rn.f32 %f195, %f186, %f191, %f185;
fma.rn.f32 %f196, %f191, %f187, %f194;
mul.f32 %f197, %f190, %f187;
sub.f32 %f198, %f195, %f197;
ld.shared.v2.f32 {%f199, %f200}, [%rd8+96];
ld.shared.v2.f32 {%f203, %f204}, [%rd9+1632];
fma.rn.f32 %f207, %f199, %f203, %f196;
fma.rn.f32 %f208, %f199, %f204, %f198;
fma.rn.f32 %f209, %f204, %f200, %f207;
mul.f32 %f210, %f203, %f200;
sub.f32 %f211, %f208, %f210;
ld.shared.v2.f32 {%f212, %f213}, [%rd8+104];
ld.shared.v2.f32 {%f216, %f217}, [%rd9+1768];
fma.rn.f32 %f220, %f212, %f216, %f209;
fma.rn.f32 %f221, %f212, %f217, %f211;
fma.rn.f32 %f222, %f217, %f213, %f220;
mul.f32 %f223, %f216, %f213;
sub.f32 %f224, %f221, %f223;
ld.shared.v2.f32 {%f225, %f226}, [%rd8+112];
ld.shared.v2.f32 {%f229, %f230}, [%rd9+1904];
fma.rn.f32 %f233, %f225, %f229, %f222;
fma.rn.f32 %f234, %f225, %f230, %f224;
fma.rn.f32 %f235, %f230, %f226, %f233;
mul.f32 %f236, %f229, %f226;
sub.f32 %f237, %f234, %f236;
ld.shared.v2.f32 {%f238, %f239}, [%rd8+120];
ld.shared.v2.f32 {%f242, %f243}, [%rd9+2040];
fma.rn.f32 %f246, %f238, %f242, %f235;
fma.rn.f32 %f247, %f238, %f243, %f237;
fma.rn.f32 %f286, %f243, %f239, %f246;
mul.f32 %f248, %f242, %f239;
sub.f32 %f285, %f247, %f248;
bar.sync 0;
setp.lt.s32	%p9, %r50, %r21;
and.pred %p11, %p9, %p6;
@%p11 bra BB33_12;
bra.uni BB33_11;

BB33_12:

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd69];

	st.shared.v2.f32 [%rd7], {%f250, %f251};
bra.uni BB33_13;

BB33_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd7], {%f249, %f249};

BB33_13:
and.pred %p14, %p9, %p2;
@%p14 bra BB33_15;
bra.uni BB33_14;

BB33_15:

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd68];

	st.shared.v2.f32 [%rd6], {%f253, %f254};
bra.uni BB33_16;

BB33_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd6], {%f252, %f252};

BB33_16:
bar.sync 0;
add.s64 %rd69, %rd69, 128;
add.s32 %r50, %r50, 16;
add.s64 %rd68, %rd68, 128;
add.s32 %r51, %r51, 16;
setp.lt.s32	%p15, %r51, %r8;
@%p15 bra BB33_10;

BB33_17:
sub.s32 %r36, %r21, %r51;
setp.lt.s32	%p16, %r36, 1;
@%p16 bra BB33_20;

mov.u32 %r49, %tid.x;
mul.wide.s32 %rd67, %r49, 136;
mov.u32 %r46, %tid.y;
mul.wide.s32 %rd66, %r46, 8;
mov.u64 %rd65, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u64 %rd64, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
sub.s32 %r52, %r51, %r21;
add.s64 %rd71, %rd65, %rd66;
add.s64 %rd70, %rd64, %rd67;

BB33_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd70];
ld.shared.v2.f32 {%f259, %f260}, [%rd71];
fma.rn.f32 %f263, %f255, %f259, %f286;
fma.rn.f32 %f264, %f255, %f260, %f285;
fma.rn.f32 %f286, %f260, %f256, %f263;
mul.f32 %f265, %f259, %f256;
sub.f32 %f285, %f264, %f265;
add.s64 %rd71, %rd71, 136;
add.s64 %rd70, %rd70, 8;
add.s32 %r52, %r52, 1;
setp.ne.s32	%p17, %r52, 0;
@%p17 bra BB33_19;

BB33_20:
mov.u32 %r48, %ctaid.x;
shl.b32 %r47, %r48, 4;
ld.param.u32 %r40, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
mov.u32 %r39, %tid.x;
add.s32 %r18, %r47, %r39;
setp.lt.s32	%p18, %r18, %r40;
and.pred %p20, %p18, %p2;
@!%p20 bra BB33_24;
bra.uni BB33_21;

BB33_21:
ld.param.u32 %r45, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mov.u32 %r44, %ctaid.y;
mov.u32 %r43, %tid.y;
shl.b32 %r42, %r44, 4;
add.s32 %r41, %r42, %r43;
mad.lo.s32 %r38, %r41, %r45, %r18;
mul.wide.s32 %rd63, %r38, 8;
add.s64 %rd22, %rd1, %rd63;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB33_23;
bra.uni BB33_22;

BB33_23:
ld.v2.f32 {%f268, %f269}, [%rd22];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.v2.f32 [%rd22], {%f279, %f280};
bra.uni BB33_24;

BB33_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.v2.f32 [%rd22], {%f267, %f266};

BB33_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<59>;
.reg .b64 %rd<60>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r25, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r55, %tid.x;
mov.u32 %r56, %tid.y;
setp.eq.s32	%p1, %r25, 0;
@%p1 bra BB34_2;

cvta.to.global.u64 %rd22, %rd20;
ld.global.v2.f32 {%f29, %f30}, [%rd22];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd23, %rd21;
ld.global.v2.f32 {%f31, %f32}, [%rd23];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB34_2:
cvta.to.global.u64 %rd24, %rd19;
cvta.to.global.u64 %rd25, %rd18;
cvta.to.global.u64 %rd26, %rd17;
mov.u32 %r26, %ctaid.y;
shl.b32 %r27, %r26, 4;
mov.u32 %r28, %ctaid.z;
mul.wide.s32 %rd27, %r28, 8;
add.s64 %rd28, %rd26, %rd27;
ld.global.u64 %rd1, [%rd28];
add.s64 %rd29, %rd25, %rd27;
ld.global.u64 %rd2, [%rd29];
add.s64 %rd30, %rd24, %rd27;
ld.global.u64 %rd3, [%rd30];
add.s32 %r3, %r27, %r55;
setp.lt.s32	%p2, %r3, %r20;
setp.lt.s32	%p3, %r56, %r21;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd4, %r55;
cvt.s64.s32	%rd5, %r56;
mul.wide.s32 %rd31, %r56, 136;
mov.u64 %rd32, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r55, 8;
add.s64 %rd6, %rd33, %rd34;
@%p4 bra BB34_4;
bra.uni BB34_3;

BB34_4:
mad.lo.s32 %r29, %r56, %r23, %r3;
mul.wide.s32 %rd36, %r29, 8;
add.s64 %rd35, %rd3, %rd36;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd35];

	st.shared.v2.f32 [%rd6], {%f34, %f35};
bra.uni BB34_5;

BB34_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd6], {%f33, %f33};

BB34_5:
mov.u32 %r30, %ctaid.x;
shl.b32 %r31, %r30, 4;
add.s32 %r4, %r31, %r56;
setp.lt.s32	%p5, %r4, %r19;
setp.lt.s32	%p6, %r55, %r21;
and.pred %p7, %p6, %p5;
mul.lo.s64 %rd37, %rd5, 136;
mov.u64 %rd38, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd39, %rd38, %rd37;
shl.b64 %rd40, %rd4, 3;
add.s64 %rd7, %rd39, %rd40;
@%p7 bra BB34_7;
bra.uni BB34_6;

BB34_7:
mad.lo.s32 %r32, %r4, %r22, %r55;
mul.wide.s32 %rd42, %r32, 8;
add.s64 %rd41, %rd2, %rd42;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd41];

	st.shared.v2.f32 [%rd7], {%f37, %f38};
bra.uni BB34_8;

BB34_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd7], {%f36, %f36};

BB34_8:
bar.sync 0;
add.s32 %r5, %r21, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r57, 0;
setp.lt.s32	%p8, %r5, 1;
@%p8 bra BB34_17;

mul.lo.s32 %r6, %r4, %r22;
mul.lo.s64 %rd43, %rd4, 136;
add.s64 %rd8, %rd38, %rd43;
shl.b64 %rd45, %rd5, 3;
add.s64 %rd9, %rd32, %rd45;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r57, 0;

BB34_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd8];
ld.shared.v2.f32 {%f47, %f48}, [%rd9];
fma.rn.f32 %f51, %f43, %f47, %f286;
fma.rn.f32 %f52, %f43, %f48, %f285;
fma.rn.f32 %f53, %f48, %f44, %f51;
mul.f32 %f54, %f47, %f44;
sub.f32 %f55, %f52, %f54;
ld.shared.v2.f32 {%f56, %f57}, [%rd8+8];
ld.shared.v2.f32 {%f60, %f61}, [%rd9+136];
fma.rn.f32 %f64, %f56, %f60, %f53;
fma.rn.f32 %f65, %f56, %f61, %f55;
fma.rn.f32 %f66, %f61, %f57, %f64;
mul.f32 %f67, %f60, %f57;
sub.f32 %f68, %f65, %f67;
ld.shared.v2.f32 {%f69, %f70}, [%rd8+16];
ld.shared.v2.f32 {%f73, %f74}, [%rd9+272];
fma.rn.f32 %f77, %f69, %f73, %f66;
fma.rn.f32 %f78, %f69, %f74, %f68;
fma.rn.f32 %f79, %f74, %f70, %f77;
mul.f32 %f80, %f73, %f70;
sub.f32 %f81, %f78, %f80;
ld.shared.v2.f32 {%f82, %f83}, [%rd8+24];
ld.shared.v2.f32 {%f86, %f87}, [%rd9+408];
fma.rn.f32 %f90, %f82, %f86, %f79;
fma.rn.f32 %f91, %f82, %f87, %f81;
fma.rn.f32 %f92, %f87, %f83, %f90;
mul.f32 %f93, %f86, %f83;
sub.f32 %f94, %f91, %f93;
ld.shared.v2.f32 {%f95, %f96}, [%rd8+32];
ld.shared.v2.f32 {%f99, %f100}, [%rd9+544];
fma.rn.f32 %f103, %f95, %f99, %f92;
fma.rn.f32 %f104, %f95, %f100, %f94;
fma.rn.f32 %f105, %f100, %f96, %f103;
mul.f32 %f106, %f99, %f96;
sub.f32 %f107, %f104, %f106;
ld.shared.v2.f32 {%f108, %f109}, [%rd8+40];
ld.shared.v2.f32 {%f112, %f113}, [%rd9+680];
fma.rn.f32 %f116, %f108, %f112, %f105;
fma.rn.f32 %f117, %f108, %f113, %f107;
fma.rn.f32 %f118, %f113, %f109, %f116;
mul.f32 %f119, %f112, %f109;
sub.f32 %f120, %f117, %f119;
ld.shared.v2.f32 {%f121, %f122}, [%rd8+48];
ld.shared.v2.f32 {%f125, %f126}, [%rd9+816];
fma.rn.f32 %f129, %f121, %f125, %f118;
fma.rn.f32 %f130, %f121, %f126, %f120;
fma.rn.f32 %f131, %f126, %f122, %f129;
mul.f32 %f132, %f125, %f122;
sub.f32 %f133, %f130, %f132;
ld.shared.v2.f32 {%f134, %f135}, [%rd8+56];
ld.shared.v2.f32 {%f138, %f139}, [%rd9+952];
fma.rn.f32 %f142, %f134, %f138, %f131;
fma.rn.f32 %f143, %f134, %f139, %f133;
fma.rn.f32 %f144, %f139, %f135, %f142;
mul.f32 %f145, %f138, %f135;
sub.f32 %f146, %f143, %f145;
ld.shared.v2.f32 {%f147, %f148}, [%rd8+64];
ld.shared.v2.f32 {%f151, %f152}, [%rd9+1088];
fma.rn.f32 %f155, %f147, %f151, %f144;
fma.rn.f32 %f156, %f147, %f152, %f146;
fma.rn.f32 %f157, %f152, %f148, %f155;
mul.f32 %f158, %f151, %f148;
sub.f32 %f159, %f156, %f158;
ld.shared.v2.f32 {%f160, %f161}, [%rd8+72];
ld.shared.v2.f32 {%f164, %f165}, [%rd9+1224];
fma.rn.f32 %f168, %f160, %f164, %f157;
fma.rn.f32 %f169, %f160, %f165, %f159;
fma.rn.f32 %f170, %f165, %f161, %f168;
mul.f32 %f171, %f164, %f161;
sub.f32 %f172, %f169, %f171;
ld.shared.v2.f32 {%f173, %f174}, [%rd8+80];
ld.shared.v2.f32 {%f177, %f178}, [%rd9+1360];
fma.rn.f32 %f181, %f173, %f177, %f170;
fma.rn.f32 %f182, %f173, %f178, %f172;
fma.rn.f32 %f183, %f178, %f174, %f181;
mul.f32 %f184, %f177, %f174;
sub.f32 %f185, %f182, %f184;
ld.shared.v2.f32 {%f186, %f187}, [%rd8+88];
ld.shared.v2.f32 {%f190, %f191}, [%rd9+1496];
fma.rn.f32 %f194, %f186, %f190, %f183;
fma.rn.f32 %f195, %f186, %f191, %f185;
fma.rn.f32 %f196, %f191, %f187, %f194;
mul.f32 %f197, %f190, %f187;
sub.f32 %f198, %f195, %f197;
ld.shared.v2.f32 {%f199, %f200}, [%rd8+96];
ld.shared.v2.f32 {%f203, %f204}, [%rd9+1632];
fma.rn.f32 %f207, %f199, %f203, %f196;
fma.rn.f32 %f208, %f199, %f204, %f198;
fma.rn.f32 %f209, %f204, %f200, %f207;
mul.f32 %f210, %f203, %f200;
sub.f32 %f211, %f208, %f210;
ld.shared.v2.f32 {%f212, %f213}, [%rd8+104];
ld.shared.v2.f32 {%f216, %f217}, [%rd9+1768];
fma.rn.f32 %f220, %f212, %f216, %f209;
fma.rn.f32 %f221, %f212, %f217, %f211;
fma.rn.f32 %f222, %f217, %f213, %f220;
mul.f32 %f223, %f216, %f213;
sub.f32 %f224, %f221, %f223;
ld.shared.v2.f32 {%f225, %f226}, [%rd8+112];
ld.shared.v2.f32 {%f229, %f230}, [%rd9+1904];
fma.rn.f32 %f233, %f225, %f229, %f222;
fma.rn.f32 %f234, %f225, %f230, %f224;
fma.rn.f32 %f235, %f230, %f226, %f233;
mul.f32 %f236, %f229, %f226;
sub.f32 %f237, %f234, %f236;
ld.shared.v2.f32 {%f238, %f239}, [%rd8+120];
ld.shared.v2.f32 {%f242, %f243}, [%rd9+2040];
fma.rn.f32 %f246, %f238, %f242, %f235;
fma.rn.f32 %f247, %f238, %f243, %f237;
fma.rn.f32 %f286, %f243, %f239, %f246;
mul.f32 %f248, %f242, %f239;
sub.f32 %f285, %f247, %f248;
add.s32 %r56, %r56, 16;
bar.sync 0;
add.s32 %r55, %r55, 16;
setp.lt.s32	%p9, %r55, %r21;
and.pred %p11, %p9, %p5;
@%p11 bra BB34_12;
bra.uni BB34_11;

BB34_12:
add.s32 %r35, %r55, %r6;
mul.wide.s32 %rd48, %r35, 8;
add.s64 %rd47, %rd2, %rd48;

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd47];

	st.shared.v2.f32 [%rd7], {%f250, %f251};
bra.uni BB34_13;

BB34_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd7], {%f249, %f249};

BB34_13:
setp.lt.s32	%p13, %r56, %r21;
and.pred %p14, %p2, %p13;
@%p14 bra BB34_15;
bra.uni BB34_14;

BB34_15:
ld.param.u32 %r54, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
mad.lo.s32 %r36, %r56, %r54, %r3;
mul.wide.s32 %rd50, %r36, 8;
add.s64 %rd49, %rd3, %rd50;

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd49];

	st.shared.v2.f32 [%rd6], {%f253, %f254};
bra.uni BB34_16;

BB34_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd6], {%f252, %f252};

BB34_16:
bar.sync 0;
add.s32 %r57, %r57, 16;
setp.lt.s32	%p15, %r57, %r5;
@%p15 bra BB34_10;

BB34_17:
sub.s32 %r37, %r21, %r57;
setp.lt.s32	%p16, %r37, 1;
@%p16 bra BB34_20;

mov.u64 %rd57, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u64 %rd56, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
sub.s32 %r58, %r57, %r21;
mov.u32 %r38, %tid.y;
mul.wide.s32 %rd51, %r38, 8;
add.s64 %rd59, %rd57, %rd51;
mov.u32 %r39, %tid.x;
mul.wide.s32 %rd53, %r39, 136;
add.s64 %rd58, %rd56, %rd53;

BB34_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd58];
ld.shared.v2.f32 {%f259, %f260}, [%rd59];
fma.rn.f32 %f263, %f255, %f259, %f286;
fma.rn.f32 %f264, %f255, %f260, %f285;
fma.rn.f32 %f286, %f260, %f256, %f263;
mul.f32 %f265, %f259, %f256;
sub.f32 %f285, %f264, %f265;
add.s64 %rd59, %rd59, 136;
add.s64 %rd58, %rd58, 8;
add.s32 %r58, %r58, 1;
setp.ne.s32	%p17, %r58, 0;
@%p17 bra BB34_19;

BB34_20:
mov.u32 %r53, %ctaid.y;
shl.b32 %r52, %r53, 4;
mov.u32 %r50, %ctaid.x;
shl.b32 %r49, %r50, 4;
ld.param.u32 %r48, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r47, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
mov.u32 %r42, %tid.x;
add.s32 %r17, %r49, %r42;
setp.lt.s32	%p18, %r17, %r48;
mov.u32 %r45, %tid.y;
add.s32 %r18, %r52, %r45;
setp.lt.s32	%p19, %r18, %r47;
and.pred %p20, %p18, %p19;
@!%p20 bra BB34_24;
bra.uni BB34_21;

BB34_21:
ld.param.u32 %r51, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mad.lo.s32 %r46, %r18, %r51, %r17;
mul.wide.s32 %rd55, %r46, 8;
add.s64 %rd16, %rd1, %rd55;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB34_23;
bra.uni BB34_22;

BB34_23:
ld.v2.f32 {%f268, %f269}, [%rd16];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.v2.f32 [%rd16], {%f279, %f280};
bra.uni BB34_24;

BB34_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.v2.f32 [%rd16], {%f267, %f266};

BB34_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<321>;
.reg .b32 %r<57>;
.reg .b64 %rd<60>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f317, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f318, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f315, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f316, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r25, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r53, %tid.x;
mov.u32 %r54, %tid.y;
setp.eq.s32	%p1, %r25, 0;
@%p1 bra BB35_2;

cvta.to.global.u64 %rd22, %rd20;
ld.global.v2.f32 {%f29, %f30}, [%rd22];
mov.f32 %f317, %f29;
mov.f32 %f318, %f30;
cvta.to.global.u64 %rd23, %rd21;
ld.global.v2.f32 {%f31, %f32}, [%rd23];
mov.f32 %f315, %f31;
mov.f32 %f316, %f32;

BB35_2:
cvta.to.global.u64 %rd24, %rd19;
cvta.to.global.u64 %rd25, %rd18;
cvta.to.global.u64 %rd26, %rd17;
mov.u32 %r26, %ctaid.y;
shl.b32 %r27, %r26, 4;
mov.u32 %r28, %ctaid.z;
mul.wide.s32 %rd27, %r28, 8;
add.s64 %rd28, %rd26, %rd27;
ld.global.u64 %rd1, [%rd28];
add.s64 %rd29, %rd25, %rd27;
ld.global.u64 %rd2, [%rd29];
add.s64 %rd30, %rd24, %rd27;
ld.global.u64 %rd3, [%rd30];
add.s32 %r3, %r27, %r53;
setp.lt.s32	%p2, %r3, %r20;
setp.lt.s32	%p3, %r54, %r21;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd4, %r53;
cvt.s64.s32	%rd5, %r54;
mul.wide.s32 %rd31, %r54, 136;
mov.u64 %rd32, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r53, 8;
add.s64 %rd6, %rd33, %rd34;
@%p4 bra BB35_4;
bra.uni BB35_3;

BB35_4:
mad.lo.s32 %r29, %r54, %r23, %r3;
mul.wide.s32 %rd36, %r29, 8;
add.s64 %rd35, %rd3, %rd36;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd35];

	st.shared.v2.f32 [%rd6], {%f34, %f35};
bra.uni BB35_5;

BB35_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd6], {%f33, %f33};

BB35_5:
mov.u32 %r30, %ctaid.x;
shl.b32 %r31, %r30, 4;
add.s32 %r4, %r31, %r54;
setp.lt.s32	%p5, %r4, %r19;
setp.lt.s32	%p6, %r53, %r21;
and.pred %p7, %p6, %p5;
mul.lo.s64 %rd37, %rd5, 136;
mov.u64 %rd38, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd39, %rd38, %rd37;
shl.b64 %rd40, %rd4, 3;
add.s64 %rd7, %rd39, %rd40;
@%p7 bra BB35_7;
bra.uni BB35_6;

BB35_7:
mad.lo.s32 %r32, %r4, %r22, %r53;
mul.wide.s32 %rd42, %r32, 8;
add.s64 %rd41, %rd2, %rd42;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd41];

	st.shared.v2.f32 [%rd7], {%f37, %f38};
bra.uni BB35_8;

BB35_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd7], {%f36, %f36};

BB35_8:
bar.sync 0;
add.s32 %r5, %r21, -16;
mov.f32 %f320, 0f00000000;
mov.f32 %f319, %f320;
mov.u32 %r55, 0;
setp.lt.s32	%p8, %r5, 1;
@%p8 bra BB35_17;

mul.lo.s32 %r6, %r4, %r22;
mul.lo.s64 %rd43, %rd4, 136;
add.s64 %rd8, %rd38, %rd43;
shl.b64 %rd45, %rd5, 3;
add.s64 %rd9, %rd32, %rd45;
mov.f32 %f320, 0f00000000;
mov.f32 %f319, %f320;
mov.u32 %r55, 0;

BB35_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd9];
ld.shared.v2.f32 {%f47, %f48}, [%rd8];
fma.rn.f32 %f51, %f47, %f43, %f320;
mul.f32 %f52, %f47, %f44;
sub.f32 %f53, %f319, %f52;
mul.f32 %f54, %f48, %f44;
sub.f32 %f55, %f51, %f54;
mul.f32 %f56, %f48, %f43;
sub.f32 %f57, %f53, %f56;
ld.shared.v2.f32 {%f58, %f59}, [%rd9+136];
ld.shared.v2.f32 {%f62, %f63}, [%rd8+8];
fma.rn.f32 %f66, %f62, %f58, %f55;
mul.f32 %f67, %f62, %f59;
sub.f32 %f68, %f57, %f67;
mul.f32 %f69, %f63, %f59;
sub.f32 %f70, %f66, %f69;
mul.f32 %f71, %f63, %f58;
sub.f32 %f72, %f68, %f71;
ld.shared.v2.f32 {%f73, %f74}, [%rd9+272];
ld.shared.v2.f32 {%f77, %f78}, [%rd8+16];
fma.rn.f32 %f81, %f77, %f73, %f70;
mul.f32 %f82, %f77, %f74;
sub.f32 %f83, %f72, %f82;
mul.f32 %f84, %f78, %f74;
sub.f32 %f85, %f81, %f84;
mul.f32 %f86, %f78, %f73;
sub.f32 %f87, %f83, %f86;
ld.shared.v2.f32 {%f88, %f89}, [%rd9+408];
ld.shared.v2.f32 {%f92, %f93}, [%rd8+24];
fma.rn.f32 %f96, %f92, %f88, %f85;
mul.f32 %f97, %f92, %f89;
sub.f32 %f98, %f87, %f97;
mul.f32 %f99, %f93, %f89;
sub.f32 %f100, %f96, %f99;
mul.f32 %f101, %f93, %f88;
sub.f32 %f102, %f98, %f101;
ld.shared.v2.f32 {%f103, %f104}, [%rd9+544];
ld.shared.v2.f32 {%f107, %f108}, [%rd8+32];
fma.rn.f32 %f111, %f107, %f103, %f100;
mul.f32 %f112, %f107, %f104;
sub.f32 %f113, %f102, %f112;
mul.f32 %f114, %f108, %f104;
sub.f32 %f115, %f111, %f114;
mul.f32 %f116, %f108, %f103;
sub.f32 %f117, %f113, %f116;
ld.shared.v2.f32 {%f118, %f119}, [%rd9+680];
ld.shared.v2.f32 {%f122, %f123}, [%rd8+40];
fma.rn.f32 %f126, %f122, %f118, %f115;
mul.f32 %f127, %f122, %f119;
sub.f32 %f128, %f117, %f127;
mul.f32 %f129, %f123, %f119;
sub.f32 %f130, %f126, %f129;
mul.f32 %f131, %f123, %f118;
sub.f32 %f132, %f128, %f131;
ld.shared.v2.f32 {%f133, %f134}, [%rd9+816];
ld.shared.v2.f32 {%f137, %f138}, [%rd8+48];
fma.rn.f32 %f141, %f137, %f133, %f130;
mul.f32 %f142, %f137, %f134;
sub.f32 %f143, %f132, %f142;
mul.f32 %f144, %f138, %f134;
sub.f32 %f145, %f141, %f144;
mul.f32 %f146, %f138, %f133;
sub.f32 %f147, %f143, %f146;
ld.shared.v2.f32 {%f148, %f149}, [%rd9+952];
ld.shared.v2.f32 {%f152, %f153}, [%rd8+56];
fma.rn.f32 %f156, %f152, %f148, %f145;
mul.f32 %f157, %f152, %f149;
sub.f32 %f158, %f147, %f157;
mul.f32 %f159, %f153, %f149;
sub.f32 %f160, %f156, %f159;
mul.f32 %f161, %f153, %f148;
sub.f32 %f162, %f158, %f161;
ld.shared.v2.f32 {%f163, %f164}, [%rd9+1088];
ld.shared.v2.f32 {%f167, %f168}, [%rd8+64];
fma.rn.f32 %f171, %f167, %f163, %f160;
mul.f32 %f172, %f167, %f164;
sub.f32 %f173, %f162, %f172;
mul.f32 %f174, %f168, %f164;
sub.f32 %f175, %f171, %f174;
mul.f32 %f176, %f168, %f163;
sub.f32 %f177, %f173, %f176;
ld.shared.v2.f32 {%f178, %f179}, [%rd9+1224];
ld.shared.v2.f32 {%f182, %f183}, [%rd8+72];
fma.rn.f32 %f186, %f182, %f178, %f175;
mul.f32 %f187, %f182, %f179;
sub.f32 %f188, %f177, %f187;
mul.f32 %f189, %f183, %f179;
sub.f32 %f190, %f186, %f189;
mul.f32 %f191, %f183, %f178;
sub.f32 %f192, %f188, %f191;
ld.shared.v2.f32 {%f193, %f194}, [%rd9+1360];
ld.shared.v2.f32 {%f197, %f198}, [%rd8+80];
fma.rn.f32 %f201, %f197, %f193, %f190;
mul.f32 %f202, %f197, %f194;
sub.f32 %f203, %f192, %f202;
mul.f32 %f204, %f198, %f194;
sub.f32 %f205, %f201, %f204;
mul.f32 %f206, %f198, %f193;
sub.f32 %f207, %f203, %f206;
ld.shared.v2.f32 {%f208, %f209}, [%rd9+1496];
ld.shared.v2.f32 {%f212, %f213}, [%rd8+88];
fma.rn.f32 %f216, %f212, %f208, %f205;
mul.f32 %f217, %f212, %f209;
sub.f32 %f218, %f207, %f217;
mul.f32 %f219, %f213, %f209;
sub.f32 %f220, %f216, %f219;
mul.f32 %f221, %f213, %f208;
sub.f32 %f222, %f218, %f221;
ld.shared.v2.f32 {%f223, %f224}, [%rd9+1632];
ld.shared.v2.f32 {%f227, %f228}, [%rd8+96];
fma.rn.f32 %f231, %f227, %f223, %f220;
mul.f32 %f232, %f227, %f224;
sub.f32 %f233, %f222, %f232;
mul.f32 %f234, %f228, %f224;
sub.f32 %f235, %f231, %f234;
mul.f32 %f236, %f228, %f223;
sub.f32 %f237, %f233, %f236;
ld.shared.v2.f32 {%f238, %f239}, [%rd9+1768];
ld.shared.v2.f32 {%f242, %f243}, [%rd8+104];
fma.rn.f32 %f246, %f242, %f238, %f235;
mul.f32 %f247, %f242, %f239;
sub.f32 %f248, %f237, %f247;
mul.f32 %f249, %f243, %f239;
sub.f32 %f250, %f246, %f249;
mul.f32 %f251, %f243, %f238;
sub.f32 %f252, %f248, %f251;
ld.shared.v2.f32 {%f253, %f254}, [%rd9+1904];
ld.shared.v2.f32 {%f257, %f258}, [%rd8+112];
fma.rn.f32 %f261, %f257, %f253, %f250;
mul.f32 %f262, %f257, %f254;
sub.f32 %f263, %f252, %f262;
mul.f32 %f264, %f258, %f254;
sub.f32 %f265, %f261, %f264;
mul.f32 %f266, %f258, %f253;
sub.f32 %f267, %f263, %f266;
ld.shared.v2.f32 {%f268, %f269}, [%rd9+2040];
ld.shared.v2.f32 {%f272, %f273}, [%rd8+120];
fma.rn.f32 %f276, %f272, %f268, %f265;
mul.f32 %f277, %f272, %f269;
sub.f32 %f278, %f267, %f277;
mul.f32 %f279, %f273, %f269;
sub.f32 %f320, %f276, %f279;
mul.f32 %f280, %f273, %f268;
sub.f32 %f319, %f278, %f280;
add.s32 %r54, %r54, 16;
bar.sync 0;
add.s32 %r53, %r53, 16;
setp.lt.s32	%p9, %r53, %r21;
and.pred %p11, %p9, %p5;
@%p11 bra BB35_12;
bra.uni BB35_11;

BB35_12:
add.s32 %r35, %r53, %r6;
mul.wide.s32 %rd48, %r35, 8;
add.s64 %rd47, %rd2, %rd48;

	ld.global.nc.v2.f32 {%f282,%f283}, [%rd47];

	st.shared.v2.f32 [%rd7], {%f282, %f283};
bra.uni BB35_13;

BB35_11:
mov.f32 %f281, 0f00000000;
st.shared.v2.f32 [%rd7], {%f281, %f281};

BB35_13:
setp.lt.s32	%p13, %r54, %r21;
and.pred %p14, %p2, %p13;
@%p14 bra BB35_15;
bra.uni BB35_14;

BB35_15:
ld.param.u32 %r52, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
mad.lo.s32 %r36, %r54, %r52, %r3;
mul.wide.s32 %rd50, %r36, 8;
add.s64 %rd49, %rd3, %rd50;

	ld.global.nc.v2.f32 {%f285,%f286}, [%rd49];

	st.shared.v2.f32 [%rd6], {%f285, %f286};
bra.uni BB35_16;

BB35_14:
mov.f32 %f284, 0f00000000;
st.shared.v2.f32 [%rd6], {%f284, %f284};

BB35_16:
bar.sync 0;
add.s32 %r55, %r55, 16;
setp.lt.s32	%p15, %r55, %r5;
@%p15 bra BB35_10;

BB35_17:
sub.s32 %r37, %r21, %r55;
setp.lt.s32	%p16, %r37, 1;
@%p16 bra BB35_20;

mov.u64 %rd57, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u64 %rd56, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
sub.s32 %r56, %r55, %r21;
mov.u32 %r38, %tid.y;
mul.wide.s32 %rd51, %r38, 8;
add.s64 %rd59, %rd57, %rd51;
mov.u32 %r39, %tid.x;
mul.wide.s32 %rd53, %r39, 136;
add.s64 %rd58, %rd56, %rd53;

BB35_19:
ld.shared.v2.f32 {%f287, %f288}, [%rd59];
ld.shared.v2.f32 {%f291, %f292}, [%rd58];
fma.rn.f32 %f295, %f291, %f287, %f320;
mul.f32 %f296, %f291, %f288;
sub.f32 %f297, %f319, %f296;
mul.f32 %f298, %f292, %f288;
sub.f32 %f320, %f295, %f298;
mul.f32 %f299, %f292, %f287;
sub.f32 %f319, %f297, %f299;
add.s64 %rd59, %rd59, 136;
add.s64 %rd58, %rd58, 8;
add.s32 %r56, %r56, 1;
setp.ne.s32	%p17, %r56, 0;
@%p17 bra BB35_19;

BB35_20:
mov.u32 %r50, %ctaid.x;
shl.b32 %r49, %r50, 4;
ld.param.u32 %r48, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r47, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
mov.u32 %r42, %tid.x;
add.s32 %r17, %r49, %r42;
setp.lt.s32	%p18, %r17, %r48;
mov.u32 %r45, %tid.y;
add.s32 %r18, %r27, %r45;
setp.lt.s32	%p19, %r18, %r47;
and.pred %p20, %p18, %p19;
@!%p20 bra BB35_24;
bra.uni BB35_21;

BB35_21:
ld.param.u32 %r51, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb0EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mad.lo.s32 %r46, %r18, %r51, %r17;
mul.wide.s32 %rd55, %r46, 8;
add.s64 %rd16, %rd1, %rd55;
setp.neu.f32	%p21, %f315, 0f00000000;
setp.neu.f32	%p22, %f316, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f317, %f320;
mul.f32 %f26, %f317, %f319;
mul.f32 %f27, %f318, %f319;
mul.f32 %f28, %f318, %f320;
@%p23 bra BB35_23;
bra.uni BB35_22;

BB35_23:
ld.v2.f32 {%f302, %f303}, [%rd16];
mul.f32 %f306, %f315, %f302;
mul.f32 %f307, %f316, %f303;
sub.f32 %f308, %f306, %f307;
mul.f32 %f309, %f316, %f302;
fma.rn.f32 %f310, %f315, %f303, %f309;
add.f32 %f311, %f25, %f308;
add.f32 %f312, %f26, %f310;
sub.f32 %f313, %f311, %f27;
add.f32 %f314, %f28, %f312;
st.v2.f32 [%rd16], {%f313, %f314};
bra.uni BB35_24;

BB35_22:
add.f32 %f300, %f28, %f26;
sub.f32 %f301, %f25, %f27;
st.v2.f32 [%rd16], {%f301, %f300};

BB35_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<5>;
.reg .f32 %f<119>;
.reg .b32 %r<32>;
.reg .b64 %rd<52>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd11, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3];
ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5];
ld.param.u32 %r13, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13];
ld.param.u64 %rd16, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f115, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f116, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r31, %tid.x;
mov.u32 %r30, %tid.y;
setp.eq.s32	%p1, %r17, 0;
@%p1 bra BB36_2;

cvta.to.global.u64 %rd19, %rd17;
ld.global.f32 %f115, [%rd19];
cvta.to.global.u64 %rd20, %rd18;
ld.global.f32 %f116, [%rd20];

BB36_2:
mov.u32 %r18, %ctaid.y;
shl.b32 %r19, %r18, 4;
mov.u32 %r20, %ctaid.x;
shl.b32 %r21, %r20, 4;
mov.u32 %r22, %ctaid.z;
cvt.s64.s32	%rd1, %r22;
mul.lo.s64 %rd2, %rd1, %rd14;
mul.lo.s64 %rd3, %rd1, %rd15;
add.s32 %r3, %r19, %r30;
mul.lo.s32 %r4, %r3, %r15;
add.s32 %r23, %r4, %r31;
cvt.s64.s32	%rd23, %r23;
add.s64 %rd24, %rd23, %rd3;
shl.b64 %rd25, %rd24, 2;
add.s64 %rd21, %rd13, %rd25;

	ld.global.nc.f32 %f13, [%rd21];

	cvt.s64.s32	%rd4, %r30;
cvt.s64.s32	%rd5, %r31;
mul.wide.s32 %rd26, %r31, 68;
mov.u64 %rd27, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd28, %rd27, %rd26;
mul.wide.s32 %rd29, %r30, 4;
add.s64 %rd6, %rd28, %rd29;
st.shared.f32 [%rd6], %f13;
add.s32 %r5, %r21, %r31;
mad.lo.s32 %r24, %r30, %r14, %r5;
cvt.s64.s32	%rd30, %r24;
add.s64 %rd31, %rd30, %rd2;
shl.b64 %rd32, %rd31, 2;
add.s64 %rd22, %rd12, %rd32;

	ld.global.nc.f32 %f14, [%rd22];

	mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd34, %rd33, %rd26;
add.s64 %rd7, %rd34, %rd29;
st.shared.f32 [%rd7], %f14;
bar.sync 0;
add.s32 %r6, %r13, -16;
mul.lo.s64 %rd35, %rd5, 68;
add.s64 %rd8, %rd33, %rd35;
shl.b64 %rd37, %rd4, 2;
add.s64 %rd9, %rd27, %rd37;
mov.f32 %f117, 0f00000000;
setp.lt.s32	%p2, %r6, 1;
@%p2 bra BB36_5;

mov.f32 %f117, 0f00000000;
mov.u32 %r29, 0;

BB36_4:
ld.shared.f32 %f17, [%rd9];
ld.shared.f32 %f18, [%rd8];
fma.rn.f32 %f19, %f18, %f17, %f117;
ld.shared.f32 %f20, [%rd9+68];
ld.shared.f32 %f21, [%rd8+4];
fma.rn.f32 %f22, %f21, %f20, %f19;
ld.shared.f32 %f23, [%rd9+136];
ld.shared.f32 %f24, [%rd8+8];
fma.rn.f32 %f25, %f24, %f23, %f22;
ld.shared.f32 %f26, [%rd9+204];
ld.shared.f32 %f27, [%rd8+12];
fma.rn.f32 %f28, %f27, %f26, %f25;
ld.shared.f32 %f29, [%rd9+272];
ld.shared.f32 %f30, [%rd8+16];
fma.rn.f32 %f31, %f30, %f29, %f28;
ld.shared.f32 %f32, [%rd9+340];
ld.shared.f32 %f33, [%rd8+20];
fma.rn.f32 %f34, %f33, %f32, %f31;
ld.shared.f32 %f35, [%rd9+408];
ld.shared.f32 %f36, [%rd8+24];
fma.rn.f32 %f37, %f36, %f35, %f34;
ld.shared.f32 %f38, [%rd9+476];
ld.shared.f32 %f39, [%rd8+28];
fma.rn.f32 %f40, %f39, %f38, %f37;
ld.shared.f32 %f41, [%rd9+544];
ld.shared.f32 %f42, [%rd8+32];
fma.rn.f32 %f43, %f42, %f41, %f40;
ld.shared.f32 %f44, [%rd9+612];
ld.shared.f32 %f45, [%rd8+36];
fma.rn.f32 %f46, %f45, %f44, %f43;
ld.shared.f32 %f47, [%rd9+680];
ld.shared.f32 %f48, [%rd8+40];
fma.rn.f32 %f49, %f48, %f47, %f46;
ld.shared.f32 %f50, [%rd9+748];
ld.shared.f32 %f51, [%rd8+44];
fma.rn.f32 %f52, %f51, %f50, %f49;
ld.shared.f32 %f53, [%rd9+816];
ld.shared.f32 %f54, [%rd8+48];
fma.rn.f32 %f55, %f54, %f53, %f52;
ld.shared.f32 %f56, [%rd9+884];
ld.shared.f32 %f57, [%rd8+52];
fma.rn.f32 %f58, %f57, %f56, %f55;
ld.shared.f32 %f59, [%rd9+952];
ld.shared.f32 %f60, [%rd8+56];
fma.rn.f32 %f61, %f60, %f59, %f58;
ld.shared.f32 %f62, [%rd9+1020];
ld.shared.f32 %f63, [%rd8+60];
fma.rn.f32 %f117, %f63, %f62, %f61;
bar.sync 0;
add.s32 %r30, %r30, 16;
mad.lo.s32 %r26, %r30, %r14, %r5;
cvt.s64.s32	%rd41, %r26;
add.s64 %rd42, %rd41, %rd2;
shl.b64 %rd43, %rd42, 2;
add.s64 %rd39, %rd12, %rd43;

	ld.global.nc.f32 %f64, [%rd39];

	st.shared.f32 [%rd7], %f64;
add.s32 %r31, %r31, 16;
add.s32 %r27, %r31, %r4;
cvt.s64.s32	%rd44, %r27;
add.s64 %rd45, %rd44, %rd3;
shl.b64 %rd46, %rd45, 2;
add.s64 %rd40, %rd13, %rd46;

	ld.global.nc.f32 %f65, [%rd40];

	st.shared.f32 [%rd6], %f65;
bar.sync 0;
add.s32 %r29, %r29, 16;
setp.lt.s32	%p3, %r29, %r6;
@%p3 bra BB36_4;

BB36_5:
cvta.to.global.u64 %rd47, %rd11;
mul.lo.s64 %rd48, %rd1, %rd16;
ld.shared.f32 %f66, [%rd9];
ld.shared.f32 %f67, [%rd8];
fma.rn.f32 %f68, %f67, %f66, %f117;
ld.shared.f32 %f69, [%rd9+68];
ld.shared.f32 %f70, [%rd8+4];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd9+136];
ld.shared.f32 %f73, [%rd8+8];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd9+204];
ld.shared.f32 %f76, [%rd8+12];
fma.rn.f32 %f77, %f76, %f75, %f74;
ld.shared.f32 %f78, [%rd9+272];
ld.shared.f32 %f79, [%rd8+16];
fma.rn.f32 %f80, %f79, %f78, %f77;
ld.shared.f32 %f81, [%rd9+340];
ld.shared.f32 %f82, [%rd8+20];
fma.rn.f32 %f83, %f82, %f81, %f80;
ld.shared.f32 %f84, [%rd9+408];
ld.shared.f32 %f85, [%rd8+24];
fma.rn.f32 %f86, %f85, %f84, %f83;
ld.shared.f32 %f87, [%rd9+476];
ld.shared.f32 %f88, [%rd8+28];
fma.rn.f32 %f89, %f88, %f87, %f86;
ld.shared.f32 %f90, [%rd9+544];
ld.shared.f32 %f91, [%rd8+32];
fma.rn.f32 %f92, %f91, %f90, %f89;
ld.shared.f32 %f93, [%rd9+612];
ld.shared.f32 %f94, [%rd8+36];
fma.rn.f32 %f95, %f94, %f93, %f92;
ld.shared.f32 %f96, [%rd9+680];
ld.shared.f32 %f97, [%rd8+40];
fma.rn.f32 %f98, %f97, %f96, %f95;
ld.shared.f32 %f99, [%rd9+748];
ld.shared.f32 %f100, [%rd8+44];
fma.rn.f32 %f101, %f100, %f99, %f98;
ld.shared.f32 %f102, [%rd9+816];
ld.shared.f32 %f103, [%rd8+48];
fma.rn.f32 %f104, %f103, %f102, %f101;
ld.shared.f32 %f105, [%rd9+884];
ld.shared.f32 %f106, [%rd8+52];
fma.rn.f32 %f107, %f106, %f105, %f104;
ld.shared.f32 %f108, [%rd9+952];
ld.shared.f32 %f109, [%rd8+56];
fma.rn.f32 %f110, %f109, %f108, %f107;
ld.shared.f32 %f111, [%rd9+1020];
ld.shared.f32 %f112, [%rd8+60];
fma.rn.f32 %f113, %f112, %f111, %f110;
mad.lo.s32 %r28, %r3, %r16, %r5;
cvt.s64.s32	%rd49, %r28;
add.s64 %rd50, %rd49, %rd48;
shl.b64 %rd51, %rd50, 2;
add.s64 %rd10, %rd47, %rd51;
mul.f32 %f118, %f115, %f113;
setp.eq.f32	%p4, %f116, 0f00000000;
@%p4 bra BB36_7;

ld.global.f32 %f114, [%rd10];
fma.rn.f32 %f118, %f116, %f114, %f118;

BB36_7:
st.global.f32 [%rd10], %f118;
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<5>;
.reg .f32 %f<119>;
.reg .b32 %r<29>;
.reg .b64 %rd<54>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd11, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3];
ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5];
ld.param.u32 %r10, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r11, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r12, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r13, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13];
ld.param.u64 %rd16, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f115, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f116, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r1, %tid.y;
mov.u32 %r15, %ctaid.y;
shl.b32 %r2, %r15, 4;
setp.eq.s32	%p1, %r14, 0;
@%p1 bra BB37_2;

cvta.to.global.u64 %rd19, %rd17;
ld.global.f32 %f115, [%rd19];
cvta.to.global.u64 %rd20, %rd18;
ld.global.f32 %f116, [%rd20];

BB37_2:
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ctaid.x;
shl.b32 %r18, %r17, 4;
mov.u32 %r19, %ctaid.z;
cvt.s64.s32	%rd1, %r19;
mul.lo.s64 %rd2, %rd1, %rd14;
mul.lo.s64 %rd3, %rd1, %rd15;
add.s32 %r3, %r2, %r16;
mad.lo.s32 %r20, %r1, %r12, %r3;
cvt.s64.s32	%rd23, %r20;
add.s64 %rd24, %rd3, %rd23;
shl.b64 %rd25, %rd24, 2;
add.s64 %rd21, %rd13, %rd25;

	ld.global.nc.f32 %f13, [%rd21];

	cvt.s64.s32	%rd4, %r16;
cvt.s64.s32	%rd5, %r1;
mul.wide.s32 %rd26, %r1, 68;
mov.u64 %rd27, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd28, %rd27, %rd26;
mul.wide.s32 %rd29, %r16, 4;
add.s64 %rd6, %rd28, %rd29;
st.shared.f32 [%rd6], %f13;
add.s32 %r4, %r18, %r16;
mad.lo.s32 %r21, %r1, %r11, %r4;
cvt.s64.s32	%rd30, %r21;
add.s64 %rd31, %rd30, %rd2;
shl.b64 %rd32, %rd31, 2;
add.s64 %rd22, %rd12, %rd32;

	ld.global.nc.f32 %f14, [%rd22];

	mul.wide.s32 %rd33, %r16, 68;
mov.u64 %rd34, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd35, %rd34, %rd33;
mul.wide.s32 %rd36, %r1, 4;
add.s64 %rd7, %rd35, %rd36;
st.shared.f32 [%rd7], %f14;
bar.sync 0;
add.s32 %r5, %r10, -16;
mul.lo.s64 %rd37, %rd4, 68;
add.s64 %rd8, %rd34, %rd37;
shl.b64 %rd39, %rd5, 2;
add.s64 %rd9, %rd27, %rd39;
mov.f32 %f117, 0f00000000;
setp.lt.s32	%p2, %r5, 1;
@%p2 bra BB37_5;

mov.f32 %f117, 0f00000000;
mov.u32 %r27, 0;
mov.u32 %r28, %r1;

BB37_4:
mov.u32 %r7, %r28;
ld.shared.f32 %f17, [%rd9];
ld.shared.f32 %f18, [%rd8];
fma.rn.f32 %f19, %f18, %f17, %f117;
ld.shared.f32 %f20, [%rd9+68];
ld.shared.f32 %f21, [%rd8+4];
fma.rn.f32 %f22, %f21, %f20, %f19;
ld.shared.f32 %f23, [%rd9+136];
ld.shared.f32 %f24, [%rd8+8];
fma.rn.f32 %f25, %f24, %f23, %f22;
ld.shared.f32 %f26, [%rd9+204];
ld.shared.f32 %f27, [%rd8+12];
fma.rn.f32 %f28, %f27, %f26, %f25;
ld.shared.f32 %f29, [%rd9+272];
ld.shared.f32 %f30, [%rd8+16];
fma.rn.f32 %f31, %f30, %f29, %f28;
ld.shared.f32 %f32, [%rd9+340];
ld.shared.f32 %f33, [%rd8+20];
fma.rn.f32 %f34, %f33, %f32, %f31;
ld.shared.f32 %f35, [%rd9+408];
ld.shared.f32 %f36, [%rd8+24];
fma.rn.f32 %f37, %f36, %f35, %f34;
ld.shared.f32 %f38, [%rd9+476];
ld.shared.f32 %f39, [%rd8+28];
fma.rn.f32 %f40, %f39, %f38, %f37;
ld.shared.f32 %f41, [%rd9+544];
ld.shared.f32 %f42, [%rd8+32];
fma.rn.f32 %f43, %f42, %f41, %f40;
ld.shared.f32 %f44, [%rd9+612];
ld.shared.f32 %f45, [%rd8+36];
fma.rn.f32 %f46, %f45, %f44, %f43;
ld.shared.f32 %f47, [%rd9+680];
ld.shared.f32 %f48, [%rd8+40];
fma.rn.f32 %f49, %f48, %f47, %f46;
ld.shared.f32 %f50, [%rd9+748];
ld.shared.f32 %f51, [%rd8+44];
fma.rn.f32 %f52, %f51, %f50, %f49;
ld.shared.f32 %f53, [%rd9+816];
ld.shared.f32 %f54, [%rd8+48];
fma.rn.f32 %f55, %f54, %f53, %f52;
ld.shared.f32 %f56, [%rd9+884];
ld.shared.f32 %f57, [%rd8+52];
fma.rn.f32 %f58, %f57, %f56, %f55;
ld.shared.f32 %f59, [%rd9+952];
ld.shared.f32 %f60, [%rd8+56];
fma.rn.f32 %f61, %f60, %f59, %f58;
ld.shared.f32 %f62, [%rd9+1020];
ld.shared.f32 %f63, [%rd8+60];
fma.rn.f32 %f117, %f63, %f62, %f61;
bar.sync 0;
add.s32 %r8, %r7, 16;
mad.lo.s32 %r23, %r8, %r11, %r4;
cvt.s64.s32	%rd43, %r23;
add.s64 %rd44, %rd43, %rd2;
shl.b64 %rd45, %rd44, 2;
add.s64 %rd41, %rd12, %rd45;

	ld.global.nc.f32 %f64, [%rd41];

	st.shared.f32 [%rd7], %f64;
mad.lo.s32 %r24, %r8, %r12, %r3;
cvt.s64.s32	%rd46, %r24;
add.s64 %rd47, %rd46, %rd3;
shl.b64 %rd48, %rd47, 2;
add.s64 %rd42, %rd13, %rd48;

	ld.global.nc.f32 %f65, [%rd42];

	st.shared.f32 [%rd6], %f65;
bar.sync 0;
add.s32 %r27, %r27, 16;
setp.lt.s32	%p3, %r27, %r5;
mov.u32 %r28, %r8;
@%p3 bra BB37_4;

BB37_5:
cvta.to.global.u64 %rd49, %rd11;
mul.lo.s64 %rd50, %rd1, %rd16;
ld.shared.f32 %f66, [%rd9];
ld.shared.f32 %f67, [%rd8];
fma.rn.f32 %f68, %f67, %f66, %f117;
ld.shared.f32 %f69, [%rd9+68];
ld.shared.f32 %f70, [%rd8+4];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd9+136];
ld.shared.f32 %f73, [%rd8+8];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd9+204];
ld.shared.f32 %f76, [%rd8+12];
fma.rn.f32 %f77, %f76, %f75, %f74;
ld.shared.f32 %f78, [%rd9+272];
ld.shared.f32 %f79, [%rd8+16];
fma.rn.f32 %f80, %f79, %f78, %f77;
ld.shared.f32 %f81, [%rd9+340];
ld.shared.f32 %f82, [%rd8+20];
fma.rn.f32 %f83, %f82, %f81, %f80;
ld.shared.f32 %f84, [%rd9+408];
ld.shared.f32 %f85, [%rd8+24];
fma.rn.f32 %f86, %f85, %f84, %f83;
ld.shared.f32 %f87, [%rd9+476];
ld.shared.f32 %f88, [%rd8+28];
fma.rn.f32 %f89, %f88, %f87, %f86;
ld.shared.f32 %f90, [%rd9+544];
ld.shared.f32 %f91, [%rd8+32];
fma.rn.f32 %f92, %f91, %f90, %f89;
ld.shared.f32 %f93, [%rd9+612];
ld.shared.f32 %f94, [%rd8+36];
fma.rn.f32 %f95, %f94, %f93, %f92;
ld.shared.f32 %f96, [%rd9+680];
ld.shared.f32 %f97, [%rd8+40];
fma.rn.f32 %f98, %f97, %f96, %f95;
ld.shared.f32 %f99, [%rd9+748];
ld.shared.f32 %f100, [%rd8+44];
fma.rn.f32 %f101, %f100, %f99, %f98;
ld.shared.f32 %f102, [%rd9+816];
ld.shared.f32 %f103, [%rd8+48];
fma.rn.f32 %f104, %f103, %f102, %f101;
ld.shared.f32 %f105, [%rd9+884];
ld.shared.f32 %f106, [%rd8+52];
fma.rn.f32 %f107, %f106, %f105, %f104;
ld.shared.f32 %f108, [%rd9+952];
ld.shared.f32 %f109, [%rd8+56];
fma.rn.f32 %f110, %f109, %f108, %f107;
ld.shared.f32 %f111, [%rd9+1020];
ld.shared.f32 %f112, [%rd8+60];
fma.rn.f32 %f113, %f112, %f111, %f110;
add.s32 %r25, %r2, %r1;
mad.lo.s32 %r26, %r25, %r13, %r4;
cvt.s64.s32	%rd51, %r26;
add.s64 %rd52, %rd51, %rd50;
shl.b64 %rd53, %rd52, 2;
add.s64 %rd10, %rd49, %rd53;
mul.f32 %f118, %f115, %f113;
setp.eq.f32	%p4, %f116, 0f00000000;
@%p4 bra BB37_7;

ld.global.f32 %f114, [%rd10];
fma.rn.f32 %f118, %f116, %f114, %f118;

BB37_7:
st.global.f32 [%rd10], %f118;
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<5>;
.reg .f32 %f<119>;
.reg .b32 %r<28>;
.reg .b64 %rd<67>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3];
ld.param.u64 %rd16, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5];
ld.param.u32 %r11, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r12, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r13, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd22, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f115, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f116, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %tid.y;
mov.u32 %r3, %ctaid.y;
mov.u32 %r4, %ctaid.x;
shl.b32 %r5, %r4, 4;
mov.u32 %r6, %ctaid.z;
setp.eq.s32	%p1, %r15, 0;
@%p1 bra BB39_2;

cvta.to.global.u64 %rd23, %rd21;
ld.global.f32 %f115, [%rd23];
cvta.to.global.u64 %rd24, %rd22;
ld.global.f32 %f116, [%rd24];

BB39_2:
shl.b32 %r16, %r3, 4;
cvt.s64.s32	%rd1, %r6;
mul.lo.s64 %rd27, %rd1, %rd18;
mul.lo.s64 %rd28, %rd1, %rd19;
add.s32 %r7, %r16, %r2;
mad.lo.s32 %r17, %r7, %r13, %r1;
cvt.s64.s32	%rd29, %r17;
add.s64 %rd30, %rd29, %rd28;
shl.b64 %rd31, %rd30, 2;
add.s64 %rd25, %rd17, %rd31;

	ld.global.nc.f32 %f13, [%rd25];

	cvt.s64.s32	%rd2, %r2;
cvt.s64.s32	%rd3, %r1;
mul.wide.s32 %rd32, %r1, 68;
mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd34, %rd33, %rd32;
mul.wide.s32 %rd35, %r2, 4;
add.s64 %rd4, %rd34, %rd35;
st.shared.f32 [%rd4], %f13;
add.s32 %r18, %r5, %r2;
mad.lo.s32 %r19, %r18, %r12, %r1;
cvt.s64.s32	%rd36, %r19;
add.s64 %rd37, %rd36, %rd27;
shl.b64 %rd38, %rd37, 2;
add.s64 %rd26, %rd16, %rd38;

	ld.global.nc.f32 %f14, [%rd26];

	mul.wide.s32 %rd39, %r2, 68;
mov.u64 %rd40, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r1, 4;
add.s64 %rd5, %rd41, %rd42;
st.shared.f32 [%rd5], %f14;
bar.sync 0;
add.s32 %r8, %r11, -16;
mul.lo.s64 %rd43, %rd3, 68;
add.s64 %rd6, %rd40, %rd43;
shl.b64 %rd45, %rd2, 2;
add.s64 %rd7, %rd33, %rd45;
mov.f32 %f117, 0f00000000;
setp.lt.s32	%p2, %r8, 1;
@%p2 bra BB39_5;

mul.lo.s64 %rd48, %rd18, %rd1;
mad.lo.s32 %r21, %r4, 16, %r2;
mad.lo.s32 %r22, %r12, %r21, %r1;
cvt.s64.s32	%rd49, %r22;
add.s64 %rd50, %rd48, %rd49;
shl.b64 %rd51, %rd50, 2;
add.s64 %rd52, %rd51, %rd16;
add.s64 %rd66, %rd52, 64;
mul.lo.s64 %rd53, %rd19, %rd1;
mad.lo.s32 %r23, %r3, 16, %r2;
mad.lo.s32 %r24, %r13, %r23, %r1;
cvt.s64.s32	%rd54, %r24;
add.s64 %rd55, %rd53, %rd54;
shl.b64 %rd56, %rd55, 2;
add.s64 %rd57, %rd56, %rd17;
add.s64 %rd65, %rd57, 64;
mov.f32 %f117, 0f00000000;
mov.u32 %r27, 0;

BB39_4:
ld.shared.f32 %f17, [%rd7];
ld.shared.f32 %f18, [%rd6];
fma.rn.f32 %f19, %f18, %f17, %f117;
ld.shared.f32 %f20, [%rd7+68];
ld.shared.f32 %f21, [%rd6+4];
fma.rn.f32 %f22, %f21, %f20, %f19;
ld.shared.f32 %f23, [%rd7+136];
ld.shared.f32 %f24, [%rd6+8];
fma.rn.f32 %f25, %f24, %f23, %f22;
ld.shared.f32 %f26, [%rd7+204];
ld.shared.f32 %f27, [%rd6+12];
fma.rn.f32 %f28, %f27, %f26, %f25;
ld.shared.f32 %f29, [%rd7+272];
ld.shared.f32 %f30, [%rd6+16];
fma.rn.f32 %f31, %f30, %f29, %f28;
ld.shared.f32 %f32, [%rd7+340];
ld.shared.f32 %f33, [%rd6+20];
fma.rn.f32 %f34, %f33, %f32, %f31;
ld.shared.f32 %f35, [%rd7+408];
ld.shared.f32 %f36, [%rd6+24];
fma.rn.f32 %f37, %f36, %f35, %f34;
ld.shared.f32 %f38, [%rd7+476];
ld.shared.f32 %f39, [%rd6+28];
fma.rn.f32 %f40, %f39, %f38, %f37;
ld.shared.f32 %f41, [%rd7+544];
ld.shared.f32 %f42, [%rd6+32];
fma.rn.f32 %f43, %f42, %f41, %f40;
ld.shared.f32 %f44, [%rd7+612];
ld.shared.f32 %f45, [%rd6+36];
fma.rn.f32 %f46, %f45, %f44, %f43;
ld.shared.f32 %f47, [%rd7+680];
ld.shared.f32 %f48, [%rd6+40];
fma.rn.f32 %f49, %f48, %f47, %f46;
ld.shared.f32 %f50, [%rd7+748];
ld.shared.f32 %f51, [%rd6+44];
fma.rn.f32 %f52, %f51, %f50, %f49;
ld.shared.f32 %f53, [%rd7+816];
ld.shared.f32 %f54, [%rd6+48];
fma.rn.f32 %f55, %f54, %f53, %f52;
ld.shared.f32 %f56, [%rd7+884];
ld.shared.f32 %f57, [%rd6+52];
fma.rn.f32 %f58, %f57, %f56, %f55;
ld.shared.f32 %f59, [%rd7+952];
ld.shared.f32 %f60, [%rd6+56];
fma.rn.f32 %f61, %f60, %f59, %f58;
ld.shared.f32 %f62, [%rd7+1020];
ld.shared.f32 %f63, [%rd6+60];
fma.rn.f32 %f117, %f63, %f62, %f61;
bar.sync 0;

	ld.global.nc.f32 %f64, [%rd66];

	st.shared.f32 [%rd5], %f64;

	ld.global.nc.f32 %f65, [%rd65];

	st.shared.f32 [%rd4], %f65;
bar.sync 0;
add.s64 %rd66, %rd66, 64;
add.s64 %rd65, %rd65, 64;
add.s32 %r27, %r27, 16;
setp.lt.s32	%p3, %r27, %r8;
@%p3 bra BB39_4;

BB39_5:
cvta.to.global.u64 %rd60, %rd15;
mul.lo.s64 %rd61, %rd1, %rd20;
ld.shared.f32 %f66, [%rd7];
ld.shared.f32 %f67, [%rd6];
fma.rn.f32 %f68, %f67, %f66, %f117;
ld.shared.f32 %f69, [%rd7+68];
ld.shared.f32 %f70, [%rd6+4];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd7+136];
ld.shared.f32 %f73, [%rd6+8];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd7+204];
ld.shared.f32 %f76, [%rd6+12];
fma.rn.f32 %f77, %f76, %f75, %f74;
ld.shared.f32 %f78, [%rd7+272];
ld.shared.f32 %f79, [%rd6+16];
fma.rn.f32 %f80, %f79, %f78, %f77;
ld.shared.f32 %f81, [%rd7+340];
ld.shared.f32 %f82, [%rd6+20];
fma.rn.f32 %f83, %f82, %f81, %f80;
ld.shared.f32 %f84, [%rd7+408];
ld.shared.f32 %f85, [%rd6+24];
fma.rn.f32 %f86, %f85, %f84, %f83;
ld.shared.f32 %f87, [%rd7+476];
ld.shared.f32 %f88, [%rd6+28];
fma.rn.f32 %f89, %f88, %f87, %f86;
ld.shared.f32 %f90, [%rd7+544];
ld.shared.f32 %f91, [%rd6+32];
fma.rn.f32 %f92, %f91, %f90, %f89;
ld.shared.f32 %f93, [%rd7+612];
ld.shared.f32 %f94, [%rd6+36];
fma.rn.f32 %f95, %f94, %f93, %f92;
ld.shared.f32 %f96, [%rd7+680];
ld.shared.f32 %f97, [%rd6+40];
fma.rn.f32 %f98, %f97, %f96, %f95;
ld.shared.f32 %f99, [%rd7+748];
ld.shared.f32 %f100, [%rd6+44];
fma.rn.f32 %f101, %f100, %f99, %f98;
ld.shared.f32 %f102, [%rd7+816];
ld.shared.f32 %f103, [%rd6+48];
fma.rn.f32 %f104, %f103, %f102, %f101;
ld.shared.f32 %f105, [%rd7+884];
ld.shared.f32 %f106, [%rd6+52];
fma.rn.f32 %f107, %f106, %f105, %f104;
ld.shared.f32 %f108, [%rd7+952];
ld.shared.f32 %f109, [%rd6+56];
fma.rn.f32 %f110, %f109, %f108, %f107;
ld.shared.f32 %f111, [%rd7+1020];
ld.shared.f32 %f112, [%rd6+60];
fma.rn.f32 %f113, %f112, %f111, %f110;
add.s32 %r25, %r5, %r1;
mad.lo.s32 %r26, %r7, %r14, %r25;
cvt.s64.s32	%rd62, %r26;
add.s64 %rd63, %rd62, %rd61;
shl.b64 %rd64, %rd63, 2;
add.s64 %rd14, %rd60, %rd64;
mul.f32 %f118, %f115, %f113;
setp.eq.f32	%p4, %f116, 0f00000000;
@%p4 bra BB39_7;

ld.global.f32 %f114, [%rd14];
fma.rn.f32 %f118, %f116, %f114, %f118;

BB39_7:
st.global.f32 [%rd14], %f118;
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<5>;
.reg .f32 %f<119>;
.reg .b32 %r<34>;
.reg .b64 %rd<52>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd11, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3];
ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13];
ld.param.u64 %rd16, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f115, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f116, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %tid.y;
mov.u32 %r19, %ctaid.y;
shl.b32 %r3, %r19, 4;
mov.u32 %r20, %ctaid.x;
shl.b32 %r4, %r20, 4;
setp.eq.s32	%p1, %r18, 0;
@%p1 bra BB40_2;

cvta.to.global.u64 %rd19, %rd17;
ld.global.f32 %f115, [%rd19];
cvta.to.global.u64 %rd20, %rd18;
ld.global.f32 %f116, [%rd20];

BB40_2:
mov.u32 %r21, %ctaid.z;
cvt.s64.s32	%rd1, %r21;
mul.lo.s64 %rd2, %rd1, %rd14;
mul.lo.s64 %rd3, %rd1, %rd15;
add.s32 %r5, %r3, %r1;
mad.lo.s32 %r22, %r2, %r16, %r5;
cvt.s64.s32	%rd23, %r22;
add.s64 %rd24, %rd3, %rd23;
shl.b64 %rd25, %rd24, 2;
add.s64 %rd21, %rd13, %rd25;

	ld.global.nc.f32 %f13, [%rd21];

	cvt.s64.s32	%rd4, %r1;
cvt.s64.s32	%rd5, %r2;
mul.wide.s32 %rd26, %r2, 68;
mov.u64 %rd27, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd28, %rd27, %rd26;
mul.wide.s32 %rd29, %r1, 4;
add.s64 %rd6, %rd28, %rd29;
st.shared.f32 [%rd6], %f13;
add.s32 %r23, %r4, %r2;
mul.lo.s32 %r6, %r23, %r15;
add.s32 %r24, %r6, %r1;
cvt.s64.s32	%rd30, %r24;
add.s64 %rd31, %rd30, %rd2;
shl.b64 %rd32, %rd31, 2;
add.s64 %rd22, %rd12, %rd32;

	ld.global.nc.f32 %f14, [%rd22];

	mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd34, %rd33, %rd26;
add.s64 %rd7, %rd34, %rd29;
st.shared.f32 [%rd7], %f14;
bar.sync 0;
add.s32 %r7, %r14, -16;
mul.lo.s64 %rd35, %rd4, 68;
add.s64 %rd8, %rd33, %rd35;
shl.b64 %rd37, %rd5, 2;
add.s64 %rd9, %rd27, %rd37;
mov.f32 %f117, 0f00000000;
setp.lt.s32	%p2, %r7, 1;
@%p2 bra BB40_5;

mov.f32 %f117, 0f00000000;
mov.u32 %r31, 0;
mov.u32 %r32, %r1;
mov.u32 %r33, %r2;

BB40_4:
mov.u32 %r10, %r33;
mov.u32 %r9, %r32;
ld.shared.f32 %f17, [%rd9];
ld.shared.f32 %f18, [%rd8];
fma.rn.f32 %f19, %f18, %f17, %f117;
ld.shared.f32 %f20, [%rd9+68];
ld.shared.f32 %f21, [%rd8+4];
fma.rn.f32 %f22, %f21, %f20, %f19;
ld.shared.f32 %f23, [%rd9+136];
ld.shared.f32 %f24, [%rd8+8];
fma.rn.f32 %f25, %f24, %f23, %f22;
ld.shared.f32 %f26, [%rd9+204];
ld.shared.f32 %f27, [%rd8+12];
fma.rn.f32 %f28, %f27, %f26, %f25;
ld.shared.f32 %f29, [%rd9+272];
ld.shared.f32 %f30, [%rd8+16];
fma.rn.f32 %f31, %f30, %f29, %f28;
ld.shared.f32 %f32, [%rd9+340];
ld.shared.f32 %f33, [%rd8+20];
fma.rn.f32 %f34, %f33, %f32, %f31;
ld.shared.f32 %f35, [%rd9+408];
ld.shared.f32 %f36, [%rd8+24];
fma.rn.f32 %f37, %f36, %f35, %f34;
ld.shared.f32 %f38, [%rd9+476];
ld.shared.f32 %f39, [%rd8+28];
fma.rn.f32 %f40, %f39, %f38, %f37;
ld.shared.f32 %f41, [%rd9+544];
ld.shared.f32 %f42, [%rd8+32];
fma.rn.f32 %f43, %f42, %f41, %f40;
ld.shared.f32 %f44, [%rd9+612];
ld.shared.f32 %f45, [%rd8+36];
fma.rn.f32 %f46, %f45, %f44, %f43;
ld.shared.f32 %f47, [%rd9+680];
ld.shared.f32 %f48, [%rd8+40];
fma.rn.f32 %f49, %f48, %f47, %f46;
ld.shared.f32 %f50, [%rd9+748];
ld.shared.f32 %f51, [%rd8+44];
fma.rn.f32 %f52, %f51, %f50, %f49;
ld.shared.f32 %f53, [%rd9+816];
ld.shared.f32 %f54, [%rd8+48];
fma.rn.f32 %f55, %f54, %f53, %f52;
ld.shared.f32 %f56, [%rd9+884];
ld.shared.f32 %f57, [%rd8+52];
fma.rn.f32 %f58, %f57, %f56, %f55;
ld.shared.f32 %f59, [%rd9+952];
ld.shared.f32 %f60, [%rd8+56];
fma.rn.f32 %f61, %f60, %f59, %f58;
ld.shared.f32 %f62, [%rd9+1020];
ld.shared.f32 %f63, [%rd8+60];
fma.rn.f32 %f117, %f63, %f62, %f61;
bar.sync 0;
add.s32 %r11, %r9, 16;
add.s32 %r26, %r11, %r6;
cvt.s64.s32	%rd41, %r26;
add.s64 %rd42, %rd41, %rd2;
shl.b64 %rd43, %rd42, 2;
add.s64 %rd39, %rd12, %rd43;

	ld.global.nc.f32 %f64, [%rd39];

	st.shared.f32 [%rd7], %f64;
add.s32 %r12, %r10, 16;
mad.lo.s32 %r27, %r12, %r16, %r5;
cvt.s64.s32	%rd44, %r27;
add.s64 %rd45, %rd44, %rd3;
shl.b64 %rd46, %rd45, 2;
add.s64 %rd40, %rd13, %rd46;

	ld.global.nc.f32 %f65, [%rd40];

	st.shared.f32 [%rd6], %f65;
bar.sync 0;
add.s32 %r31, %r31, 16;
setp.lt.s32	%p3, %r31, %r7;
mov.u32 %r32, %r11;
mov.u32 %r33, %r12;
@%p3 bra BB40_4;

BB40_5:
mul.lo.s64 %rd47, %rd1, %rd16;
ld.shared.f32 %f66, [%rd9];
ld.shared.f32 %f67, [%rd8];
fma.rn.f32 %f68, %f67, %f66, %f117;
ld.shared.f32 %f69, [%rd9+68];
ld.shared.f32 %f70, [%rd8+4];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd9+136];
ld.shared.f32 %f73, [%rd8+8];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd9+204];
ld.shared.f32 %f76, [%rd8+12];
fma.rn.f32 %f77, %f76, %f75, %f74;
ld.shared.f32 %f78, [%rd9+272];
ld.shared.f32 %f79, [%rd8+16];
fma.rn.f32 %f80, %f79, %f78, %f77;
ld.shared.f32 %f81, [%rd9+340];
ld.shared.f32 %f82, [%rd8+20];
fma.rn.f32 %f83, %f82, %f81, %f80;
ld.shared.f32 %f84, [%rd9+408];
ld.shared.f32 %f85, [%rd8+24];
fma.rn.f32 %f86, %f85, %f84, %f83;
ld.shared.f32 %f87, [%rd9+476];
ld.shared.f32 %f88, [%rd8+28];
fma.rn.f32 %f89, %f88, %f87, %f86;
ld.shared.f32 %f90, [%rd9+544];
ld.shared.f32 %f91, [%rd8+32];
fma.rn.f32 %f92, %f91, %f90, %f89;
ld.shared.f32 %f93, [%rd9+612];
ld.shared.f32 %f94, [%rd8+36];
fma.rn.f32 %f95, %f94, %f93, %f92;
ld.shared.f32 %f96, [%rd9+680];
ld.shared.f32 %f97, [%rd8+40];
fma.rn.f32 %f98, %f97, %f96, %f95;
ld.shared.f32 %f99, [%rd9+748];
ld.shared.f32 %f100, [%rd8+44];
fma.rn.f32 %f101, %f100, %f99, %f98;
ld.shared.f32 %f102, [%rd9+816];
ld.shared.f32 %f103, [%rd8+48];
fma.rn.f32 %f104, %f103, %f102, %f101;
ld.shared.f32 %f105, [%rd9+884];
ld.shared.f32 %f106, [%rd8+52];
fma.rn.f32 %f107, %f106, %f105, %f104;
ld.shared.f32 %f108, [%rd9+952];
ld.shared.f32 %f109, [%rd8+56];
fma.rn.f32 %f110, %f109, %f108, %f107;
ld.shared.f32 %f111, [%rd9+1020];
ld.shared.f32 %f112, [%rd8+60];
fma.rn.f32 %f113, %f112, %f111, %f110;
add.s32 %r28, %r3, %r2;
add.s32 %r29, %r4, %r1;
mad.lo.s32 %r30, %r28, %r17, %r29;
cvt.s64.s32	%rd48, %r30;
add.s64 %rd49, %rd48, %rd47;
cvta.to.global.u64 %rd50, %rd11;
shl.b64 %rd51, %rd49, 2;
add.s64 %rd10, %rd50, %rd51;
mul.f32 %f118, %f115, %f113;
setp.eq.f32	%p4, %f116, 0f00000000;
@%p4 bra BB40_7;

ld.global.f32 %f114, [%rd10];
fma.rn.f32 %f118, %f116, %f114, %f118;

BB40_7:
st.global.f32 [%rd10], %f118;
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<22>;
.reg .f32 %f<94>;
.reg .b32 %r<45>;
.reg .b64 %rd<67>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd16, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14];
ld.param.u64 %rd22, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f84, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f85, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r42, %tid.x;
mov.u32 %r41, %tid.y;
setp.eq.s32	%p1, %r22, 0;
@%p1 bra BB45_2;

cvta.to.global.u64 %rd24, %rd22;
ld.global.f32 %f84, [%rd24];
cvta.to.global.u64 %rd25, %rd23;
ld.global.f32 %f85, [%rd25];

BB45_2:
mov.u32 %r23, %ctaid.y;
shl.b32 %r24, %r23, 4;
mov.u32 %r25, %ctaid.z;
cvt.s64.s32	%rd26, %r25;
mul.lo.s64 %rd1, %rd26, %rd19;
mul.lo.s64 %rd2, %rd26, %rd20;
add.s32 %r3, %r24, %r41;
setp.lt.s32	%p2, %r3, %r17;
setp.lt.s32	%p3, %r42, %r18;
and.pred %p4, %p3, %p2;
cvt.s64.s32	%rd3, %r41;
cvt.s64.s32	%rd4, %r42;
mov.f32 %f24, 0f00000000;
mov.f32 %f88, %f24;
@!%p4 bra BB45_4;
bra.uni BB45_3;

BB45_3:
mad.lo.s32 %r26, %r3, %r20, %r42;
cvt.s64.s32	%rd28, %r26;
add.s64 %rd29, %rd28, %rd2;
shl.b64 %rd30, %rd29, 2;
add.s64 %rd27, %rd18, %rd30;

	ld.global.nc.f32 %f25, [%rd27];

	mov.f32 %f88, %f25;

BB45_4:
mov.f32 %f6, %f88;
mov.u32 %r27, %ctaid.x;
shl.b32 %r28, %r27, 4;
mul.lo.s64 %rd31, %rd4, 68;
mov.u64 %rd32, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd33, %rd32, %rd31;
shl.b64 %rd34, %rd3, 2;
add.s64 %rd5, %rd33, %rd34;
st.shared.f32 [%rd5], %f6;
add.s32 %r4, %r28, %r42;
setp.lt.s32	%p5, %r4, %r16;
setp.lt.s32	%p6, %r41, %r18;
and.pred %p7, %p5, %p6;
mov.f32 %f87, %f24;
@!%p7 bra BB45_6;
bra.uni BB45_5;

BB45_5:
mad.lo.s32 %r29, %r41, %r19, %r4;
cvt.s64.s32	%rd36, %r29;
add.s64 %rd37, %rd36, %rd1;
shl.b64 %rd38, %rd37, 2;
add.s64 %rd35, %rd17, %rd38;

	ld.global.nc.f32 %f87, [%rd35];


BB45_6:
mov.u64 %rd40, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd41, %rd40, %rd31;
add.s64 %rd6, %rd41, %rd34;
st.shared.f32 [%rd6], %f87;
bar.sync 0;
add.s32 %r31, %r18, -16;
mov.f32 %f92, 0f00000000;
mov.u32 %r43, 0;
setp.lt.s32	%p8, %r31, 1;
@%p8 bra BB45_13;

mul.lo.s32 %r5, %r3, %r20;
add.s64 %rd8, %rd32, %rd34;
mov.f32 %f92, 0f00000000;
mov.u32 %r43, 0;

BB45_8:
ld.shared.f32 %f30, [%rd8];
ld.shared.f32 %f31, [%rd41];
fma.rn.f32 %f32, %f31, %f30, %f92;
ld.shared.f32 %f33, [%rd8+68];
ld.shared.f32 %f34, [%rd41+4];
fma.rn.f32 %f35, %f34, %f33, %f32;
ld.shared.f32 %f36, [%rd8+136];
ld.shared.f32 %f37, [%rd41+8];
fma.rn.f32 %f38, %f37, %f36, %f35;
ld.shared.f32 %f39, [%rd8+204];
ld.shared.f32 %f40, [%rd41+12];
fma.rn.f32 %f41, %f40, %f39, %f38;
ld.shared.f32 %f42, [%rd8+272];
ld.shared.f32 %f43, [%rd41+16];
fma.rn.f32 %f44, %f43, %f42, %f41;
ld.shared.f32 %f45, [%rd8+340];
ld.shared.f32 %f46, [%rd41+20];
fma.rn.f32 %f47, %f46, %f45, %f44;
ld.shared.f32 %f48, [%rd8+408];
ld.shared.f32 %f49, [%rd41+24];
fma.rn.f32 %f50, %f49, %f48, %f47;
ld.shared.f32 %f51, [%rd8+476];
ld.shared.f32 %f52, [%rd41+28];
fma.rn.f32 %f53, %f52, %f51, %f50;
ld.shared.f32 %f54, [%rd8+544];
ld.shared.f32 %f55, [%rd41+32];
fma.rn.f32 %f56, %f55, %f54, %f53;
ld.shared.f32 %f57, [%rd8+612];
ld.shared.f32 %f58, [%rd41+36];
fma.rn.f32 %f59, %f58, %f57, %f56;
ld.shared.f32 %f60, [%rd8+680];
ld.shared.f32 %f61, [%rd41+40];
fma.rn.f32 %f62, %f61, %f60, %f59;
ld.shared.f32 %f63, [%rd8+748];
ld.shared.f32 %f64, [%rd41+44];
fma.rn.f32 %f65, %f64, %f63, %f62;
ld.shared.f32 %f66, [%rd8+816];
ld.shared.f32 %f67, [%rd41+48];
fma.rn.f32 %f68, %f67, %f66, %f65;
ld.shared.f32 %f69, [%rd8+884];
ld.shared.f32 %f70, [%rd41+52];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd8+952];
ld.shared.f32 %f73, [%rd41+56];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd8+1020];
ld.shared.f32 %f76, [%rd41+60];
fma.rn.f32 %f92, %f76, %f75, %f74;
add.s32 %r42, %r42, 16;
bar.sync 0;
add.s32 %r41, %r41, 16;
setp.lt.s32	%p9, %r41, %r18;
and.pred %p11, %p5, %p9;
mov.f32 %f77, 0f00000000;
mov.f32 %f91, %f77;
@!%p11 bra BB45_10;
bra.uni BB45_9;

BB45_9:
mad.lo.s32 %r33, %r41, %r19, %r4;
cvt.s64.s32	%rd48, %r33;
add.s64 %rd49, %rd48, %rd1;
shl.b64 %rd50, %rd49, 2;
add.s64 %rd47, %rd17, %rd50;

	ld.global.nc.f32 %f78, [%rd47];

	mov.f32 %f91, %f78;

BB45_10:
mov.f32 %f12, %f91;
st.shared.f32 [%rd6], %f12;
setp.lt.s32	%p12, %r42, %r18;
and.pred %p14, %p12, %p2;
mov.f32 %f90, %f77;
@!%p14 bra BB45_12;
bra.uni BB45_11;

BB45_11:
add.s32 %r34, %r42, %r5;
cvt.s64.s32	%rd52, %r34;
add.s64 %rd53, %rd52, %rd2;
shl.b64 %rd54, %rd53, 2;
add.s64 %rd51, %rd18, %rd54;

	ld.global.nc.f32 %f90, [%rd51];


BB45_12:
st.shared.f32 [%rd5], %f90;
bar.sync 0;
add.s32 %r43, %r43, 16;
setp.lt.s32	%p15, %r43, %r31;
@%p15 bra BB45_8;

BB45_13:
sub.s32 %r36, %r18, %r43;
setp.lt.s32	%p16, %r36, 1;
@%p16 bra BB45_16;

sub.s32 %r44, %r43, %r18;
mov.u32 %r37, %tid.y;
mul.wide.s32 %rd55, %r37, 4;
add.s64 %rd66, %rd32, %rd55;
mov.u32 %r38, %tid.x;
mul.wide.s32 %rd57, %r38, 68;
add.s64 %rd65, %rd40, %rd57;

BB45_15:
ld.shared.f32 %f81, [%rd66];
ld.shared.f32 %f82, [%rd65];
fma.rn.f32 %f92, %f82, %f81, %f92;
add.s64 %rd66, %rd66, 68;
add.s64 %rd65, %rd65, 4;
add.s32 %r44, %r44, 1;
setp.ne.s32	%p17, %r44, 0;
@%p17 bra BB45_15;

BB45_16:
and.pred %p20, %p5, %p2;
@!%p20 bra BB45_20;
bra.uni BB45_17;

BB45_17:
mad.lo.s32 %r39, %r3, %r21, %r4;
cvt.s64.s32	%rd59, %r39;
mul.lo.s64 %rd61, %rd26, %rd21;
add.s64 %rd62, %rd59, %rd61;
cvta.to.global.u64 %rd63, %rd16;
shl.b64 %rd64, %rd62, 2;
add.s64 %rd15, %rd63, %rd64;
mul.f32 %f93, %f84, %f92;
setp.eq.f32	%p21, %f85, 0f00000000;
@%p21 bra BB45_19;

ld.global.f32 %f83, [%rd15];
fma.rn.f32 %f93, %f85, %f83, %f93;

BB45_19:
st.global.f32 [%rd15], %f93;

BB45_20:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<22>;
.reg .f32 %f<94>;
.reg .b32 %r<43>;
.reg .b64 %rd<67>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd16, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14];
ld.param.u64 %rd22, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f84, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f85, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %tid.y;
mov.u32 %r24, %ctaid.y;
shl.b32 %r3, %r24, 4;
setp.eq.s32	%p1, %r23, 0;
@%p1 bra BB46_2;

cvta.to.global.u64 %rd24, %rd22;
ld.global.f32 %f84, [%rd24];
cvta.to.global.u64 %rd25, %rd23;
ld.global.f32 %f85, [%rd25];

BB46_2:
mov.u32 %r25, %ctaid.z;
cvt.s64.s32	%rd26, %r25;
mul.lo.s64 %rd1, %rd26, %rd19;
mul.lo.s64 %rd2, %rd26, %rd20;
add.s32 %r4, %r3, %r1;
setp.lt.s32	%p2, %r4, %r18;
setp.lt.s32	%p3, %r2, %r19;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd3, %r1;
cvt.s64.s32	%rd4, %r2;
mov.f32 %f24, 0f00000000;
mov.f32 %f88, %f24;
@!%p4 bra BB46_4;
bra.uni BB46_3;

BB46_3:
mad.lo.s32 %r26, %r2, %r21, %r4;
cvt.s64.s32	%rd28, %r26;
add.s64 %rd29, %rd2, %rd28;
shl.b64 %rd30, %rd29, 2;
add.s64 %rd27, %rd18, %rd30;

	ld.global.nc.f32 %f25, [%rd27];

	mov.f32 %f88, %f25;

BB46_4:
mov.f32 %f6, %f88;
mov.u32 %r27, %ctaid.x;
shl.b32 %r28, %r27, 4;
mul.lo.s64 %rd31, %rd4, 68;
mov.u64 %rd32, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd33, %rd32, %rd31;
shl.b64 %rd34, %rd3, 2;
add.s64 %rd5, %rd33, %rd34;
st.shared.f32 [%rd5], %f6;
add.s32 %r5, %r28, %r1;
setp.lt.s32	%p5, %r5, %r17;
and.pred %p7, %p5, %p3;
mov.f32 %f87, %f24;
@!%p7 bra BB46_6;
bra.uni BB46_5;

BB46_5:
mad.lo.s32 %r29, %r2, %r20, %r5;
cvt.s64.s32	%rd36, %r29;
add.s64 %rd37, %rd36, %rd1;
shl.b64 %rd38, %rd37, 2;
add.s64 %rd35, %rd17, %rd38;

	ld.global.nc.f32 %f87, [%rd35];


BB46_6:
mul.lo.s64 %rd39, %rd3, 68;
mov.u64 %rd40, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd41, %rd40, %rd39;
shl.b64 %rd42, %rd4, 2;
add.s64 %rd6, %rd41, %rd42;
st.shared.f32 [%rd6], %f87;
bar.sync 0;
add.s32 %r6, %r19, -16;
mov.f32 %f92, 0f00000000;
mov.u32 %r41, 0;
setp.lt.s32	%p8, %r6, 1;
@%p8 bra BB46_13;

add.s64 %rd8, %rd32, %rd42;
mov.f32 %f92, 0f00000000;
mov.u32 %r41, 0;
mov.u32 %r40, %r2;

BB46_8:
mov.u32 %r9, %r40;
ld.shared.f32 %f30, [%rd8];
ld.shared.f32 %f31, [%rd41];
fma.rn.f32 %f32, %f31, %f30, %f92;
ld.shared.f32 %f33, [%rd8+68];
ld.shared.f32 %f34, [%rd41+4];
fma.rn.f32 %f35, %f34, %f33, %f32;
ld.shared.f32 %f36, [%rd8+136];
ld.shared.f32 %f37, [%rd41+8];
fma.rn.f32 %f38, %f37, %f36, %f35;
ld.shared.f32 %f39, [%rd8+204];
ld.shared.f32 %f40, [%rd41+12];
fma.rn.f32 %f41, %f40, %f39, %f38;
ld.shared.f32 %f42, [%rd8+272];
ld.shared.f32 %f43, [%rd41+16];
fma.rn.f32 %f44, %f43, %f42, %f41;
ld.shared.f32 %f45, [%rd8+340];
ld.shared.f32 %f46, [%rd41+20];
fma.rn.f32 %f47, %f46, %f45, %f44;
ld.shared.f32 %f48, [%rd8+408];
ld.shared.f32 %f49, [%rd41+24];
fma.rn.f32 %f50, %f49, %f48, %f47;
ld.shared.f32 %f51, [%rd8+476];
ld.shared.f32 %f52, [%rd41+28];
fma.rn.f32 %f53, %f52, %f51, %f50;
ld.shared.f32 %f54, [%rd8+544];
ld.shared.f32 %f55, [%rd41+32];
fma.rn.f32 %f56, %f55, %f54, %f53;
ld.shared.f32 %f57, [%rd8+612];
ld.shared.f32 %f58, [%rd41+36];
fma.rn.f32 %f59, %f58, %f57, %f56;
ld.shared.f32 %f60, [%rd8+680];
ld.shared.f32 %f61, [%rd41+40];
fma.rn.f32 %f62, %f61, %f60, %f59;
ld.shared.f32 %f63, [%rd8+748];
ld.shared.f32 %f64, [%rd41+44];
fma.rn.f32 %f65, %f64, %f63, %f62;
ld.shared.f32 %f66, [%rd8+816];
ld.shared.f32 %f67, [%rd41+48];
fma.rn.f32 %f68, %f67, %f66, %f65;
ld.shared.f32 %f69, [%rd8+884];
ld.shared.f32 %f70, [%rd41+52];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd8+952];
ld.shared.f32 %f73, [%rd41+56];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd8+1020];
ld.shared.f32 %f76, [%rd41+60];
fma.rn.f32 %f92, %f76, %f75, %f74;
bar.sync 0;
add.s32 %r10, %r9, 16;
setp.lt.s32	%p9, %r10, %r19;
and.pred %p11, %p5, %p9;
mov.f32 %f77, 0f00000000;
mov.f32 %f91, %f77;
@!%p11 bra BB46_10;
bra.uni BB46_9;

BB46_9:
mad.lo.s32 %r32, %r10, %r20, %r5;
cvt.s64.s32	%rd48, %r32;
add.s64 %rd49, %rd48, %rd1;
shl.b64 %rd50, %rd49, 2;
add.s64 %rd47, %rd17, %rd50;

	ld.global.nc.f32 %f78, [%rd47];

	mov.f32 %f91, %f78;

BB46_10:
mov.f32 %f12, %f91;
st.shared.f32 [%rd6], %f12;
and.pred %p14, %p2, %p9;
mov.f32 %f90, %f77;
@!%p14 bra BB46_12;
bra.uni BB46_11;

BB46_11:
mad.lo.s32 %r33, %r10, %r21, %r4;
cvt.s64.s32	%rd52, %r33;
add.s64 %rd53, %rd52, %rd2;
shl.b64 %rd54, %rd53, 2;
add.s64 %rd51, %rd18, %rd54;

	ld.global.nc.f32 %f90, [%rd51];


BB46_12:
st.shared.f32 [%rd5], %f90;
bar.sync 0;
add.s32 %r41, %r41, 16;
setp.lt.s32	%p15, %r41, %r6;
mov.u32 %r40, %r10;
@%p15 bra BB46_8;

BB46_13:
sub.s32 %r34, %r19, %r41;
setp.lt.s32	%p16, %r34, 1;
@%p16 bra BB46_16;

sub.s32 %r42, %r41, %r19;
mul.wide.s32 %rd55, %r2, 4;
add.s64 %rd66, %rd32, %rd55;
mul.wide.s32 %rd57, %r1, 68;
add.s64 %rd65, %rd40, %rd57;

BB46_15:
ld.shared.f32 %f81, [%rd66];
ld.shared.f32 %f82, [%rd65];
fma.rn.f32 %f92, %f82, %f81, %f92;
add.s64 %rd66, %rd66, 68;
add.s64 %rd65, %rd65, 4;
add.s32 %r42, %r42, 1;
setp.ne.s32	%p17, %r42, 0;
@%p17 bra BB46_15;

BB46_16:
add.s32 %r16, %r3, %r2;
setp.lt.s32	%p18, %r16, %r18;
and.pred %p20, %p5, %p18;
@!%p20 bra BB46_20;
bra.uni BB46_17;

BB46_17:
mad.lo.s32 %r38, %r16, %r22, %r5;
cvt.s64.s32	%rd59, %r38;
mul.lo.s64 %rd61, %rd26, %rd21;
add.s64 %rd62, %rd59, %rd61;
cvta.to.global.u64 %rd63, %rd16;
shl.b64 %rd64, %rd62, 2;
add.s64 %rd15, %rd63, %rd64;
mul.f32 %f93, %f84, %f92;
setp.eq.f32	%p21, %f85, 0f00000000;
@%p21 bra BB46_19;

ld.global.f32 %f83, [%rd15];
fma.rn.f32 %f93, %f85, %f83, %f93;

BB46_19:
st.global.f32 [%rd15], %f93;

BB46_20:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<22>;
.reg .f32 %f<94>;
.reg .b32 %r<48>;
.reg .b64 %rd<80>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3];
ld.param.u64 %rd22, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4];
ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd24, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12];
ld.param.u64 %rd25, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13];
ld.param.u64 %rd26, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14];
ld.param.u64 %rd27, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd28, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f84, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f85, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r24, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %tid.y;
mov.u32 %r3, %ctaid.y;
mov.u32 %r25, %ctaid.x;
shl.b32 %r4, %r25, 4;
setp.eq.s32	%p1, %r24, 0;
@%p1 bra BB48_2;

cvta.to.global.u64 %rd29, %rd27;
ld.global.f32 %f84, [%rd29];
cvta.to.global.u64 %rd30, %rd28;
ld.global.f32 %f85, [%rd30];

BB48_2:
shl.b32 %r26, %r3, 4;
mov.u32 %r27, %ctaid.z;
cvt.s64.s32	%rd1, %r27;
add.s32 %r5, %r26, %r2;
setp.lt.s32	%p2, %r5, %r19;
setp.lt.s32	%p3, %r1, %r20;
and.pred %p4, %p3, %p2;
cvt.s64.s32	%rd2, %r2;
cvt.s64.s32	%rd3, %r1;
mov.f32 %f24, 0f00000000;
mov.f32 %f88, %f24;
@!%p4 bra BB48_4;
bra.uni BB48_3;

BB48_3:
mul.lo.s64 %rd32, %rd1, %rd25;
mad.lo.s32 %r28, %r5, %r22, %r1;
cvt.s64.s32	%rd33, %r28;
add.s64 %rd34, %rd33, %rd32;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd31, %rd23, %rd35;

	ld.global.nc.f32 %f25, [%rd31];

	mov.f32 %f88, %f25;

BB48_4:
mov.f32 %f6, %f88;
mul.lo.s64 %rd36, %rd3, 68;
mov.u64 %rd37, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd38, %rd37, %rd36;
shl.b64 %rd39, %rd2, 2;
add.s64 %rd4, %rd38, %rd39;
st.shared.f32 [%rd4], %f6;
add.s32 %r6, %r4, %r2;
setp.lt.s32	%p5, %r6, %r18;
and.pred %p7, %p3, %p5;
mov.f32 %f87, %f24;
@!%p7 bra BB48_6;
bra.uni BB48_5;

BB48_5:
mul.lo.s64 %rd41, %rd1, %rd24;
mad.lo.s32 %r29, %r6, %r21, %r1;
cvt.s64.s32	%rd42, %r29;
add.s64 %rd43, %rd42, %rd41;
shl.b64 %rd44, %rd43, 2;
add.s64 %rd40, %rd22, %rd44;

	ld.global.nc.f32 %f87, [%rd40];


BB48_6:
mul.lo.s64 %rd45, %rd2, 68;
mov.u64 %rd46, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd47, %rd46, %rd45;
shl.b64 %rd48, %rd3, 2;
add.s64 %rd5, %rd47, %rd48;
st.shared.f32 [%rd5], %f87;
bar.sync 0;
add.s32 %r7, %r20, -16;
mov.f32 %f92, 0f00000000;
mov.u32 %r46, 0;
setp.lt.s32	%p8, %r7, 1;
@%p8 bra BB48_13;

add.s64 %rd6, %rd46, %rd36;
add.s64 %rd7, %rd37, %rd39;
mul.lo.s64 %rd54, %rd24, %rd1;
mad.lo.s32 %r35, %r25, 16, %r2;
mad.lo.s32 %r36, %r21, %r35, %r1;
cvt.s64.s32	%rd55, %r36;
add.s64 %rd56, %rd54, %rd55;
shl.b64 %rd57, %rd56, 2;
add.s64 %rd58, %rd57, %rd22;
add.s64 %rd77, %rd58, 64;
add.s32 %r45, %r1, 16;
mul.lo.s64 %rd59, %rd25, %rd1;
mad.lo.s32 %r37, %r3, 16, %r2;
mad.lo.s32 %r38, %r22, %r37, %r1;
cvt.s64.s32	%rd60, %r38;
add.s64 %rd61, %rd59, %rd60;
shl.b64 %rd62, %rd61, 2;
add.s64 %rd63, %rd62, %rd23;
add.s64 %rd76, %rd63, 64;
mov.f32 %f92, 0f00000000;
mov.u32 %r46, 0;

BB48_8:
ld.shared.f32 %f30, [%rd7];
ld.shared.f32 %f31, [%rd6];
fma.rn.f32 %f32, %f31, %f30, %f92;
ld.shared.f32 %f33, [%rd7+68];
ld.shared.f32 %f34, [%rd6+4];
fma.rn.f32 %f35, %f34, %f33, %f32;
ld.shared.f32 %f36, [%rd7+136];
ld.shared.f32 %f37, [%rd6+8];
fma.rn.f32 %f38, %f37, %f36, %f35;
ld.shared.f32 %f39, [%rd7+204];
ld.shared.f32 %f40, [%rd6+12];
fma.rn.f32 %f41, %f40, %f39, %f38;
ld.shared.f32 %f42, [%rd7+272];
ld.shared.f32 %f43, [%rd6+16];
fma.rn.f32 %f44, %f43, %f42, %f41;
ld.shared.f32 %f45, [%rd7+340];
ld.shared.f32 %f46, [%rd6+20];
fma.rn.f32 %f47, %f46, %f45, %f44;
ld.shared.f32 %f48, [%rd7+408];
ld.shared.f32 %f49, [%rd6+24];
fma.rn.f32 %f50, %f49, %f48, %f47;
ld.shared.f32 %f51, [%rd7+476];
ld.shared.f32 %f52, [%rd6+28];
fma.rn.f32 %f53, %f52, %f51, %f50;
ld.shared.f32 %f54, [%rd7+544];
ld.shared.f32 %f55, [%rd6+32];
fma.rn.f32 %f56, %f55, %f54, %f53;
ld.shared.f32 %f57, [%rd7+612];
ld.shared.f32 %f58, [%rd6+36];
fma.rn.f32 %f59, %f58, %f57, %f56;
ld.shared.f32 %f60, [%rd7+680];
ld.shared.f32 %f61, [%rd6+40];
fma.rn.f32 %f62, %f61, %f60, %f59;
ld.shared.f32 %f63, [%rd7+748];
ld.shared.f32 %f64, [%rd6+44];
fma.rn.f32 %f65, %f64, %f63, %f62;
ld.shared.f32 %f66, [%rd7+816];
ld.shared.f32 %f67, [%rd6+48];
fma.rn.f32 %f68, %f67, %f66, %f65;
ld.shared.f32 %f69, [%rd7+884];
ld.shared.f32 %f70, [%rd6+52];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd7+952];
ld.shared.f32 %f73, [%rd6+56];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd7+1020];
ld.shared.f32 %f76, [%rd6+60];
fma.rn.f32 %f92, %f76, %f75, %f74;
bar.sync 0;
setp.lt.s32	%p9, %r45, %r20;
and.pred %p11, %p9, %p5;
mov.f32 %f77, 0f00000000;
mov.f32 %f91, %f77;
@!%p11 bra BB48_10;
bra.uni BB48_9;

BB48_9:

	ld.global.nc.f32 %f78, [%rd77];

	mov.f32 %f91, %f78;

BB48_10:
mov.f32 %f12, %f91;
st.shared.f32 [%rd5], %f12;
and.pred %p14, %p9, %p2;
mov.f32 %f90, %f77;
@!%p14 bra BB48_12;
bra.uni BB48_11;

BB48_11:

	ld.global.nc.f32 %f90, [%rd76];


BB48_12:
st.shared.f32 [%rd4], %f90;
bar.sync 0;
add.s64 %rd77, %rd77, 64;
add.s32 %r45, %r45, 16;
add.s64 %rd76, %rd76, 64;
add.s32 %r46, %r46, 16;
setp.lt.s32	%p15, %r46, %r7;
@%p15 bra BB48_8;

BB48_13:
sub.s32 %r39, %r20, %r46;
setp.lt.s32	%p16, %r39, 1;
@%p16 bra BB48_16;

sub.s32 %r47, %r46, %r20;
mul.wide.s32 %rd66, %r2, 4;
add.s64 %rd79, %rd37, %rd66;
mul.wide.s32 %rd68, %r1, 68;
add.s64 %rd78, %rd46, %rd68;

BB48_15:
ld.shared.f32 %f81, [%rd79];
ld.shared.f32 %f82, [%rd78];
fma.rn.f32 %f92, %f82, %f81, %f92;
add.s64 %rd79, %rd79, 68;
add.s64 %rd78, %rd78, 4;
add.s32 %r47, %r47, 1;
setp.ne.s32	%p17, %r47, 0;
@%p17 bra BB48_15;

BB48_16:
add.s32 %r17, %r4, %r1;
setp.lt.s32	%p18, %r17, %r18;
and.pred %p20, %p18, %p2;
@!%p20 bra BB48_20;
bra.uni BB48_17;

BB48_17:
mad.lo.s32 %r43, %r5, %r23, %r17;
cvt.s64.s32	%rd70, %r43;
mul.lo.s64 %rd72, %rd1, %rd26;
add.s64 %rd73, %rd70, %rd72;
cvta.to.global.u64 %rd74, %rd21;
shl.b64 %rd75, %rd73, 2;
add.s64 %rd20, %rd74, %rd75;
mul.f32 %f93, %f84, %f92;
setp.eq.f32	%p21, %f85, 0f00000000;
@%p21 bra BB48_19;

ld.global.f32 %f83, [%rd20];
fma.rn.f32 %f93, %f85, %f83, %f93;

BB48_19:
st.global.f32 [%rd20], %f93;

BB48_20:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<22>;
.reg .f32 %f<94>;
.reg .b32 %r<48>;
.reg .b64 %rd<67>;

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb[1088];

	.shared .align 4 .b8 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs[1088];

ld.param.u64 %rd16, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8];
ld.param.u32 %r24, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9];
ld.param.u32 %r25, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10];
ld.param.u32 %r26, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14];
ld.param.u64 %rd22, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15];
ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16];
ld.param.f32 %f84, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17];
ld.param.f32 %f85, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18];
ld.param.u32 %r27, [_Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19];
mov.u32 %r44, %tid.x;
mov.u32 %r45, %tid.y;
mov.u32 %r28, %ctaid.y;
shl.b32 %r3, %r28, 4;
mov.u32 %r29, %ctaid.x;
shl.b32 %r4, %r29, 4;
setp.eq.s32	%p1, %r27, 0;
@%p1 bra BB49_2;

cvta.to.global.u64 %rd24, %rd22;
ld.global.f32 %f84, [%rd24];
cvta.to.global.u64 %rd25, %rd23;
ld.global.f32 %f85, [%rd25];

BB49_2:
mov.u32 %r30, %ctaid.z;
cvt.s64.s32	%rd26, %r30;
mul.lo.s64 %rd1, %rd26, %rd19;
mul.lo.s64 %rd2, %rd26, %rd20;
add.s32 %r5, %r3, %r44;
setp.lt.s32	%p2, %r5, %r22;
setp.lt.s32	%p3, %r45, %r23;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd3, %r44;
cvt.s64.s32	%rd4, %r45;
mov.f32 %f24, 0f00000000;
mov.f32 %f88, %f24;
@!%p4 bra BB49_4;
bra.uni BB49_3;

BB49_3:
mad.lo.s32 %r31, %r45, %r25, %r5;
cvt.s64.s32	%rd28, %r31;
add.s64 %rd29, %rd2, %rd28;
shl.b64 %rd30, %rd29, 2;
add.s64 %rd27, %rd18, %rd30;

	ld.global.nc.f32 %f25, [%rd27];

	mov.f32 %f88, %f25;

BB49_4:
mov.f32 %f6, %f88;
mul.lo.s64 %rd31, %rd4, 68;
mov.u64 %rd32, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd33, %rd32, %rd31;
shl.b64 %rd34, %rd3, 2;
add.s64 %rd5, %rd33, %rd34;
st.shared.f32 [%rd5], %f6;
add.s32 %r6, %r4, %r45;
setp.lt.s32	%p5, %r6, %r21;
setp.lt.s32	%p6, %r44, %r23;
and.pred %p7, %p6, %p5;
mov.f32 %f87, %f24;
@!%p7 bra BB49_6;
bra.uni BB49_5;

BB49_5:
mad.lo.s32 %r32, %r6, %r24, %r44;
cvt.s64.s32	%rd36, %r32;
add.s64 %rd37, %rd36, %rd1;
shl.b64 %rd38, %rd37, 2;
add.s64 %rd35, %rd17, %rd38;

	ld.global.nc.f32 %f87, [%rd35];


BB49_6:
mov.u64 %rd40, _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd41, %rd40, %rd31;
add.s64 %rd6, %rd41, %rd34;
st.shared.f32 [%rd6], %f87;
bar.sync 0;
add.s32 %r7, %r23, -16;
mov.f32 %f92, 0f00000000;
mov.u32 %r46, 0;
setp.lt.s32	%p8, %r7, 1;
@%p8 bra BB49_13;

mul.lo.s32 %r8, %r6, %r24;
mul.lo.s64 %rd43, %rd3, 68;
add.s64 %rd7, %rd40, %rd43;
shl.b64 %rd45, %rd4, 2;
add.s64 %rd8, %rd32, %rd45;
mov.f32 %f92, 0f00000000;
mov.u32 %r46, 0;

BB49_8:
ld.shared.f32 %f30, [%rd8];
ld.shared.f32 %f31, [%rd7];
fma.rn.f32 %f32, %f31, %f30, %f92;
ld.shared.f32 %f33, [%rd8+68];
ld.shared.f32 %f34, [%rd7+4];
fma.rn.f32 %f35, %f34, %f33, %f32;
ld.shared.f32 %f36, [%rd8+136];
ld.shared.f32 %f37, [%rd7+8];
fma.rn.f32 %f38, %f37, %f36, %f35;
ld.shared.f32 %f39, [%rd8+204];
ld.shared.f32 %f40, [%rd7+12];
fma.rn.f32 %f41, %f40, %f39, %f38;
ld.shared.f32 %f42, [%rd8+272];
ld.shared.f32 %f43, [%rd7+16];
fma.rn.f32 %f44, %f43, %f42, %f41;
ld.shared.f32 %f45, [%rd8+340];
ld.shared.f32 %f46, [%rd7+20];
fma.rn.f32 %f47, %f46, %f45, %f44;
ld.shared.f32 %f48, [%rd8+408];
ld.shared.f32 %f49, [%rd7+24];
fma.rn.f32 %f50, %f49, %f48, %f47;
ld.shared.f32 %f51, [%rd8+476];
ld.shared.f32 %f52, [%rd7+28];
fma.rn.f32 %f53, %f52, %f51, %f50;
ld.shared.f32 %f54, [%rd8+544];
ld.shared.f32 %f55, [%rd7+32];
fma.rn.f32 %f56, %f55, %f54, %f53;
ld.shared.f32 %f57, [%rd8+612];
ld.shared.f32 %f58, [%rd7+36];
fma.rn.f32 %f59, %f58, %f57, %f56;
ld.shared.f32 %f60, [%rd8+680];
ld.shared.f32 %f61, [%rd7+40];
fma.rn.f32 %f62, %f61, %f60, %f59;
ld.shared.f32 %f63, [%rd8+748];
ld.shared.f32 %f64, [%rd7+44];
fma.rn.f32 %f65, %f64, %f63, %f62;
ld.shared.f32 %f66, [%rd8+816];
ld.shared.f32 %f67, [%rd7+48];
fma.rn.f32 %f68, %f67, %f66, %f65;
ld.shared.f32 %f69, [%rd8+884];
ld.shared.f32 %f70, [%rd7+52];
fma.rn.f32 %f71, %f70, %f69, %f68;
ld.shared.f32 %f72, [%rd8+952];
ld.shared.f32 %f73, [%rd7+56];
fma.rn.f32 %f74, %f73, %f72, %f71;
ld.shared.f32 %f75, [%rd8+1020];
ld.shared.f32 %f76, [%rd7+60];
fma.rn.f32 %f92, %f76, %f75, %f74;
add.s32 %r45, %r45, 16;
bar.sync 0;
add.s32 %r44, %r44, 16;
setp.lt.s32	%p9, %r44, %r23;
and.pred %p11, %p9, %p5;
mov.f32 %f77, 0f00000000;
mov.f32 %f91, %f77;
@!%p11 bra BB49_10;
bra.uni BB49_9;

BB49_9:
add.s32 %r35, %r44, %r8;
cvt.s64.s32	%rd48, %r35;
add.s64 %rd49, %rd48, %rd1;
shl.b64 %rd50, %rd49, 2;
add.s64 %rd47, %rd17, %rd50;

	ld.global.nc.f32 %f78, [%rd47];

	mov.f32 %f91, %f78;

BB49_10:
mov.f32 %f12, %f91;
st.shared.f32 [%rd6], %f12;
setp.lt.s32	%p12, %r45, %r23;
and.pred %p14, %p2, %p12;
mov.f32 %f90, %f77;
@!%p14 bra BB49_12;
bra.uni BB49_11;

BB49_11:
mad.lo.s32 %r36, %r45, %r25, %r5;
cvt.s64.s32	%rd52, %r36;
add.s64 %rd53, %rd52, %rd2;
shl.b64 %rd54, %rd53, 2;
add.s64 %rd51, %rd18, %rd54;

	ld.global.nc.f32 %f90, [%rd51];


BB49_12:
st.shared.f32 [%rd5], %f90;
bar.sync 0;
add.s32 %r46, %r46, 16;
setp.lt.s32	%p15, %r46, %r7;
@%p15 bra BB49_8;

BB49_13:
sub.s32 %r37, %r23, %r46;
setp.lt.s32	%p16, %r37, 1;
@%p16 bra BB49_16;

sub.s32 %r47, %r46, %r23;
mov.u32 %r38, %tid.y;
mul.wide.s32 %rd55, %r38, 4;
add.s64 %rd66, %rd32, %rd55;
mov.u32 %r39, %tid.x;
mul.wide.s32 %rd57, %r39, 68;
add.s64 %rd65, %rd40, %rd57;

BB49_15:
ld.shared.f32 %f81, [%rd66];
ld.shared.f32 %f82, [%rd65];
fma.rn.f32 %f92, %f82, %f81, %f92;
add.s64 %rd66, %rd66, 68;
add.s64 %rd65, %rd65, 4;
add.s32 %r47, %r47, 1;
setp.ne.s32	%p17, %r47, 0;
@%p17 bra BB49_15;

BB49_16:
mov.u32 %r40, %tid.x;
add.s32 %r19, %r4, %r40;
setp.lt.s32	%p18, %r19, %r21;
mov.u32 %r41, %tid.y;
add.s32 %r20, %r3, %r41;
setp.lt.s32	%p19, %r20, %r22;
and.pred %p20, %p18, %p19;
@!%p20 bra BB49_20;
bra.uni BB49_17;

BB49_17:
mad.lo.s32 %r42, %r20, %r26, %r19;
cvt.s64.s32	%rd59, %r42;
mul.lo.s64 %rd61, %rd26, %rd21;
add.s64 %rd62, %rd59, %rd61;
cvta.to.global.u64 %rd63, %rd16;
shl.b64 %rd64, %rd62, 2;
add.s64 %rd15, %rd63, %rd64;
mul.f32 %f93, %f84, %f92;
setp.eq.f32	%p21, %f85, 0f00000000;
@%p21 bra BB49_19;

ld.global.f32 %f83, [%rd15];
fma.rn.f32 %f93, %f85, %f83, %f93;

BB49_19:
st.global.f32 [%rd15], %f93;

BB49_20:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_16,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_17,
.param .f32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_18,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreIfffLb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S8_S1_S6_S6_iiiiiixxxPKT1_SB_S9_S9_ii_param_20
)
.maxntid 256, 1, 1
{



ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<36>;
.reg .b64 %rd<56>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
setp.eq.s32	%p1, %r17, 0;
@%p1 bra BB54_2;

cvta.to.global.u64 %rd19, %rd17;
ld.global.v2.f32 {%f23, %f24}, [%rd19];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd20, %rd18;
ld.global.v2.f32 {%f25, %f26}, [%rd20];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB54_2:
mov.u32 %r35, %tid.x;
mov.u32 %r34, %tid.y;
mov.u32 %r20, %ctaid.y;
shl.b32 %r21, %r20, 4;
mov.u32 %r22, %ctaid.x;
shl.b32 %r23, %r22, 4;
mov.u32 %r24, %ctaid.z;
cvt.s64.s32	%rd1, %r24;
mul.lo.s64 %rd2, %rd1, %rd14;
mul.lo.s64 %rd3, %rd1, %rd15;
add.s32 %r1, %r21, %r34;
mul.lo.s32 %r2, %r1, %r15;
add.s32 %r25, %r2, %r35;
cvt.s64.s32	%rd23, %r25;
add.s64 %rd24, %rd23, %rd3;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd21, %rd13, %rd25;
cvt.s64.s32	%rd4, %r34;
cvt.s64.s32	%rd5, %r35;
mul.wide.s32 %rd26, %r35, 136;
mov.u64 %rd27, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd28, %rd27, %rd26;
mul.wide.s32 %rd29, %r34, 8;
add.s64 %rd6, %rd28, %rd29;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd21];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r3, %r23, %r35;
mad.lo.s32 %r26, %r34, %r14, %r3;
cvt.s64.s32	%rd30, %r26;
add.s64 %rd31, %rd30, %rd2;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd22, %rd12, %rd32;
mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd34, %rd33, %rd26;
add.s64 %rd7, %rd34, %rd29;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd22];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r4, %r13, -16;
mul.lo.s64 %rd35, %rd5, 136;
add.s64 %rd8, %rd33, %rd35;
shl.b64 %rd37, %rd4, 3;
add.s64 %rd9, %rd27, %rd37;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r4, 1;
@%p2 bra BB54_5;

mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r33, 0;

BB54_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd9];
ld.shared.v2.f32 {%f39, %f40}, [%rd8];
fma.rn.f32 %f43, %f39, %f35, %f473;
fma.rn.f32 %f44, %f39, %f36, %f472;
mul.f32 %f45, %f40, %f36;
sub.f32 %f46, %f43, %f45;
fma.rn.f32 %f47, %f40, %f35, %f44;
ld.shared.v2.f32 {%f48, %f49}, [%rd9+136];
ld.shared.v2.f32 {%f52, %f53}, [%rd8+8];
fma.rn.f32 %f56, %f52, %f48, %f46;
fma.rn.f32 %f57, %f52, %f49, %f47;
mul.f32 %f58, %f53, %f49;
sub.f32 %f59, %f56, %f58;
fma.rn.f32 %f60, %f53, %f48, %f57;
ld.shared.v2.f32 {%f61, %f62}, [%rd9+272];
ld.shared.v2.f32 {%f65, %f66}, [%rd8+16];
fma.rn.f32 %f69, %f65, %f61, %f59;
fma.rn.f32 %f70, %f65, %f62, %f60;
mul.f32 %f71, %f66, %f62;
sub.f32 %f72, %f69, %f71;
fma.rn.f32 %f73, %f66, %f61, %f70;
ld.shared.v2.f32 {%f74, %f75}, [%rd9+408];
ld.shared.v2.f32 {%f78, %f79}, [%rd8+24];
fma.rn.f32 %f82, %f78, %f74, %f72;
fma.rn.f32 %f83, %f78, %f75, %f73;
mul.f32 %f84, %f79, %f75;
sub.f32 %f85, %f82, %f84;
fma.rn.f32 %f86, %f79, %f74, %f83;
ld.shared.v2.f32 {%f87, %f88}, [%rd9+544];
ld.shared.v2.f32 {%f91, %f92}, [%rd8+32];
fma.rn.f32 %f95, %f91, %f87, %f85;
fma.rn.f32 %f96, %f91, %f88, %f86;
mul.f32 %f97, %f92, %f88;
sub.f32 %f98, %f95, %f97;
fma.rn.f32 %f99, %f92, %f87, %f96;
ld.shared.v2.f32 {%f100, %f101}, [%rd9+680];
ld.shared.v2.f32 {%f104, %f105}, [%rd8+40];
fma.rn.f32 %f108, %f104, %f100, %f98;
fma.rn.f32 %f109, %f104, %f101, %f99;
mul.f32 %f110, %f105, %f101;
sub.f32 %f111, %f108, %f110;
fma.rn.f32 %f112, %f105, %f100, %f109;
ld.shared.v2.f32 {%f113, %f114}, [%rd9+816];
ld.shared.v2.f32 {%f117, %f118}, [%rd8+48];
fma.rn.f32 %f121, %f117, %f113, %f111;
fma.rn.f32 %f122, %f117, %f114, %f112;
mul.f32 %f123, %f118, %f114;
sub.f32 %f124, %f121, %f123;
fma.rn.f32 %f125, %f118, %f113, %f122;
ld.shared.v2.f32 {%f126, %f127}, [%rd9+952];
ld.shared.v2.f32 {%f130, %f131}, [%rd8+56];
fma.rn.f32 %f134, %f130, %f126, %f124;
fma.rn.f32 %f135, %f130, %f127, %f125;
mul.f32 %f136, %f131, %f127;
sub.f32 %f137, %f134, %f136;
fma.rn.f32 %f138, %f131, %f126, %f135;
ld.shared.v2.f32 {%f139, %f140}, [%rd9+1088];
ld.shared.v2.f32 {%f143, %f144}, [%rd8+64];
fma.rn.f32 %f147, %f143, %f139, %f137;
fma.rn.f32 %f148, %f143, %f140, %f138;
mul.f32 %f149, %f144, %f140;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f144, %f139, %f148;
ld.shared.v2.f32 {%f152, %f153}, [%rd9+1224];
ld.shared.v2.f32 {%f156, %f157}, [%rd8+72];
fma.rn.f32 %f160, %f156, %f152, %f150;
fma.rn.f32 %f161, %f156, %f153, %f151;
mul.f32 %f162, %f157, %f153;
sub.f32 %f163, %f160, %f162;
fma.rn.f32 %f164, %f157, %f152, %f161;
ld.shared.v2.f32 {%f165, %f166}, [%rd9+1360];
ld.shared.v2.f32 {%f169, %f170}, [%rd8+80];
fma.rn.f32 %f173, %f169, %f165, %f163;
fma.rn.f32 %f174, %f169, %f166, %f164;
mul.f32 %f175, %f170, %f166;
sub.f32 %f176, %f173, %f175;
fma.rn.f32 %f177, %f170, %f165, %f174;
ld.shared.v2.f32 {%f178, %f179}, [%rd9+1496];
ld.shared.v2.f32 {%f182, %f183}, [%rd8+88];
fma.rn.f32 %f186, %f182, %f178, %f176;
fma.rn.f32 %f187, %f182, %f179, %f177;
mul.f32 %f188, %f183, %f179;
sub.f32 %f189, %f186, %f188;
fma.rn.f32 %f190, %f183, %f178, %f187;
ld.shared.v2.f32 {%f191, %f192}, [%rd9+1632];
ld.shared.v2.f32 {%f195, %f196}, [%rd8+96];
fma.rn.f32 %f199, %f195, %f191, %f189;
fma.rn.f32 %f200, %f195, %f192, %f190;
mul.f32 %f201, %f196, %f192;
sub.f32 %f202, %f199, %f201;
fma.rn.f32 %f203, %f196, %f191, %f200;
ld.shared.v2.f32 {%f204, %f205}, [%rd9+1768];
ld.shared.v2.f32 {%f208, %f209}, [%rd8+104];
fma.rn.f32 %f212, %f208, %f204, %f202;
fma.rn.f32 %f213, %f208, %f205, %f203;
mul.f32 %f214, %f209, %f205;
sub.f32 %f215, %f212, %f214;
fma.rn.f32 %f216, %f209, %f204, %f213;
ld.shared.v2.f32 {%f217, %f218}, [%rd9+1904];
ld.shared.v2.f32 {%f221, %f222}, [%rd8+112];
fma.rn.f32 %f225, %f221, %f217, %f215;
fma.rn.f32 %f226, %f221, %f218, %f216;
mul.f32 %f227, %f222, %f218;
sub.f32 %f228, %f225, %f227;
fma.rn.f32 %f229, %f222, %f217, %f226;
ld.shared.v2.f32 {%f230, %f231}, [%rd9+2040];
ld.shared.v2.f32 {%f234, %f235}, [%rd8+120];
fma.rn.f32 %f238, %f234, %f230, %f228;
fma.rn.f32 %f239, %f234, %f231, %f229;
mul.f32 %f240, %f235, %f231;
sub.f32 %f473, %f238, %f240;
fma.rn.f32 %f472, %f235, %f230, %f239;
bar.sync 0;
ld.param.u64 %rd55, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u64 %rd52, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u32 %r31, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
add.s32 %r34, %r34, 16;
mad.lo.s32 %r28, %r34, %r31, %r3;
cvt.s64.s32	%rd41, %r28;
add.s64 %rd42, %rd41, %rd2;
shl.b64 %rd43, %rd42, 3;
add.s64 %rd39, %rd52, %rd43;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd39];

	st.shared.v2.f32 [%rd7], {%f241, %f242};
add.s32 %r35, %r35, 16;
add.s32 %r29, %r35, %r2;
cvt.s64.s32	%rd44, %r29;
add.s64 %rd45, %rd44, %rd3;
shl.b64 %rd46, %rd45, 3;
add.s64 %rd40, %rd55, %rd46;

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd40];

	st.shared.v2.f32 [%rd6], {%f243, %f244};
bar.sync 0;
add.s32 %r33, %r33, 16;
setp.lt.s32	%p3, %r33, %r4;
@%p3 bra BB54_4;

BB54_5:
ld.param.u32 %r32, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
ld.param.u64 %rd54, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
ld.param.u64 %rd53, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
cvta.to.global.u64 %rd47, %rd53;
mul.lo.s64 %rd48, %rd1, %rd54;
ld.shared.v2.f32 {%f245, %f246}, [%rd9];
ld.shared.v2.f32 {%f249, %f250}, [%rd8];
fma.rn.f32 %f253, %f249, %f245, %f473;
fma.rn.f32 %f254, %f249, %f246, %f472;
mul.f32 %f255, %f250, %f246;
sub.f32 %f256, %f253, %f255;
fma.rn.f32 %f257, %f250, %f245, %f254;
ld.shared.v2.f32 {%f258, %f259}, [%rd9+136];
ld.shared.v2.f32 {%f262, %f263}, [%rd8+8];
fma.rn.f32 %f266, %f262, %f258, %f256;
fma.rn.f32 %f267, %f262, %f259, %f257;
mul.f32 %f268, %f263, %f259;
sub.f32 %f269, %f266, %f268;
fma.rn.f32 %f270, %f263, %f258, %f267;
ld.shared.v2.f32 {%f271, %f272}, [%rd9+272];
ld.shared.v2.f32 {%f275, %f276}, [%rd8+16];
fma.rn.f32 %f279, %f275, %f271, %f269;
fma.rn.f32 %f280, %f275, %f272, %f270;
mul.f32 %f281, %f276, %f272;
sub.f32 %f282, %f279, %f281;
fma.rn.f32 %f283, %f276, %f271, %f280;
ld.shared.v2.f32 {%f284, %f285}, [%rd9+408];
ld.shared.v2.f32 {%f288, %f289}, [%rd8+24];
fma.rn.f32 %f292, %f288, %f284, %f282;
fma.rn.f32 %f293, %f288, %f285, %f283;
mul.f32 %f294, %f289, %f285;
sub.f32 %f295, %f292, %f294;
fma.rn.f32 %f296, %f289, %f284, %f293;
ld.shared.v2.f32 {%f297, %f298}, [%rd9+544];
ld.shared.v2.f32 {%f301, %f302}, [%rd8+32];
fma.rn.f32 %f305, %f301, %f297, %f295;
fma.rn.f32 %f306, %f301, %f298, %f296;
mul.f32 %f307, %f302, %f298;
sub.f32 %f308, %f305, %f307;
fma.rn.f32 %f309, %f302, %f297, %f306;
ld.shared.v2.f32 {%f310, %f311}, [%rd9+680];
ld.shared.v2.f32 {%f314, %f315}, [%rd8+40];
fma.rn.f32 %f318, %f314, %f310, %f308;
fma.rn.f32 %f319, %f314, %f311, %f309;
mul.f32 %f320, %f315, %f311;
sub.f32 %f321, %f318, %f320;
fma.rn.f32 %f322, %f315, %f310, %f319;
ld.shared.v2.f32 {%f323, %f324}, [%rd9+816];
ld.shared.v2.f32 {%f327, %f328}, [%rd8+48];
fma.rn.f32 %f331, %f327, %f323, %f321;
fma.rn.f32 %f332, %f327, %f324, %f322;
mul.f32 %f333, %f328, %f324;
sub.f32 %f334, %f331, %f333;
fma.rn.f32 %f335, %f328, %f323, %f332;
ld.shared.v2.f32 {%f336, %f337}, [%rd9+952];
ld.shared.v2.f32 {%f340, %f341}, [%rd8+56];
fma.rn.f32 %f344, %f340, %f336, %f334;
fma.rn.f32 %f345, %f340, %f337, %f335;
mul.f32 %f346, %f341, %f337;
sub.f32 %f347, %f344, %f346;
fma.rn.f32 %f348, %f341, %f336, %f345;
ld.shared.v2.f32 {%f349, %f350}, [%rd9+1088];
ld.shared.v2.f32 {%f353, %f354}, [%rd8+64];
fma.rn.f32 %f357, %f353, %f349, %f347;
fma.rn.f32 %f358, %f353, %f350, %f348;
mul.f32 %f359, %f354, %f350;
sub.f32 %f360, %f357, %f359;
fma.rn.f32 %f361, %f354, %f349, %f358;
ld.shared.v2.f32 {%f362, %f363}, [%rd9+1224];
ld.shared.v2.f32 {%f366, %f367}, [%rd8+72];
fma.rn.f32 %f370, %f366, %f362, %f360;
fma.rn.f32 %f371, %f366, %f363, %f361;
mul.f32 %f372, %f367, %f363;
sub.f32 %f373, %f370, %f372;
fma.rn.f32 %f374, %f367, %f362, %f371;
ld.shared.v2.f32 {%f375, %f376}, [%rd9+1360];
ld.shared.v2.f32 {%f379, %f380}, [%rd8+80];
fma.rn.f32 %f383, %f379, %f375, %f373;
fma.rn.f32 %f384, %f379, %f376, %f374;
mul.f32 %f385, %f380, %f376;
sub.f32 %f386, %f383, %f385;
fma.rn.f32 %f387, %f380, %f375, %f384;
ld.shared.v2.f32 {%f388, %f389}, [%rd9+1496];
ld.shared.v2.f32 {%f392, %f393}, [%rd8+88];
fma.rn.f32 %f396, %f392, %f388, %f386;
fma.rn.f32 %f397, %f392, %f389, %f387;
mul.f32 %f398, %f393, %f389;
sub.f32 %f399, %f396, %f398;
fma.rn.f32 %f400, %f393, %f388, %f397;
ld.shared.v2.f32 {%f401, %f402}, [%rd9+1632];
ld.shared.v2.f32 {%f405, %f406}, [%rd8+96];
fma.rn.f32 %f409, %f405, %f401, %f399;
fma.rn.f32 %f410, %f405, %f402, %f400;
mul.f32 %f411, %f406, %f402;
sub.f32 %f412, %f409, %f411;
fma.rn.f32 %f413, %f406, %f401, %f410;
ld.shared.v2.f32 {%f414, %f415}, [%rd9+1768];
ld.shared.v2.f32 {%f418, %f419}, [%rd8+104];
fma.rn.f32 %f422, %f418, %f414, %f412;
fma.rn.f32 %f423, %f418, %f415, %f413;
mul.f32 %f424, %f419, %f415;
sub.f32 %f425, %f422, %f424;
fma.rn.f32 %f426, %f419, %f414, %f423;
ld.shared.v2.f32 {%f427, %f428}, [%rd9+1904];
ld.shared.v2.f32 {%f431, %f432}, [%rd8+112];
fma.rn.f32 %f435, %f431, %f427, %f425;
fma.rn.f32 %f436, %f431, %f428, %f426;
mul.f32 %f437, %f432, %f428;
sub.f32 %f438, %f435, %f437;
fma.rn.f32 %f439, %f432, %f427, %f436;
ld.shared.v2.f32 {%f440, %f441}, [%rd9+2040];
ld.shared.v2.f32 {%f444, %f445}, [%rd8+120];
fma.rn.f32 %f448, %f444, %f440, %f438;
fma.rn.f32 %f449, %f444, %f441, %f439;
mul.f32 %f450, %f445, %f441;
sub.f32 %f451, %f448, %f450;
fma.rn.f32 %f452, %f445, %f440, %f449;
mad.lo.s32 %r30, %r1, %r32, %r3;
cvt.s64.s32	%rd49, %r30;
add.s64 %rd50, %rd49, %rd48;
shl.b64 %rd51, %rd50, 3;
add.s64 %rd10, %rd47, %rd51;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f451;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f451;
@%p6 bra BB54_7;
bra.uni BB54_6;

BB54_7:
ld.global.v2.f32 {%f455, %f456}, [%rd10];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.global.v2.f32 [%rd10], {%f466, %f467};
bra.uni BB54_8;

BB54_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.global.v2.f32 [%rd10], {%f454, %f453};

BB54_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<35>;
.reg .b64 %rd<58>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r10, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r11, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r34, %tid.y;
mov.u32 %r15, %ctaid.y;
shl.b32 %r2, %r15, 4;
setp.eq.s32	%p1, %r14, 0;
@%p1 bra BB55_2;

cvta.to.global.u64 %rd19, %rd17;
ld.global.v2.f32 {%f23, %f24}, [%rd19];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd20, %rd18;
ld.global.v2.f32 {%f25, %f26}, [%rd20];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB55_2:
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ctaid.x;
shl.b32 %r18, %r17, 4;
mov.u32 %r19, %ctaid.z;
cvt.s64.s32	%rd1, %r19;
mul.lo.s64 %rd2, %rd1, %rd14;
mul.lo.s64 %rd3, %rd1, %rd15;
add.s32 %r3, %r2, %r16;
mad.lo.s32 %r20, %r34, %r12, %r3;
cvt.s64.s32	%rd23, %r20;
add.s64 %rd24, %rd3, %rd23;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd21, %rd13, %rd25;
cvt.s64.s32	%rd4, %r16;
cvt.s64.s32	%rd5, %r34;
mul.wide.s32 %rd26, %r34, 136;
mov.u64 %rd27, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd28, %rd27, %rd26;
mul.wide.s32 %rd29, %r16, 8;
add.s64 %rd6, %rd28, %rd29;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd21];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r4, %r18, %r16;
mad.lo.s32 %r21, %r34, %r11, %r4;
cvt.s64.s32	%rd30, %r21;
add.s64 %rd31, %rd30, %rd2;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd22, %rd12, %rd32;
mul.wide.s32 %rd33, %r16, 136;
mov.u64 %rd34, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd35, %rd34, %rd33;
mul.wide.s32 %rd36, %r34, 8;
add.s64 %rd7, %rd35, %rd36;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd22];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r5, %r10, -16;
mul.lo.s64 %rd37, %rd4, 136;
add.s64 %rd8, %rd34, %rd37;
shl.b64 %rd39, %rd5, 3;
add.s64 %rd9, %rd27, %rd39;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r5, 1;
@%p2 bra BB55_5;

mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r33, 0;

BB55_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd9];
ld.shared.v2.f32 {%f39, %f40}, [%rd8];
fma.rn.f32 %f43, %f39, %f35, %f473;
fma.rn.f32 %f44, %f39, %f36, %f472;
mul.f32 %f45, %f40, %f36;
sub.f32 %f46, %f43, %f45;
fma.rn.f32 %f47, %f40, %f35, %f44;
ld.shared.v2.f32 {%f48, %f49}, [%rd9+136];
ld.shared.v2.f32 {%f52, %f53}, [%rd8+8];
fma.rn.f32 %f56, %f52, %f48, %f46;
fma.rn.f32 %f57, %f52, %f49, %f47;
mul.f32 %f58, %f53, %f49;
sub.f32 %f59, %f56, %f58;
fma.rn.f32 %f60, %f53, %f48, %f57;
ld.shared.v2.f32 {%f61, %f62}, [%rd9+272];
ld.shared.v2.f32 {%f65, %f66}, [%rd8+16];
fma.rn.f32 %f69, %f65, %f61, %f59;
fma.rn.f32 %f70, %f65, %f62, %f60;
mul.f32 %f71, %f66, %f62;
sub.f32 %f72, %f69, %f71;
fma.rn.f32 %f73, %f66, %f61, %f70;
ld.shared.v2.f32 {%f74, %f75}, [%rd9+408];
ld.shared.v2.f32 {%f78, %f79}, [%rd8+24];
fma.rn.f32 %f82, %f78, %f74, %f72;
fma.rn.f32 %f83, %f78, %f75, %f73;
mul.f32 %f84, %f79, %f75;
sub.f32 %f85, %f82, %f84;
fma.rn.f32 %f86, %f79, %f74, %f83;
ld.shared.v2.f32 {%f87, %f88}, [%rd9+544];
ld.shared.v2.f32 {%f91, %f92}, [%rd8+32];
fma.rn.f32 %f95, %f91, %f87, %f85;
fma.rn.f32 %f96, %f91, %f88, %f86;
mul.f32 %f97, %f92, %f88;
sub.f32 %f98, %f95, %f97;
fma.rn.f32 %f99, %f92, %f87, %f96;
ld.shared.v2.f32 {%f100, %f101}, [%rd9+680];
ld.shared.v2.f32 {%f104, %f105}, [%rd8+40];
fma.rn.f32 %f108, %f104, %f100, %f98;
fma.rn.f32 %f109, %f104, %f101, %f99;
mul.f32 %f110, %f105, %f101;
sub.f32 %f111, %f108, %f110;
fma.rn.f32 %f112, %f105, %f100, %f109;
ld.shared.v2.f32 {%f113, %f114}, [%rd9+816];
ld.shared.v2.f32 {%f117, %f118}, [%rd8+48];
fma.rn.f32 %f121, %f117, %f113, %f111;
fma.rn.f32 %f122, %f117, %f114, %f112;
mul.f32 %f123, %f118, %f114;
sub.f32 %f124, %f121, %f123;
fma.rn.f32 %f125, %f118, %f113, %f122;
ld.shared.v2.f32 {%f126, %f127}, [%rd9+952];
ld.shared.v2.f32 {%f130, %f131}, [%rd8+56];
fma.rn.f32 %f134, %f130, %f126, %f124;
fma.rn.f32 %f135, %f130, %f127, %f125;
mul.f32 %f136, %f131, %f127;
sub.f32 %f137, %f134, %f136;
fma.rn.f32 %f138, %f131, %f126, %f135;
ld.shared.v2.f32 {%f139, %f140}, [%rd9+1088];
ld.shared.v2.f32 {%f143, %f144}, [%rd8+64];
fma.rn.f32 %f147, %f143, %f139, %f137;
fma.rn.f32 %f148, %f143, %f140, %f138;
mul.f32 %f149, %f144, %f140;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f144, %f139, %f148;
ld.shared.v2.f32 {%f152, %f153}, [%rd9+1224];
ld.shared.v2.f32 {%f156, %f157}, [%rd8+72];
fma.rn.f32 %f160, %f156, %f152, %f150;
fma.rn.f32 %f161, %f156, %f153, %f151;
mul.f32 %f162, %f157, %f153;
sub.f32 %f163, %f160, %f162;
fma.rn.f32 %f164, %f157, %f152, %f161;
ld.shared.v2.f32 {%f165, %f166}, [%rd9+1360];
ld.shared.v2.f32 {%f169, %f170}, [%rd8+80];
fma.rn.f32 %f173, %f169, %f165, %f163;
fma.rn.f32 %f174, %f169, %f166, %f164;
mul.f32 %f175, %f170, %f166;
sub.f32 %f176, %f173, %f175;
fma.rn.f32 %f177, %f170, %f165, %f174;
ld.shared.v2.f32 {%f178, %f179}, [%rd9+1496];
ld.shared.v2.f32 {%f182, %f183}, [%rd8+88];
fma.rn.f32 %f186, %f182, %f178, %f176;
fma.rn.f32 %f187, %f182, %f179, %f177;
mul.f32 %f188, %f183, %f179;
sub.f32 %f189, %f186, %f188;
fma.rn.f32 %f190, %f183, %f178, %f187;
ld.shared.v2.f32 {%f191, %f192}, [%rd9+1632];
ld.shared.v2.f32 {%f195, %f196}, [%rd8+96];
fma.rn.f32 %f199, %f195, %f191, %f189;
fma.rn.f32 %f200, %f195, %f192, %f190;
mul.f32 %f201, %f196, %f192;
sub.f32 %f202, %f199, %f201;
fma.rn.f32 %f203, %f196, %f191, %f200;
ld.shared.v2.f32 {%f204, %f205}, [%rd9+1768];
ld.shared.v2.f32 {%f208, %f209}, [%rd8+104];
fma.rn.f32 %f212, %f208, %f204, %f202;
fma.rn.f32 %f213, %f208, %f205, %f203;
mul.f32 %f214, %f209, %f205;
sub.f32 %f215, %f212, %f214;
fma.rn.f32 %f216, %f209, %f204, %f213;
ld.shared.v2.f32 {%f217, %f218}, [%rd9+1904];
ld.shared.v2.f32 {%f221, %f222}, [%rd8+112];
fma.rn.f32 %f225, %f221, %f217, %f215;
fma.rn.f32 %f226, %f221, %f218, %f216;
mul.f32 %f227, %f222, %f218;
sub.f32 %f228, %f225, %f227;
fma.rn.f32 %f229, %f222, %f217, %f226;
ld.shared.v2.f32 {%f230, %f231}, [%rd9+2040];
ld.shared.v2.f32 {%f234, %f235}, [%rd8+120];
fma.rn.f32 %f238, %f234, %f230, %f228;
fma.rn.f32 %f239, %f234, %f231, %f229;
mul.f32 %f240, %f235, %f231;
sub.f32 %f473, %f238, %f240;
fma.rn.f32 %f472, %f235, %f230, %f239;
bar.sync 0;
ld.param.u64 %rd55, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u32 %r28, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u64 %rd54, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r27, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
add.s32 %r34, %r34, 16;
mad.lo.s32 %r23, %r34, %r28, %r4;
cvt.s64.s32	%rd43, %r23;
add.s64 %rd44, %rd43, %rd2;
shl.b64 %rd45, %rd44, 3;
add.s64 %rd41, %rd55, %rd45;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd41];

	st.shared.v2.f32 [%rd7], {%f241, %f242};
mad.lo.s32 %r24, %r34, %r27, %r3;
cvt.s64.s32	%rd46, %r24;
add.s64 %rd47, %rd46, %rd3;
shl.b64 %rd48, %rd47, 3;
add.s64 %rd42, %rd54, %rd48;

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd42];

	st.shared.v2.f32 [%rd6], {%f243, %f244};
bar.sync 0;
add.s32 %r33, %r33, 16;
setp.lt.s32	%p3, %r33, %r5;
@%p3 bra BB55_4;

BB55_5:
ld.param.u64 %rd57, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
mov.u32 %r32, %ctaid.y;
shl.b32 %r31, %r32, 4;
ld.param.u32 %r30, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
ld.param.u64 %rd56, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
mov.u32 %r29, %tid.y;
mul.lo.s64 %rd49, %rd1, %rd56;
ld.shared.v2.f32 {%f245, %f246}, [%rd9];
ld.shared.v2.f32 {%f249, %f250}, [%rd8];
fma.rn.f32 %f253, %f249, %f245, %f473;
fma.rn.f32 %f254, %f249, %f246, %f472;
mul.f32 %f255, %f250, %f246;
sub.f32 %f256, %f253, %f255;
fma.rn.f32 %f257, %f250, %f245, %f254;
ld.shared.v2.f32 {%f258, %f259}, [%rd9+136];
ld.shared.v2.f32 {%f262, %f263}, [%rd8+8];
fma.rn.f32 %f266, %f262, %f258, %f256;
fma.rn.f32 %f267, %f262, %f259, %f257;
mul.f32 %f268, %f263, %f259;
sub.f32 %f269, %f266, %f268;
fma.rn.f32 %f270, %f263, %f258, %f267;
ld.shared.v2.f32 {%f271, %f272}, [%rd9+272];
ld.shared.v2.f32 {%f275, %f276}, [%rd8+16];
fma.rn.f32 %f279, %f275, %f271, %f269;
fma.rn.f32 %f280, %f275, %f272, %f270;
mul.f32 %f281, %f276, %f272;
sub.f32 %f282, %f279, %f281;
fma.rn.f32 %f283, %f276, %f271, %f280;
ld.shared.v2.f32 {%f284, %f285}, [%rd9+408];
ld.shared.v2.f32 {%f288, %f289}, [%rd8+24];
fma.rn.f32 %f292, %f288, %f284, %f282;
fma.rn.f32 %f293, %f288, %f285, %f283;
mul.f32 %f294, %f289, %f285;
sub.f32 %f295, %f292, %f294;
fma.rn.f32 %f296, %f289, %f284, %f293;
ld.shared.v2.f32 {%f297, %f298}, [%rd9+544];
ld.shared.v2.f32 {%f301, %f302}, [%rd8+32];
fma.rn.f32 %f305, %f301, %f297, %f295;
fma.rn.f32 %f306, %f301, %f298, %f296;
mul.f32 %f307, %f302, %f298;
sub.f32 %f308, %f305, %f307;
fma.rn.f32 %f309, %f302, %f297, %f306;
ld.shared.v2.f32 {%f310, %f311}, [%rd9+680];
ld.shared.v2.f32 {%f314, %f315}, [%rd8+40];
fma.rn.f32 %f318, %f314, %f310, %f308;
fma.rn.f32 %f319, %f314, %f311, %f309;
mul.f32 %f320, %f315, %f311;
sub.f32 %f321, %f318, %f320;
fma.rn.f32 %f322, %f315, %f310, %f319;
ld.shared.v2.f32 {%f323, %f324}, [%rd9+816];
ld.shared.v2.f32 {%f327, %f328}, [%rd8+48];
fma.rn.f32 %f331, %f327, %f323, %f321;
fma.rn.f32 %f332, %f327, %f324, %f322;
mul.f32 %f333, %f328, %f324;
sub.f32 %f334, %f331, %f333;
fma.rn.f32 %f335, %f328, %f323, %f332;
ld.shared.v2.f32 {%f336, %f337}, [%rd9+952];
ld.shared.v2.f32 {%f340, %f341}, [%rd8+56];
fma.rn.f32 %f344, %f340, %f336, %f334;
fma.rn.f32 %f345, %f340, %f337, %f335;
mul.f32 %f346, %f341, %f337;
sub.f32 %f347, %f344, %f346;
fma.rn.f32 %f348, %f341, %f336, %f345;
ld.shared.v2.f32 {%f349, %f350}, [%rd9+1088];
ld.shared.v2.f32 {%f353, %f354}, [%rd8+64];
fma.rn.f32 %f357, %f353, %f349, %f347;
fma.rn.f32 %f358, %f353, %f350, %f348;
mul.f32 %f359, %f354, %f350;
sub.f32 %f360, %f357, %f359;
fma.rn.f32 %f361, %f354, %f349, %f358;
ld.shared.v2.f32 {%f362, %f363}, [%rd9+1224];
ld.shared.v2.f32 {%f366, %f367}, [%rd8+72];
fma.rn.f32 %f370, %f366, %f362, %f360;
fma.rn.f32 %f371, %f366, %f363, %f361;
mul.f32 %f372, %f367, %f363;
sub.f32 %f373, %f370, %f372;
fma.rn.f32 %f374, %f367, %f362, %f371;
ld.shared.v2.f32 {%f375, %f376}, [%rd9+1360];
ld.shared.v2.f32 {%f379, %f380}, [%rd8+80];
fma.rn.f32 %f383, %f379, %f375, %f373;
fma.rn.f32 %f384, %f379, %f376, %f374;
mul.f32 %f385, %f380, %f376;
sub.f32 %f386, %f383, %f385;
fma.rn.f32 %f387, %f380, %f375, %f384;
ld.shared.v2.f32 {%f388, %f389}, [%rd9+1496];
ld.shared.v2.f32 {%f392, %f393}, [%rd8+88];
fma.rn.f32 %f396, %f392, %f388, %f386;
fma.rn.f32 %f397, %f392, %f389, %f387;
mul.f32 %f398, %f393, %f389;
sub.f32 %f399, %f396, %f398;
fma.rn.f32 %f400, %f393, %f388, %f397;
ld.shared.v2.f32 {%f401, %f402}, [%rd9+1632];
ld.shared.v2.f32 {%f405, %f406}, [%rd8+96];
fma.rn.f32 %f409, %f405, %f401, %f399;
fma.rn.f32 %f410, %f405, %f402, %f400;
mul.f32 %f411, %f406, %f402;
sub.f32 %f412, %f409, %f411;
fma.rn.f32 %f413, %f406, %f401, %f410;
ld.shared.v2.f32 {%f414, %f415}, [%rd9+1768];
ld.shared.v2.f32 {%f418, %f419}, [%rd8+104];
fma.rn.f32 %f422, %f418, %f414, %f412;
fma.rn.f32 %f423, %f418, %f415, %f413;
mul.f32 %f424, %f419, %f415;
sub.f32 %f425, %f422, %f424;
fma.rn.f32 %f426, %f419, %f414, %f423;
ld.shared.v2.f32 {%f427, %f428}, [%rd9+1904];
ld.shared.v2.f32 {%f431, %f432}, [%rd8+112];
fma.rn.f32 %f435, %f431, %f427, %f425;
fma.rn.f32 %f436, %f431, %f428, %f426;
mul.f32 %f437, %f432, %f428;
sub.f32 %f438, %f435, %f437;
fma.rn.f32 %f439, %f432, %f427, %f436;
ld.shared.v2.f32 {%f440, %f441}, [%rd9+2040];
ld.shared.v2.f32 {%f444, %f445}, [%rd8+120];
fma.rn.f32 %f448, %f444, %f440, %f438;
fma.rn.f32 %f449, %f444, %f441, %f439;
mul.f32 %f450, %f445, %f441;
sub.f32 %f451, %f448, %f450;
fma.rn.f32 %f452, %f445, %f440, %f449;
add.s32 %r25, %r31, %r29;
mad.lo.s32 %r26, %r25, %r30, %r4;
cvt.s64.s32	%rd50, %r26;
add.s64 %rd51, %rd50, %rd49;
cvta.to.global.u64 %rd52, %rd57;
shl.b64 %rd53, %rd51, 3;
add.s64 %rd10, %rd52, %rd53;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f451;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f451;
@%p6 bra BB55_7;
bra.uni BB55_6;

BB55_7:
ld.global.v2.f32 {%f455, %f456}, [%rd10];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.global.v2.f32 [%rd10], {%f466, %f467};
bra.uni BB55_8;

BB55_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.global.v2.f32 [%rd10], {%f454, %f453};

BB55_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<35>;
.reg .b64 %rd<58>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r10, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r11, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r34, %tid.y;
mov.u32 %r15, %ctaid.y;
shl.b32 %r2, %r15, 4;
setp.eq.s32	%p1, %r14, 0;
@%p1 bra BB56_2;

cvta.to.global.u64 %rd19, %rd17;
ld.global.v2.f32 {%f23, %f24}, [%rd19];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd20, %rd18;
ld.global.v2.f32 {%f25, %f26}, [%rd20];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB56_2:
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ctaid.x;
shl.b32 %r18, %r17, 4;
mov.u32 %r19, %ctaid.z;
cvt.s64.s32	%rd1, %r19;
mul.lo.s64 %rd2, %rd1, %rd14;
mul.lo.s64 %rd3, %rd1, %rd15;
add.s32 %r3, %r2, %r16;
mad.lo.s32 %r20, %r34, %r12, %r3;
cvt.s64.s32	%rd23, %r20;
add.s64 %rd24, %rd3, %rd23;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd21, %rd13, %rd25;
cvt.s64.s32	%rd4, %r16;
cvt.s64.s32	%rd5, %r34;
mul.wide.s32 %rd26, %r34, 136;
mov.u64 %rd27, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd28, %rd27, %rd26;
mul.wide.s32 %rd29, %r16, 8;
add.s64 %rd6, %rd28, %rd29;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd21];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r4, %r18, %r16;
mad.lo.s32 %r21, %r34, %r11, %r4;
cvt.s64.s32	%rd30, %r21;
add.s64 %rd31, %rd30, %rd2;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd22, %rd12, %rd32;
mul.wide.s32 %rd33, %r16, 136;
mov.u64 %rd34, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd35, %rd34, %rd33;
mul.wide.s32 %rd36, %r34, 8;
add.s64 %rd7, %rd35, %rd36;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd22];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r5, %r10, -16;
mul.lo.s64 %rd37, %rd4, 136;
add.s64 %rd8, %rd34, %rd37;
shl.b64 %rd39, %rd5, 3;
add.s64 %rd9, %rd27, %rd39;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r5, 1;
@%p2 bra BB56_5;

mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r33, 0;

BB56_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd9];
ld.shared.v2.f32 {%f39, %f40}, [%rd8];
fma.rn.f32 %f43, %f39, %f35, %f473;
mul.f32 %f44, %f39, %f36;
sub.f32 %f45, %f472, %f44;
fma.rn.f32 %f46, %f40, %f36, %f43;
fma.rn.f32 %f47, %f40, %f35, %f45;
ld.shared.v2.f32 {%f48, %f49}, [%rd9+136];
ld.shared.v2.f32 {%f52, %f53}, [%rd8+8];
fma.rn.f32 %f56, %f52, %f48, %f46;
mul.f32 %f57, %f52, %f49;
sub.f32 %f58, %f47, %f57;
fma.rn.f32 %f59, %f53, %f49, %f56;
fma.rn.f32 %f60, %f53, %f48, %f58;
ld.shared.v2.f32 {%f61, %f62}, [%rd9+272];
ld.shared.v2.f32 {%f65, %f66}, [%rd8+16];
fma.rn.f32 %f69, %f65, %f61, %f59;
mul.f32 %f70, %f65, %f62;
sub.f32 %f71, %f60, %f70;
fma.rn.f32 %f72, %f66, %f62, %f69;
fma.rn.f32 %f73, %f66, %f61, %f71;
ld.shared.v2.f32 {%f74, %f75}, [%rd9+408];
ld.shared.v2.f32 {%f78, %f79}, [%rd8+24];
fma.rn.f32 %f82, %f78, %f74, %f72;
mul.f32 %f83, %f78, %f75;
sub.f32 %f84, %f73, %f83;
fma.rn.f32 %f85, %f79, %f75, %f82;
fma.rn.f32 %f86, %f79, %f74, %f84;
ld.shared.v2.f32 {%f87, %f88}, [%rd9+544];
ld.shared.v2.f32 {%f91, %f92}, [%rd8+32];
fma.rn.f32 %f95, %f91, %f87, %f85;
mul.f32 %f96, %f91, %f88;
sub.f32 %f97, %f86, %f96;
fma.rn.f32 %f98, %f92, %f88, %f95;
fma.rn.f32 %f99, %f92, %f87, %f97;
ld.shared.v2.f32 {%f100, %f101}, [%rd9+680];
ld.shared.v2.f32 {%f104, %f105}, [%rd8+40];
fma.rn.f32 %f108, %f104, %f100, %f98;
mul.f32 %f109, %f104, %f101;
sub.f32 %f110, %f99, %f109;
fma.rn.f32 %f111, %f105, %f101, %f108;
fma.rn.f32 %f112, %f105, %f100, %f110;
ld.shared.v2.f32 {%f113, %f114}, [%rd9+816];
ld.shared.v2.f32 {%f117, %f118}, [%rd8+48];
fma.rn.f32 %f121, %f117, %f113, %f111;
mul.f32 %f122, %f117, %f114;
sub.f32 %f123, %f112, %f122;
fma.rn.f32 %f124, %f118, %f114, %f121;
fma.rn.f32 %f125, %f118, %f113, %f123;
ld.shared.v2.f32 {%f126, %f127}, [%rd9+952];
ld.shared.v2.f32 {%f130, %f131}, [%rd8+56];
fma.rn.f32 %f134, %f130, %f126, %f124;
mul.f32 %f135, %f130, %f127;
sub.f32 %f136, %f125, %f135;
fma.rn.f32 %f137, %f131, %f127, %f134;
fma.rn.f32 %f138, %f131, %f126, %f136;
ld.shared.v2.f32 {%f139, %f140}, [%rd9+1088];
ld.shared.v2.f32 {%f143, %f144}, [%rd8+64];
fma.rn.f32 %f147, %f143, %f139, %f137;
mul.f32 %f148, %f143, %f140;
sub.f32 %f149, %f138, %f148;
fma.rn.f32 %f150, %f144, %f140, %f147;
fma.rn.f32 %f151, %f144, %f139, %f149;
ld.shared.v2.f32 {%f152, %f153}, [%rd9+1224];
ld.shared.v2.f32 {%f156, %f157}, [%rd8+72];
fma.rn.f32 %f160, %f156, %f152, %f150;
mul.f32 %f161, %f156, %f153;
sub.f32 %f162, %f151, %f161;
fma.rn.f32 %f163, %f157, %f153, %f160;
fma.rn.f32 %f164, %f157, %f152, %f162;
ld.shared.v2.f32 {%f165, %f166}, [%rd9+1360];
ld.shared.v2.f32 {%f169, %f170}, [%rd8+80];
fma.rn.f32 %f173, %f169, %f165, %f163;
mul.f32 %f174, %f169, %f166;
sub.f32 %f175, %f164, %f174;
fma.rn.f32 %f176, %f170, %f166, %f173;
fma.rn.f32 %f177, %f170, %f165, %f175;
ld.shared.v2.f32 {%f178, %f179}, [%rd9+1496];
ld.shared.v2.f32 {%f182, %f183}, [%rd8+88];
fma.rn.f32 %f186, %f182, %f178, %f176;
mul.f32 %f187, %f182, %f179;
sub.f32 %f188, %f177, %f187;
fma.rn.f32 %f189, %f183, %f179, %f186;
fma.rn.f32 %f190, %f183, %f178, %f188;
ld.shared.v2.f32 {%f191, %f192}, [%rd9+1632];
ld.shared.v2.f32 {%f195, %f196}, [%rd8+96];
fma.rn.f32 %f199, %f195, %f191, %f189;
mul.f32 %f200, %f195, %f192;
sub.f32 %f201, %f190, %f200;
fma.rn.f32 %f202, %f196, %f192, %f199;
fma.rn.f32 %f203, %f196, %f191, %f201;
ld.shared.v2.f32 {%f204, %f205}, [%rd9+1768];
ld.shared.v2.f32 {%f208, %f209}, [%rd8+104];
fma.rn.f32 %f212, %f208, %f204, %f202;
mul.f32 %f213, %f208, %f205;
sub.f32 %f214, %f203, %f213;
fma.rn.f32 %f215, %f209, %f205, %f212;
fma.rn.f32 %f216, %f209, %f204, %f214;
ld.shared.v2.f32 {%f217, %f218}, [%rd9+1904];
ld.shared.v2.f32 {%f221, %f222}, [%rd8+112];
fma.rn.f32 %f225, %f221, %f217, %f215;
mul.f32 %f226, %f221, %f218;
sub.f32 %f227, %f216, %f226;
fma.rn.f32 %f228, %f222, %f218, %f225;
fma.rn.f32 %f229, %f222, %f217, %f227;
ld.shared.v2.f32 {%f230, %f231}, [%rd9+2040];
ld.shared.v2.f32 {%f234, %f235}, [%rd8+120];
fma.rn.f32 %f238, %f234, %f230, %f228;
mul.f32 %f239, %f234, %f231;
sub.f32 %f240, %f229, %f239;
fma.rn.f32 %f473, %f235, %f231, %f238;
fma.rn.f32 %f472, %f235, %f230, %f240;
bar.sync 0;
ld.param.u64 %rd55, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u32 %r28, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u64 %rd54, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r27, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
add.s32 %r34, %r34, 16;
mad.lo.s32 %r23, %r34, %r28, %r4;
cvt.s64.s32	%rd43, %r23;
add.s64 %rd44, %rd43, %rd2;
shl.b64 %rd45, %rd44, 3;
add.s64 %rd41, %rd55, %rd45;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd41];

	st.shared.v2.f32 [%rd7], {%f241, %f242};
mad.lo.s32 %r24, %r34, %r27, %r3;
cvt.s64.s32	%rd46, %r24;
add.s64 %rd47, %rd46, %rd3;
shl.b64 %rd48, %rd47, 3;
add.s64 %rd42, %rd54, %rd48;

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd42];

	st.shared.v2.f32 [%rd6], {%f243, %f244};
bar.sync 0;
add.s32 %r33, %r33, 16;
setp.lt.s32	%p3, %r33, %r5;
@%p3 bra BB56_4;

BB56_5:
ld.param.u64 %rd57, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
mov.u32 %r32, %ctaid.y;
shl.b32 %r31, %r32, 4;
ld.param.u32 %r30, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
ld.param.u64 %rd56, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
mov.u32 %r29, %tid.y;
mul.lo.s64 %rd49, %rd1, %rd56;
ld.shared.v2.f32 {%f245, %f246}, [%rd9];
ld.shared.v2.f32 {%f249, %f250}, [%rd8];
fma.rn.f32 %f253, %f249, %f245, %f473;
mul.f32 %f254, %f249, %f246;
sub.f32 %f255, %f472, %f254;
fma.rn.f32 %f256, %f250, %f246, %f253;
fma.rn.f32 %f257, %f250, %f245, %f255;
ld.shared.v2.f32 {%f258, %f259}, [%rd9+136];
ld.shared.v2.f32 {%f262, %f263}, [%rd8+8];
fma.rn.f32 %f266, %f262, %f258, %f256;
mul.f32 %f267, %f262, %f259;
sub.f32 %f268, %f257, %f267;
fma.rn.f32 %f269, %f263, %f259, %f266;
fma.rn.f32 %f270, %f263, %f258, %f268;
ld.shared.v2.f32 {%f271, %f272}, [%rd9+272];
ld.shared.v2.f32 {%f275, %f276}, [%rd8+16];
fma.rn.f32 %f279, %f275, %f271, %f269;
mul.f32 %f280, %f275, %f272;
sub.f32 %f281, %f270, %f280;
fma.rn.f32 %f282, %f276, %f272, %f279;
fma.rn.f32 %f283, %f276, %f271, %f281;
ld.shared.v2.f32 {%f284, %f285}, [%rd9+408];
ld.shared.v2.f32 {%f288, %f289}, [%rd8+24];
fma.rn.f32 %f292, %f288, %f284, %f282;
mul.f32 %f293, %f288, %f285;
sub.f32 %f294, %f283, %f293;
fma.rn.f32 %f295, %f289, %f285, %f292;
fma.rn.f32 %f296, %f289, %f284, %f294;
ld.shared.v2.f32 {%f297, %f298}, [%rd9+544];
ld.shared.v2.f32 {%f301, %f302}, [%rd8+32];
fma.rn.f32 %f305, %f301, %f297, %f295;
mul.f32 %f306, %f301, %f298;
sub.f32 %f307, %f296, %f306;
fma.rn.f32 %f308, %f302, %f298, %f305;
fma.rn.f32 %f309, %f302, %f297, %f307;
ld.shared.v2.f32 {%f310, %f311}, [%rd9+680];
ld.shared.v2.f32 {%f314, %f315}, [%rd8+40];
fma.rn.f32 %f318, %f314, %f310, %f308;
mul.f32 %f319, %f314, %f311;
sub.f32 %f320, %f309, %f319;
fma.rn.f32 %f321, %f315, %f311, %f318;
fma.rn.f32 %f322, %f315, %f310, %f320;
ld.shared.v2.f32 {%f323, %f324}, [%rd9+816];
ld.shared.v2.f32 {%f327, %f328}, [%rd8+48];
fma.rn.f32 %f331, %f327, %f323, %f321;
mul.f32 %f332, %f327, %f324;
sub.f32 %f333, %f322, %f332;
fma.rn.f32 %f334, %f328, %f324, %f331;
fma.rn.f32 %f335, %f328, %f323, %f333;
ld.shared.v2.f32 {%f336, %f337}, [%rd9+952];
ld.shared.v2.f32 {%f340, %f341}, [%rd8+56];
fma.rn.f32 %f344, %f340, %f336, %f334;
mul.f32 %f345, %f340, %f337;
sub.f32 %f346, %f335, %f345;
fma.rn.f32 %f347, %f341, %f337, %f344;
fma.rn.f32 %f348, %f341, %f336, %f346;
ld.shared.v2.f32 {%f349, %f350}, [%rd9+1088];
ld.shared.v2.f32 {%f353, %f354}, [%rd8+64];
fma.rn.f32 %f357, %f353, %f349, %f347;
mul.f32 %f358, %f353, %f350;
sub.f32 %f359, %f348, %f358;
fma.rn.f32 %f360, %f354, %f350, %f357;
fma.rn.f32 %f361, %f354, %f349, %f359;
ld.shared.v2.f32 {%f362, %f363}, [%rd9+1224];
ld.shared.v2.f32 {%f366, %f367}, [%rd8+72];
fma.rn.f32 %f370, %f366, %f362, %f360;
mul.f32 %f371, %f366, %f363;
sub.f32 %f372, %f361, %f371;
fma.rn.f32 %f373, %f367, %f363, %f370;
fma.rn.f32 %f374, %f367, %f362, %f372;
ld.shared.v2.f32 {%f375, %f376}, [%rd9+1360];
ld.shared.v2.f32 {%f379, %f380}, [%rd8+80];
fma.rn.f32 %f383, %f379, %f375, %f373;
mul.f32 %f384, %f379, %f376;
sub.f32 %f385, %f374, %f384;
fma.rn.f32 %f386, %f380, %f376, %f383;
fma.rn.f32 %f387, %f380, %f375, %f385;
ld.shared.v2.f32 {%f388, %f389}, [%rd9+1496];
ld.shared.v2.f32 {%f392, %f393}, [%rd8+88];
fma.rn.f32 %f396, %f392, %f388, %f386;
mul.f32 %f397, %f392, %f389;
sub.f32 %f398, %f387, %f397;
fma.rn.f32 %f399, %f393, %f389, %f396;
fma.rn.f32 %f400, %f393, %f388, %f398;
ld.shared.v2.f32 {%f401, %f402}, [%rd9+1632];
ld.shared.v2.f32 {%f405, %f406}, [%rd8+96];
fma.rn.f32 %f409, %f405, %f401, %f399;
mul.f32 %f410, %f405, %f402;
sub.f32 %f411, %f400, %f410;
fma.rn.f32 %f412, %f406, %f402, %f409;
fma.rn.f32 %f413, %f406, %f401, %f411;
ld.shared.v2.f32 {%f414, %f415}, [%rd9+1768];
ld.shared.v2.f32 {%f418, %f419}, [%rd8+104];
fma.rn.f32 %f422, %f418, %f414, %f412;
mul.f32 %f423, %f418, %f415;
sub.f32 %f424, %f413, %f423;
fma.rn.f32 %f425, %f419, %f415, %f422;
fma.rn.f32 %f426, %f419, %f414, %f424;
ld.shared.v2.f32 {%f427, %f428}, [%rd9+1904];
ld.shared.v2.f32 {%f431, %f432}, [%rd8+112];
fma.rn.f32 %f435, %f431, %f427, %f425;
mul.f32 %f436, %f431, %f428;
sub.f32 %f437, %f426, %f436;
fma.rn.f32 %f438, %f432, %f428, %f435;
fma.rn.f32 %f439, %f432, %f427, %f437;
ld.shared.v2.f32 {%f440, %f441}, [%rd9+2040];
ld.shared.v2.f32 {%f444, %f445}, [%rd8+120];
fma.rn.f32 %f448, %f444, %f440, %f438;
mul.f32 %f449, %f444, %f441;
sub.f32 %f450, %f439, %f449;
fma.rn.f32 %f451, %f445, %f441, %f448;
fma.rn.f32 %f452, %f445, %f440, %f450;
add.s32 %r25, %r31, %r29;
mad.lo.s32 %r26, %r25, %r30, %r4;
cvt.s64.s32	%rd50, %r26;
add.s64 %rd51, %rd50, %rd49;
cvta.to.global.u64 %rd52, %rd57;
shl.b64 %rd53, %rd51, 3;
add.s64 %rd10, %rd52, %rd53;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f451;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f451;
@%p6 bra BB56_7;
bra.uni BB56_6;

BB56_7:
ld.global.v2.f32 {%f455, %f456}, [%rd10];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.global.v2.f32 [%rd10], {%f466, %f467};
bra.uni BB56_8;

BB56_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.global.v2.f32 [%rd10], {%f454, %f453};

BB56_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<34>;
.reg .b64 %rd<69>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r9, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r10, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r11, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %ctaid.y;
mov.u32 %r3, %ctaid.x;
shl.b32 %r4, %r3, 4;
setp.eq.s32	%p1, %r13, 0;
@%p1 bra BB57_2;

cvta.to.global.u64 %rd23, %rd21;
ld.global.v2.f32 {%f23, %f24}, [%rd23];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd24, %rd22;
ld.global.v2.f32 {%f25, %f26}, [%rd24];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB57_2:
mov.u32 %r14, %tid.y;
shl.b32 %r15, %r2, 4;
mov.u32 %r16, %ctaid.z;
cvt.s64.s32	%rd1, %r16;
mul.lo.s64 %rd27, %rd1, %rd18;
mul.lo.s64 %rd28, %rd1, %rd19;
add.s32 %r5, %r15, %r14;
mad.lo.s32 %r17, %r5, %r11, %r1;
cvt.s64.s32	%rd29, %r17;
add.s64 %rd30, %rd29, %rd28;
shl.b64 %rd31, %rd30, 3;
add.s64 %rd25, %rd17, %rd31;
cvt.s64.s32	%rd2, %r14;
cvt.s64.s32	%rd3, %r1;
mul.wide.s32 %rd32, %r1, 136;
mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd34, %rd33, %rd32;
mul.wide.s32 %rd35, %r14, 8;
add.s64 %rd4, %rd34, %rd35;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd25];

	st.shared.v2.f32 [%rd4], {%f27, %f28};
add.s32 %r18, %r4, %r14;
mad.lo.s32 %r19, %r18, %r10, %r1;
cvt.s64.s32	%rd36, %r19;
add.s64 %rd37, %rd36, %rd27;
shl.b64 %rd38, %rd37, 3;
add.s64 %rd26, %rd16, %rd38;
mul.wide.s32 %rd39, %r14, 136;
mov.u64 %rd40, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r1, 8;
add.s64 %rd5, %rd41, %rd42;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd26];

	st.shared.v2.f32 [%rd5], {%f29, %f30};
bar.sync 0;
add.s32 %r6, %r9, -16;
mul.lo.s64 %rd43, %rd3, 136;
add.s64 %rd6, %rd40, %rd43;
shl.b64 %rd45, %rd2, 3;
add.s64 %rd7, %rd33, %rd45;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r6, 1;
@%p2 bra BB57_5;

mul.lo.s64 %rd48, %rd18, %rd1;
mad.lo.s32 %r23, %r3, 16, %r14;
mad.lo.s32 %r24, %r10, %r23, %r1;
cvt.s64.s32	%rd49, %r24;
add.s64 %rd50, %rd48, %rd49;
shl.b64 %rd51, %rd50, 3;
add.s64 %rd52, %rd51, %rd16;
add.s64 %rd68, %rd52, 128;
mul.lo.s64 %rd53, %rd19, %rd1;
mad.lo.s32 %r25, %r2, 16, %r14;
mad.lo.s32 %r26, %r11, %r25, %r1;
cvt.s64.s32	%rd54, %r26;
add.s64 %rd55, %rd53, %rd54;
shl.b64 %rd56, %rd55, 3;
add.s64 %rd57, %rd56, %rd17;
add.s64 %rd67, %rd57, 128;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r33, 0;

BB57_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd7];
ld.shared.v2.f32 {%f39, %f40}, [%rd6];
fma.rn.f32 %f43, %f39, %f35, %f473;
fma.rn.f32 %f44, %f39, %f36, %f472;
mul.f32 %f45, %f40, %f36;
sub.f32 %f46, %f43, %f45;
fma.rn.f32 %f47, %f40, %f35, %f44;
ld.shared.v2.f32 {%f48, %f49}, [%rd7+136];
ld.shared.v2.f32 {%f52, %f53}, [%rd6+8];
fma.rn.f32 %f56, %f52, %f48, %f46;
fma.rn.f32 %f57, %f52, %f49, %f47;
mul.f32 %f58, %f53, %f49;
sub.f32 %f59, %f56, %f58;
fma.rn.f32 %f60, %f53, %f48, %f57;
ld.shared.v2.f32 {%f61, %f62}, [%rd7+272];
ld.shared.v2.f32 {%f65, %f66}, [%rd6+16];
fma.rn.f32 %f69, %f65, %f61, %f59;
fma.rn.f32 %f70, %f65, %f62, %f60;
mul.f32 %f71, %f66, %f62;
sub.f32 %f72, %f69, %f71;
fma.rn.f32 %f73, %f66, %f61, %f70;
ld.shared.v2.f32 {%f74, %f75}, [%rd7+408];
ld.shared.v2.f32 {%f78, %f79}, [%rd6+24];
fma.rn.f32 %f82, %f78, %f74, %f72;
fma.rn.f32 %f83, %f78, %f75, %f73;
mul.f32 %f84, %f79, %f75;
sub.f32 %f85, %f82, %f84;
fma.rn.f32 %f86, %f79, %f74, %f83;
ld.shared.v2.f32 {%f87, %f88}, [%rd7+544];
ld.shared.v2.f32 {%f91, %f92}, [%rd6+32];
fma.rn.f32 %f95, %f91, %f87, %f85;
fma.rn.f32 %f96, %f91, %f88, %f86;
mul.f32 %f97, %f92, %f88;
sub.f32 %f98, %f95, %f97;
fma.rn.f32 %f99, %f92, %f87, %f96;
ld.shared.v2.f32 {%f100, %f101}, [%rd7+680];
ld.shared.v2.f32 {%f104, %f105}, [%rd6+40];
fma.rn.f32 %f108, %f104, %f100, %f98;
fma.rn.f32 %f109, %f104, %f101, %f99;
mul.f32 %f110, %f105, %f101;
sub.f32 %f111, %f108, %f110;
fma.rn.f32 %f112, %f105, %f100, %f109;
ld.shared.v2.f32 {%f113, %f114}, [%rd7+816];
ld.shared.v2.f32 {%f117, %f118}, [%rd6+48];
fma.rn.f32 %f121, %f117, %f113, %f111;
fma.rn.f32 %f122, %f117, %f114, %f112;
mul.f32 %f123, %f118, %f114;
sub.f32 %f124, %f121, %f123;
fma.rn.f32 %f125, %f118, %f113, %f122;
ld.shared.v2.f32 {%f126, %f127}, [%rd7+952];
ld.shared.v2.f32 {%f130, %f131}, [%rd6+56];
fma.rn.f32 %f134, %f130, %f126, %f124;
fma.rn.f32 %f135, %f130, %f127, %f125;
mul.f32 %f136, %f131, %f127;
sub.f32 %f137, %f134, %f136;
fma.rn.f32 %f138, %f131, %f126, %f135;
ld.shared.v2.f32 {%f139, %f140}, [%rd7+1088];
ld.shared.v2.f32 {%f143, %f144}, [%rd6+64];
fma.rn.f32 %f147, %f143, %f139, %f137;
fma.rn.f32 %f148, %f143, %f140, %f138;
mul.f32 %f149, %f144, %f140;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f144, %f139, %f148;
ld.shared.v2.f32 {%f152, %f153}, [%rd7+1224];
ld.shared.v2.f32 {%f156, %f157}, [%rd6+72];
fma.rn.f32 %f160, %f156, %f152, %f150;
fma.rn.f32 %f161, %f156, %f153, %f151;
mul.f32 %f162, %f157, %f153;
sub.f32 %f163, %f160, %f162;
fma.rn.f32 %f164, %f157, %f152, %f161;
ld.shared.v2.f32 {%f165, %f166}, [%rd7+1360];
ld.shared.v2.f32 {%f169, %f170}, [%rd6+80];
fma.rn.f32 %f173, %f169, %f165, %f163;
fma.rn.f32 %f174, %f169, %f166, %f164;
mul.f32 %f175, %f170, %f166;
sub.f32 %f176, %f173, %f175;
fma.rn.f32 %f177, %f170, %f165, %f174;
ld.shared.v2.f32 {%f178, %f179}, [%rd7+1496];
ld.shared.v2.f32 {%f182, %f183}, [%rd6+88];
fma.rn.f32 %f186, %f182, %f178, %f176;
fma.rn.f32 %f187, %f182, %f179, %f177;
mul.f32 %f188, %f183, %f179;
sub.f32 %f189, %f186, %f188;
fma.rn.f32 %f190, %f183, %f178, %f187;
ld.shared.v2.f32 {%f191, %f192}, [%rd7+1632];
ld.shared.v2.f32 {%f195, %f196}, [%rd6+96];
fma.rn.f32 %f199, %f195, %f191, %f189;
fma.rn.f32 %f200, %f195, %f192, %f190;
mul.f32 %f201, %f196, %f192;
sub.f32 %f202, %f199, %f201;
fma.rn.f32 %f203, %f196, %f191, %f200;
ld.shared.v2.f32 {%f204, %f205}, [%rd7+1768];
ld.shared.v2.f32 {%f208, %f209}, [%rd6+104];
fma.rn.f32 %f212, %f208, %f204, %f202;
fma.rn.f32 %f213, %f208, %f205, %f203;
mul.f32 %f214, %f209, %f205;
sub.f32 %f215, %f212, %f214;
fma.rn.f32 %f216, %f209, %f204, %f213;
ld.shared.v2.f32 {%f217, %f218}, [%rd7+1904];
ld.shared.v2.f32 {%f221, %f222}, [%rd6+112];
fma.rn.f32 %f225, %f221, %f217, %f215;
fma.rn.f32 %f226, %f221, %f218, %f216;
mul.f32 %f227, %f222, %f218;
sub.f32 %f228, %f225, %f227;
fma.rn.f32 %f229, %f222, %f217, %f226;
ld.shared.v2.f32 {%f230, %f231}, [%rd7+2040];
ld.shared.v2.f32 {%f234, %f235}, [%rd6+120];
fma.rn.f32 %f238, %f234, %f230, %f228;
fma.rn.f32 %f239, %f234, %f231, %f229;
mul.f32 %f240, %f235, %f231;
sub.f32 %f473, %f238, %f240;
fma.rn.f32 %f472, %f235, %f230, %f239;
bar.sync 0;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd68];

	st.shared.v2.f32 [%rd5], {%f241, %f242};

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd67];

	st.shared.v2.f32 [%rd4], {%f243, %f244};
bar.sync 0;
add.s64 %rd68, %rd68, 128;
add.s64 %rd67, %rd67, 128;
add.s32 %r33, %r33, 16;
setp.lt.s32	%p3, %r33, %r6;
@%p3 bra BB57_4;

BB57_5:
mov.u32 %r32, %ctaid.x;
shl.b32 %r31, %r32, 4;
ld.param.u32 %r30, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
ld.param.u64 %rd66, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
ld.param.u64 %rd65, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
mov.u32 %r29, %tid.x;
cvta.to.global.u64 %rd60, %rd65;
mul.lo.s64 %rd61, %rd1, %rd66;
ld.shared.v2.f32 {%f245, %f246}, [%rd7];
ld.shared.v2.f32 {%f249, %f250}, [%rd6];
fma.rn.f32 %f253, %f249, %f245, %f473;
fma.rn.f32 %f254, %f249, %f246, %f472;
mul.f32 %f255, %f250, %f246;
sub.f32 %f256, %f253, %f255;
fma.rn.f32 %f257, %f250, %f245, %f254;
ld.shared.v2.f32 {%f258, %f259}, [%rd7+136];
ld.shared.v2.f32 {%f262, %f263}, [%rd6+8];
fma.rn.f32 %f266, %f262, %f258, %f256;
fma.rn.f32 %f267, %f262, %f259, %f257;
mul.f32 %f268, %f263, %f259;
sub.f32 %f269, %f266, %f268;
fma.rn.f32 %f270, %f263, %f258, %f267;
ld.shared.v2.f32 {%f271, %f272}, [%rd7+272];
ld.shared.v2.f32 {%f275, %f276}, [%rd6+16];
fma.rn.f32 %f279, %f275, %f271, %f269;
fma.rn.f32 %f280, %f275, %f272, %f270;
mul.f32 %f281, %f276, %f272;
sub.f32 %f282, %f279, %f281;
fma.rn.f32 %f283, %f276, %f271, %f280;
ld.shared.v2.f32 {%f284, %f285}, [%rd7+408];
ld.shared.v2.f32 {%f288, %f289}, [%rd6+24];
fma.rn.f32 %f292, %f288, %f284, %f282;
fma.rn.f32 %f293, %f288, %f285, %f283;
mul.f32 %f294, %f289, %f285;
sub.f32 %f295, %f292, %f294;
fma.rn.f32 %f296, %f289, %f284, %f293;
ld.shared.v2.f32 {%f297, %f298}, [%rd7+544];
ld.shared.v2.f32 {%f301, %f302}, [%rd6+32];
fma.rn.f32 %f305, %f301, %f297, %f295;
fma.rn.f32 %f306, %f301, %f298, %f296;
mul.f32 %f307, %f302, %f298;
sub.f32 %f308, %f305, %f307;
fma.rn.f32 %f309, %f302, %f297, %f306;
ld.shared.v2.f32 {%f310, %f311}, [%rd7+680];
ld.shared.v2.f32 {%f314, %f315}, [%rd6+40];
fma.rn.f32 %f318, %f314, %f310, %f308;
fma.rn.f32 %f319, %f314, %f311, %f309;
mul.f32 %f320, %f315, %f311;
sub.f32 %f321, %f318, %f320;
fma.rn.f32 %f322, %f315, %f310, %f319;
ld.shared.v2.f32 {%f323, %f324}, [%rd7+816];
ld.shared.v2.f32 {%f327, %f328}, [%rd6+48];
fma.rn.f32 %f331, %f327, %f323, %f321;
fma.rn.f32 %f332, %f327, %f324, %f322;
mul.f32 %f333, %f328, %f324;
sub.f32 %f334, %f331, %f333;
fma.rn.f32 %f335, %f328, %f323, %f332;
ld.shared.v2.f32 {%f336, %f337}, [%rd7+952];
ld.shared.v2.f32 {%f340, %f341}, [%rd6+56];
fma.rn.f32 %f344, %f340, %f336, %f334;
fma.rn.f32 %f345, %f340, %f337, %f335;
mul.f32 %f346, %f341, %f337;
sub.f32 %f347, %f344, %f346;
fma.rn.f32 %f348, %f341, %f336, %f345;
ld.shared.v2.f32 {%f349, %f350}, [%rd7+1088];
ld.shared.v2.f32 {%f353, %f354}, [%rd6+64];
fma.rn.f32 %f357, %f353, %f349, %f347;
fma.rn.f32 %f358, %f353, %f350, %f348;
mul.f32 %f359, %f354, %f350;
sub.f32 %f360, %f357, %f359;
fma.rn.f32 %f361, %f354, %f349, %f358;
ld.shared.v2.f32 {%f362, %f363}, [%rd7+1224];
ld.shared.v2.f32 {%f366, %f367}, [%rd6+72];
fma.rn.f32 %f370, %f366, %f362, %f360;
fma.rn.f32 %f371, %f366, %f363, %f361;
mul.f32 %f372, %f367, %f363;
sub.f32 %f373, %f370, %f372;
fma.rn.f32 %f374, %f367, %f362, %f371;
ld.shared.v2.f32 {%f375, %f376}, [%rd7+1360];
ld.shared.v2.f32 {%f379, %f380}, [%rd6+80];
fma.rn.f32 %f383, %f379, %f375, %f373;
fma.rn.f32 %f384, %f379, %f376, %f374;
mul.f32 %f385, %f380, %f376;
sub.f32 %f386, %f383, %f385;
fma.rn.f32 %f387, %f380, %f375, %f384;
ld.shared.v2.f32 {%f388, %f389}, [%rd7+1496];
ld.shared.v2.f32 {%f392, %f393}, [%rd6+88];
fma.rn.f32 %f396, %f392, %f388, %f386;
fma.rn.f32 %f397, %f392, %f389, %f387;
mul.f32 %f398, %f393, %f389;
sub.f32 %f399, %f396, %f398;
fma.rn.f32 %f400, %f393, %f388, %f397;
ld.shared.v2.f32 {%f401, %f402}, [%rd7+1632];
ld.shared.v2.f32 {%f405, %f406}, [%rd6+96];
fma.rn.f32 %f409, %f405, %f401, %f399;
fma.rn.f32 %f410, %f405, %f402, %f400;
mul.f32 %f411, %f406, %f402;
sub.f32 %f412, %f409, %f411;
fma.rn.f32 %f413, %f406, %f401, %f410;
ld.shared.v2.f32 {%f414, %f415}, [%rd7+1768];
ld.shared.v2.f32 {%f418, %f419}, [%rd6+104];
fma.rn.f32 %f422, %f418, %f414, %f412;
fma.rn.f32 %f423, %f418, %f415, %f413;
mul.f32 %f424, %f419, %f415;
sub.f32 %f425, %f422, %f424;
fma.rn.f32 %f426, %f419, %f414, %f423;
ld.shared.v2.f32 {%f427, %f428}, [%rd7+1904];
ld.shared.v2.f32 {%f431, %f432}, [%rd6+112];
fma.rn.f32 %f435, %f431, %f427, %f425;
fma.rn.f32 %f436, %f431, %f428, %f426;
mul.f32 %f437, %f432, %f428;
sub.f32 %f438, %f435, %f437;
fma.rn.f32 %f439, %f432, %f427, %f436;
ld.shared.v2.f32 {%f440, %f441}, [%rd7+2040];
ld.shared.v2.f32 {%f444, %f445}, [%rd6+120];
fma.rn.f32 %f448, %f444, %f440, %f438;
fma.rn.f32 %f449, %f444, %f441, %f439;
mul.f32 %f450, %f445, %f441;
sub.f32 %f451, %f448, %f450;
fma.rn.f32 %f452, %f445, %f440, %f449;
add.s32 %r27, %r31, %r29;
mad.lo.s32 %r28, %r5, %r30, %r27;
cvt.s64.s32	%rd62, %r28;
add.s64 %rd63, %rd62, %rd61;
shl.b64 %rd64, %rd63, 3;
add.s64 %rd14, %rd60, %rd64;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f451;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f451;
@%p6 bra BB57_7;
bra.uni BB57_6;

BB57_7:
ld.global.v2.f32 {%f455, %f456}, [%rd14];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.global.v2.f32 [%rd14], {%f466, %f467};
bra.uni BB57_8;

BB57_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.global.v2.f32 [%rd14], {%f454, %f453};

BB57_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<42>;
.reg .b64 %rd<56>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r40, %tid.x;
mov.u32 %r41, %tid.y;
mov.u32 %r19, %ctaid.y;
shl.b32 %r3, %r19, 4;
mov.u32 %r20, %ctaid.x;
shl.b32 %r4, %r20, 4;
setp.eq.s32	%p1, %r18, 0;
@%p1 bra BB58_2;

cvta.to.global.u64 %rd19, %rd17;
ld.global.v2.f32 {%f23, %f24}, [%rd19];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd20, %rd18;
ld.global.v2.f32 {%f25, %f26}, [%rd20];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB58_2:
mov.u32 %r21, %ctaid.z;
cvt.s64.s32	%rd1, %r21;
mul.lo.s64 %rd2, %rd1, %rd14;
mul.lo.s64 %rd3, %rd1, %rd15;
add.s32 %r5, %r3, %r40;
mad.lo.s32 %r22, %r41, %r16, %r5;
cvt.s64.s32	%rd23, %r22;
add.s64 %rd24, %rd3, %rd23;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd21, %rd13, %rd25;
cvt.s64.s32	%rd4, %r40;
cvt.s64.s32	%rd5, %r41;
mul.wide.s32 %rd26, %r41, 136;
mov.u64 %rd27, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd28, %rd27, %rd26;
mul.wide.s32 %rd29, %r40, 8;
add.s64 %rd6, %rd28, %rd29;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd21];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r23, %r4, %r41;
mul.lo.s32 %r6, %r23, %r15;
add.s32 %r24, %r6, %r40;
cvt.s64.s32	%rd30, %r24;
add.s64 %rd31, %rd30, %rd2;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd22, %rd12, %rd32;
mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd34, %rd33, %rd26;
add.s64 %rd7, %rd34, %rd29;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd22];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r7, %r14, -16;
mul.lo.s64 %rd35, %rd4, 136;
add.s64 %rd8, %rd33, %rd35;
shl.b64 %rd37, %rd5, 3;
add.s64 %rd9, %rd27, %rd37;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r7, 1;
@%p2 bra BB58_5;

mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r39, 0;

BB58_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd9];
ld.shared.v2.f32 {%f39, %f40}, [%rd8];
fma.rn.f32 %f43, %f39, %f35, %f473;
fma.rn.f32 %f44, %f39, %f36, %f472;
mul.f32 %f45, %f40, %f36;
sub.f32 %f46, %f43, %f45;
fma.rn.f32 %f47, %f40, %f35, %f44;
ld.shared.v2.f32 {%f48, %f49}, [%rd9+136];
ld.shared.v2.f32 {%f52, %f53}, [%rd8+8];
fma.rn.f32 %f56, %f52, %f48, %f46;
fma.rn.f32 %f57, %f52, %f49, %f47;
mul.f32 %f58, %f53, %f49;
sub.f32 %f59, %f56, %f58;
fma.rn.f32 %f60, %f53, %f48, %f57;
ld.shared.v2.f32 {%f61, %f62}, [%rd9+272];
ld.shared.v2.f32 {%f65, %f66}, [%rd8+16];
fma.rn.f32 %f69, %f65, %f61, %f59;
fma.rn.f32 %f70, %f65, %f62, %f60;
mul.f32 %f71, %f66, %f62;
sub.f32 %f72, %f69, %f71;
fma.rn.f32 %f73, %f66, %f61, %f70;
ld.shared.v2.f32 {%f74, %f75}, [%rd9+408];
ld.shared.v2.f32 {%f78, %f79}, [%rd8+24];
fma.rn.f32 %f82, %f78, %f74, %f72;
fma.rn.f32 %f83, %f78, %f75, %f73;
mul.f32 %f84, %f79, %f75;
sub.f32 %f85, %f82, %f84;
fma.rn.f32 %f86, %f79, %f74, %f83;
ld.shared.v2.f32 {%f87, %f88}, [%rd9+544];
ld.shared.v2.f32 {%f91, %f92}, [%rd8+32];
fma.rn.f32 %f95, %f91, %f87, %f85;
fma.rn.f32 %f96, %f91, %f88, %f86;
mul.f32 %f97, %f92, %f88;
sub.f32 %f98, %f95, %f97;
fma.rn.f32 %f99, %f92, %f87, %f96;
ld.shared.v2.f32 {%f100, %f101}, [%rd9+680];
ld.shared.v2.f32 {%f104, %f105}, [%rd8+40];
fma.rn.f32 %f108, %f104, %f100, %f98;
fma.rn.f32 %f109, %f104, %f101, %f99;
mul.f32 %f110, %f105, %f101;
sub.f32 %f111, %f108, %f110;
fma.rn.f32 %f112, %f105, %f100, %f109;
ld.shared.v2.f32 {%f113, %f114}, [%rd9+816];
ld.shared.v2.f32 {%f117, %f118}, [%rd8+48];
fma.rn.f32 %f121, %f117, %f113, %f111;
fma.rn.f32 %f122, %f117, %f114, %f112;
mul.f32 %f123, %f118, %f114;
sub.f32 %f124, %f121, %f123;
fma.rn.f32 %f125, %f118, %f113, %f122;
ld.shared.v2.f32 {%f126, %f127}, [%rd9+952];
ld.shared.v2.f32 {%f130, %f131}, [%rd8+56];
fma.rn.f32 %f134, %f130, %f126, %f124;
fma.rn.f32 %f135, %f130, %f127, %f125;
mul.f32 %f136, %f131, %f127;
sub.f32 %f137, %f134, %f136;
fma.rn.f32 %f138, %f131, %f126, %f135;
ld.shared.v2.f32 {%f139, %f140}, [%rd9+1088];
ld.shared.v2.f32 {%f143, %f144}, [%rd8+64];
fma.rn.f32 %f147, %f143, %f139, %f137;
fma.rn.f32 %f148, %f143, %f140, %f138;
mul.f32 %f149, %f144, %f140;
sub.f32 %f150, %f147, %f149;
fma.rn.f32 %f151, %f144, %f139, %f148;
ld.shared.v2.f32 {%f152, %f153}, [%rd9+1224];
ld.shared.v2.f32 {%f156, %f157}, [%rd8+72];
fma.rn.f32 %f160, %f156, %f152, %f150;
fma.rn.f32 %f161, %f156, %f153, %f151;
mul.f32 %f162, %f157, %f153;
sub.f32 %f163, %f160, %f162;
fma.rn.f32 %f164, %f157, %f152, %f161;
ld.shared.v2.f32 {%f165, %f166}, [%rd9+1360];
ld.shared.v2.f32 {%f169, %f170}, [%rd8+80];
fma.rn.f32 %f173, %f169, %f165, %f163;
fma.rn.f32 %f174, %f169, %f166, %f164;
mul.f32 %f175, %f170, %f166;
sub.f32 %f176, %f173, %f175;
fma.rn.f32 %f177, %f170, %f165, %f174;
ld.shared.v2.f32 {%f178, %f179}, [%rd9+1496];
ld.shared.v2.f32 {%f182, %f183}, [%rd8+88];
fma.rn.f32 %f186, %f182, %f178, %f176;
fma.rn.f32 %f187, %f182, %f179, %f177;
mul.f32 %f188, %f183, %f179;
sub.f32 %f189, %f186, %f188;
fma.rn.f32 %f190, %f183, %f178, %f187;
ld.shared.v2.f32 {%f191, %f192}, [%rd9+1632];
ld.shared.v2.f32 {%f195, %f196}, [%rd8+96];
fma.rn.f32 %f199, %f195, %f191, %f189;
fma.rn.f32 %f200, %f195, %f192, %f190;
mul.f32 %f201, %f196, %f192;
sub.f32 %f202, %f199, %f201;
fma.rn.f32 %f203, %f196, %f191, %f200;
ld.shared.v2.f32 {%f204, %f205}, [%rd9+1768];
ld.shared.v2.f32 {%f208, %f209}, [%rd8+104];
fma.rn.f32 %f212, %f208, %f204, %f202;
fma.rn.f32 %f213, %f208, %f205, %f203;
mul.f32 %f214, %f209, %f205;
sub.f32 %f215, %f212, %f214;
fma.rn.f32 %f216, %f209, %f204, %f213;
ld.shared.v2.f32 {%f217, %f218}, [%rd9+1904];
ld.shared.v2.f32 {%f221, %f222}, [%rd8+112];
fma.rn.f32 %f225, %f221, %f217, %f215;
fma.rn.f32 %f226, %f221, %f218, %f216;
mul.f32 %f227, %f222, %f218;
sub.f32 %f228, %f225, %f227;
fma.rn.f32 %f229, %f222, %f217, %f226;
ld.shared.v2.f32 {%f230, %f231}, [%rd9+2040];
ld.shared.v2.f32 {%f234, %f235}, [%rd8+120];
fma.rn.f32 %f238, %f234, %f230, %f228;
fma.rn.f32 %f239, %f234, %f231, %f229;
mul.f32 %f240, %f235, %f231;
sub.f32 %f473, %f238, %f240;
fma.rn.f32 %f472, %f235, %f230, %f239;
bar.sync 0;
ld.param.u64 %rd53, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd52, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r31, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
add.s32 %r40, %r40, 16;
add.s32 %r26, %r40, %r6;
cvt.s64.s32	%rd41, %r26;
add.s64 %rd42, %rd41, %rd2;
shl.b64 %rd43, %rd42, 3;
add.s64 %rd39, %rd53, %rd43;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd39];

	st.shared.v2.f32 [%rd7], {%f241, %f242};
add.s32 %r41, %r41, 16;
mad.lo.s32 %r27, %r41, %r31, %r5;
cvt.s64.s32	%rd44, %r27;
add.s64 %rd45, %rd44, %rd3;
shl.b64 %rd46, %rd45, 3;
add.s64 %rd40, %rd52, %rd46;

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd40];

	st.shared.v2.f32 [%rd6], {%f243, %f244};
bar.sync 0;
add.s32 %r39, %r39, 16;
setp.lt.s32	%p3, %r39, %r7;
@%p3 bra BB58_4;

BB58_5:
ld.param.u64 %rd55, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
mov.u32 %r38, %ctaid.y;
shl.b32 %r37, %r38, 4;
ld.param.u32 %r36, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
ld.param.u64 %rd54, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
mov.u32 %r35, %ctaid.x;
shl.b32 %r34, %r35, 4;
mov.u32 %r33, %tid.y;
mov.u32 %r32, %tid.x;
cvta.to.global.u64 %rd47, %rd54;
mul.lo.s64 %rd48, %rd1, %rd55;
ld.shared.v2.f32 {%f245, %f246}, [%rd9];
ld.shared.v2.f32 {%f249, %f250}, [%rd8];
fma.rn.f32 %f253, %f249, %f245, %f473;
fma.rn.f32 %f254, %f249, %f246, %f472;
mul.f32 %f255, %f250, %f246;
sub.f32 %f256, %f253, %f255;
fma.rn.f32 %f257, %f250, %f245, %f254;
ld.shared.v2.f32 {%f258, %f259}, [%rd9+136];
ld.shared.v2.f32 {%f262, %f263}, [%rd8+8];
fma.rn.f32 %f266, %f262, %f258, %f256;
fma.rn.f32 %f267, %f262, %f259, %f257;
mul.f32 %f268, %f263, %f259;
sub.f32 %f269, %f266, %f268;
fma.rn.f32 %f270, %f263, %f258, %f267;
ld.shared.v2.f32 {%f271, %f272}, [%rd9+272];
ld.shared.v2.f32 {%f275, %f276}, [%rd8+16];
fma.rn.f32 %f279, %f275, %f271, %f269;
fma.rn.f32 %f280, %f275, %f272, %f270;
mul.f32 %f281, %f276, %f272;
sub.f32 %f282, %f279, %f281;
fma.rn.f32 %f283, %f276, %f271, %f280;
ld.shared.v2.f32 {%f284, %f285}, [%rd9+408];
ld.shared.v2.f32 {%f288, %f289}, [%rd8+24];
fma.rn.f32 %f292, %f288, %f284, %f282;
fma.rn.f32 %f293, %f288, %f285, %f283;
mul.f32 %f294, %f289, %f285;
sub.f32 %f295, %f292, %f294;
fma.rn.f32 %f296, %f289, %f284, %f293;
ld.shared.v2.f32 {%f297, %f298}, [%rd9+544];
ld.shared.v2.f32 {%f301, %f302}, [%rd8+32];
fma.rn.f32 %f305, %f301, %f297, %f295;
fma.rn.f32 %f306, %f301, %f298, %f296;
mul.f32 %f307, %f302, %f298;
sub.f32 %f308, %f305, %f307;
fma.rn.f32 %f309, %f302, %f297, %f306;
ld.shared.v2.f32 {%f310, %f311}, [%rd9+680];
ld.shared.v2.f32 {%f314, %f315}, [%rd8+40];
fma.rn.f32 %f318, %f314, %f310, %f308;
fma.rn.f32 %f319, %f314, %f311, %f309;
mul.f32 %f320, %f315, %f311;
sub.f32 %f321, %f318, %f320;
fma.rn.f32 %f322, %f315, %f310, %f319;
ld.shared.v2.f32 {%f323, %f324}, [%rd9+816];
ld.shared.v2.f32 {%f327, %f328}, [%rd8+48];
fma.rn.f32 %f331, %f327, %f323, %f321;
fma.rn.f32 %f332, %f327, %f324, %f322;
mul.f32 %f333, %f328, %f324;
sub.f32 %f334, %f331, %f333;
fma.rn.f32 %f335, %f328, %f323, %f332;
ld.shared.v2.f32 {%f336, %f337}, [%rd9+952];
ld.shared.v2.f32 {%f340, %f341}, [%rd8+56];
fma.rn.f32 %f344, %f340, %f336, %f334;
fma.rn.f32 %f345, %f340, %f337, %f335;
mul.f32 %f346, %f341, %f337;
sub.f32 %f347, %f344, %f346;
fma.rn.f32 %f348, %f341, %f336, %f345;
ld.shared.v2.f32 {%f349, %f350}, [%rd9+1088];
ld.shared.v2.f32 {%f353, %f354}, [%rd8+64];
fma.rn.f32 %f357, %f353, %f349, %f347;
fma.rn.f32 %f358, %f353, %f350, %f348;
mul.f32 %f359, %f354, %f350;
sub.f32 %f360, %f357, %f359;
fma.rn.f32 %f361, %f354, %f349, %f358;
ld.shared.v2.f32 {%f362, %f363}, [%rd9+1224];
ld.shared.v2.f32 {%f366, %f367}, [%rd8+72];
fma.rn.f32 %f370, %f366, %f362, %f360;
fma.rn.f32 %f371, %f366, %f363, %f361;
mul.f32 %f372, %f367, %f363;
sub.f32 %f373, %f370, %f372;
fma.rn.f32 %f374, %f367, %f362, %f371;
ld.shared.v2.f32 {%f375, %f376}, [%rd9+1360];
ld.shared.v2.f32 {%f379, %f380}, [%rd8+80];
fma.rn.f32 %f383, %f379, %f375, %f373;
fma.rn.f32 %f384, %f379, %f376, %f374;
mul.f32 %f385, %f380, %f376;
sub.f32 %f386, %f383, %f385;
fma.rn.f32 %f387, %f380, %f375, %f384;
ld.shared.v2.f32 {%f388, %f389}, [%rd9+1496];
ld.shared.v2.f32 {%f392, %f393}, [%rd8+88];
fma.rn.f32 %f396, %f392, %f388, %f386;
fma.rn.f32 %f397, %f392, %f389, %f387;
mul.f32 %f398, %f393, %f389;
sub.f32 %f399, %f396, %f398;
fma.rn.f32 %f400, %f393, %f388, %f397;
ld.shared.v2.f32 {%f401, %f402}, [%rd9+1632];
ld.shared.v2.f32 {%f405, %f406}, [%rd8+96];
fma.rn.f32 %f409, %f405, %f401, %f399;
fma.rn.f32 %f410, %f405, %f402, %f400;
mul.f32 %f411, %f406, %f402;
sub.f32 %f412, %f409, %f411;
fma.rn.f32 %f413, %f406, %f401, %f410;
ld.shared.v2.f32 {%f414, %f415}, [%rd9+1768];
ld.shared.v2.f32 {%f418, %f419}, [%rd8+104];
fma.rn.f32 %f422, %f418, %f414, %f412;
fma.rn.f32 %f423, %f418, %f415, %f413;
mul.f32 %f424, %f419, %f415;
sub.f32 %f425, %f422, %f424;
fma.rn.f32 %f426, %f419, %f414, %f423;
ld.shared.v2.f32 {%f427, %f428}, [%rd9+1904];
ld.shared.v2.f32 {%f431, %f432}, [%rd8+112];
fma.rn.f32 %f435, %f431, %f427, %f425;
fma.rn.f32 %f436, %f431, %f428, %f426;
mul.f32 %f437, %f432, %f428;
sub.f32 %f438, %f435, %f437;
fma.rn.f32 %f439, %f432, %f427, %f436;
ld.shared.v2.f32 {%f440, %f441}, [%rd9+2040];
ld.shared.v2.f32 {%f444, %f445}, [%rd8+120];
fma.rn.f32 %f448, %f444, %f440, %f438;
fma.rn.f32 %f449, %f444, %f441, %f439;
mul.f32 %f450, %f445, %f441;
sub.f32 %f451, %f448, %f450;
fma.rn.f32 %f452, %f445, %f440, %f449;
add.s32 %r28, %r37, %r33;
add.s32 %r29, %r34, %r32;
mad.lo.s32 %r30, %r28, %r36, %r29;
cvt.s64.s32	%rd49, %r30;
add.s64 %rd50, %rd49, %rd48;
shl.b64 %rd51, %rd50, 3;
add.s64 %rd10, %rd47, %rd51;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f451;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f451;
@%p6 bra BB58_7;
bra.uni BB58_6;

BB58_7:
ld.global.v2.f32 {%f455, %f456}, [%rd10];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.global.v2.f32 [%rd10], {%f466, %f467};
bra.uni BB58_8;

BB58_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.global.v2.f32 [%rd10], {%f454, %f453};

BB58_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<42>;
.reg .b64 %rd<56>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r40, %tid.x;
mov.u32 %r41, %tid.y;
mov.u32 %r19, %ctaid.y;
shl.b32 %r3, %r19, 4;
mov.u32 %r20, %ctaid.x;
shl.b32 %r4, %r20, 4;
setp.eq.s32	%p1, %r18, 0;
@%p1 bra BB59_2;

cvta.to.global.u64 %rd19, %rd17;
ld.global.v2.f32 {%f23, %f24}, [%rd19];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd20, %rd18;
ld.global.v2.f32 {%f25, %f26}, [%rd20];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB59_2:
mov.u32 %r21, %ctaid.z;
cvt.s64.s32	%rd1, %r21;
mul.lo.s64 %rd2, %rd1, %rd14;
mul.lo.s64 %rd3, %rd1, %rd15;
add.s32 %r5, %r3, %r40;
mad.lo.s32 %r22, %r41, %r16, %r5;
cvt.s64.s32	%rd23, %r22;
add.s64 %rd24, %rd3, %rd23;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd21, %rd13, %rd25;
cvt.s64.s32	%rd4, %r40;
cvt.s64.s32	%rd5, %r41;
mul.wide.s32 %rd26, %r41, 136;
mov.u64 %rd27, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd28, %rd27, %rd26;
mul.wide.s32 %rd29, %r40, 8;
add.s64 %rd6, %rd28, %rd29;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd21];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r23, %r4, %r41;
mul.lo.s32 %r6, %r23, %r15;
add.s32 %r24, %r6, %r40;
cvt.s64.s32	%rd30, %r24;
add.s64 %rd31, %rd30, %rd2;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd22, %rd12, %rd32;
mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd34, %rd33, %rd26;
add.s64 %rd7, %rd34, %rd29;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd22];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r7, %r14, -16;
mul.lo.s64 %rd35, %rd4, 136;
add.s64 %rd8, %rd33, %rd35;
shl.b64 %rd37, %rd5, 3;
add.s64 %rd9, %rd27, %rd37;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r7, 1;
@%p2 bra BB59_5;

mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r39, 0;

BB59_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd9];
ld.shared.v2.f32 {%f39, %f40}, [%rd8];
fma.rn.f32 %f43, %f39, %f35, %f473;
mul.f32 %f44, %f39, %f36;
sub.f32 %f45, %f472, %f44;
fma.rn.f32 %f46, %f40, %f36, %f43;
fma.rn.f32 %f47, %f40, %f35, %f45;
ld.shared.v2.f32 {%f48, %f49}, [%rd9+136];
ld.shared.v2.f32 {%f52, %f53}, [%rd8+8];
fma.rn.f32 %f56, %f52, %f48, %f46;
mul.f32 %f57, %f52, %f49;
sub.f32 %f58, %f47, %f57;
fma.rn.f32 %f59, %f53, %f49, %f56;
fma.rn.f32 %f60, %f53, %f48, %f58;
ld.shared.v2.f32 {%f61, %f62}, [%rd9+272];
ld.shared.v2.f32 {%f65, %f66}, [%rd8+16];
fma.rn.f32 %f69, %f65, %f61, %f59;
mul.f32 %f70, %f65, %f62;
sub.f32 %f71, %f60, %f70;
fma.rn.f32 %f72, %f66, %f62, %f69;
fma.rn.f32 %f73, %f66, %f61, %f71;
ld.shared.v2.f32 {%f74, %f75}, [%rd9+408];
ld.shared.v2.f32 {%f78, %f79}, [%rd8+24];
fma.rn.f32 %f82, %f78, %f74, %f72;
mul.f32 %f83, %f78, %f75;
sub.f32 %f84, %f73, %f83;
fma.rn.f32 %f85, %f79, %f75, %f82;
fma.rn.f32 %f86, %f79, %f74, %f84;
ld.shared.v2.f32 {%f87, %f88}, [%rd9+544];
ld.shared.v2.f32 {%f91, %f92}, [%rd8+32];
fma.rn.f32 %f95, %f91, %f87, %f85;
mul.f32 %f96, %f91, %f88;
sub.f32 %f97, %f86, %f96;
fma.rn.f32 %f98, %f92, %f88, %f95;
fma.rn.f32 %f99, %f92, %f87, %f97;
ld.shared.v2.f32 {%f100, %f101}, [%rd9+680];
ld.shared.v2.f32 {%f104, %f105}, [%rd8+40];
fma.rn.f32 %f108, %f104, %f100, %f98;
mul.f32 %f109, %f104, %f101;
sub.f32 %f110, %f99, %f109;
fma.rn.f32 %f111, %f105, %f101, %f108;
fma.rn.f32 %f112, %f105, %f100, %f110;
ld.shared.v2.f32 {%f113, %f114}, [%rd9+816];
ld.shared.v2.f32 {%f117, %f118}, [%rd8+48];
fma.rn.f32 %f121, %f117, %f113, %f111;
mul.f32 %f122, %f117, %f114;
sub.f32 %f123, %f112, %f122;
fma.rn.f32 %f124, %f118, %f114, %f121;
fma.rn.f32 %f125, %f118, %f113, %f123;
ld.shared.v2.f32 {%f126, %f127}, [%rd9+952];
ld.shared.v2.f32 {%f130, %f131}, [%rd8+56];
fma.rn.f32 %f134, %f130, %f126, %f124;
mul.f32 %f135, %f130, %f127;
sub.f32 %f136, %f125, %f135;
fma.rn.f32 %f137, %f131, %f127, %f134;
fma.rn.f32 %f138, %f131, %f126, %f136;
ld.shared.v2.f32 {%f139, %f140}, [%rd9+1088];
ld.shared.v2.f32 {%f143, %f144}, [%rd8+64];
fma.rn.f32 %f147, %f143, %f139, %f137;
mul.f32 %f148, %f143, %f140;
sub.f32 %f149, %f138, %f148;
fma.rn.f32 %f150, %f144, %f140, %f147;
fma.rn.f32 %f151, %f144, %f139, %f149;
ld.shared.v2.f32 {%f152, %f153}, [%rd9+1224];
ld.shared.v2.f32 {%f156, %f157}, [%rd8+72];
fma.rn.f32 %f160, %f156, %f152, %f150;
mul.f32 %f161, %f156, %f153;
sub.f32 %f162, %f151, %f161;
fma.rn.f32 %f163, %f157, %f153, %f160;
fma.rn.f32 %f164, %f157, %f152, %f162;
ld.shared.v2.f32 {%f165, %f166}, [%rd9+1360];
ld.shared.v2.f32 {%f169, %f170}, [%rd8+80];
fma.rn.f32 %f173, %f169, %f165, %f163;
mul.f32 %f174, %f169, %f166;
sub.f32 %f175, %f164, %f174;
fma.rn.f32 %f176, %f170, %f166, %f173;
fma.rn.f32 %f177, %f170, %f165, %f175;
ld.shared.v2.f32 {%f178, %f179}, [%rd9+1496];
ld.shared.v2.f32 {%f182, %f183}, [%rd8+88];
fma.rn.f32 %f186, %f182, %f178, %f176;
mul.f32 %f187, %f182, %f179;
sub.f32 %f188, %f177, %f187;
fma.rn.f32 %f189, %f183, %f179, %f186;
fma.rn.f32 %f190, %f183, %f178, %f188;
ld.shared.v2.f32 {%f191, %f192}, [%rd9+1632];
ld.shared.v2.f32 {%f195, %f196}, [%rd8+96];
fma.rn.f32 %f199, %f195, %f191, %f189;
mul.f32 %f200, %f195, %f192;
sub.f32 %f201, %f190, %f200;
fma.rn.f32 %f202, %f196, %f192, %f199;
fma.rn.f32 %f203, %f196, %f191, %f201;
ld.shared.v2.f32 {%f204, %f205}, [%rd9+1768];
ld.shared.v2.f32 {%f208, %f209}, [%rd8+104];
fma.rn.f32 %f212, %f208, %f204, %f202;
mul.f32 %f213, %f208, %f205;
sub.f32 %f214, %f203, %f213;
fma.rn.f32 %f215, %f209, %f205, %f212;
fma.rn.f32 %f216, %f209, %f204, %f214;
ld.shared.v2.f32 {%f217, %f218}, [%rd9+1904];
ld.shared.v2.f32 {%f221, %f222}, [%rd8+112];
fma.rn.f32 %f225, %f221, %f217, %f215;
mul.f32 %f226, %f221, %f218;
sub.f32 %f227, %f216, %f226;
fma.rn.f32 %f228, %f222, %f218, %f225;
fma.rn.f32 %f229, %f222, %f217, %f227;
ld.shared.v2.f32 {%f230, %f231}, [%rd9+2040];
ld.shared.v2.f32 {%f234, %f235}, [%rd8+120];
fma.rn.f32 %f238, %f234, %f230, %f228;
mul.f32 %f239, %f234, %f231;
sub.f32 %f240, %f229, %f239;
fma.rn.f32 %f473, %f235, %f231, %f238;
fma.rn.f32 %f472, %f235, %f230, %f240;
bar.sync 0;
ld.param.u64 %rd53, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd52, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r31, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
add.s32 %r40, %r40, 16;
add.s32 %r26, %r40, %r6;
cvt.s64.s32	%rd41, %r26;
add.s64 %rd42, %rd41, %rd2;
shl.b64 %rd43, %rd42, 3;
add.s64 %rd39, %rd53, %rd43;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd39];

	st.shared.v2.f32 [%rd7], {%f241, %f242};
add.s32 %r41, %r41, 16;
mad.lo.s32 %r27, %r41, %r31, %r5;
cvt.s64.s32	%rd44, %r27;
add.s64 %rd45, %rd44, %rd3;
shl.b64 %rd46, %rd45, 3;
add.s64 %rd40, %rd52, %rd46;

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd40];

	st.shared.v2.f32 [%rd6], {%f243, %f244};
bar.sync 0;
add.s32 %r39, %r39, 16;
setp.lt.s32	%p3, %r39, %r7;
@%p3 bra BB59_4;

BB59_5:
ld.param.u64 %rd55, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
mov.u32 %r38, %ctaid.y;
shl.b32 %r37, %r38, 4;
ld.param.u32 %r36, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
ld.param.u64 %rd54, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
mov.u32 %r35, %ctaid.x;
shl.b32 %r34, %r35, 4;
mov.u32 %r33, %tid.y;
mov.u32 %r32, %tid.x;
cvta.to.global.u64 %rd47, %rd54;
mul.lo.s64 %rd48, %rd1, %rd55;
ld.shared.v2.f32 {%f245, %f246}, [%rd9];
ld.shared.v2.f32 {%f249, %f250}, [%rd8];
fma.rn.f32 %f253, %f249, %f245, %f473;
mul.f32 %f254, %f249, %f246;
sub.f32 %f255, %f472, %f254;
fma.rn.f32 %f256, %f250, %f246, %f253;
fma.rn.f32 %f257, %f250, %f245, %f255;
ld.shared.v2.f32 {%f258, %f259}, [%rd9+136];
ld.shared.v2.f32 {%f262, %f263}, [%rd8+8];
fma.rn.f32 %f266, %f262, %f258, %f256;
mul.f32 %f267, %f262, %f259;
sub.f32 %f268, %f257, %f267;
fma.rn.f32 %f269, %f263, %f259, %f266;
fma.rn.f32 %f270, %f263, %f258, %f268;
ld.shared.v2.f32 {%f271, %f272}, [%rd9+272];
ld.shared.v2.f32 {%f275, %f276}, [%rd8+16];
fma.rn.f32 %f279, %f275, %f271, %f269;
mul.f32 %f280, %f275, %f272;
sub.f32 %f281, %f270, %f280;
fma.rn.f32 %f282, %f276, %f272, %f279;
fma.rn.f32 %f283, %f276, %f271, %f281;
ld.shared.v2.f32 {%f284, %f285}, [%rd9+408];
ld.shared.v2.f32 {%f288, %f289}, [%rd8+24];
fma.rn.f32 %f292, %f288, %f284, %f282;
mul.f32 %f293, %f288, %f285;
sub.f32 %f294, %f283, %f293;
fma.rn.f32 %f295, %f289, %f285, %f292;
fma.rn.f32 %f296, %f289, %f284, %f294;
ld.shared.v2.f32 {%f297, %f298}, [%rd9+544];
ld.shared.v2.f32 {%f301, %f302}, [%rd8+32];
fma.rn.f32 %f305, %f301, %f297, %f295;
mul.f32 %f306, %f301, %f298;
sub.f32 %f307, %f296, %f306;
fma.rn.f32 %f308, %f302, %f298, %f305;
fma.rn.f32 %f309, %f302, %f297, %f307;
ld.shared.v2.f32 {%f310, %f311}, [%rd9+680];
ld.shared.v2.f32 {%f314, %f315}, [%rd8+40];
fma.rn.f32 %f318, %f314, %f310, %f308;
mul.f32 %f319, %f314, %f311;
sub.f32 %f320, %f309, %f319;
fma.rn.f32 %f321, %f315, %f311, %f318;
fma.rn.f32 %f322, %f315, %f310, %f320;
ld.shared.v2.f32 {%f323, %f324}, [%rd9+816];
ld.shared.v2.f32 {%f327, %f328}, [%rd8+48];
fma.rn.f32 %f331, %f327, %f323, %f321;
mul.f32 %f332, %f327, %f324;
sub.f32 %f333, %f322, %f332;
fma.rn.f32 %f334, %f328, %f324, %f331;
fma.rn.f32 %f335, %f328, %f323, %f333;
ld.shared.v2.f32 {%f336, %f337}, [%rd9+952];
ld.shared.v2.f32 {%f340, %f341}, [%rd8+56];
fma.rn.f32 %f344, %f340, %f336, %f334;
mul.f32 %f345, %f340, %f337;
sub.f32 %f346, %f335, %f345;
fma.rn.f32 %f347, %f341, %f337, %f344;
fma.rn.f32 %f348, %f341, %f336, %f346;
ld.shared.v2.f32 {%f349, %f350}, [%rd9+1088];
ld.shared.v2.f32 {%f353, %f354}, [%rd8+64];
fma.rn.f32 %f357, %f353, %f349, %f347;
mul.f32 %f358, %f353, %f350;
sub.f32 %f359, %f348, %f358;
fma.rn.f32 %f360, %f354, %f350, %f357;
fma.rn.f32 %f361, %f354, %f349, %f359;
ld.shared.v2.f32 {%f362, %f363}, [%rd9+1224];
ld.shared.v2.f32 {%f366, %f367}, [%rd8+72];
fma.rn.f32 %f370, %f366, %f362, %f360;
mul.f32 %f371, %f366, %f363;
sub.f32 %f372, %f361, %f371;
fma.rn.f32 %f373, %f367, %f363, %f370;
fma.rn.f32 %f374, %f367, %f362, %f372;
ld.shared.v2.f32 {%f375, %f376}, [%rd9+1360];
ld.shared.v2.f32 {%f379, %f380}, [%rd8+80];
fma.rn.f32 %f383, %f379, %f375, %f373;
mul.f32 %f384, %f379, %f376;
sub.f32 %f385, %f374, %f384;
fma.rn.f32 %f386, %f380, %f376, %f383;
fma.rn.f32 %f387, %f380, %f375, %f385;
ld.shared.v2.f32 {%f388, %f389}, [%rd9+1496];
ld.shared.v2.f32 {%f392, %f393}, [%rd8+88];
fma.rn.f32 %f396, %f392, %f388, %f386;
mul.f32 %f397, %f392, %f389;
sub.f32 %f398, %f387, %f397;
fma.rn.f32 %f399, %f393, %f389, %f396;
fma.rn.f32 %f400, %f393, %f388, %f398;
ld.shared.v2.f32 {%f401, %f402}, [%rd9+1632];
ld.shared.v2.f32 {%f405, %f406}, [%rd8+96];
fma.rn.f32 %f409, %f405, %f401, %f399;
mul.f32 %f410, %f405, %f402;
sub.f32 %f411, %f400, %f410;
fma.rn.f32 %f412, %f406, %f402, %f409;
fma.rn.f32 %f413, %f406, %f401, %f411;
ld.shared.v2.f32 {%f414, %f415}, [%rd9+1768];
ld.shared.v2.f32 {%f418, %f419}, [%rd8+104];
fma.rn.f32 %f422, %f418, %f414, %f412;
mul.f32 %f423, %f418, %f415;
sub.f32 %f424, %f413, %f423;
fma.rn.f32 %f425, %f419, %f415, %f422;
fma.rn.f32 %f426, %f419, %f414, %f424;
ld.shared.v2.f32 {%f427, %f428}, [%rd9+1904];
ld.shared.v2.f32 {%f431, %f432}, [%rd8+112];
fma.rn.f32 %f435, %f431, %f427, %f425;
mul.f32 %f436, %f431, %f428;
sub.f32 %f437, %f426, %f436;
fma.rn.f32 %f438, %f432, %f428, %f435;
fma.rn.f32 %f439, %f432, %f427, %f437;
ld.shared.v2.f32 {%f440, %f441}, [%rd9+2040];
ld.shared.v2.f32 {%f444, %f445}, [%rd8+120];
fma.rn.f32 %f448, %f444, %f440, %f438;
mul.f32 %f449, %f444, %f441;
sub.f32 %f450, %f439, %f449;
fma.rn.f32 %f451, %f445, %f441, %f448;
fma.rn.f32 %f452, %f445, %f440, %f450;
add.s32 %r28, %r37, %r33;
add.s32 %r29, %r34, %r32;
mad.lo.s32 %r30, %r28, %r36, %r29;
cvt.s64.s32	%rd49, %r30;
add.s64 %rd50, %rd49, %rd48;
shl.b64 %rd51, %rd50, 3;
add.s64 %rd10, %rd47, %rd51;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f451;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f451;
@%p6 bra BB59_7;
bra.uni BB59_6;

BB59_7:
ld.global.v2.f32 {%f455, %f456}, [%rd10];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.global.v2.f32 [%rd10], {%f466, %f467};
bra.uni BB59_8;

BB59_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.global.v2.f32 [%rd10], {%f454, %f453};

BB59_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<34>;
.reg .b64 %rd<69>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r9, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r10, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r11, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %ctaid.y;
mov.u32 %r3, %ctaid.x;
shl.b32 %r4, %r3, 4;
setp.eq.s32	%p1, %r13, 0;
@%p1 bra BB60_2;

cvta.to.global.u64 %rd23, %rd21;
ld.global.v2.f32 {%f23, %f24}, [%rd23];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd24, %rd22;
ld.global.v2.f32 {%f25, %f26}, [%rd24];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB60_2:
mov.u32 %r14, %tid.y;
shl.b32 %r15, %r2, 4;
mov.u32 %r16, %ctaid.z;
cvt.s64.s32	%rd1, %r16;
mul.lo.s64 %rd27, %rd1, %rd18;
mul.lo.s64 %rd28, %rd1, %rd19;
add.s32 %r5, %r15, %r14;
mad.lo.s32 %r17, %r5, %r11, %r1;
cvt.s64.s32	%rd29, %r17;
add.s64 %rd30, %rd29, %rd28;
shl.b64 %rd31, %rd30, 3;
add.s64 %rd25, %rd17, %rd31;
cvt.s64.s32	%rd2, %r14;
cvt.s64.s32	%rd3, %r1;
mul.wide.s32 %rd32, %r1, 136;
mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd34, %rd33, %rd32;
mul.wide.s32 %rd35, %r14, 8;
add.s64 %rd4, %rd34, %rd35;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd25];

	st.shared.v2.f32 [%rd4], {%f27, %f28};
add.s32 %r18, %r4, %r14;
mad.lo.s32 %r19, %r18, %r10, %r1;
cvt.s64.s32	%rd36, %r19;
add.s64 %rd37, %rd36, %rd27;
shl.b64 %rd38, %rd37, 3;
add.s64 %rd26, %rd16, %rd38;
mul.wide.s32 %rd39, %r14, 136;
mov.u64 %rd40, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r1, 8;
add.s64 %rd5, %rd41, %rd42;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd26];

	st.shared.v2.f32 [%rd5], {%f29, %f30};
bar.sync 0;
add.s32 %r6, %r9, -16;
mul.lo.s64 %rd43, %rd3, 136;
add.s64 %rd6, %rd40, %rd43;
shl.b64 %rd45, %rd2, 3;
add.s64 %rd7, %rd33, %rd45;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r6, 1;
@%p2 bra BB60_5;

mul.lo.s64 %rd48, %rd18, %rd1;
mad.lo.s32 %r23, %r3, 16, %r14;
mad.lo.s32 %r24, %r10, %r23, %r1;
cvt.s64.s32	%rd49, %r24;
add.s64 %rd50, %rd48, %rd49;
shl.b64 %rd51, %rd50, 3;
add.s64 %rd52, %rd51, %rd16;
add.s64 %rd68, %rd52, 128;
mul.lo.s64 %rd53, %rd19, %rd1;
mad.lo.s32 %r25, %r2, 16, %r14;
mad.lo.s32 %r26, %r11, %r25, %r1;
cvt.s64.s32	%rd54, %r26;
add.s64 %rd55, %rd53, %rd54;
shl.b64 %rd56, %rd55, 3;
add.s64 %rd57, %rd56, %rd17;
add.s64 %rd67, %rd57, 128;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r33, 0;

BB60_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd6];
ld.shared.v2.f32 {%f39, %f40}, [%rd7];
fma.rn.f32 %f43, %f35, %f39, %f473;
fma.rn.f32 %f44, %f35, %f40, %f472;
fma.rn.f32 %f45, %f40, %f36, %f43;
mul.f32 %f46, %f39, %f36;
sub.f32 %f47, %f44, %f46;
ld.shared.v2.f32 {%f48, %f49}, [%rd6+8];
ld.shared.v2.f32 {%f52, %f53}, [%rd7+136];
fma.rn.f32 %f56, %f48, %f52, %f45;
fma.rn.f32 %f57, %f48, %f53, %f47;
fma.rn.f32 %f58, %f53, %f49, %f56;
mul.f32 %f59, %f52, %f49;
sub.f32 %f60, %f57, %f59;
ld.shared.v2.f32 {%f61, %f62}, [%rd6+16];
ld.shared.v2.f32 {%f65, %f66}, [%rd7+272];
fma.rn.f32 %f69, %f61, %f65, %f58;
fma.rn.f32 %f70, %f61, %f66, %f60;
fma.rn.f32 %f71, %f66, %f62, %f69;
mul.f32 %f72, %f65, %f62;
sub.f32 %f73, %f70, %f72;
ld.shared.v2.f32 {%f74, %f75}, [%rd6+24];
ld.shared.v2.f32 {%f78, %f79}, [%rd7+408];
fma.rn.f32 %f82, %f74, %f78, %f71;
fma.rn.f32 %f83, %f74, %f79, %f73;
fma.rn.f32 %f84, %f79, %f75, %f82;
mul.f32 %f85, %f78, %f75;
sub.f32 %f86, %f83, %f85;
ld.shared.v2.f32 {%f87, %f88}, [%rd6+32];
ld.shared.v2.f32 {%f91, %f92}, [%rd7+544];
fma.rn.f32 %f95, %f87, %f91, %f84;
fma.rn.f32 %f96, %f87, %f92, %f86;
fma.rn.f32 %f97, %f92, %f88, %f95;
mul.f32 %f98, %f91, %f88;
sub.f32 %f99, %f96, %f98;
ld.shared.v2.f32 {%f100, %f101}, [%rd6+40];
ld.shared.v2.f32 {%f104, %f105}, [%rd7+680];
fma.rn.f32 %f108, %f100, %f104, %f97;
fma.rn.f32 %f109, %f100, %f105, %f99;
fma.rn.f32 %f110, %f105, %f101, %f108;
mul.f32 %f111, %f104, %f101;
sub.f32 %f112, %f109, %f111;
ld.shared.v2.f32 {%f113, %f114}, [%rd6+48];
ld.shared.v2.f32 {%f117, %f118}, [%rd7+816];
fma.rn.f32 %f121, %f113, %f117, %f110;
fma.rn.f32 %f122, %f113, %f118, %f112;
fma.rn.f32 %f123, %f118, %f114, %f121;
mul.f32 %f124, %f117, %f114;
sub.f32 %f125, %f122, %f124;
ld.shared.v2.f32 {%f126, %f127}, [%rd6+56];
ld.shared.v2.f32 {%f130, %f131}, [%rd7+952];
fma.rn.f32 %f134, %f126, %f130, %f123;
fma.rn.f32 %f135, %f126, %f131, %f125;
fma.rn.f32 %f136, %f131, %f127, %f134;
mul.f32 %f137, %f130, %f127;
sub.f32 %f138, %f135, %f137;
ld.shared.v2.f32 {%f139, %f140}, [%rd6+64];
ld.shared.v2.f32 {%f143, %f144}, [%rd7+1088];
fma.rn.f32 %f147, %f139, %f143, %f136;
fma.rn.f32 %f148, %f139, %f144, %f138;
fma.rn.f32 %f149, %f144, %f140, %f147;
mul.f32 %f150, %f143, %f140;
sub.f32 %f151, %f148, %f150;
ld.shared.v2.f32 {%f152, %f153}, [%rd6+72];
ld.shared.v2.f32 {%f156, %f157}, [%rd7+1224];
fma.rn.f32 %f160, %f152, %f156, %f149;
fma.rn.f32 %f161, %f152, %f157, %f151;
fma.rn.f32 %f162, %f157, %f153, %f160;
mul.f32 %f163, %f156, %f153;
sub.f32 %f164, %f161, %f163;
ld.shared.v2.f32 {%f165, %f166}, [%rd6+80];
ld.shared.v2.f32 {%f169, %f170}, [%rd7+1360];
fma.rn.f32 %f173, %f165, %f169, %f162;
fma.rn.f32 %f174, %f165, %f170, %f164;
fma.rn.f32 %f175, %f170, %f166, %f173;
mul.f32 %f176, %f169, %f166;
sub.f32 %f177, %f174, %f176;
ld.shared.v2.f32 {%f178, %f179}, [%rd6+88];
ld.shared.v2.f32 {%f182, %f183}, [%rd7+1496];
fma.rn.f32 %f186, %f178, %f182, %f175;
fma.rn.f32 %f187, %f178, %f183, %f177;
fma.rn.f32 %f188, %f183, %f179, %f186;
mul.f32 %f189, %f182, %f179;
sub.f32 %f190, %f187, %f189;
ld.shared.v2.f32 {%f191, %f192}, [%rd6+96];
ld.shared.v2.f32 {%f195, %f196}, [%rd7+1632];
fma.rn.f32 %f199, %f191, %f195, %f188;
fma.rn.f32 %f200, %f191, %f196, %f190;
fma.rn.f32 %f201, %f196, %f192, %f199;
mul.f32 %f202, %f195, %f192;
sub.f32 %f203, %f200, %f202;
ld.shared.v2.f32 {%f204, %f205}, [%rd6+104];
ld.shared.v2.f32 {%f208, %f209}, [%rd7+1768];
fma.rn.f32 %f212, %f204, %f208, %f201;
fma.rn.f32 %f213, %f204, %f209, %f203;
fma.rn.f32 %f214, %f209, %f205, %f212;
mul.f32 %f215, %f208, %f205;
sub.f32 %f216, %f213, %f215;
ld.shared.v2.f32 {%f217, %f218}, [%rd6+112];
ld.shared.v2.f32 {%f221, %f222}, [%rd7+1904];
fma.rn.f32 %f225, %f217, %f221, %f214;
fma.rn.f32 %f226, %f217, %f222, %f216;
fma.rn.f32 %f227, %f222, %f218, %f225;
mul.f32 %f228, %f221, %f218;
sub.f32 %f229, %f226, %f228;
ld.shared.v2.f32 {%f230, %f231}, [%rd6+120];
ld.shared.v2.f32 {%f234, %f235}, [%rd7+2040];
fma.rn.f32 %f238, %f230, %f234, %f227;
fma.rn.f32 %f239, %f230, %f235, %f229;
fma.rn.f32 %f473, %f235, %f231, %f238;
mul.f32 %f240, %f234, %f231;
sub.f32 %f472, %f239, %f240;
bar.sync 0;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd68];

	st.shared.v2.f32 [%rd5], {%f241, %f242};

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd67];

	st.shared.v2.f32 [%rd4], {%f243, %f244};
bar.sync 0;
add.s64 %rd68, %rd68, 128;
add.s64 %rd67, %rd67, 128;
add.s32 %r33, %r33, 16;
setp.lt.s32	%p3, %r33, %r6;
@%p3 bra BB60_4;

BB60_5:
mov.u32 %r32, %ctaid.x;
shl.b32 %r31, %r32, 4;
ld.param.u32 %r30, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
ld.param.u64 %rd66, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
ld.param.u64 %rd65, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
mov.u32 %r29, %tid.x;
cvta.to.global.u64 %rd60, %rd65;
mul.lo.s64 %rd61, %rd1, %rd66;
ld.shared.v2.f32 {%f245, %f246}, [%rd6];
ld.shared.v2.f32 {%f249, %f250}, [%rd7];
fma.rn.f32 %f253, %f245, %f249, %f473;
fma.rn.f32 %f254, %f245, %f250, %f472;
fma.rn.f32 %f255, %f250, %f246, %f253;
mul.f32 %f256, %f249, %f246;
sub.f32 %f257, %f254, %f256;
ld.shared.v2.f32 {%f258, %f259}, [%rd6+8];
ld.shared.v2.f32 {%f262, %f263}, [%rd7+136];
fma.rn.f32 %f266, %f258, %f262, %f255;
fma.rn.f32 %f267, %f258, %f263, %f257;
fma.rn.f32 %f268, %f263, %f259, %f266;
mul.f32 %f269, %f262, %f259;
sub.f32 %f270, %f267, %f269;
ld.shared.v2.f32 {%f271, %f272}, [%rd6+16];
ld.shared.v2.f32 {%f275, %f276}, [%rd7+272];
fma.rn.f32 %f279, %f271, %f275, %f268;
fma.rn.f32 %f280, %f271, %f276, %f270;
fma.rn.f32 %f281, %f276, %f272, %f279;
mul.f32 %f282, %f275, %f272;
sub.f32 %f283, %f280, %f282;
ld.shared.v2.f32 {%f284, %f285}, [%rd6+24];
ld.shared.v2.f32 {%f288, %f289}, [%rd7+408];
fma.rn.f32 %f292, %f284, %f288, %f281;
fma.rn.f32 %f293, %f284, %f289, %f283;
fma.rn.f32 %f294, %f289, %f285, %f292;
mul.f32 %f295, %f288, %f285;
sub.f32 %f296, %f293, %f295;
ld.shared.v2.f32 {%f297, %f298}, [%rd6+32];
ld.shared.v2.f32 {%f301, %f302}, [%rd7+544];
fma.rn.f32 %f305, %f297, %f301, %f294;
fma.rn.f32 %f306, %f297, %f302, %f296;
fma.rn.f32 %f307, %f302, %f298, %f305;
mul.f32 %f308, %f301, %f298;
sub.f32 %f309, %f306, %f308;
ld.shared.v2.f32 {%f310, %f311}, [%rd6+40];
ld.shared.v2.f32 {%f314, %f315}, [%rd7+680];
fma.rn.f32 %f318, %f310, %f314, %f307;
fma.rn.f32 %f319, %f310, %f315, %f309;
fma.rn.f32 %f320, %f315, %f311, %f318;
mul.f32 %f321, %f314, %f311;
sub.f32 %f322, %f319, %f321;
ld.shared.v2.f32 {%f323, %f324}, [%rd6+48];
ld.shared.v2.f32 {%f327, %f328}, [%rd7+816];
fma.rn.f32 %f331, %f323, %f327, %f320;
fma.rn.f32 %f332, %f323, %f328, %f322;
fma.rn.f32 %f333, %f328, %f324, %f331;
mul.f32 %f334, %f327, %f324;
sub.f32 %f335, %f332, %f334;
ld.shared.v2.f32 {%f336, %f337}, [%rd6+56];
ld.shared.v2.f32 {%f340, %f341}, [%rd7+952];
fma.rn.f32 %f344, %f336, %f340, %f333;
fma.rn.f32 %f345, %f336, %f341, %f335;
fma.rn.f32 %f346, %f341, %f337, %f344;
mul.f32 %f347, %f340, %f337;
sub.f32 %f348, %f345, %f347;
ld.shared.v2.f32 {%f349, %f350}, [%rd6+64];
ld.shared.v2.f32 {%f353, %f354}, [%rd7+1088];
fma.rn.f32 %f357, %f349, %f353, %f346;
fma.rn.f32 %f358, %f349, %f354, %f348;
fma.rn.f32 %f359, %f354, %f350, %f357;
mul.f32 %f360, %f353, %f350;
sub.f32 %f361, %f358, %f360;
ld.shared.v2.f32 {%f362, %f363}, [%rd6+72];
ld.shared.v2.f32 {%f366, %f367}, [%rd7+1224];
fma.rn.f32 %f370, %f362, %f366, %f359;
fma.rn.f32 %f371, %f362, %f367, %f361;
fma.rn.f32 %f372, %f367, %f363, %f370;
mul.f32 %f373, %f366, %f363;
sub.f32 %f374, %f371, %f373;
ld.shared.v2.f32 {%f375, %f376}, [%rd6+80];
ld.shared.v2.f32 {%f379, %f380}, [%rd7+1360];
fma.rn.f32 %f383, %f375, %f379, %f372;
fma.rn.f32 %f384, %f375, %f380, %f374;
fma.rn.f32 %f385, %f380, %f376, %f383;
mul.f32 %f386, %f379, %f376;
sub.f32 %f387, %f384, %f386;
ld.shared.v2.f32 {%f388, %f389}, [%rd6+88];
ld.shared.v2.f32 {%f392, %f393}, [%rd7+1496];
fma.rn.f32 %f396, %f388, %f392, %f385;
fma.rn.f32 %f397, %f388, %f393, %f387;
fma.rn.f32 %f398, %f393, %f389, %f396;
mul.f32 %f399, %f392, %f389;
sub.f32 %f400, %f397, %f399;
ld.shared.v2.f32 {%f401, %f402}, [%rd6+96];
ld.shared.v2.f32 {%f405, %f406}, [%rd7+1632];
fma.rn.f32 %f409, %f401, %f405, %f398;
fma.rn.f32 %f410, %f401, %f406, %f400;
fma.rn.f32 %f411, %f406, %f402, %f409;
mul.f32 %f412, %f405, %f402;
sub.f32 %f413, %f410, %f412;
ld.shared.v2.f32 {%f414, %f415}, [%rd6+104];
ld.shared.v2.f32 {%f418, %f419}, [%rd7+1768];
fma.rn.f32 %f422, %f414, %f418, %f411;
fma.rn.f32 %f423, %f414, %f419, %f413;
fma.rn.f32 %f424, %f419, %f415, %f422;
mul.f32 %f425, %f418, %f415;
sub.f32 %f426, %f423, %f425;
ld.shared.v2.f32 {%f427, %f428}, [%rd6+112];
ld.shared.v2.f32 {%f431, %f432}, [%rd7+1904];
fma.rn.f32 %f435, %f427, %f431, %f424;
fma.rn.f32 %f436, %f427, %f432, %f426;
fma.rn.f32 %f437, %f432, %f428, %f435;
mul.f32 %f438, %f431, %f428;
sub.f32 %f439, %f436, %f438;
ld.shared.v2.f32 {%f440, %f441}, [%rd6+120];
ld.shared.v2.f32 {%f444, %f445}, [%rd7+2040];
fma.rn.f32 %f448, %f440, %f444, %f437;
fma.rn.f32 %f449, %f440, %f445, %f439;
fma.rn.f32 %f450, %f445, %f441, %f448;
mul.f32 %f451, %f444, %f441;
sub.f32 %f452, %f449, %f451;
add.s32 %r27, %r31, %r29;
mad.lo.s32 %r28, %r5, %r30, %r27;
cvt.s64.s32	%rd62, %r28;
add.s64 %rd63, %rd62, %rd61;
shl.b64 %rd64, %rd63, 3;
add.s64 %rd14, %rd60, %rd64;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f450;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f450;
@%p6 bra BB60_7;
bra.uni BB60_6;

BB60_7:
ld.global.v2.f32 {%f455, %f456}, [%rd14];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.global.v2.f32 [%rd14], {%f466, %f467};
bra.uni BB60_8;

BB60_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.global.v2.f32 [%rd14], {%f454, %f453};

BB60_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<474>;
.reg .b32 %r<42>;
.reg .b64 %rd<56>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f470, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f471, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f468, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f469, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r40, %tid.x;
mov.u32 %r41, %tid.y;
mov.u32 %r19, %ctaid.y;
shl.b32 %r3, %r19, 4;
mov.u32 %r20, %ctaid.x;
shl.b32 %r4, %r20, 4;
setp.eq.s32	%p1, %r18, 0;
@%p1 bra BB61_2;

cvta.to.global.u64 %rd19, %rd17;
ld.global.v2.f32 {%f23, %f24}, [%rd19];
mov.f32 %f470, %f23;
mov.f32 %f471, %f24;
cvta.to.global.u64 %rd20, %rd18;
ld.global.v2.f32 {%f25, %f26}, [%rd20];
mov.f32 %f468, %f25;
mov.f32 %f469, %f26;

BB61_2:
mov.u32 %r21, %ctaid.z;
cvt.s64.s32	%rd1, %r21;
mul.lo.s64 %rd2, %rd1, %rd14;
mul.lo.s64 %rd3, %rd1, %rd15;
add.s32 %r5, %r3, %r40;
mad.lo.s32 %r22, %r41, %r16, %r5;
cvt.s64.s32	%rd23, %r22;
add.s64 %rd24, %rd3, %rd23;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd21, %rd13, %rd25;
cvt.s64.s32	%rd4, %r40;
cvt.s64.s32	%rd5, %r41;
mul.wide.s32 %rd26, %r41, 136;
mov.u64 %rd27, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd28, %rd27, %rd26;
mul.wide.s32 %rd29, %r40, 8;
add.s64 %rd6, %rd28, %rd29;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd21];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r23, %r4, %r41;
mul.lo.s32 %r6, %r23, %r15;
add.s32 %r24, %r6, %r40;
cvt.s64.s32	%rd30, %r24;
add.s64 %rd31, %rd30, %rd2;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd22, %rd12, %rd32;
mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd34, %rd33, %rd26;
add.s64 %rd7, %rd34, %rd29;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd22];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r7, %r14, -16;
mul.lo.s64 %rd35, %rd4, 136;
add.s64 %rd8, %rd33, %rd35;
shl.b64 %rd37, %rd5, 3;
add.s64 %rd9, %rd27, %rd37;
mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
setp.lt.s32	%p2, %r7, 1;
@%p2 bra BB61_5;

mov.f32 %f473, 0f00000000;
mov.f32 %f472, %f473;
mov.u32 %r39, 0;

BB61_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd8];
ld.shared.v2.f32 {%f39, %f40}, [%rd9];
fma.rn.f32 %f43, %f35, %f39, %f473;
fma.rn.f32 %f44, %f35, %f40, %f472;
fma.rn.f32 %f45, %f40, %f36, %f43;
mul.f32 %f46, %f39, %f36;
sub.f32 %f47, %f44, %f46;
ld.shared.v2.f32 {%f48, %f49}, [%rd8+8];
ld.shared.v2.f32 {%f52, %f53}, [%rd9+136];
fma.rn.f32 %f56, %f48, %f52, %f45;
fma.rn.f32 %f57, %f48, %f53, %f47;
fma.rn.f32 %f58, %f53, %f49, %f56;
mul.f32 %f59, %f52, %f49;
sub.f32 %f60, %f57, %f59;
ld.shared.v2.f32 {%f61, %f62}, [%rd8+16];
ld.shared.v2.f32 {%f65, %f66}, [%rd9+272];
fma.rn.f32 %f69, %f61, %f65, %f58;
fma.rn.f32 %f70, %f61, %f66, %f60;
fma.rn.f32 %f71, %f66, %f62, %f69;
mul.f32 %f72, %f65, %f62;
sub.f32 %f73, %f70, %f72;
ld.shared.v2.f32 {%f74, %f75}, [%rd8+24];
ld.shared.v2.f32 {%f78, %f79}, [%rd9+408];
fma.rn.f32 %f82, %f74, %f78, %f71;
fma.rn.f32 %f83, %f74, %f79, %f73;
fma.rn.f32 %f84, %f79, %f75, %f82;
mul.f32 %f85, %f78, %f75;
sub.f32 %f86, %f83, %f85;
ld.shared.v2.f32 {%f87, %f88}, [%rd8+32];
ld.shared.v2.f32 {%f91, %f92}, [%rd9+544];
fma.rn.f32 %f95, %f87, %f91, %f84;
fma.rn.f32 %f96, %f87, %f92, %f86;
fma.rn.f32 %f97, %f92, %f88, %f95;
mul.f32 %f98, %f91, %f88;
sub.f32 %f99, %f96, %f98;
ld.shared.v2.f32 {%f100, %f101}, [%rd8+40];
ld.shared.v2.f32 {%f104, %f105}, [%rd9+680];
fma.rn.f32 %f108, %f100, %f104, %f97;
fma.rn.f32 %f109, %f100, %f105, %f99;
fma.rn.f32 %f110, %f105, %f101, %f108;
mul.f32 %f111, %f104, %f101;
sub.f32 %f112, %f109, %f111;
ld.shared.v2.f32 {%f113, %f114}, [%rd8+48];
ld.shared.v2.f32 {%f117, %f118}, [%rd9+816];
fma.rn.f32 %f121, %f113, %f117, %f110;
fma.rn.f32 %f122, %f113, %f118, %f112;
fma.rn.f32 %f123, %f118, %f114, %f121;
mul.f32 %f124, %f117, %f114;
sub.f32 %f125, %f122, %f124;
ld.shared.v2.f32 {%f126, %f127}, [%rd8+56];
ld.shared.v2.f32 {%f130, %f131}, [%rd9+952];
fma.rn.f32 %f134, %f126, %f130, %f123;
fma.rn.f32 %f135, %f126, %f131, %f125;
fma.rn.f32 %f136, %f131, %f127, %f134;
mul.f32 %f137, %f130, %f127;
sub.f32 %f138, %f135, %f137;
ld.shared.v2.f32 {%f139, %f140}, [%rd8+64];
ld.shared.v2.f32 {%f143, %f144}, [%rd9+1088];
fma.rn.f32 %f147, %f139, %f143, %f136;
fma.rn.f32 %f148, %f139, %f144, %f138;
fma.rn.f32 %f149, %f144, %f140, %f147;
mul.f32 %f150, %f143, %f140;
sub.f32 %f151, %f148, %f150;
ld.shared.v2.f32 {%f152, %f153}, [%rd8+72];
ld.shared.v2.f32 {%f156, %f157}, [%rd9+1224];
fma.rn.f32 %f160, %f152, %f156, %f149;
fma.rn.f32 %f161, %f152, %f157, %f151;
fma.rn.f32 %f162, %f157, %f153, %f160;
mul.f32 %f163, %f156, %f153;
sub.f32 %f164, %f161, %f163;
ld.shared.v2.f32 {%f165, %f166}, [%rd8+80];
ld.shared.v2.f32 {%f169, %f170}, [%rd9+1360];
fma.rn.f32 %f173, %f165, %f169, %f162;
fma.rn.f32 %f174, %f165, %f170, %f164;
fma.rn.f32 %f175, %f170, %f166, %f173;
mul.f32 %f176, %f169, %f166;
sub.f32 %f177, %f174, %f176;
ld.shared.v2.f32 {%f178, %f179}, [%rd8+88];
ld.shared.v2.f32 {%f182, %f183}, [%rd9+1496];
fma.rn.f32 %f186, %f178, %f182, %f175;
fma.rn.f32 %f187, %f178, %f183, %f177;
fma.rn.f32 %f188, %f183, %f179, %f186;
mul.f32 %f189, %f182, %f179;
sub.f32 %f190, %f187, %f189;
ld.shared.v2.f32 {%f191, %f192}, [%rd8+96];
ld.shared.v2.f32 {%f195, %f196}, [%rd9+1632];
fma.rn.f32 %f199, %f191, %f195, %f188;
fma.rn.f32 %f200, %f191, %f196, %f190;
fma.rn.f32 %f201, %f196, %f192, %f199;
mul.f32 %f202, %f195, %f192;
sub.f32 %f203, %f200, %f202;
ld.shared.v2.f32 {%f204, %f205}, [%rd8+104];
ld.shared.v2.f32 {%f208, %f209}, [%rd9+1768];
fma.rn.f32 %f212, %f204, %f208, %f201;
fma.rn.f32 %f213, %f204, %f209, %f203;
fma.rn.f32 %f214, %f209, %f205, %f212;
mul.f32 %f215, %f208, %f205;
sub.f32 %f216, %f213, %f215;
ld.shared.v2.f32 {%f217, %f218}, [%rd8+112];
ld.shared.v2.f32 {%f221, %f222}, [%rd9+1904];
fma.rn.f32 %f225, %f217, %f221, %f214;
fma.rn.f32 %f226, %f217, %f222, %f216;
fma.rn.f32 %f227, %f222, %f218, %f225;
mul.f32 %f228, %f221, %f218;
sub.f32 %f229, %f226, %f228;
ld.shared.v2.f32 {%f230, %f231}, [%rd8+120];
ld.shared.v2.f32 {%f234, %f235}, [%rd9+2040];
fma.rn.f32 %f238, %f230, %f234, %f227;
fma.rn.f32 %f239, %f230, %f235, %f229;
fma.rn.f32 %f473, %f235, %f231, %f238;
mul.f32 %f240, %f234, %f231;
sub.f32 %f472, %f239, %f240;
bar.sync 0;
ld.param.u64 %rd53, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd52, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r31, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
add.s32 %r40, %r40, 16;
add.s32 %r26, %r40, %r6;
cvt.s64.s32	%rd41, %r26;
add.s64 %rd42, %rd41, %rd2;
shl.b64 %rd43, %rd42, 3;
add.s64 %rd39, %rd53, %rd43;

	ld.global.nc.v2.f32 {%f241,%f242}, [%rd39];

	st.shared.v2.f32 [%rd7], {%f241, %f242};
add.s32 %r41, %r41, 16;
mad.lo.s32 %r27, %r41, %r31, %r5;
cvt.s64.s32	%rd44, %r27;
add.s64 %rd45, %rd44, %rd3;
shl.b64 %rd46, %rd45, 3;
add.s64 %rd40, %rd52, %rd46;

	ld.global.nc.v2.f32 {%f243,%f244}, [%rd40];

	st.shared.v2.f32 [%rd6], {%f243, %f244};
bar.sync 0;
add.s32 %r39, %r39, 16;
setp.lt.s32	%p3, %r39, %r7;
@%p3 bra BB61_4;

BB61_5:
ld.param.u64 %rd55, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
mov.u32 %r38, %ctaid.y;
shl.b32 %r37, %r38, 4;
ld.param.u32 %r36, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
ld.param.u64 %rd54, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
mov.u32 %r35, %ctaid.x;
shl.b32 %r34, %r35, 4;
mov.u32 %r33, %tid.y;
mov.u32 %r32, %tid.x;
cvta.to.global.u64 %rd47, %rd54;
mul.lo.s64 %rd48, %rd1, %rd55;
ld.shared.v2.f32 {%f245, %f246}, [%rd8];
ld.shared.v2.f32 {%f249, %f250}, [%rd9];
fma.rn.f32 %f253, %f245, %f249, %f473;
fma.rn.f32 %f254, %f245, %f250, %f472;
fma.rn.f32 %f255, %f250, %f246, %f253;
mul.f32 %f256, %f249, %f246;
sub.f32 %f257, %f254, %f256;
ld.shared.v2.f32 {%f258, %f259}, [%rd8+8];
ld.shared.v2.f32 {%f262, %f263}, [%rd9+136];
fma.rn.f32 %f266, %f258, %f262, %f255;
fma.rn.f32 %f267, %f258, %f263, %f257;
fma.rn.f32 %f268, %f263, %f259, %f266;
mul.f32 %f269, %f262, %f259;
sub.f32 %f270, %f267, %f269;
ld.shared.v2.f32 {%f271, %f272}, [%rd8+16];
ld.shared.v2.f32 {%f275, %f276}, [%rd9+272];
fma.rn.f32 %f279, %f271, %f275, %f268;
fma.rn.f32 %f280, %f271, %f276, %f270;
fma.rn.f32 %f281, %f276, %f272, %f279;
mul.f32 %f282, %f275, %f272;
sub.f32 %f283, %f280, %f282;
ld.shared.v2.f32 {%f284, %f285}, [%rd8+24];
ld.shared.v2.f32 {%f288, %f289}, [%rd9+408];
fma.rn.f32 %f292, %f284, %f288, %f281;
fma.rn.f32 %f293, %f284, %f289, %f283;
fma.rn.f32 %f294, %f289, %f285, %f292;
mul.f32 %f295, %f288, %f285;
sub.f32 %f296, %f293, %f295;
ld.shared.v2.f32 {%f297, %f298}, [%rd8+32];
ld.shared.v2.f32 {%f301, %f302}, [%rd9+544];
fma.rn.f32 %f305, %f297, %f301, %f294;
fma.rn.f32 %f306, %f297, %f302, %f296;
fma.rn.f32 %f307, %f302, %f298, %f305;
mul.f32 %f308, %f301, %f298;
sub.f32 %f309, %f306, %f308;
ld.shared.v2.f32 {%f310, %f311}, [%rd8+40];
ld.shared.v2.f32 {%f314, %f315}, [%rd9+680];
fma.rn.f32 %f318, %f310, %f314, %f307;
fma.rn.f32 %f319, %f310, %f315, %f309;
fma.rn.f32 %f320, %f315, %f311, %f318;
mul.f32 %f321, %f314, %f311;
sub.f32 %f322, %f319, %f321;
ld.shared.v2.f32 {%f323, %f324}, [%rd8+48];
ld.shared.v2.f32 {%f327, %f328}, [%rd9+816];
fma.rn.f32 %f331, %f323, %f327, %f320;
fma.rn.f32 %f332, %f323, %f328, %f322;
fma.rn.f32 %f333, %f328, %f324, %f331;
mul.f32 %f334, %f327, %f324;
sub.f32 %f335, %f332, %f334;
ld.shared.v2.f32 {%f336, %f337}, [%rd8+56];
ld.shared.v2.f32 {%f340, %f341}, [%rd9+952];
fma.rn.f32 %f344, %f336, %f340, %f333;
fma.rn.f32 %f345, %f336, %f341, %f335;
fma.rn.f32 %f346, %f341, %f337, %f344;
mul.f32 %f347, %f340, %f337;
sub.f32 %f348, %f345, %f347;
ld.shared.v2.f32 {%f349, %f350}, [%rd8+64];
ld.shared.v2.f32 {%f353, %f354}, [%rd9+1088];
fma.rn.f32 %f357, %f349, %f353, %f346;
fma.rn.f32 %f358, %f349, %f354, %f348;
fma.rn.f32 %f359, %f354, %f350, %f357;
mul.f32 %f360, %f353, %f350;
sub.f32 %f361, %f358, %f360;
ld.shared.v2.f32 {%f362, %f363}, [%rd8+72];
ld.shared.v2.f32 {%f366, %f367}, [%rd9+1224];
fma.rn.f32 %f370, %f362, %f366, %f359;
fma.rn.f32 %f371, %f362, %f367, %f361;
fma.rn.f32 %f372, %f367, %f363, %f370;
mul.f32 %f373, %f366, %f363;
sub.f32 %f374, %f371, %f373;
ld.shared.v2.f32 {%f375, %f376}, [%rd8+80];
ld.shared.v2.f32 {%f379, %f380}, [%rd9+1360];
fma.rn.f32 %f383, %f375, %f379, %f372;
fma.rn.f32 %f384, %f375, %f380, %f374;
fma.rn.f32 %f385, %f380, %f376, %f383;
mul.f32 %f386, %f379, %f376;
sub.f32 %f387, %f384, %f386;
ld.shared.v2.f32 {%f388, %f389}, [%rd8+88];
ld.shared.v2.f32 {%f392, %f393}, [%rd9+1496];
fma.rn.f32 %f396, %f388, %f392, %f385;
fma.rn.f32 %f397, %f388, %f393, %f387;
fma.rn.f32 %f398, %f393, %f389, %f396;
mul.f32 %f399, %f392, %f389;
sub.f32 %f400, %f397, %f399;
ld.shared.v2.f32 {%f401, %f402}, [%rd8+96];
ld.shared.v2.f32 {%f405, %f406}, [%rd9+1632];
fma.rn.f32 %f409, %f401, %f405, %f398;
fma.rn.f32 %f410, %f401, %f406, %f400;
fma.rn.f32 %f411, %f406, %f402, %f409;
mul.f32 %f412, %f405, %f402;
sub.f32 %f413, %f410, %f412;
ld.shared.v2.f32 {%f414, %f415}, [%rd8+104];
ld.shared.v2.f32 {%f418, %f419}, [%rd9+1768];
fma.rn.f32 %f422, %f414, %f418, %f411;
fma.rn.f32 %f423, %f414, %f419, %f413;
fma.rn.f32 %f424, %f419, %f415, %f422;
mul.f32 %f425, %f418, %f415;
sub.f32 %f426, %f423, %f425;
ld.shared.v2.f32 {%f427, %f428}, [%rd8+112];
ld.shared.v2.f32 {%f431, %f432}, [%rd9+1904];
fma.rn.f32 %f435, %f427, %f431, %f424;
fma.rn.f32 %f436, %f427, %f432, %f426;
fma.rn.f32 %f437, %f432, %f428, %f435;
mul.f32 %f438, %f431, %f428;
sub.f32 %f439, %f436, %f438;
ld.shared.v2.f32 {%f440, %f441}, [%rd8+120];
ld.shared.v2.f32 {%f444, %f445}, [%rd9+2040];
fma.rn.f32 %f448, %f440, %f444, %f437;
fma.rn.f32 %f449, %f440, %f445, %f439;
fma.rn.f32 %f450, %f445, %f441, %f448;
mul.f32 %f451, %f444, %f441;
sub.f32 %f452, %f449, %f451;
add.s32 %r28, %r37, %r33;
add.s32 %r29, %r34, %r32;
mad.lo.s32 %r30, %r28, %r36, %r29;
cvt.s64.s32	%rd49, %r30;
add.s64 %rd50, %rd49, %rd48;
shl.b64 %rd51, %rd50, 3;
add.s64 %rd10, %rd47, %rd51;
setp.neu.f32	%p4, %f468, 0f00000000;
setp.neu.f32	%p5, %f469, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f470, %f450;
mul.f32 %f20, %f470, %f452;
mul.f32 %f21, %f471, %f452;
mul.f32 %f22, %f471, %f450;
@%p6 bra BB61_7;
bra.uni BB61_6;

BB61_7:
ld.global.v2.f32 {%f455, %f456}, [%rd10];
mul.f32 %f459, %f468, %f455;
mul.f32 %f460, %f469, %f456;
sub.f32 %f461, %f459, %f460;
mul.f32 %f462, %f469, %f455;
fma.rn.f32 %f463, %f468, %f456, %f462;
add.f32 %f464, %f19, %f461;
add.f32 %f465, %f20, %f463;
sub.f32 %f466, %f464, %f21;
add.f32 %f467, %f22, %f465;
st.global.v2.f32 [%rd10], {%f466, %f467};
bra.uni BB61_8;

BB61_6:
add.f32 %f453, %f22, %f20;
sub.f32 %f454, %f19, %f21;
st.global.v2.f32 [%rd10], {%f454, %f453};

BB61_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<7>;
.reg .f32 %f<538>;
.reg .b32 %r<40>;
.reg .b64 %rd<54>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd11, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
ld.param.u64 %rd12, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd13, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd14, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd15, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f534, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f535, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f532, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f533, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r38, %tid.x;
mov.u32 %r39, %tid.y;
mov.u32 %r19, %ctaid.y;
shl.b32 %r3, %r19, 4;
mov.u32 %r20, %ctaid.x;
shl.b32 %r4, %r20, 4;
setp.eq.s32	%p1, %r18, 0;
@%p1 bra BB62_2;

cvta.to.global.u64 %rd19, %rd17;
ld.global.v2.f32 {%f23, %f24}, [%rd19];
mov.f32 %f534, %f23;
mov.f32 %f535, %f24;
cvta.to.global.u64 %rd20, %rd18;
ld.global.v2.f32 {%f25, %f26}, [%rd20];
mov.f32 %f532, %f25;
mov.f32 %f533, %f26;

BB62_2:
mov.u32 %r21, %ctaid.z;
cvt.s64.s32	%rd1, %r21;
mul.lo.s64 %rd2, %rd1, %rd14;
mul.lo.s64 %rd3, %rd1, %rd15;
add.s32 %r5, %r3, %r38;
mad.lo.s32 %r22, %r39, %r16, %r5;
cvt.s64.s32	%rd23, %r22;
add.s64 %rd24, %rd3, %rd23;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd21, %rd13, %rd25;
cvt.s64.s32	%rd4, %r38;
cvt.s64.s32	%rd5, %r39;
mul.wide.s32 %rd26, %r39, 136;
mov.u64 %rd27, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd28, %rd27, %rd26;
mul.wide.s32 %rd29, %r38, 8;
add.s64 %rd6, %rd28, %rd29;

	ld.global.nc.v2.f32 {%f27,%f28}, [%rd21];

	st.shared.v2.f32 [%rd6], {%f27, %f28};
add.s32 %r23, %r4, %r39;
mul.lo.s32 %r6, %r23, %r15;
add.s32 %r24, %r6, %r38;
cvt.s64.s32	%rd30, %r24;
add.s64 %rd31, %rd30, %rd2;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd22, %rd12, %rd32;
mov.u64 %rd33, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd34, %rd33, %rd26;
add.s64 %rd7, %rd34, %rd29;

	ld.global.nc.v2.f32 {%f29,%f30}, [%rd22];

	st.shared.v2.f32 [%rd7], {%f29, %f30};
bar.sync 0;
add.s32 %r7, %r14, -16;
mul.lo.s64 %rd35, %rd4, 136;
add.s64 %rd8, %rd33, %rd35;
shl.b64 %rd37, %rd5, 3;
add.s64 %rd9, %rd27, %rd37;
mov.f32 %f537, 0f00000000;
mov.f32 %f536, %f537;
setp.lt.s32	%p2, %r7, 1;
@%p2 bra BB62_5;

mov.f32 %f537, 0f00000000;
mov.f32 %f536, %f537;
mov.u32 %r37, 0;

BB62_4:
ld.shared.v2.f32 {%f35, %f36}, [%rd9];
ld.shared.v2.f32 {%f39, %f40}, [%rd8];
fma.rn.f32 %f43, %f39, %f35, %f537;
mul.f32 %f44, %f39, %f36;
sub.f32 %f45, %f536, %f44;
mul.f32 %f46, %f40, %f36;
sub.f32 %f47, %f43, %f46;
mul.f32 %f48, %f40, %f35;
sub.f32 %f49, %f45, %f48;
ld.shared.v2.f32 {%f50, %f51}, [%rd9+136];
ld.shared.v2.f32 {%f54, %f55}, [%rd8+8];
fma.rn.f32 %f58, %f54, %f50, %f47;
mul.f32 %f59, %f54, %f51;
sub.f32 %f60, %f49, %f59;
mul.f32 %f61, %f55, %f51;
sub.f32 %f62, %f58, %f61;
mul.f32 %f63, %f55, %f50;
sub.f32 %f64, %f60, %f63;
ld.shared.v2.f32 {%f65, %f66}, [%rd9+272];
ld.shared.v2.f32 {%f69, %f70}, [%rd8+16];
fma.rn.f32 %f73, %f69, %f65, %f62;
mul.f32 %f74, %f69, %f66;
sub.f32 %f75, %f64, %f74;
mul.f32 %f76, %f70, %f66;
sub.f32 %f77, %f73, %f76;
mul.f32 %f78, %f70, %f65;
sub.f32 %f79, %f75, %f78;
ld.shared.v2.f32 {%f80, %f81}, [%rd9+408];
ld.shared.v2.f32 {%f84, %f85}, [%rd8+24];
fma.rn.f32 %f88, %f84, %f80, %f77;
mul.f32 %f89, %f84, %f81;
sub.f32 %f90, %f79, %f89;
mul.f32 %f91, %f85, %f81;
sub.f32 %f92, %f88, %f91;
mul.f32 %f93, %f85, %f80;
sub.f32 %f94, %f90, %f93;
ld.shared.v2.f32 {%f95, %f96}, [%rd9+544];
ld.shared.v2.f32 {%f99, %f100}, [%rd8+32];
fma.rn.f32 %f103, %f99, %f95, %f92;
mul.f32 %f104, %f99, %f96;
sub.f32 %f105, %f94, %f104;
mul.f32 %f106, %f100, %f96;
sub.f32 %f107, %f103, %f106;
mul.f32 %f108, %f100, %f95;
sub.f32 %f109, %f105, %f108;
ld.shared.v2.f32 {%f110, %f111}, [%rd9+680];
ld.shared.v2.f32 {%f114, %f115}, [%rd8+40];
fma.rn.f32 %f118, %f114, %f110, %f107;
mul.f32 %f119, %f114, %f111;
sub.f32 %f120, %f109, %f119;
mul.f32 %f121, %f115, %f111;
sub.f32 %f122, %f118, %f121;
mul.f32 %f123, %f115, %f110;
sub.f32 %f124, %f120, %f123;
ld.shared.v2.f32 {%f125, %f126}, [%rd9+816];
ld.shared.v2.f32 {%f129, %f130}, [%rd8+48];
fma.rn.f32 %f133, %f129, %f125, %f122;
mul.f32 %f134, %f129, %f126;
sub.f32 %f135, %f124, %f134;
mul.f32 %f136, %f130, %f126;
sub.f32 %f137, %f133, %f136;
mul.f32 %f138, %f130, %f125;
sub.f32 %f139, %f135, %f138;
ld.shared.v2.f32 {%f140, %f141}, [%rd9+952];
ld.shared.v2.f32 {%f144, %f145}, [%rd8+56];
fma.rn.f32 %f148, %f144, %f140, %f137;
mul.f32 %f149, %f144, %f141;
sub.f32 %f150, %f139, %f149;
mul.f32 %f151, %f145, %f141;
sub.f32 %f152, %f148, %f151;
mul.f32 %f153, %f145, %f140;
sub.f32 %f154, %f150, %f153;
ld.shared.v2.f32 {%f155, %f156}, [%rd9+1088];
ld.shared.v2.f32 {%f159, %f160}, [%rd8+64];
fma.rn.f32 %f163, %f159, %f155, %f152;
mul.f32 %f164, %f159, %f156;
sub.f32 %f165, %f154, %f164;
mul.f32 %f166, %f160, %f156;
sub.f32 %f167, %f163, %f166;
mul.f32 %f168, %f160, %f155;
sub.f32 %f169, %f165, %f168;
ld.shared.v2.f32 {%f170, %f171}, [%rd9+1224];
ld.shared.v2.f32 {%f174, %f175}, [%rd8+72];
fma.rn.f32 %f178, %f174, %f170, %f167;
mul.f32 %f179, %f174, %f171;
sub.f32 %f180, %f169, %f179;
mul.f32 %f181, %f175, %f171;
sub.f32 %f182, %f178, %f181;
mul.f32 %f183, %f175, %f170;
sub.f32 %f184, %f180, %f183;
ld.shared.v2.f32 {%f185, %f186}, [%rd9+1360];
ld.shared.v2.f32 {%f189, %f190}, [%rd8+80];
fma.rn.f32 %f193, %f189, %f185, %f182;
mul.f32 %f194, %f189, %f186;
sub.f32 %f195, %f184, %f194;
mul.f32 %f196, %f190, %f186;
sub.f32 %f197, %f193, %f196;
mul.f32 %f198, %f190, %f185;
sub.f32 %f199, %f195, %f198;
ld.shared.v2.f32 {%f200, %f201}, [%rd9+1496];
ld.shared.v2.f32 {%f204, %f205}, [%rd8+88];
fma.rn.f32 %f208, %f204, %f200, %f197;
mul.f32 %f209, %f204, %f201;
sub.f32 %f210, %f199, %f209;
mul.f32 %f211, %f205, %f201;
sub.f32 %f212, %f208, %f211;
mul.f32 %f213, %f205, %f200;
sub.f32 %f214, %f210, %f213;
ld.shared.v2.f32 {%f215, %f216}, [%rd9+1632];
ld.shared.v2.f32 {%f219, %f220}, [%rd8+96];
fma.rn.f32 %f223, %f219, %f215, %f212;
mul.f32 %f224, %f219, %f216;
sub.f32 %f225, %f214, %f224;
mul.f32 %f226, %f220, %f216;
sub.f32 %f227, %f223, %f226;
mul.f32 %f228, %f220, %f215;
sub.f32 %f229, %f225, %f228;
ld.shared.v2.f32 {%f230, %f231}, [%rd9+1768];
ld.shared.v2.f32 {%f234, %f235}, [%rd8+104];
fma.rn.f32 %f238, %f234, %f230, %f227;
mul.f32 %f239, %f234, %f231;
sub.f32 %f240, %f229, %f239;
mul.f32 %f241, %f235, %f231;
sub.f32 %f242, %f238, %f241;
mul.f32 %f243, %f235, %f230;
sub.f32 %f244, %f240, %f243;
ld.shared.v2.f32 {%f245, %f246}, [%rd9+1904];
ld.shared.v2.f32 {%f249, %f250}, [%rd8+112];
fma.rn.f32 %f253, %f249, %f245, %f242;
mul.f32 %f254, %f249, %f246;
sub.f32 %f255, %f244, %f254;
mul.f32 %f256, %f250, %f246;
sub.f32 %f257, %f253, %f256;
mul.f32 %f258, %f250, %f245;
sub.f32 %f259, %f255, %f258;
ld.shared.v2.f32 {%f260, %f261}, [%rd9+2040];
ld.shared.v2.f32 {%f264, %f265}, [%rd8+120];
fma.rn.f32 %f268, %f264, %f260, %f257;
mul.f32 %f269, %f264, %f261;
sub.f32 %f270, %f259, %f269;
mul.f32 %f271, %f265, %f261;
sub.f32 %f537, %f268, %f271;
mul.f32 %f272, %f265, %f260;
sub.f32 %f536, %f270, %f272;
bar.sync 0;
ld.param.u64 %rd53, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd52, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r31, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
add.s32 %r38, %r38, 16;
add.s32 %r26, %r38, %r6;
cvt.s64.s32	%rd41, %r26;
add.s64 %rd42, %rd41, %rd2;
shl.b64 %rd43, %rd42, 3;
add.s64 %rd39, %rd53, %rd43;

	ld.global.nc.v2.f32 {%f273,%f274}, [%rd39];

	st.shared.v2.f32 [%rd7], {%f273, %f274};
add.s32 %r39, %r39, 16;
mad.lo.s32 %r27, %r39, %r31, %r5;
cvt.s64.s32	%rd44, %r27;
add.s64 %rd45, %rd44, %rd3;
shl.b64 %rd46, %rd45, 3;
add.s64 %rd40, %rd52, %rd46;

	ld.global.nc.v2.f32 {%f275,%f276}, [%rd40];

	st.shared.v2.f32 [%rd6], {%f275, %f276};
bar.sync 0;
add.s32 %r37, %r37, 16;
setp.lt.s32	%p3, %r37, %r7;
@%p3 bra BB62_4;

BB62_5:
ld.param.u32 %r36, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb1ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mov.u32 %r35, %ctaid.x;
shl.b32 %r34, %r35, 4;
mov.u32 %r33, %tid.y;
mov.u32 %r32, %tid.x;
cvta.to.global.u64 %rd47, %rd11;
mul.lo.s64 %rd48, %rd1, %rd16;
ld.shared.v2.f32 {%f277, %f278}, [%rd9];
ld.shared.v2.f32 {%f281, %f282}, [%rd8];
fma.rn.f32 %f285, %f281, %f277, %f537;
mul.f32 %f286, %f281, %f278;
sub.f32 %f287, %f536, %f286;
mul.f32 %f288, %f282, %f278;
sub.f32 %f289, %f285, %f288;
mul.f32 %f290, %f282, %f277;
sub.f32 %f291, %f287, %f290;
ld.shared.v2.f32 {%f292, %f293}, [%rd9+136];
ld.shared.v2.f32 {%f296, %f297}, [%rd8+8];
fma.rn.f32 %f300, %f296, %f292, %f289;
mul.f32 %f301, %f296, %f293;
sub.f32 %f302, %f291, %f301;
mul.f32 %f303, %f297, %f293;
sub.f32 %f304, %f300, %f303;
mul.f32 %f305, %f297, %f292;
sub.f32 %f306, %f302, %f305;
ld.shared.v2.f32 {%f307, %f308}, [%rd9+272];
ld.shared.v2.f32 {%f311, %f312}, [%rd8+16];
fma.rn.f32 %f315, %f311, %f307, %f304;
mul.f32 %f316, %f311, %f308;
sub.f32 %f317, %f306, %f316;
mul.f32 %f318, %f312, %f308;
sub.f32 %f319, %f315, %f318;
mul.f32 %f320, %f312, %f307;
sub.f32 %f321, %f317, %f320;
ld.shared.v2.f32 {%f322, %f323}, [%rd9+408];
ld.shared.v2.f32 {%f326, %f327}, [%rd8+24];
fma.rn.f32 %f330, %f326, %f322, %f319;
mul.f32 %f331, %f326, %f323;
sub.f32 %f332, %f321, %f331;
mul.f32 %f333, %f327, %f323;
sub.f32 %f334, %f330, %f333;
mul.f32 %f335, %f327, %f322;
sub.f32 %f336, %f332, %f335;
ld.shared.v2.f32 {%f337, %f338}, [%rd9+544];
ld.shared.v2.f32 {%f341, %f342}, [%rd8+32];
fma.rn.f32 %f345, %f341, %f337, %f334;
mul.f32 %f346, %f341, %f338;
sub.f32 %f347, %f336, %f346;
mul.f32 %f348, %f342, %f338;
sub.f32 %f349, %f345, %f348;
mul.f32 %f350, %f342, %f337;
sub.f32 %f351, %f347, %f350;
ld.shared.v2.f32 {%f352, %f353}, [%rd9+680];
ld.shared.v2.f32 {%f356, %f357}, [%rd8+40];
fma.rn.f32 %f360, %f356, %f352, %f349;
mul.f32 %f361, %f356, %f353;
sub.f32 %f362, %f351, %f361;
mul.f32 %f363, %f357, %f353;
sub.f32 %f364, %f360, %f363;
mul.f32 %f365, %f357, %f352;
sub.f32 %f366, %f362, %f365;
ld.shared.v2.f32 {%f367, %f368}, [%rd9+816];
ld.shared.v2.f32 {%f371, %f372}, [%rd8+48];
fma.rn.f32 %f375, %f371, %f367, %f364;
mul.f32 %f376, %f371, %f368;
sub.f32 %f377, %f366, %f376;
mul.f32 %f378, %f372, %f368;
sub.f32 %f379, %f375, %f378;
mul.f32 %f380, %f372, %f367;
sub.f32 %f381, %f377, %f380;
ld.shared.v2.f32 {%f382, %f383}, [%rd9+952];
ld.shared.v2.f32 {%f386, %f387}, [%rd8+56];
fma.rn.f32 %f390, %f386, %f382, %f379;
mul.f32 %f391, %f386, %f383;
sub.f32 %f392, %f381, %f391;
mul.f32 %f393, %f387, %f383;
sub.f32 %f394, %f390, %f393;
mul.f32 %f395, %f387, %f382;
sub.f32 %f396, %f392, %f395;
ld.shared.v2.f32 {%f397, %f398}, [%rd9+1088];
ld.shared.v2.f32 {%f401, %f402}, [%rd8+64];
fma.rn.f32 %f405, %f401, %f397, %f394;
mul.f32 %f406, %f401, %f398;
sub.f32 %f407, %f396, %f406;
mul.f32 %f408, %f402, %f398;
sub.f32 %f409, %f405, %f408;
mul.f32 %f410, %f402, %f397;
sub.f32 %f411, %f407, %f410;
ld.shared.v2.f32 {%f412, %f413}, [%rd9+1224];
ld.shared.v2.f32 {%f416, %f417}, [%rd8+72];
fma.rn.f32 %f420, %f416, %f412, %f409;
mul.f32 %f421, %f416, %f413;
sub.f32 %f422, %f411, %f421;
mul.f32 %f423, %f417, %f413;
sub.f32 %f424, %f420, %f423;
mul.f32 %f425, %f417, %f412;
sub.f32 %f426, %f422, %f425;
ld.shared.v2.f32 {%f427, %f428}, [%rd9+1360];
ld.shared.v2.f32 {%f431, %f432}, [%rd8+80];
fma.rn.f32 %f435, %f431, %f427, %f424;
mul.f32 %f436, %f431, %f428;
sub.f32 %f437, %f426, %f436;
mul.f32 %f438, %f432, %f428;
sub.f32 %f439, %f435, %f438;
mul.f32 %f440, %f432, %f427;
sub.f32 %f441, %f437, %f440;
ld.shared.v2.f32 {%f442, %f443}, [%rd9+1496];
ld.shared.v2.f32 {%f446, %f447}, [%rd8+88];
fma.rn.f32 %f450, %f446, %f442, %f439;
mul.f32 %f451, %f446, %f443;
sub.f32 %f452, %f441, %f451;
mul.f32 %f453, %f447, %f443;
sub.f32 %f454, %f450, %f453;
mul.f32 %f455, %f447, %f442;
sub.f32 %f456, %f452, %f455;
ld.shared.v2.f32 {%f457, %f458}, [%rd9+1632];
ld.shared.v2.f32 {%f461, %f462}, [%rd8+96];
fma.rn.f32 %f465, %f461, %f457, %f454;
mul.f32 %f466, %f461, %f458;
sub.f32 %f467, %f456, %f466;
mul.f32 %f468, %f462, %f458;
sub.f32 %f469, %f465, %f468;
mul.f32 %f470, %f462, %f457;
sub.f32 %f471, %f467, %f470;
ld.shared.v2.f32 {%f472, %f473}, [%rd9+1768];
ld.shared.v2.f32 {%f476, %f477}, [%rd8+104];
fma.rn.f32 %f480, %f476, %f472, %f469;
mul.f32 %f481, %f476, %f473;
sub.f32 %f482, %f471, %f481;
mul.f32 %f483, %f477, %f473;
sub.f32 %f484, %f480, %f483;
mul.f32 %f485, %f477, %f472;
sub.f32 %f486, %f482, %f485;
ld.shared.v2.f32 {%f487, %f488}, [%rd9+1904];
ld.shared.v2.f32 {%f491, %f492}, [%rd8+112];
fma.rn.f32 %f495, %f491, %f487, %f484;
mul.f32 %f496, %f491, %f488;
sub.f32 %f497, %f486, %f496;
mul.f32 %f498, %f492, %f488;
sub.f32 %f499, %f495, %f498;
mul.f32 %f500, %f492, %f487;
sub.f32 %f501, %f497, %f500;
ld.shared.v2.f32 {%f502, %f503}, [%rd9+2040];
ld.shared.v2.f32 {%f506, %f507}, [%rd8+120];
fma.rn.f32 %f510, %f506, %f502, %f499;
mul.f32 %f511, %f506, %f503;
sub.f32 %f512, %f501, %f511;
mul.f32 %f513, %f507, %f503;
sub.f32 %f514, %f510, %f513;
mul.f32 %f515, %f507, %f502;
sub.f32 %f516, %f512, %f515;
add.s32 %r28, %r3, %r33;
add.s32 %r29, %r34, %r32;
mad.lo.s32 %r30, %r28, %r36, %r29;
cvt.s64.s32	%rd49, %r30;
add.s64 %rd50, %rd49, %rd48;
shl.b64 %rd51, %rd50, 3;
add.s64 %rd10, %rd47, %rd51;
setp.neu.f32	%p4, %f532, 0f00000000;
setp.neu.f32	%p5, %f533, 0f00000000;
or.pred %p6, %p4, %p5;
mul.f32 %f19, %f534, %f514;
mul.f32 %f20, %f534, %f516;
mul.f32 %f21, %f535, %f516;
mul.f32 %f22, %f535, %f514;
@%p6 bra BB62_7;
bra.uni BB62_6;

BB62_7:
ld.global.v2.f32 {%f519, %f520}, [%rd10];
mul.f32 %f523, %f532, %f519;
mul.f32 %f524, %f533, %f520;
sub.f32 %f525, %f523, %f524;
mul.f32 %f526, %f533, %f519;
fma.rn.f32 %f527, %f532, %f520, %f526;
add.f32 %f528, %f19, %f525;
add.f32 %f529, %f20, %f527;
sub.f32 %f530, %f528, %f21;
add.f32 %f531, %f22, %f529;
st.global.v2.f32 [%rd10], {%f530, %f531};
bra.uni BB62_8;

BB62_6:
add.f32 %f517, %f22, %f20;
sub.f32 %f518, %f19, %f21;
st.global.v2.f32 [%rd10], {%f518, %f517};

BB62_8:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<50>;
.reg .b64 %rd<73>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd24, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r47, %tid.x;
mov.u32 %r46, %tid.y;
setp.eq.s32	%p1, %r23, 0;
@%p1 bra BB63_2;

cvta.to.global.u64 %rd25, %rd23;
ld.global.v2.f32 {%f29, %f30}, [%rd25];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd26, %rd24;
ld.global.v2.f32 {%f31, %f32}, [%rd26];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB63_2:
mov.u32 %r24, %ctaid.y;
shl.b32 %r25, %r24, 4;
mov.u32 %r26, %ctaid.z;
cvt.s64.s32	%rd1, %r26;
mul.lo.s64 %rd2, %rd1, %rd20;
mul.lo.s64 %rd3, %rd1, %rd21;
add.s32 %r3, %r25, %r46;
setp.lt.s32	%p2, %r3, %r18;
setp.lt.s32	%p3, %r47, %r19;
and.pred %p4, %p3, %p2;
cvt.s64.s32	%rd4, %r46;
cvt.s64.s32	%rd5, %r47;
mul.wide.s32 %rd27, %r47, 136;
mov.u64 %rd28, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd29, %rd28, %rd27;
mul.wide.s32 %rd30, %r46, 8;
add.s64 %rd6, %rd29, %rd30;
@%p4 bra BB63_4;
bra.uni BB63_3;

BB63_4:
mad.lo.s32 %r27, %r3, %r21, %r47;
cvt.s64.s32	%rd32, %r27;
add.s64 %rd33, %rd32, %rd3;
shl.b64 %rd34, %rd33, 3;
add.s64 %rd31, %rd19, %rd34;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd31];

	st.shared.v2.f32 [%rd6], {%f34, %f35};
bra.uni BB63_5;

BB63_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd6], {%f33, %f33};

BB63_5:
mov.u32 %r28, %ctaid.x;
shl.b32 %r29, %r28, 4;
add.s32 %r4, %r29, %r47;
setp.lt.s32	%p5, %r4, %r17;
setp.lt.s32	%p6, %r46, %r19;
and.pred %p7, %p5, %p6;
mul.lo.s64 %rd35, %rd5, 136;
mov.u64 %rd36, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd37, %rd36, %rd35;
shl.b64 %rd38, %rd4, 3;
add.s64 %rd7, %rd37, %rd38;
@%p7 bra BB63_7;
bra.uni BB63_6;

BB63_7:
mad.lo.s32 %r30, %r46, %r20, %r4;
cvt.s64.s32	%rd40, %r30;
add.s64 %rd41, %rd40, %rd2;
shl.b64 %rd42, %rd41, 3;
add.s64 %rd39, %rd18, %rd42;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd39];

	st.shared.v2.f32 [%rd7], {%f37, %f38};
bra.uni BB63_8;

BB63_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd7], {%f36, %f36};

BB63_8:
bar.sync 0;
add.s32 %r5, %r19, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r48, 0;
setp.lt.s32	%p8, %r5, 1;
@%p8 bra BB63_17;

mul.lo.s32 %r6, %r3, %r21;
add.s64 %rd9, %rd28, %rd38;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r48, 0;

BB63_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd9];
ld.shared.v2.f32 {%f47, %f48}, [%rd37];
fma.rn.f32 %f51, %f47, %f43, %f286;
fma.rn.f32 %f52, %f47, %f44, %f285;
mul.f32 %f53, %f48, %f44;
sub.f32 %f54, %f51, %f53;
fma.rn.f32 %f55, %f48, %f43, %f52;
ld.shared.v2.f32 {%f56, %f57}, [%rd9+136];
ld.shared.v2.f32 {%f60, %f61}, [%rd37+8];
fma.rn.f32 %f64, %f60, %f56, %f54;
fma.rn.f32 %f65, %f60, %f57, %f55;
mul.f32 %f66, %f61, %f57;
sub.f32 %f67, %f64, %f66;
fma.rn.f32 %f68, %f61, %f56, %f65;
ld.shared.v2.f32 {%f69, %f70}, [%rd9+272];
ld.shared.v2.f32 {%f73, %f74}, [%rd37+16];
fma.rn.f32 %f77, %f73, %f69, %f67;
fma.rn.f32 %f78, %f73, %f70, %f68;
mul.f32 %f79, %f74, %f70;
sub.f32 %f80, %f77, %f79;
fma.rn.f32 %f81, %f74, %f69, %f78;
ld.shared.v2.f32 {%f82, %f83}, [%rd9+408];
ld.shared.v2.f32 {%f86, %f87}, [%rd37+24];
fma.rn.f32 %f90, %f86, %f82, %f80;
fma.rn.f32 %f91, %f86, %f83, %f81;
mul.f32 %f92, %f87, %f83;
sub.f32 %f93, %f90, %f92;
fma.rn.f32 %f94, %f87, %f82, %f91;
ld.shared.v2.f32 {%f95, %f96}, [%rd9+544];
ld.shared.v2.f32 {%f99, %f100}, [%rd37+32];
fma.rn.f32 %f103, %f99, %f95, %f93;
fma.rn.f32 %f104, %f99, %f96, %f94;
mul.f32 %f105, %f100, %f96;
sub.f32 %f106, %f103, %f105;
fma.rn.f32 %f107, %f100, %f95, %f104;
ld.shared.v2.f32 {%f108, %f109}, [%rd9+680];
ld.shared.v2.f32 {%f112, %f113}, [%rd37+40];
fma.rn.f32 %f116, %f112, %f108, %f106;
fma.rn.f32 %f117, %f112, %f109, %f107;
mul.f32 %f118, %f113, %f109;
sub.f32 %f119, %f116, %f118;
fma.rn.f32 %f120, %f113, %f108, %f117;
ld.shared.v2.f32 {%f121, %f122}, [%rd9+816];
ld.shared.v2.f32 {%f125, %f126}, [%rd37+48];
fma.rn.f32 %f129, %f125, %f121, %f119;
fma.rn.f32 %f130, %f125, %f122, %f120;
mul.f32 %f131, %f126, %f122;
sub.f32 %f132, %f129, %f131;
fma.rn.f32 %f133, %f126, %f121, %f130;
ld.shared.v2.f32 {%f134, %f135}, [%rd9+952];
ld.shared.v2.f32 {%f138, %f139}, [%rd37+56];
fma.rn.f32 %f142, %f138, %f134, %f132;
fma.rn.f32 %f143, %f138, %f135, %f133;
mul.f32 %f144, %f139, %f135;
sub.f32 %f145, %f142, %f144;
fma.rn.f32 %f146, %f139, %f134, %f143;
ld.shared.v2.f32 {%f147, %f148}, [%rd9+1088];
ld.shared.v2.f32 {%f151, %f152}, [%rd37+64];
fma.rn.f32 %f155, %f151, %f147, %f145;
fma.rn.f32 %f156, %f151, %f148, %f146;
mul.f32 %f157, %f152, %f148;
sub.f32 %f158, %f155, %f157;
fma.rn.f32 %f159, %f152, %f147, %f156;
ld.shared.v2.f32 {%f160, %f161}, [%rd9+1224];
ld.shared.v2.f32 {%f164, %f165}, [%rd37+72];
fma.rn.f32 %f168, %f164, %f160, %f158;
fma.rn.f32 %f169, %f164, %f161, %f159;
mul.f32 %f170, %f165, %f161;
sub.f32 %f171, %f168, %f170;
fma.rn.f32 %f172, %f165, %f160, %f169;
ld.shared.v2.f32 {%f173, %f174}, [%rd9+1360];
ld.shared.v2.f32 {%f177, %f178}, [%rd37+80];
fma.rn.f32 %f181, %f177, %f173, %f171;
fma.rn.f32 %f182, %f177, %f174, %f172;
mul.f32 %f183, %f178, %f174;
sub.f32 %f184, %f181, %f183;
fma.rn.f32 %f185, %f178, %f173, %f182;
ld.shared.v2.f32 {%f186, %f187}, [%rd9+1496];
ld.shared.v2.f32 {%f190, %f191}, [%rd37+88];
fma.rn.f32 %f194, %f190, %f186, %f184;
fma.rn.f32 %f195, %f190, %f187, %f185;
mul.f32 %f196, %f191, %f187;
sub.f32 %f197, %f194, %f196;
fma.rn.f32 %f198, %f191, %f186, %f195;
ld.shared.v2.f32 {%f199, %f200}, [%rd9+1632];
ld.shared.v2.f32 {%f203, %f204}, [%rd37+96];
fma.rn.f32 %f207, %f203, %f199, %f197;
fma.rn.f32 %f208, %f203, %f200, %f198;
mul.f32 %f209, %f204, %f200;
sub.f32 %f210, %f207, %f209;
fma.rn.f32 %f211, %f204, %f199, %f208;
ld.shared.v2.f32 {%f212, %f213}, [%rd9+1768];
ld.shared.v2.f32 {%f216, %f217}, [%rd37+104];
fma.rn.f32 %f220, %f216, %f212, %f210;
fma.rn.f32 %f221, %f216, %f213, %f211;
mul.f32 %f222, %f217, %f213;
sub.f32 %f223, %f220, %f222;
fma.rn.f32 %f224, %f217, %f212, %f221;
ld.shared.v2.f32 {%f225, %f226}, [%rd9+1904];
ld.shared.v2.f32 {%f229, %f230}, [%rd37+112];
fma.rn.f32 %f233, %f229, %f225, %f223;
fma.rn.f32 %f234, %f229, %f226, %f224;
mul.f32 %f235, %f230, %f226;
sub.f32 %f236, %f233, %f235;
fma.rn.f32 %f237, %f230, %f225, %f234;
ld.shared.v2.f32 {%f238, %f239}, [%rd9+2040];
ld.shared.v2.f32 {%f242, %f243}, [%rd37+120];
fma.rn.f32 %f246, %f242, %f238, %f236;
fma.rn.f32 %f247, %f242, %f239, %f237;
mul.f32 %f248, %f243, %f239;
sub.f32 %f286, %f246, %f248;
fma.rn.f32 %f285, %f243, %f238, %f247;
add.s32 %r47, %r47, 16;
bar.sync 0;
add.s32 %r46, %r46, 16;
setp.lt.s32	%p9, %r46, %r19;
and.pred %p11, %p5, %p9;
@%p11 bra BB63_12;
bra.uni BB63_11;

BB63_12:
ld.param.u32 %r45, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u64 %rd67, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
mad.lo.s32 %r33, %r46, %r45, %r4;
cvt.s64.s32	%rd48, %r33;
add.s64 %rd49, %rd48, %rd2;
shl.b64 %rd50, %rd49, 3;
add.s64 %rd47, %rd67, %rd50;

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd47];

	st.shared.v2.f32 [%rd7], {%f250, %f251};
bra.uni BB63_13;

BB63_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd7], {%f249, %f249};

BB63_13:
setp.lt.s32	%p13, %r47, %r19;
and.pred %p14, %p13, %p2;
@%p14 bra BB63_15;
bra.uni BB63_14;

BB63_15:
ld.param.u64 %rd66, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
add.s32 %r34, %r47, %r6;
cvt.s64.s32	%rd52, %r34;
add.s64 %rd53, %rd52, %rd3;
shl.b64 %rd54, %rd53, 3;
add.s64 %rd51, %rd66, %rd54;

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd51];

	st.shared.v2.f32 [%rd6], {%f253, %f254};
bra.uni BB63_16;

BB63_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd6], {%f252, %f252};

BB63_16:
bar.sync 0;
add.s32 %r48, %r48, 16;
setp.lt.s32	%p15, %r48, %r5;
@%p15 bra BB63_10;

BB63_17:
sub.s32 %r35, %r19, %r48;
setp.lt.s32	%p16, %r35, 1;
@%p16 bra BB63_20;

mov.u64 %rd65, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
mov.u64 %rd64, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
sub.s32 %r49, %r48, %r19;
mov.u32 %r36, %tid.y;
mul.wide.s32 %rd55, %r36, 8;
add.s64 %rd72, %rd64, %rd55;
mov.u32 %r37, %tid.x;
mul.wide.s32 %rd57, %r37, 136;
add.s64 %rd71, %rd65, %rd57;

BB63_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd72];
ld.shared.v2.f32 {%f259, %f260}, [%rd71];
fma.rn.f32 %f263, %f259, %f255, %f286;
fma.rn.f32 %f264, %f259, %f256, %f285;
mul.f32 %f265, %f260, %f256;
sub.f32 %f286, %f263, %f265;
fma.rn.f32 %f285, %f260, %f255, %f264;
add.s64 %rd72, %rd72, 136;
add.s64 %rd71, %rd71, 8;
add.s32 %r49, %r49, 1;
setp.ne.s32	%p17, %r49, 0;
@%p17 bra BB63_19;

BB63_20:
and.pred %p20, %p5, %p2;
@!%p20 bra BB63_24;
bra.uni BB63_21;

BB63_21:
ld.param.u64 %rd70, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
ld.param.u64 %rd69, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
mov.u32 %r44, %ctaid.z;
cvt.s64.s32	%rd68, %r44;
ld.param.u32 %r43, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mov.u32 %r42, %ctaid.y;
mov.u32 %r41, %tid.y;
shl.b32 %r40, %r42, 4;
add.s32 %r39, %r40, %r41;
mul.lo.s64 %rd59, %rd68, %rd69;
mad.lo.s32 %r38, %r39, %r43, %r4;
cvt.s64.s32	%rd60, %r38;
add.s64 %rd61, %rd60, %rd59;
cvta.to.global.u64 %rd62, %rd70;
shl.b64 %rd63, %rd61, 3;
add.s64 %rd16, %rd62, %rd63;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB63_23;
bra.uni BB63_22;

BB63_23:
ld.global.v2.f32 {%f268, %f269}, [%rd16];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.global.v2.f32 [%rd16], {%f279, %f280};
bra.uni BB63_24;

BB63_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.global.v2.f32 [%rd16], {%f267, %f266};

BB63_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<49>;
.reg .b64 %rd<73>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd24, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r46, %tid.y;
mov.u32 %r23, %ctaid.y;
shl.b32 %r3, %r23, 4;
setp.eq.s32	%p1, %r22, 0;
@%p1 bra BB64_2;

cvta.to.global.u64 %rd25, %rd23;
ld.global.v2.f32 {%f29, %f30}, [%rd25];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd26, %rd24;
ld.global.v2.f32 {%f31, %f32}, [%rd26];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB64_2:
mov.u32 %r24, %ctaid.z;
cvt.s64.s32	%rd1, %r24;
mul.lo.s64 %rd2, %rd1, %rd20;
mul.lo.s64 %rd3, %rd1, %rd21;
add.s32 %r4, %r3, %r1;
setp.lt.s32	%p2, %r4, %r17;
setp.lt.s32	%p3, %r46, %r18;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd4, %r1;
cvt.s64.s32	%rd5, %r46;
mul.wide.s32 %rd27, %r46, 136;
mov.u64 %rd28, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd29, %rd28, %rd27;
mul.wide.s32 %rd30, %r1, 8;
add.s64 %rd6, %rd29, %rd30;
@%p4 bra BB64_4;
bra.uni BB64_3;

BB64_4:
mad.lo.s32 %r25, %r46, %r20, %r4;
cvt.s64.s32	%rd32, %r25;
add.s64 %rd33, %rd3, %rd32;
shl.b64 %rd34, %rd33, 3;
add.s64 %rd31, %rd19, %rd34;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd31];

	st.shared.v2.f32 [%rd6], {%f34, %f35};
bra.uni BB64_5;

BB64_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd6], {%f33, %f33};

BB64_5:
mov.u32 %r26, %ctaid.x;
shl.b32 %r27, %r26, 4;
add.s32 %r5, %r27, %r1;
setp.lt.s32	%p6, %r5, %r16;
and.pred %p7, %p6, %p3;
mul.lo.s64 %rd35, %rd4, 136;
mov.u64 %rd36, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd37, %rd36, %rd35;
shl.b64 %rd38, %rd5, 3;
add.s64 %rd7, %rd37, %rd38;
@%p7 bra BB64_7;
bra.uni BB64_6;

BB64_7:
mad.lo.s32 %r28, %r46, %r19, %r5;
cvt.s64.s32	%rd40, %r28;
add.s64 %rd41, %rd40, %rd2;
shl.b64 %rd42, %rd41, 3;
add.s64 %rd39, %rd18, %rd42;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd39];

	st.shared.v2.f32 [%rd7], {%f37, %f38};
bra.uni BB64_8;

BB64_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd7], {%f36, %f36};

BB64_8:
bar.sync 0;
add.s32 %r6, %r18, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r47, 0;
setp.lt.s32	%p8, %r6, 1;
@%p8 bra BB64_17;

add.s64 %rd9, %rd28, %rd38;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r47, 0;

BB64_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd9];
ld.shared.v2.f32 {%f47, %f48}, [%rd37];
fma.rn.f32 %f51, %f47, %f43, %f286;
fma.rn.f32 %f52, %f47, %f44, %f285;
mul.f32 %f53, %f48, %f44;
sub.f32 %f54, %f51, %f53;
fma.rn.f32 %f55, %f48, %f43, %f52;
ld.shared.v2.f32 {%f56, %f57}, [%rd9+136];
ld.shared.v2.f32 {%f60, %f61}, [%rd37+8];
fma.rn.f32 %f64, %f60, %f56, %f54;
fma.rn.f32 %f65, %f60, %f57, %f55;
mul.f32 %f66, %f61, %f57;
sub.f32 %f67, %f64, %f66;
fma.rn.f32 %f68, %f61, %f56, %f65;
ld.shared.v2.f32 {%f69, %f70}, [%rd9+272];
ld.shared.v2.f32 {%f73, %f74}, [%rd37+16];
fma.rn.f32 %f77, %f73, %f69, %f67;
fma.rn.f32 %f78, %f73, %f70, %f68;
mul.f32 %f79, %f74, %f70;
sub.f32 %f80, %f77, %f79;
fma.rn.f32 %f81, %f74, %f69, %f78;
ld.shared.v2.f32 {%f82, %f83}, [%rd9+408];
ld.shared.v2.f32 {%f86, %f87}, [%rd37+24];
fma.rn.f32 %f90, %f86, %f82, %f80;
fma.rn.f32 %f91, %f86, %f83, %f81;
mul.f32 %f92, %f87, %f83;
sub.f32 %f93, %f90, %f92;
fma.rn.f32 %f94, %f87, %f82, %f91;
ld.shared.v2.f32 {%f95, %f96}, [%rd9+544];
ld.shared.v2.f32 {%f99, %f100}, [%rd37+32];
fma.rn.f32 %f103, %f99, %f95, %f93;
fma.rn.f32 %f104, %f99, %f96, %f94;
mul.f32 %f105, %f100, %f96;
sub.f32 %f106, %f103, %f105;
fma.rn.f32 %f107, %f100, %f95, %f104;
ld.shared.v2.f32 {%f108, %f109}, [%rd9+680];
ld.shared.v2.f32 {%f112, %f113}, [%rd37+40];
fma.rn.f32 %f116, %f112, %f108, %f106;
fma.rn.f32 %f117, %f112, %f109, %f107;
mul.f32 %f118, %f113, %f109;
sub.f32 %f119, %f116, %f118;
fma.rn.f32 %f120, %f113, %f108, %f117;
ld.shared.v2.f32 {%f121, %f122}, [%rd9+816];
ld.shared.v2.f32 {%f125, %f126}, [%rd37+48];
fma.rn.f32 %f129, %f125, %f121, %f119;
fma.rn.f32 %f130, %f125, %f122, %f120;
mul.f32 %f131, %f126, %f122;
sub.f32 %f132, %f129, %f131;
fma.rn.f32 %f133, %f126, %f121, %f130;
ld.shared.v2.f32 {%f134, %f135}, [%rd9+952];
ld.shared.v2.f32 {%f138, %f139}, [%rd37+56];
fma.rn.f32 %f142, %f138, %f134, %f132;
fma.rn.f32 %f143, %f138, %f135, %f133;
mul.f32 %f144, %f139, %f135;
sub.f32 %f145, %f142, %f144;
fma.rn.f32 %f146, %f139, %f134, %f143;
ld.shared.v2.f32 {%f147, %f148}, [%rd9+1088];
ld.shared.v2.f32 {%f151, %f152}, [%rd37+64];
fma.rn.f32 %f155, %f151, %f147, %f145;
fma.rn.f32 %f156, %f151, %f148, %f146;
mul.f32 %f157, %f152, %f148;
sub.f32 %f158, %f155, %f157;
fma.rn.f32 %f159, %f152, %f147, %f156;
ld.shared.v2.f32 {%f160, %f161}, [%rd9+1224];
ld.shared.v2.f32 {%f164, %f165}, [%rd37+72];
fma.rn.f32 %f168, %f164, %f160, %f158;
fma.rn.f32 %f169, %f164, %f161, %f159;
mul.f32 %f170, %f165, %f161;
sub.f32 %f171, %f168, %f170;
fma.rn.f32 %f172, %f165, %f160, %f169;
ld.shared.v2.f32 {%f173, %f174}, [%rd9+1360];
ld.shared.v2.f32 {%f177, %f178}, [%rd37+80];
fma.rn.f32 %f181, %f177, %f173, %f171;
fma.rn.f32 %f182, %f177, %f174, %f172;
mul.f32 %f183, %f178, %f174;
sub.f32 %f184, %f181, %f183;
fma.rn.f32 %f185, %f178, %f173, %f182;
ld.shared.v2.f32 {%f186, %f187}, [%rd9+1496];
ld.shared.v2.f32 {%f190, %f191}, [%rd37+88];
fma.rn.f32 %f194, %f190, %f186, %f184;
fma.rn.f32 %f195, %f190, %f187, %f185;
mul.f32 %f196, %f191, %f187;
sub.f32 %f197, %f194, %f196;
fma.rn.f32 %f198, %f191, %f186, %f195;
ld.shared.v2.f32 {%f199, %f200}, [%rd9+1632];
ld.shared.v2.f32 {%f203, %f204}, [%rd37+96];
fma.rn.f32 %f207, %f203, %f199, %f197;
fma.rn.f32 %f208, %f203, %f200, %f198;
mul.f32 %f209, %f204, %f200;
sub.f32 %f210, %f207, %f209;
fma.rn.f32 %f211, %f204, %f199, %f208;
ld.shared.v2.f32 {%f212, %f213}, [%rd9+1768];
ld.shared.v2.f32 {%f216, %f217}, [%rd37+104];
fma.rn.f32 %f220, %f216, %f212, %f210;
fma.rn.f32 %f221, %f216, %f213, %f211;
mul.f32 %f222, %f217, %f213;
sub.f32 %f223, %f220, %f222;
fma.rn.f32 %f224, %f217, %f212, %f221;
ld.shared.v2.f32 {%f225, %f226}, [%rd9+1904];
ld.shared.v2.f32 {%f229, %f230}, [%rd37+112];
fma.rn.f32 %f233, %f229, %f225, %f223;
fma.rn.f32 %f234, %f229, %f226, %f224;
mul.f32 %f235, %f230, %f226;
sub.f32 %f236, %f233, %f235;
fma.rn.f32 %f237, %f230, %f225, %f234;
ld.shared.v2.f32 {%f238, %f239}, [%rd9+2040];
ld.shared.v2.f32 {%f242, %f243}, [%rd37+120];
fma.rn.f32 %f246, %f242, %f238, %f236;
fma.rn.f32 %f247, %f242, %f239, %f237;
mul.f32 %f248, %f243, %f239;
sub.f32 %f286, %f246, %f248;
fma.rn.f32 %f285, %f243, %f238, %f247;
bar.sync 0;
add.s32 %r46, %r46, 16;
setp.lt.s32	%p9, %r46, %r18;
and.pred %p11, %p6, %p9;
@%p11 bra BB64_12;
bra.uni BB64_11;

BB64_12:
ld.param.u64 %rd67, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u32 %r43, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
mad.lo.s32 %r31, %r46, %r43, %r5;
cvt.s64.s32	%rd48, %r31;
add.s64 %rd49, %rd48, %rd2;
shl.b64 %rd50, %rd49, 3;
add.s64 %rd47, %rd67, %rd50;

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd47];

	st.shared.v2.f32 [%rd7], {%f250, %f251};
bra.uni BB64_13;

BB64_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd7], {%f249, %f249};

BB64_13:
and.pred %p14, %p2, %p9;
@%p14 bra BB64_15;
bra.uni BB64_14;

BB64_15:
ld.param.u32 %r45, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd66, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
mad.lo.s32 %r32, %r46, %r45, %r4;
cvt.s64.s32	%rd52, %r32;
add.s64 %rd53, %rd52, %rd3;
shl.b64 %rd54, %rd53, 3;
add.s64 %rd51, %rd66, %rd54;

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd51];

	st.shared.v2.f32 [%rd6], {%f253, %f254};
bra.uni BB64_16;

BB64_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd6], {%f252, %f252};

BB64_16:
bar.sync 0;
add.s32 %r47, %r47, 16;
setp.lt.s32	%p15, %r47, %r6;
@%p15 bra BB64_10;

BB64_17:
sub.s32 %r33, %r18, %r47;
setp.lt.s32	%p16, %r33, 1;
@%p16 bra BB64_20;

mov.u64 %rd65, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
mov.u64 %rd64, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u32 %r42, %tid.y;
mov.u32 %r41, %tid.x;
sub.s32 %r48, %r47, %r18;
mul.wide.s32 %rd55, %r42, 8;
add.s64 %rd72, %rd64, %rd55;
mul.wide.s32 %rd57, %r41, 136;
add.s64 %rd71, %rd65, %rd57;

BB64_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd72];
ld.shared.v2.f32 {%f259, %f260}, [%rd71];
fma.rn.f32 %f263, %f259, %f255, %f286;
fma.rn.f32 %f264, %f259, %f256, %f285;
mul.f32 %f265, %f260, %f256;
sub.f32 %f286, %f263, %f265;
fma.rn.f32 %f285, %f260, %f255, %f264;
add.s64 %rd72, %rd72, 136;
add.s64 %rd71, %rd71, 8;
add.s32 %r48, %r48, 1;
setp.ne.s32	%p17, %r48, 0;
@%p17 bra BB64_19;

BB64_20:
mov.u32 %r39, %tid.y;
ld.param.u32 %r38, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
mov.u32 %r37, %ctaid.y;
shl.b32 %r36, %r37, 4;
add.s32 %r15, %r36, %r39;
setp.lt.s32	%p18, %r15, %r38;
and.pred %p20, %p6, %p18;
@!%p20 bra BB64_24;
bra.uni BB64_21;

BB64_21:
ld.param.u64 %rd70, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
ld.param.u64 %rd69, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
mov.u32 %r44, %ctaid.z;
cvt.s64.s32	%rd68, %r44;
ld.param.u32 %r40, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mul.lo.s64 %rd59, %rd68, %rd69;
mad.lo.s32 %r35, %r15, %r40, %r5;
cvt.s64.s32	%rd60, %r35;
add.s64 %rd61, %rd60, %rd59;
cvta.to.global.u64 %rd62, %rd70;
shl.b64 %rd63, %rd61, 3;
add.s64 %rd16, %rd62, %rd63;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB64_23;
bra.uni BB64_22;

BB64_23:
ld.global.v2.f32 {%f268, %f269}, [%rd16];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.global.v2.f32 [%rd16], {%f279, %f280};
bra.uni BB64_24;

BB64_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.global.v2.f32 [%rd16], {%f267, %f266};

BB64_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<49>;
.reg .b64 %rd<73>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd24, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r46, %tid.y;
mov.u32 %r23, %ctaid.y;
shl.b32 %r3, %r23, 4;
setp.eq.s32	%p1, %r22, 0;
@%p1 bra BB65_2;

cvta.to.global.u64 %rd25, %rd23;
ld.global.v2.f32 {%f29, %f30}, [%rd25];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd26, %rd24;
ld.global.v2.f32 {%f31, %f32}, [%rd26];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB65_2:
mov.u32 %r24, %ctaid.z;
cvt.s64.s32	%rd1, %r24;
mul.lo.s64 %rd2, %rd1, %rd20;
mul.lo.s64 %rd3, %rd1, %rd21;
add.s32 %r4, %r3, %r1;
setp.lt.s32	%p2, %r4, %r17;
setp.lt.s32	%p3, %r46, %r18;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd4, %r1;
cvt.s64.s32	%rd5, %r46;
mul.wide.s32 %rd27, %r46, 136;
mov.u64 %rd28, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd29, %rd28, %rd27;
mul.wide.s32 %rd30, %r1, 8;
add.s64 %rd6, %rd29, %rd30;
@%p4 bra BB65_4;
bra.uni BB65_3;

BB65_4:
mad.lo.s32 %r25, %r46, %r20, %r4;
cvt.s64.s32	%rd32, %r25;
add.s64 %rd33, %rd3, %rd32;
shl.b64 %rd34, %rd33, 3;
add.s64 %rd31, %rd19, %rd34;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd31];

	st.shared.v2.f32 [%rd6], {%f34, %f35};
bra.uni BB65_5;

BB65_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd6], {%f33, %f33};

BB65_5:
mov.u32 %r26, %ctaid.x;
shl.b32 %r27, %r26, 4;
add.s32 %r5, %r27, %r1;
setp.lt.s32	%p6, %r5, %r16;
and.pred %p7, %p6, %p3;
mul.lo.s64 %rd35, %rd4, 136;
mov.u64 %rd36, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd37, %rd36, %rd35;
shl.b64 %rd38, %rd5, 3;
add.s64 %rd7, %rd37, %rd38;
@%p7 bra BB65_7;
bra.uni BB65_6;

BB65_7:
mad.lo.s32 %r28, %r46, %r19, %r5;
cvt.s64.s32	%rd40, %r28;
add.s64 %rd41, %rd40, %rd2;
shl.b64 %rd42, %rd41, 3;
add.s64 %rd39, %rd18, %rd42;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd39];

	st.shared.v2.f32 [%rd7], {%f37, %f38};
bra.uni BB65_8;

BB65_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd7], {%f36, %f36};

BB65_8:
bar.sync 0;
add.s32 %r6, %r18, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r47, 0;
setp.lt.s32	%p8, %r6, 1;
@%p8 bra BB65_17;

add.s64 %rd9, %rd28, %rd38;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r47, 0;

BB65_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd9];
ld.shared.v2.f32 {%f47, %f48}, [%rd37];
fma.rn.f32 %f51, %f47, %f43, %f286;
mul.f32 %f52, %f47, %f44;
sub.f32 %f53, %f285, %f52;
fma.rn.f32 %f54, %f48, %f44, %f51;
fma.rn.f32 %f55, %f48, %f43, %f53;
ld.shared.v2.f32 {%f56, %f57}, [%rd9+136];
ld.shared.v2.f32 {%f60, %f61}, [%rd37+8];
fma.rn.f32 %f64, %f60, %f56, %f54;
mul.f32 %f65, %f60, %f57;
sub.f32 %f66, %f55, %f65;
fma.rn.f32 %f67, %f61, %f57, %f64;
fma.rn.f32 %f68, %f61, %f56, %f66;
ld.shared.v2.f32 {%f69, %f70}, [%rd9+272];
ld.shared.v2.f32 {%f73, %f74}, [%rd37+16];
fma.rn.f32 %f77, %f73, %f69, %f67;
mul.f32 %f78, %f73, %f70;
sub.f32 %f79, %f68, %f78;
fma.rn.f32 %f80, %f74, %f70, %f77;
fma.rn.f32 %f81, %f74, %f69, %f79;
ld.shared.v2.f32 {%f82, %f83}, [%rd9+408];
ld.shared.v2.f32 {%f86, %f87}, [%rd37+24];
fma.rn.f32 %f90, %f86, %f82, %f80;
mul.f32 %f91, %f86, %f83;
sub.f32 %f92, %f81, %f91;
fma.rn.f32 %f93, %f87, %f83, %f90;
fma.rn.f32 %f94, %f87, %f82, %f92;
ld.shared.v2.f32 {%f95, %f96}, [%rd9+544];
ld.shared.v2.f32 {%f99, %f100}, [%rd37+32];
fma.rn.f32 %f103, %f99, %f95, %f93;
mul.f32 %f104, %f99, %f96;
sub.f32 %f105, %f94, %f104;
fma.rn.f32 %f106, %f100, %f96, %f103;
fma.rn.f32 %f107, %f100, %f95, %f105;
ld.shared.v2.f32 {%f108, %f109}, [%rd9+680];
ld.shared.v2.f32 {%f112, %f113}, [%rd37+40];
fma.rn.f32 %f116, %f112, %f108, %f106;
mul.f32 %f117, %f112, %f109;
sub.f32 %f118, %f107, %f117;
fma.rn.f32 %f119, %f113, %f109, %f116;
fma.rn.f32 %f120, %f113, %f108, %f118;
ld.shared.v2.f32 {%f121, %f122}, [%rd9+816];
ld.shared.v2.f32 {%f125, %f126}, [%rd37+48];
fma.rn.f32 %f129, %f125, %f121, %f119;
mul.f32 %f130, %f125, %f122;
sub.f32 %f131, %f120, %f130;
fma.rn.f32 %f132, %f126, %f122, %f129;
fma.rn.f32 %f133, %f126, %f121, %f131;
ld.shared.v2.f32 {%f134, %f135}, [%rd9+952];
ld.shared.v2.f32 {%f138, %f139}, [%rd37+56];
fma.rn.f32 %f142, %f138, %f134, %f132;
mul.f32 %f143, %f138, %f135;
sub.f32 %f144, %f133, %f143;
fma.rn.f32 %f145, %f139, %f135, %f142;
fma.rn.f32 %f146, %f139, %f134, %f144;
ld.shared.v2.f32 {%f147, %f148}, [%rd9+1088];
ld.shared.v2.f32 {%f151, %f152}, [%rd37+64];
fma.rn.f32 %f155, %f151, %f147, %f145;
mul.f32 %f156, %f151, %f148;
sub.f32 %f157, %f146, %f156;
fma.rn.f32 %f158, %f152, %f148, %f155;
fma.rn.f32 %f159, %f152, %f147, %f157;
ld.shared.v2.f32 {%f160, %f161}, [%rd9+1224];
ld.shared.v2.f32 {%f164, %f165}, [%rd37+72];
fma.rn.f32 %f168, %f164, %f160, %f158;
mul.f32 %f169, %f164, %f161;
sub.f32 %f170, %f159, %f169;
fma.rn.f32 %f171, %f165, %f161, %f168;
fma.rn.f32 %f172, %f165, %f160, %f170;
ld.shared.v2.f32 {%f173, %f174}, [%rd9+1360];
ld.shared.v2.f32 {%f177, %f178}, [%rd37+80];
fma.rn.f32 %f181, %f177, %f173, %f171;
mul.f32 %f182, %f177, %f174;
sub.f32 %f183, %f172, %f182;
fma.rn.f32 %f184, %f178, %f174, %f181;
fma.rn.f32 %f185, %f178, %f173, %f183;
ld.shared.v2.f32 {%f186, %f187}, [%rd9+1496];
ld.shared.v2.f32 {%f190, %f191}, [%rd37+88];
fma.rn.f32 %f194, %f190, %f186, %f184;
mul.f32 %f195, %f190, %f187;
sub.f32 %f196, %f185, %f195;
fma.rn.f32 %f197, %f191, %f187, %f194;
fma.rn.f32 %f198, %f191, %f186, %f196;
ld.shared.v2.f32 {%f199, %f200}, [%rd9+1632];
ld.shared.v2.f32 {%f203, %f204}, [%rd37+96];
fma.rn.f32 %f207, %f203, %f199, %f197;
mul.f32 %f208, %f203, %f200;
sub.f32 %f209, %f198, %f208;
fma.rn.f32 %f210, %f204, %f200, %f207;
fma.rn.f32 %f211, %f204, %f199, %f209;
ld.shared.v2.f32 {%f212, %f213}, [%rd9+1768];
ld.shared.v2.f32 {%f216, %f217}, [%rd37+104];
fma.rn.f32 %f220, %f216, %f212, %f210;
mul.f32 %f221, %f216, %f213;
sub.f32 %f222, %f211, %f221;
fma.rn.f32 %f223, %f217, %f213, %f220;
fma.rn.f32 %f224, %f217, %f212, %f222;
ld.shared.v2.f32 {%f225, %f226}, [%rd9+1904];
ld.shared.v2.f32 {%f229, %f230}, [%rd37+112];
fma.rn.f32 %f233, %f229, %f225, %f223;
mul.f32 %f234, %f229, %f226;
sub.f32 %f235, %f224, %f234;
fma.rn.f32 %f236, %f230, %f226, %f233;
fma.rn.f32 %f237, %f230, %f225, %f235;
ld.shared.v2.f32 {%f238, %f239}, [%rd9+2040];
ld.shared.v2.f32 {%f242, %f243}, [%rd37+120];
fma.rn.f32 %f246, %f242, %f238, %f236;
mul.f32 %f247, %f242, %f239;
sub.f32 %f248, %f237, %f247;
fma.rn.f32 %f286, %f243, %f239, %f246;
fma.rn.f32 %f285, %f243, %f238, %f248;
bar.sync 0;
add.s32 %r46, %r46, 16;
setp.lt.s32	%p9, %r46, %r18;
and.pred %p11, %p6, %p9;
@%p11 bra BB65_12;
bra.uni BB65_11;

BB65_12:
ld.param.u64 %rd67, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u32 %r43, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
mad.lo.s32 %r31, %r46, %r43, %r5;
cvt.s64.s32	%rd48, %r31;
add.s64 %rd49, %rd48, %rd2;
shl.b64 %rd50, %rd49, 3;
add.s64 %rd47, %rd67, %rd50;

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd47];

	st.shared.v2.f32 [%rd7], {%f250, %f251};
bra.uni BB65_13;

BB65_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd7], {%f249, %f249};

BB65_13:
and.pred %p14, %p2, %p9;
@%p14 bra BB65_15;
bra.uni BB65_14;

BB65_15:
ld.param.u32 %r45, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd66, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
mad.lo.s32 %r32, %r46, %r45, %r4;
cvt.s64.s32	%rd52, %r32;
add.s64 %rd53, %rd52, %rd3;
shl.b64 %rd54, %rd53, 3;
add.s64 %rd51, %rd66, %rd54;

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd51];

	st.shared.v2.f32 [%rd6], {%f253, %f254};
bra.uni BB65_16;

BB65_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd6], {%f252, %f252};

BB65_16:
bar.sync 0;
add.s32 %r47, %r47, 16;
setp.lt.s32	%p15, %r47, %r6;
@%p15 bra BB65_10;

BB65_17:
sub.s32 %r33, %r18, %r47;
setp.lt.s32	%p16, %r33, 1;
@%p16 bra BB65_20;

mov.u64 %rd65, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
mov.u64 %rd64, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u32 %r42, %tid.y;
mov.u32 %r41, %tid.x;
sub.s32 %r48, %r47, %r18;
mul.wide.s32 %rd55, %r42, 8;
add.s64 %rd72, %rd64, %rd55;
mul.wide.s32 %rd57, %r41, 136;
add.s64 %rd71, %rd65, %rd57;

BB65_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd72];
ld.shared.v2.f32 {%f259, %f260}, [%rd71];
fma.rn.f32 %f263, %f259, %f255, %f286;
mul.f32 %f264, %f259, %f256;
sub.f32 %f265, %f285, %f264;
fma.rn.f32 %f286, %f260, %f256, %f263;
fma.rn.f32 %f285, %f260, %f255, %f265;
add.s64 %rd72, %rd72, 136;
add.s64 %rd71, %rd71, 8;
add.s32 %r48, %r48, 1;
setp.ne.s32	%p17, %r48, 0;
@%p17 bra BB65_19;

BB65_20:
mov.u32 %r39, %tid.y;
ld.param.u32 %r38, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
mov.u32 %r37, %ctaid.y;
shl.b32 %r36, %r37, 4;
add.s32 %r15, %r36, %r39;
setp.lt.s32	%p18, %r15, %r38;
and.pred %p20, %p6, %p18;
@!%p20 bra BB65_24;
bra.uni BB65_21;

BB65_21:
ld.param.u64 %rd70, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
ld.param.u64 %rd69, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
mov.u32 %r44, %ctaid.z;
cvt.s64.s32	%rd68, %r44;
ld.param.u32 %r40, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb0ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mul.lo.s64 %rd59, %rd68, %rd69;
mad.lo.s32 %r35, %r15, %r40, %r5;
cvt.s64.s32	%rd60, %r35;
add.s64 %rd61, %rd60, %rd59;
cvta.to.global.u64 %rd62, %rd70;
shl.b64 %rd63, %rd61, 3;
add.s64 %rd16, %rd62, %rd63;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB65_23;
bra.uni BB65_22;

BB65_23:
ld.global.v2.f32 {%f268, %f269}, [%rd16];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.global.v2.f32 [%rd16], {%f279, %f280};
bra.uni BB65_24;

BB65_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.global.v2.f32 [%rd16], {%f267, %f266};

BB65_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<54>;
.reg .b64 %rd<86>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r24, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd24, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd25, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd27, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd28, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r26, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %tid.y;
mov.u32 %r3, %ctaid.y;
mov.u32 %r4, %ctaid.x;
shl.b32 %r5, %r4, 4;
mov.u32 %r6, %ctaid.z;
setp.eq.s32	%p1, %r26, 0;
@%p1 bra BB66_2;

cvta.to.global.u64 %rd29, %rd27;
ld.global.v2.f32 {%f29, %f30}, [%rd29];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd30, %rd28;
ld.global.v2.f32 {%f31, %f32}, [%rd30];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB66_2:
shl.b32 %r27, %r3, 4;
cvt.s64.s32	%rd1, %r6;
add.s32 %r7, %r27, %r2;
setp.lt.s32	%p2, %r7, %r21;
setp.lt.s32	%p3, %r1, %r22;
and.pred %p4, %p3, %p2;
cvt.s64.s32	%rd2, %r2;
cvt.s64.s32	%rd3, %r1;
mul.wide.s32 %rd31, %r1, 136;
mov.u64 %rd32, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 8;
add.s64 %rd4, %rd33, %rd34;
@%p4 bra BB66_4;
bra.uni BB66_3;

BB66_4:
mul.lo.s64 %rd36, %rd1, %rd25;
mad.lo.s32 %r28, %r7, %r24, %r1;
cvt.s64.s32	%rd37, %r28;
add.s64 %rd38, %rd37, %rd36;
shl.b64 %rd39, %rd38, 3;
add.s64 %rd35, %rd23, %rd39;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd35];

	st.shared.v2.f32 [%rd4], {%f34, %f35};
bra.uni BB66_5;

BB66_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd4], {%f33, %f33};

BB66_5:
add.s32 %r8, %r5, %r2;
setp.lt.s32	%p6, %r8, %r20;
and.pred %p7, %p3, %p6;
mul.lo.s64 %rd40, %rd2, 136;
mov.u64 %rd41, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd42, %rd41, %rd40;
shl.b64 %rd43, %rd3, 3;
add.s64 %rd5, %rd42, %rd43;
@%p7 bra BB66_7;
bra.uni BB66_6;

BB66_7:
mul.lo.s64 %rd45, %rd1, %rd24;
mad.lo.s32 %r29, %r8, %r23, %r1;
cvt.s64.s32	%rd46, %r29;
add.s64 %rd47, %rd46, %rd45;
shl.b64 %rd48, %rd47, 3;
add.s64 %rd44, %rd22, %rd48;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd44];

	st.shared.v2.f32 [%rd5], {%f37, %f38};
bra.uni BB66_8;

BB66_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd5], {%f36, %f36};

BB66_8:
bar.sync 0;
add.s32 %r9, %r22, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r52, 0;
setp.lt.s32	%p8, %r9, 1;
@%p8 bra BB66_17;

mul.lo.s64 %rd49, %rd3, 136;
add.s64 %rd6, %rd41, %rd49;
shl.b64 %rd51, %rd2, 3;
add.s64 %rd7, %rd32, %rd51;
mul.lo.s64 %rd54, %rd24, %rd1;
mad.lo.s32 %r32, %r4, 16, %r2;
mad.lo.s32 %r33, %r23, %r32, %r1;
cvt.s64.s32	%rd55, %r33;
add.s64 %rd56, %rd54, %rd55;
shl.b64 %rd57, %rd56, 3;
add.s64 %rd58, %rd57, %rd22;
add.s64 %rd83, %rd58, 128;
add.s32 %r51, %r1, 16;
mul.lo.s64 %rd59, %rd25, %rd1;
mad.lo.s32 %r34, %r3, 16, %r2;
mad.lo.s32 %r35, %r24, %r34, %r1;
cvt.s64.s32	%rd60, %r35;
add.s64 %rd61, %rd59, %rd60;
shl.b64 %rd62, %rd61, 3;
add.s64 %rd63, %rd62, %rd23;
add.s64 %rd82, %rd63, 128;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r52, 0;

BB66_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd7];
ld.shared.v2.f32 {%f47, %f48}, [%rd6];
fma.rn.f32 %f51, %f47, %f43, %f286;
fma.rn.f32 %f52, %f47, %f44, %f285;
mul.f32 %f53, %f48, %f44;
sub.f32 %f54, %f51, %f53;
fma.rn.f32 %f55, %f48, %f43, %f52;
ld.shared.v2.f32 {%f56, %f57}, [%rd7+136];
ld.shared.v2.f32 {%f60, %f61}, [%rd6+8];
fma.rn.f32 %f64, %f60, %f56, %f54;
fma.rn.f32 %f65, %f60, %f57, %f55;
mul.f32 %f66, %f61, %f57;
sub.f32 %f67, %f64, %f66;
fma.rn.f32 %f68, %f61, %f56, %f65;
ld.shared.v2.f32 {%f69, %f70}, [%rd7+272];
ld.shared.v2.f32 {%f73, %f74}, [%rd6+16];
fma.rn.f32 %f77, %f73, %f69, %f67;
fma.rn.f32 %f78, %f73, %f70, %f68;
mul.f32 %f79, %f74, %f70;
sub.f32 %f80, %f77, %f79;
fma.rn.f32 %f81, %f74, %f69, %f78;
ld.shared.v2.f32 {%f82, %f83}, [%rd7+408];
ld.shared.v2.f32 {%f86, %f87}, [%rd6+24];
fma.rn.f32 %f90, %f86, %f82, %f80;
fma.rn.f32 %f91, %f86, %f83, %f81;
mul.f32 %f92, %f87, %f83;
sub.f32 %f93, %f90, %f92;
fma.rn.f32 %f94, %f87, %f82, %f91;
ld.shared.v2.f32 {%f95, %f96}, [%rd7+544];
ld.shared.v2.f32 {%f99, %f100}, [%rd6+32];
fma.rn.f32 %f103, %f99, %f95, %f93;
fma.rn.f32 %f104, %f99, %f96, %f94;
mul.f32 %f105, %f100, %f96;
sub.f32 %f106, %f103, %f105;
fma.rn.f32 %f107, %f100, %f95, %f104;
ld.shared.v2.f32 {%f108, %f109}, [%rd7+680];
ld.shared.v2.f32 {%f112, %f113}, [%rd6+40];
fma.rn.f32 %f116, %f112, %f108, %f106;
fma.rn.f32 %f117, %f112, %f109, %f107;
mul.f32 %f118, %f113, %f109;
sub.f32 %f119, %f116, %f118;
fma.rn.f32 %f120, %f113, %f108, %f117;
ld.shared.v2.f32 {%f121, %f122}, [%rd7+816];
ld.shared.v2.f32 {%f125, %f126}, [%rd6+48];
fma.rn.f32 %f129, %f125, %f121, %f119;
fma.rn.f32 %f130, %f125, %f122, %f120;
mul.f32 %f131, %f126, %f122;
sub.f32 %f132, %f129, %f131;
fma.rn.f32 %f133, %f126, %f121, %f130;
ld.shared.v2.f32 {%f134, %f135}, [%rd7+952];
ld.shared.v2.f32 {%f138, %f139}, [%rd6+56];
fma.rn.f32 %f142, %f138, %f134, %f132;
fma.rn.f32 %f143, %f138, %f135, %f133;
mul.f32 %f144, %f139, %f135;
sub.f32 %f145, %f142, %f144;
fma.rn.f32 %f146, %f139, %f134, %f143;
ld.shared.v2.f32 {%f147, %f148}, [%rd7+1088];
ld.shared.v2.f32 {%f151, %f152}, [%rd6+64];
fma.rn.f32 %f155, %f151, %f147, %f145;
fma.rn.f32 %f156, %f151, %f148, %f146;
mul.f32 %f157, %f152, %f148;
sub.f32 %f158, %f155, %f157;
fma.rn.f32 %f159, %f152, %f147, %f156;
ld.shared.v2.f32 {%f160, %f161}, [%rd7+1224];
ld.shared.v2.f32 {%f164, %f165}, [%rd6+72];
fma.rn.f32 %f168, %f164, %f160, %f158;
fma.rn.f32 %f169, %f164, %f161, %f159;
mul.f32 %f170, %f165, %f161;
sub.f32 %f171, %f168, %f170;
fma.rn.f32 %f172, %f165, %f160, %f169;
ld.shared.v2.f32 {%f173, %f174}, [%rd7+1360];
ld.shared.v2.f32 {%f177, %f178}, [%rd6+80];
fma.rn.f32 %f181, %f177, %f173, %f171;
fma.rn.f32 %f182, %f177, %f174, %f172;
mul.f32 %f183, %f178, %f174;
sub.f32 %f184, %f181, %f183;
fma.rn.f32 %f185, %f178, %f173, %f182;
ld.shared.v2.f32 {%f186, %f187}, [%rd7+1496];
ld.shared.v2.f32 {%f190, %f191}, [%rd6+88];
fma.rn.f32 %f194, %f190, %f186, %f184;
fma.rn.f32 %f195, %f190, %f187, %f185;
mul.f32 %f196, %f191, %f187;
sub.f32 %f197, %f194, %f196;
fma.rn.f32 %f198, %f191, %f186, %f195;
ld.shared.v2.f32 {%f199, %f200}, [%rd7+1632];
ld.shared.v2.f32 {%f203, %f204}, [%rd6+96];
fma.rn.f32 %f207, %f203, %f199, %f197;
fma.rn.f32 %f208, %f203, %f200, %f198;
mul.f32 %f209, %f204, %f200;
sub.f32 %f210, %f207, %f209;
fma.rn.f32 %f211, %f204, %f199, %f208;
ld.shared.v2.f32 {%f212, %f213}, [%rd7+1768];
ld.shared.v2.f32 {%f216, %f217}, [%rd6+104];
fma.rn.f32 %f220, %f216, %f212, %f210;
fma.rn.f32 %f221, %f216, %f213, %f211;
mul.f32 %f222, %f217, %f213;
sub.f32 %f223, %f220, %f222;
fma.rn.f32 %f224, %f217, %f212, %f221;
ld.shared.v2.f32 {%f225, %f226}, [%rd7+1904];
ld.shared.v2.f32 {%f229, %f230}, [%rd6+112];
fma.rn.f32 %f233, %f229, %f225, %f223;
fma.rn.f32 %f234, %f229, %f226, %f224;
mul.f32 %f235, %f230, %f226;
sub.f32 %f236, %f233, %f235;
fma.rn.f32 %f237, %f230, %f225, %f234;
ld.shared.v2.f32 {%f238, %f239}, [%rd7+2040];
ld.shared.v2.f32 {%f242, %f243}, [%rd6+120];
fma.rn.f32 %f246, %f242, %f238, %f236;
fma.rn.f32 %f247, %f242, %f239, %f237;
mul.f32 %f248, %f243, %f239;
sub.f32 %f286, %f246, %f248;
fma.rn.f32 %f285, %f243, %f238, %f247;
bar.sync 0;
setp.lt.s32	%p9, %r51, %r22;
and.pred %p11, %p9, %p6;
@%p11 bra BB66_12;
bra.uni BB66_11;

BB66_12:

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd83];

	st.shared.v2.f32 [%rd5], {%f250, %f251};
bra.uni BB66_13;

BB66_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd5], {%f249, %f249};

BB66_13:
and.pred %p14, %p9, %p2;
@%p14 bra BB66_15;
bra.uni BB66_14;

BB66_15:

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd82];

	st.shared.v2.f32 [%rd4], {%f253, %f254};
bra.uni BB66_16;

BB66_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd4], {%f252, %f252};

BB66_16:
bar.sync 0;
add.s64 %rd83, %rd83, 128;
add.s32 %r51, %r51, 16;
add.s64 %rd82, %rd82, 128;
add.s32 %r52, %r52, 16;
setp.lt.s32	%p15, %r52, %r9;
@%p15 bra BB66_10;

BB66_17:
sub.s32 %r36, %r22, %r52;
setp.lt.s32	%p16, %r36, 1;
@%p16 bra BB66_20;

mov.u32 %r49, %tid.x;
mul.wide.s32 %rd78, %r49, 136;
mov.u32 %r48, %tid.y;
mul.wide.s32 %rd77, %r48, 8;
mov.u64 %rd76, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u64 %rd75, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
sub.s32 %r53, %r52, %r22;
add.s64 %rd85, %rd76, %rd77;
add.s64 %rd84, %rd75, %rd78;

BB66_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd85];
ld.shared.v2.f32 {%f259, %f260}, [%rd84];
fma.rn.f32 %f263, %f259, %f255, %f286;
fma.rn.f32 %f264, %f259, %f256, %f285;
mul.f32 %f265, %f260, %f256;
sub.f32 %f286, %f263, %f265;
fma.rn.f32 %f285, %f260, %f255, %f264;
add.s64 %rd85, %rd85, 136;
add.s64 %rd84, %rd84, 8;
add.s32 %r53, %r53, 1;
setp.ne.s32	%p17, %r53, 0;
@%p17 bra BB66_19;

BB66_20:
ld.param.u32 %r42, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
mov.u32 %r41, %ctaid.x;
shl.b32 %r40, %r41, 4;
mov.u32 %r39, %tid.x;
add.s32 %r19, %r40, %r39;
setp.lt.s32	%p18, %r19, %r42;
and.pred %p20, %p18, %p2;
@!%p20 bra BB66_24;
bra.uni BB66_21;

BB66_21:
ld.param.u64 %rd81, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
ld.param.u64 %rd80, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
mov.u32 %r50, %ctaid.z;
cvt.s64.s32	%rd79, %r50;
ld.param.u32 %r47, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mov.u32 %r46, %ctaid.y;
mov.u32 %r45, %tid.y;
shl.b32 %r44, %r46, 4;
add.s32 %r43, %r44, %r45;
mul.lo.s64 %rd70, %rd79, %rd80;
mad.lo.s32 %r38, %r43, %r47, %r19;
cvt.s64.s32	%rd71, %r38;
add.s64 %rd72, %rd71, %rd70;
cvta.to.global.u64 %rd73, %rd81;
shl.b64 %rd74, %rd72, 3;
add.s64 %rd20, %rd73, %rd74;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB66_23;
bra.uni BB66_22;

BB66_23:
ld.global.v2.f32 {%f268, %f269}, [%rd20];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.global.v2.f32 [%rd20], {%f279, %f280};
bra.uni BB66_24;

BB66_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.global.v2.f32 [%rd20], {%f267, %f266};

BB66_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<59>;
.reg .b64 %rd<74>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r24, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r26, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r55, %tid.x;
mov.u32 %r56, %tid.y;
mov.u32 %r27, %ctaid.x;
shl.b32 %r3, %r27, 4;
setp.eq.s32	%p1, %r26, 0;
@%p1 bra BB67_2;

cvta.to.global.u64 %rd24, %rd22;
ld.global.v2.f32 {%f29, %f30}, [%rd24];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd25, %rd23;
ld.global.v2.f32 {%f31, %f32}, [%rd25];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB67_2:
mov.u32 %r28, %ctaid.y;
shl.b32 %r29, %r28, 4;
mov.u32 %r30, %ctaid.z;
cvt.s64.s32	%rd26, %r30;
mul.lo.s64 %rd1, %rd26, %rd19;
mul.lo.s64 %rd2, %rd26, %rd20;
add.s32 %r4, %r29, %r55;
setp.lt.s32	%p2, %r4, %r21;
setp.lt.s32	%p3, %r56, %r22;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd3, %r55;
cvt.s64.s32	%rd4, %r56;
mul.wide.s32 %rd27, %r56, 136;
mov.u64 %rd28, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd29, %rd28, %rd27;
mul.wide.s32 %rd30, %r55, 8;
add.s64 %rd5, %rd29, %rd30;
@%p4 bra BB67_4;
bra.uni BB67_3;

BB67_4:
mad.lo.s32 %r31, %r56, %r24, %r4;
cvt.s64.s32	%rd32, %r31;
add.s64 %rd33, %rd2, %rd32;
shl.b64 %rd34, %rd33, 3;
add.s64 %rd31, %rd18, %rd34;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd31];

	st.shared.v2.f32 [%rd5], {%f34, %f35};
bra.uni BB67_5;

BB67_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd5], {%f33, %f33};

BB67_5:
add.s32 %r5, %r3, %r56;
setp.lt.s32	%p5, %r5, %r20;
setp.lt.s32	%p6, %r55, %r22;
and.pred %p7, %p6, %p5;
mul.lo.s64 %rd35, %rd4, 136;
mov.u64 %rd36, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd37, %rd36, %rd35;
shl.b64 %rd38, %rd3, 3;
add.s64 %rd6, %rd37, %rd38;
@%p7 bra BB67_7;
bra.uni BB67_6;

BB67_7:
mad.lo.s32 %r32, %r5, %r23, %r55;
cvt.s64.s32	%rd40, %r32;
add.s64 %rd41, %rd40, %rd1;
shl.b64 %rd42, %rd41, 3;
add.s64 %rd39, %rd17, %rd42;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd39];

	st.shared.v2.f32 [%rd6], {%f37, %f38};
bra.uni BB67_8;

BB67_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd6], {%f36, %f36};

BB67_8:
bar.sync 0;
add.s32 %r6, %r22, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r57, 0;
setp.lt.s32	%p8, %r6, 1;
@%p8 bra BB67_17;

mul.lo.s32 %r7, %r5, %r23;
mul.lo.s64 %rd43, %rd3, 136;
add.s64 %rd7, %rd36, %rd43;
shl.b64 %rd45, %rd4, 3;
add.s64 %rd8, %rd28, %rd45;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r57, 0;

BB67_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd8];
ld.shared.v2.f32 {%f47, %f48}, [%rd7];
fma.rn.f32 %f51, %f47, %f43, %f286;
fma.rn.f32 %f52, %f47, %f44, %f285;
mul.f32 %f53, %f48, %f44;
sub.f32 %f54, %f51, %f53;
fma.rn.f32 %f55, %f48, %f43, %f52;
ld.shared.v2.f32 {%f56, %f57}, [%rd8+136];
ld.shared.v2.f32 {%f60, %f61}, [%rd7+8];
fma.rn.f32 %f64, %f60, %f56, %f54;
fma.rn.f32 %f65, %f60, %f57, %f55;
mul.f32 %f66, %f61, %f57;
sub.f32 %f67, %f64, %f66;
fma.rn.f32 %f68, %f61, %f56, %f65;
ld.shared.v2.f32 {%f69, %f70}, [%rd8+272];
ld.shared.v2.f32 {%f73, %f74}, [%rd7+16];
fma.rn.f32 %f77, %f73, %f69, %f67;
fma.rn.f32 %f78, %f73, %f70, %f68;
mul.f32 %f79, %f74, %f70;
sub.f32 %f80, %f77, %f79;
fma.rn.f32 %f81, %f74, %f69, %f78;
ld.shared.v2.f32 {%f82, %f83}, [%rd8+408];
ld.shared.v2.f32 {%f86, %f87}, [%rd7+24];
fma.rn.f32 %f90, %f86, %f82, %f80;
fma.rn.f32 %f91, %f86, %f83, %f81;
mul.f32 %f92, %f87, %f83;
sub.f32 %f93, %f90, %f92;
fma.rn.f32 %f94, %f87, %f82, %f91;
ld.shared.v2.f32 {%f95, %f96}, [%rd8+544];
ld.shared.v2.f32 {%f99, %f100}, [%rd7+32];
fma.rn.f32 %f103, %f99, %f95, %f93;
fma.rn.f32 %f104, %f99, %f96, %f94;
mul.f32 %f105, %f100, %f96;
sub.f32 %f106, %f103, %f105;
fma.rn.f32 %f107, %f100, %f95, %f104;
ld.shared.v2.f32 {%f108, %f109}, [%rd8+680];
ld.shared.v2.f32 {%f112, %f113}, [%rd7+40];
fma.rn.f32 %f116, %f112, %f108, %f106;
fma.rn.f32 %f117, %f112, %f109, %f107;
mul.f32 %f118, %f113, %f109;
sub.f32 %f119, %f116, %f118;
fma.rn.f32 %f120, %f113, %f108, %f117;
ld.shared.v2.f32 {%f121, %f122}, [%rd8+816];
ld.shared.v2.f32 {%f125, %f126}, [%rd7+48];
fma.rn.f32 %f129, %f125, %f121, %f119;
fma.rn.f32 %f130, %f125, %f122, %f120;
mul.f32 %f131, %f126, %f122;
sub.f32 %f132, %f129, %f131;
fma.rn.f32 %f133, %f126, %f121, %f130;
ld.shared.v2.f32 {%f134, %f135}, [%rd8+952];
ld.shared.v2.f32 {%f138, %f139}, [%rd7+56];
fma.rn.f32 %f142, %f138, %f134, %f132;
fma.rn.f32 %f143, %f138, %f135, %f133;
mul.f32 %f144, %f139, %f135;
sub.f32 %f145, %f142, %f144;
fma.rn.f32 %f146, %f139, %f134, %f143;
ld.shared.v2.f32 {%f147, %f148}, [%rd8+1088];
ld.shared.v2.f32 {%f151, %f152}, [%rd7+64];
fma.rn.f32 %f155, %f151, %f147, %f145;
fma.rn.f32 %f156, %f151, %f148, %f146;
mul.f32 %f157, %f152, %f148;
sub.f32 %f158, %f155, %f157;
fma.rn.f32 %f159, %f152, %f147, %f156;
ld.shared.v2.f32 {%f160, %f161}, [%rd8+1224];
ld.shared.v2.f32 {%f164, %f165}, [%rd7+72];
fma.rn.f32 %f168, %f164, %f160, %f158;
fma.rn.f32 %f169, %f164, %f161, %f159;
mul.f32 %f170, %f165, %f161;
sub.f32 %f171, %f168, %f170;
fma.rn.f32 %f172, %f165, %f160, %f169;
ld.shared.v2.f32 {%f173, %f174}, [%rd8+1360];
ld.shared.v2.f32 {%f177, %f178}, [%rd7+80];
fma.rn.f32 %f181, %f177, %f173, %f171;
fma.rn.f32 %f182, %f177, %f174, %f172;
mul.f32 %f183, %f178, %f174;
sub.f32 %f184, %f181, %f183;
fma.rn.f32 %f185, %f178, %f173, %f182;
ld.shared.v2.f32 {%f186, %f187}, [%rd8+1496];
ld.shared.v2.f32 {%f190, %f191}, [%rd7+88];
fma.rn.f32 %f194, %f190, %f186, %f184;
fma.rn.f32 %f195, %f190, %f187, %f185;
mul.f32 %f196, %f191, %f187;
sub.f32 %f197, %f194, %f196;
fma.rn.f32 %f198, %f191, %f186, %f195;
ld.shared.v2.f32 {%f199, %f200}, [%rd8+1632];
ld.shared.v2.f32 {%f203, %f204}, [%rd7+96];
fma.rn.f32 %f207, %f203, %f199, %f197;
fma.rn.f32 %f208, %f203, %f200, %f198;
mul.f32 %f209, %f204, %f200;
sub.f32 %f210, %f207, %f209;
fma.rn.f32 %f211, %f204, %f199, %f208;
ld.shared.v2.f32 {%f212, %f213}, [%rd8+1768];
ld.shared.v2.f32 {%f216, %f217}, [%rd7+104];
fma.rn.f32 %f220, %f216, %f212, %f210;
fma.rn.f32 %f221, %f216, %f213, %f211;
mul.f32 %f222, %f217, %f213;
sub.f32 %f223, %f220, %f222;
fma.rn.f32 %f224, %f217, %f212, %f221;
ld.shared.v2.f32 {%f225, %f226}, [%rd8+1904];
ld.shared.v2.f32 {%f229, %f230}, [%rd7+112];
fma.rn.f32 %f233, %f229, %f225, %f223;
fma.rn.f32 %f234, %f229, %f226, %f224;
mul.f32 %f235, %f230, %f226;
sub.f32 %f236, %f233, %f235;
fma.rn.f32 %f237, %f230, %f225, %f234;
ld.shared.v2.f32 {%f238, %f239}, [%rd8+2040];
ld.shared.v2.f32 {%f242, %f243}, [%rd7+120];
fma.rn.f32 %f246, %f242, %f238, %f236;
fma.rn.f32 %f247, %f242, %f239, %f237;
mul.f32 %f248, %f243, %f239;
sub.f32 %f286, %f246, %f248;
fma.rn.f32 %f285, %f243, %f238, %f247;
add.s32 %r56, %r56, 16;
bar.sync 0;
add.s32 %r55, %r55, 16;
setp.lt.s32	%p9, %r55, %r22;
and.pred %p11, %p9, %p5;
@%p11 bra BB67_12;
bra.uni BB67_11;

BB67_12:
ld.param.u64 %rd68, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
add.s32 %r35, %r55, %r7;
cvt.s64.s32	%rd48, %r35;
add.s64 %rd49, %rd48, %rd1;
shl.b64 %rd50, %rd49, 3;
add.s64 %rd47, %rd68, %rd50;

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd47];

	st.shared.v2.f32 [%rd6], {%f250, %f251};
bra.uni BB67_13;

BB67_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd6], {%f249, %f249};

BB67_13:
setp.lt.s32	%p13, %r56, %r22;
and.pred %p14, %p2, %p13;
@%p14 bra BB67_15;
bra.uni BB67_14;

BB67_15:
ld.param.u32 %r54, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd67, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
mad.lo.s32 %r36, %r56, %r54, %r4;
cvt.s64.s32	%rd52, %r36;
add.s64 %rd53, %rd52, %rd2;
shl.b64 %rd54, %rd53, 3;
add.s64 %rd51, %rd67, %rd54;

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd51];

	st.shared.v2.f32 [%rd5], {%f253, %f254};
bra.uni BB67_16;

BB67_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd5], {%f252, %f252};

BB67_16:
bar.sync 0;
add.s32 %r57, %r57, 16;
setp.lt.s32	%p15, %r57, %r6;
@%p15 bra BB67_10;

BB67_17:
sub.s32 %r37, %r22, %r57;
setp.lt.s32	%p16, %r37, 1;
@%p16 bra BB67_20;

mov.u64 %rd66, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u64 %rd65, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
sub.s32 %r58, %r57, %r22;
mov.u32 %r38, %tid.y;
mul.wide.s32 %rd55, %r38, 8;
add.s64 %rd73, %rd66, %rd55;
mov.u32 %r39, %tid.x;
mul.wide.s32 %rd57, %r39, 136;
add.s64 %rd72, %rd65, %rd57;

BB67_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd73];
ld.shared.v2.f32 {%f259, %f260}, [%rd72];
fma.rn.f32 %f263, %f259, %f255, %f286;
fma.rn.f32 %f264, %f259, %f256, %f285;
mul.f32 %f265, %f260, %f256;
sub.f32 %f286, %f263, %f265;
fma.rn.f32 %f285, %f260, %f255, %f264;
add.s64 %rd73, %rd73, 136;
add.s64 %rd72, %rd72, 8;
add.s32 %r58, %r58, 1;
setp.ne.s32	%p17, %r58, 0;
@%p17 bra BB67_19;

BB67_20:
mov.u32 %r51, %ctaid.y;
shl.b32 %r50, %r51, 4;
ld.param.u32 %r49, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
mov.u32 %r48, %ctaid.x;
shl.b32 %r47, %r48, 4;
ld.param.u32 %r46, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
mov.u32 %r40, %tid.x;
add.s32 %r18, %r47, %r40;
setp.lt.s32	%p18, %r18, %r49;
mov.u32 %r43, %tid.y;
add.s32 %r19, %r50, %r43;
setp.lt.s32	%p19, %r19, %r46;
and.pred %p20, %p18, %p19;
@!%p20 bra BB67_24;
bra.uni BB67_21;

BB67_21:
ld.param.u64 %rd71, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
ld.param.u64 %rd70, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
mov.u32 %r53, %ctaid.z;
cvt.s64.s32	%rd69, %r53;
ld.param.u32 %r52, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mad.lo.s32 %r44, %r19, %r52, %r18;
cvt.s64.s32	%rd59, %r44;
mul.lo.s64 %rd61, %rd69, %rd70;
add.s64 %rd62, %rd59, %rd61;
cvta.to.global.u64 %rd63, %rd71;
shl.b64 %rd64, %rd62, 3;
add.s64 %rd15, %rd63, %rd64;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB67_23;
bra.uni BB67_22;

BB67_23:
ld.global.v2.f32 {%f268, %f269}, [%rd15];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.global.v2.f32 [%rd15], {%f279, %f280};
bra.uni BB67_24;

BB67_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.global.v2.f32 [%rd15], {%f267, %f266};

BB67_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<62>;
.reg .b64 %rd<74>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r24, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r26, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r58, %tid.x;
mov.u32 %r59, %tid.y;
mov.u32 %r27, %ctaid.x;
shl.b32 %r3, %r27, 4;
setp.eq.s32	%p1, %r26, 0;
@%p1 bra BB68_2;

cvta.to.global.u64 %rd24, %rd22;
ld.global.v2.f32 {%f29, %f30}, [%rd24];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd25, %rd23;
ld.global.v2.f32 {%f31, %f32}, [%rd25];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB68_2:
mov.u32 %r28, %ctaid.y;
shl.b32 %r29, %r28, 4;
mov.u32 %r30, %ctaid.z;
cvt.s64.s32	%rd26, %r30;
mul.lo.s64 %rd1, %rd26, %rd19;
mul.lo.s64 %rd2, %rd26, %rd20;
add.s32 %r4, %r29, %r58;
setp.lt.s32	%p2, %r4, %r21;
setp.lt.s32	%p3, %r59, %r22;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd3, %r58;
cvt.s64.s32	%rd4, %r59;
mul.wide.s32 %rd27, %r59, 136;
mov.u64 %rd28, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd29, %rd28, %rd27;
mul.wide.s32 %rd30, %r58, 8;
add.s64 %rd5, %rd29, %rd30;
@%p4 bra BB68_4;
bra.uni BB68_3;

BB68_4:
mad.lo.s32 %r31, %r59, %r24, %r4;
cvt.s64.s32	%rd32, %r31;
add.s64 %rd33, %rd2, %rd32;
shl.b64 %rd34, %rd33, 3;
add.s64 %rd31, %rd18, %rd34;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd31];

	st.shared.v2.f32 [%rd5], {%f34, %f35};
bra.uni BB68_5;

BB68_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd5], {%f33, %f33};

BB68_5:
add.s32 %r5, %r3, %r59;
setp.lt.s32	%p5, %r5, %r20;
setp.lt.s32	%p6, %r58, %r22;
and.pred %p7, %p6, %p5;
mul.lo.s64 %rd35, %rd4, 136;
mov.u64 %rd36, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd37, %rd36, %rd35;
shl.b64 %rd38, %rd3, 3;
add.s64 %rd6, %rd37, %rd38;
@%p7 bra BB68_7;
bra.uni BB68_6;

BB68_7:
mad.lo.s32 %r32, %r5, %r23, %r58;
cvt.s64.s32	%rd40, %r32;
add.s64 %rd41, %rd40, %rd1;
shl.b64 %rd42, %rd41, 3;
add.s64 %rd39, %rd17, %rd42;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd39];

	st.shared.v2.f32 [%rd6], {%f37, %f38};
bra.uni BB68_8;

BB68_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd6], {%f36, %f36};

BB68_8:
bar.sync 0;
add.s32 %r6, %r22, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r60, 0;
setp.lt.s32	%p8, %r6, 1;
@%p8 bra BB68_17;

mul.lo.s32 %r7, %r5, %r23;
mul.lo.s64 %rd43, %rd3, 136;
add.s64 %rd7, %rd36, %rd43;
shl.b64 %rd45, %rd4, 3;
add.s64 %rd8, %rd28, %rd45;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r60, 0;

BB68_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd8];
ld.shared.v2.f32 {%f47, %f48}, [%rd7];
fma.rn.f32 %f51, %f47, %f43, %f286;
mul.f32 %f52, %f47, %f44;
sub.f32 %f53, %f285, %f52;
fma.rn.f32 %f54, %f48, %f44, %f51;
fma.rn.f32 %f55, %f48, %f43, %f53;
ld.shared.v2.f32 {%f56, %f57}, [%rd8+136];
ld.shared.v2.f32 {%f60, %f61}, [%rd7+8];
fma.rn.f32 %f64, %f60, %f56, %f54;
mul.f32 %f65, %f60, %f57;
sub.f32 %f66, %f55, %f65;
fma.rn.f32 %f67, %f61, %f57, %f64;
fma.rn.f32 %f68, %f61, %f56, %f66;
ld.shared.v2.f32 {%f69, %f70}, [%rd8+272];
ld.shared.v2.f32 {%f73, %f74}, [%rd7+16];
fma.rn.f32 %f77, %f73, %f69, %f67;
mul.f32 %f78, %f73, %f70;
sub.f32 %f79, %f68, %f78;
fma.rn.f32 %f80, %f74, %f70, %f77;
fma.rn.f32 %f81, %f74, %f69, %f79;
ld.shared.v2.f32 {%f82, %f83}, [%rd8+408];
ld.shared.v2.f32 {%f86, %f87}, [%rd7+24];
fma.rn.f32 %f90, %f86, %f82, %f80;
mul.f32 %f91, %f86, %f83;
sub.f32 %f92, %f81, %f91;
fma.rn.f32 %f93, %f87, %f83, %f90;
fma.rn.f32 %f94, %f87, %f82, %f92;
ld.shared.v2.f32 {%f95, %f96}, [%rd8+544];
ld.shared.v2.f32 {%f99, %f100}, [%rd7+32];
fma.rn.f32 %f103, %f99, %f95, %f93;
mul.f32 %f104, %f99, %f96;
sub.f32 %f105, %f94, %f104;
fma.rn.f32 %f106, %f100, %f96, %f103;
fma.rn.f32 %f107, %f100, %f95, %f105;
ld.shared.v2.f32 {%f108, %f109}, [%rd8+680];
ld.shared.v2.f32 {%f112, %f113}, [%rd7+40];
fma.rn.f32 %f116, %f112, %f108, %f106;
mul.f32 %f117, %f112, %f109;
sub.f32 %f118, %f107, %f117;
fma.rn.f32 %f119, %f113, %f109, %f116;
fma.rn.f32 %f120, %f113, %f108, %f118;
ld.shared.v2.f32 {%f121, %f122}, [%rd8+816];
ld.shared.v2.f32 {%f125, %f126}, [%rd7+48];
fma.rn.f32 %f129, %f125, %f121, %f119;
mul.f32 %f130, %f125, %f122;
sub.f32 %f131, %f120, %f130;
fma.rn.f32 %f132, %f126, %f122, %f129;
fma.rn.f32 %f133, %f126, %f121, %f131;
ld.shared.v2.f32 {%f134, %f135}, [%rd8+952];
ld.shared.v2.f32 {%f138, %f139}, [%rd7+56];
fma.rn.f32 %f142, %f138, %f134, %f132;
mul.f32 %f143, %f138, %f135;
sub.f32 %f144, %f133, %f143;
fma.rn.f32 %f145, %f139, %f135, %f142;
fma.rn.f32 %f146, %f139, %f134, %f144;
ld.shared.v2.f32 {%f147, %f148}, [%rd8+1088];
ld.shared.v2.f32 {%f151, %f152}, [%rd7+64];
fma.rn.f32 %f155, %f151, %f147, %f145;
mul.f32 %f156, %f151, %f148;
sub.f32 %f157, %f146, %f156;
fma.rn.f32 %f158, %f152, %f148, %f155;
fma.rn.f32 %f159, %f152, %f147, %f157;
ld.shared.v2.f32 {%f160, %f161}, [%rd8+1224];
ld.shared.v2.f32 {%f164, %f165}, [%rd7+72];
fma.rn.f32 %f168, %f164, %f160, %f158;
mul.f32 %f169, %f164, %f161;
sub.f32 %f170, %f159, %f169;
fma.rn.f32 %f171, %f165, %f161, %f168;
fma.rn.f32 %f172, %f165, %f160, %f170;
ld.shared.v2.f32 {%f173, %f174}, [%rd8+1360];
ld.shared.v2.f32 {%f177, %f178}, [%rd7+80];
fma.rn.f32 %f181, %f177, %f173, %f171;
mul.f32 %f182, %f177, %f174;
sub.f32 %f183, %f172, %f182;
fma.rn.f32 %f184, %f178, %f174, %f181;
fma.rn.f32 %f185, %f178, %f173, %f183;
ld.shared.v2.f32 {%f186, %f187}, [%rd8+1496];
ld.shared.v2.f32 {%f190, %f191}, [%rd7+88];
fma.rn.f32 %f194, %f190, %f186, %f184;
mul.f32 %f195, %f190, %f187;
sub.f32 %f196, %f185, %f195;
fma.rn.f32 %f197, %f191, %f187, %f194;
fma.rn.f32 %f198, %f191, %f186, %f196;
ld.shared.v2.f32 {%f199, %f200}, [%rd8+1632];
ld.shared.v2.f32 {%f203, %f204}, [%rd7+96];
fma.rn.f32 %f207, %f203, %f199, %f197;
mul.f32 %f208, %f203, %f200;
sub.f32 %f209, %f198, %f208;
fma.rn.f32 %f210, %f204, %f200, %f207;
fma.rn.f32 %f211, %f204, %f199, %f209;
ld.shared.v2.f32 {%f212, %f213}, [%rd8+1768];
ld.shared.v2.f32 {%f216, %f217}, [%rd7+104];
fma.rn.f32 %f220, %f216, %f212, %f210;
mul.f32 %f221, %f216, %f213;
sub.f32 %f222, %f211, %f221;
fma.rn.f32 %f223, %f217, %f213, %f220;
fma.rn.f32 %f224, %f217, %f212, %f222;
ld.shared.v2.f32 {%f225, %f226}, [%rd8+1904];
ld.shared.v2.f32 {%f229, %f230}, [%rd7+112];
fma.rn.f32 %f233, %f229, %f225, %f223;
mul.f32 %f234, %f229, %f226;
sub.f32 %f235, %f224, %f234;
fma.rn.f32 %f236, %f230, %f226, %f233;
fma.rn.f32 %f237, %f230, %f225, %f235;
ld.shared.v2.f32 {%f238, %f239}, [%rd8+2040];
ld.shared.v2.f32 {%f242, %f243}, [%rd7+120];
fma.rn.f32 %f246, %f242, %f238, %f236;
mul.f32 %f247, %f242, %f239;
sub.f32 %f248, %f237, %f247;
fma.rn.f32 %f286, %f243, %f239, %f246;
fma.rn.f32 %f285, %f243, %f238, %f248;
bar.sync 0;
add.s32 %r58, %r58, 16;
setp.lt.s32	%p9, %r58, %r22;
and.pred %p11, %p9, %p5;
@%p11 bra BB68_12;
bra.uni BB68_11;

BB68_12:
ld.param.u64 %rd68, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
add.s32 %r35, %r58, %r7;
cvt.s64.s32	%rd48, %r35;
add.s64 %rd49, %rd48, %rd1;
shl.b64 %rd50, %rd49, 3;
add.s64 %rd47, %rd68, %rd50;

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd47];

	st.shared.v2.f32 [%rd6], {%f250, %f251};
bra.uni BB68_13;

BB68_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd6], {%f249, %f249};

BB68_13:
add.s32 %r55, %r59, 16;
setp.lt.s32	%p13, %r55, %r22;
and.pred %p14, %p2, %p13;
@%p14 bra BB68_15;
bra.uni BB68_14;

BB68_15:
add.s32 %r57, %r59, 16;
ld.param.u64 %rd67, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r53, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
mad.lo.s32 %r36, %r57, %r53, %r4;
cvt.s64.s32	%rd52, %r36;
add.s64 %rd53, %rd52, %rd2;
shl.b64 %rd54, %rd53, 3;
add.s64 %rd51, %rd67, %rd54;

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd51];

	st.shared.v2.f32 [%rd5], {%f253, %f254};
bra.uni BB68_16;

BB68_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd5], {%f252, %f252};

BB68_16:
bar.sync 0;
add.s32 %r59, %r59, 16;
add.s32 %r60, %r60, 16;
setp.lt.s32	%p15, %r60, %r6;
@%p15 bra BB68_10;

BB68_17:
sub.s32 %r37, %r22, %r60;
setp.lt.s32	%p16, %r37, 1;
@%p16 bra BB68_20;

mov.u64 %rd66, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u64 %rd65, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
sub.s32 %r61, %r60, %r22;
mov.u32 %r38, %tid.y;
mul.wide.s32 %rd55, %r38, 8;
add.s64 %rd73, %rd66, %rd55;
mov.u32 %r39, %tid.x;
mul.wide.s32 %rd57, %r39, 136;
add.s64 %rd72, %rd65, %rd57;

BB68_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd73];
ld.shared.v2.f32 {%f259, %f260}, [%rd72];
fma.rn.f32 %f263, %f259, %f255, %f286;
mul.f32 %f264, %f259, %f256;
sub.f32 %f265, %f285, %f264;
fma.rn.f32 %f286, %f260, %f256, %f263;
fma.rn.f32 %f285, %f260, %f255, %f265;
add.s64 %rd73, %rd73, 136;
add.s64 %rd72, %rd72, 8;
add.s32 %r61, %r61, 1;
setp.ne.s32	%p17, %r61, 0;
@%p17 bra BB68_19;

BB68_20:
mov.u32 %r51, %ctaid.y;
shl.b32 %r50, %r51, 4;
ld.param.u32 %r49, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
mov.u32 %r48, %ctaid.x;
shl.b32 %r47, %r48, 4;
ld.param.u32 %r46, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
mov.u32 %r40, %tid.x;
add.s32 %r18, %r47, %r40;
setp.lt.s32	%p18, %r18, %r49;
mov.u32 %r43, %tid.y;
add.s32 %r19, %r50, %r43;
setp.lt.s32	%p19, %r19, %r46;
and.pred %p20, %p18, %p19;
@!%p20 bra BB68_24;
bra.uni BB68_21;

BB68_21:
ld.param.u64 %rd71, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
ld.param.u64 %rd70, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
mov.u32 %r54, %ctaid.z;
cvt.s64.s32	%rd69, %r54;
ld.param.u32 %r52, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb0ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mad.lo.s32 %r44, %r19, %r52, %r18;
cvt.s64.s32	%rd59, %r44;
mul.lo.s64 %rd61, %rd69, %rd70;
add.s64 %rd62, %rd59, %rd61;
cvta.to.global.u64 %rd63, %rd71;
shl.b64 %rd64, %rd62, 3;
add.s64 %rd15, %rd63, %rd64;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB68_23;
bra.uni BB68_22;

BB68_23:
ld.global.v2.f32 {%f268, %f269}, [%rd15];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.global.v2.f32 [%rd15], {%f279, %f280};
bra.uni BB68_24;

BB68_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.global.v2.f32 [%rd15], {%f267, %f266};

BB68_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<54>;
.reg .b64 %rd<86>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r24, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd24, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd25, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd27, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd28, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r26, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r1, %tid.x;
mov.u32 %r2, %tid.y;
mov.u32 %r3, %ctaid.y;
mov.u32 %r4, %ctaid.x;
shl.b32 %r5, %r4, 4;
mov.u32 %r6, %ctaid.z;
setp.eq.s32	%p1, %r26, 0;
@%p1 bra BB69_2;

cvta.to.global.u64 %rd29, %rd27;
ld.global.v2.f32 {%f29, %f30}, [%rd29];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd30, %rd28;
ld.global.v2.f32 {%f31, %f32}, [%rd30];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB69_2:
shl.b32 %r27, %r3, 4;
cvt.s64.s32	%rd1, %r6;
add.s32 %r7, %r27, %r2;
setp.lt.s32	%p2, %r7, %r21;
setp.lt.s32	%p3, %r1, %r22;
and.pred %p4, %p3, %p2;
cvt.s64.s32	%rd2, %r2;
cvt.s64.s32	%rd3, %r1;
mul.wide.s32 %rd31, %r1, 136;
mov.u64 %rd32, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 8;
add.s64 %rd4, %rd33, %rd34;
@%p4 bra BB69_4;
bra.uni BB69_3;

BB69_4:
mul.lo.s64 %rd36, %rd1, %rd25;
mad.lo.s32 %r28, %r7, %r24, %r1;
cvt.s64.s32	%rd37, %r28;
add.s64 %rd38, %rd37, %rd36;
shl.b64 %rd39, %rd38, 3;
add.s64 %rd35, %rd23, %rd39;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd35];

	st.shared.v2.f32 [%rd4], {%f34, %f35};
bra.uni BB69_5;

BB69_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd4], {%f33, %f33};

BB69_5:
add.s32 %r8, %r5, %r2;
setp.lt.s32	%p6, %r8, %r20;
and.pred %p7, %p3, %p6;
mul.lo.s64 %rd40, %rd2, 136;
mov.u64 %rd41, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd42, %rd41, %rd40;
shl.b64 %rd43, %rd3, 3;
add.s64 %rd5, %rd42, %rd43;
@%p7 bra BB69_7;
bra.uni BB69_6;

BB69_7:
mul.lo.s64 %rd45, %rd1, %rd24;
mad.lo.s32 %r29, %r8, %r23, %r1;
cvt.s64.s32	%rd46, %r29;
add.s64 %rd47, %rd46, %rd45;
shl.b64 %rd48, %rd47, 3;
add.s64 %rd44, %rd22, %rd48;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd44];

	st.shared.v2.f32 [%rd5], {%f37, %f38};
bra.uni BB69_8;

BB69_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd5], {%f36, %f36};

BB69_8:
bar.sync 0;
add.s32 %r9, %r22, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r52, 0;
setp.lt.s32	%p8, %r9, 1;
@%p8 bra BB69_17;

mul.lo.s64 %rd49, %rd3, 136;
add.s64 %rd6, %rd41, %rd49;
shl.b64 %rd51, %rd2, 3;
add.s64 %rd7, %rd32, %rd51;
mul.lo.s64 %rd54, %rd24, %rd1;
mad.lo.s32 %r32, %r4, 16, %r2;
mad.lo.s32 %r33, %r23, %r32, %r1;
cvt.s64.s32	%rd55, %r33;
add.s64 %rd56, %rd54, %rd55;
shl.b64 %rd57, %rd56, 3;
add.s64 %rd58, %rd57, %rd22;
add.s64 %rd83, %rd58, 128;
add.s32 %r51, %r1, 16;
mul.lo.s64 %rd59, %rd25, %rd1;
mad.lo.s32 %r34, %r3, 16, %r2;
mad.lo.s32 %r35, %r24, %r34, %r1;
cvt.s64.s32	%rd60, %r35;
add.s64 %rd61, %rd59, %rd60;
shl.b64 %rd62, %rd61, 3;
add.s64 %rd63, %rd62, %rd23;
add.s64 %rd82, %rd63, 128;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r52, 0;

BB69_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd6];
ld.shared.v2.f32 {%f47, %f48}, [%rd7];
fma.rn.f32 %f51, %f43, %f47, %f286;
fma.rn.f32 %f52, %f43, %f48, %f285;
fma.rn.f32 %f53, %f48, %f44, %f51;
mul.f32 %f54, %f47, %f44;
sub.f32 %f55, %f52, %f54;
ld.shared.v2.f32 {%f56, %f57}, [%rd6+8];
ld.shared.v2.f32 {%f60, %f61}, [%rd7+136];
fma.rn.f32 %f64, %f56, %f60, %f53;
fma.rn.f32 %f65, %f56, %f61, %f55;
fma.rn.f32 %f66, %f61, %f57, %f64;
mul.f32 %f67, %f60, %f57;
sub.f32 %f68, %f65, %f67;
ld.shared.v2.f32 {%f69, %f70}, [%rd6+16];
ld.shared.v2.f32 {%f73, %f74}, [%rd7+272];
fma.rn.f32 %f77, %f69, %f73, %f66;
fma.rn.f32 %f78, %f69, %f74, %f68;
fma.rn.f32 %f79, %f74, %f70, %f77;
mul.f32 %f80, %f73, %f70;
sub.f32 %f81, %f78, %f80;
ld.shared.v2.f32 {%f82, %f83}, [%rd6+24];
ld.shared.v2.f32 {%f86, %f87}, [%rd7+408];
fma.rn.f32 %f90, %f82, %f86, %f79;
fma.rn.f32 %f91, %f82, %f87, %f81;
fma.rn.f32 %f92, %f87, %f83, %f90;
mul.f32 %f93, %f86, %f83;
sub.f32 %f94, %f91, %f93;
ld.shared.v2.f32 {%f95, %f96}, [%rd6+32];
ld.shared.v2.f32 {%f99, %f100}, [%rd7+544];
fma.rn.f32 %f103, %f95, %f99, %f92;
fma.rn.f32 %f104, %f95, %f100, %f94;
fma.rn.f32 %f105, %f100, %f96, %f103;
mul.f32 %f106, %f99, %f96;
sub.f32 %f107, %f104, %f106;
ld.shared.v2.f32 {%f108, %f109}, [%rd6+40];
ld.shared.v2.f32 {%f112, %f113}, [%rd7+680];
fma.rn.f32 %f116, %f108, %f112, %f105;
fma.rn.f32 %f117, %f108, %f113, %f107;
fma.rn.f32 %f118, %f113, %f109, %f116;
mul.f32 %f119, %f112, %f109;
sub.f32 %f120, %f117, %f119;
ld.shared.v2.f32 {%f121, %f122}, [%rd6+48];
ld.shared.v2.f32 {%f125, %f126}, [%rd7+816];
fma.rn.f32 %f129, %f121, %f125, %f118;
fma.rn.f32 %f130, %f121, %f126, %f120;
fma.rn.f32 %f131, %f126, %f122, %f129;
mul.f32 %f132, %f125, %f122;
sub.f32 %f133, %f130, %f132;
ld.shared.v2.f32 {%f134, %f135}, [%rd6+56];
ld.shared.v2.f32 {%f138, %f139}, [%rd7+952];
fma.rn.f32 %f142, %f134, %f138, %f131;
fma.rn.f32 %f143, %f134, %f139, %f133;
fma.rn.f32 %f144, %f139, %f135, %f142;
mul.f32 %f145, %f138, %f135;
sub.f32 %f146, %f143, %f145;
ld.shared.v2.f32 {%f147, %f148}, [%rd6+64];
ld.shared.v2.f32 {%f151, %f152}, [%rd7+1088];
fma.rn.f32 %f155, %f147, %f151, %f144;
fma.rn.f32 %f156, %f147, %f152, %f146;
fma.rn.f32 %f157, %f152, %f148, %f155;
mul.f32 %f158, %f151, %f148;
sub.f32 %f159, %f156, %f158;
ld.shared.v2.f32 {%f160, %f161}, [%rd6+72];
ld.shared.v2.f32 {%f164, %f165}, [%rd7+1224];
fma.rn.f32 %f168, %f160, %f164, %f157;
fma.rn.f32 %f169, %f160, %f165, %f159;
fma.rn.f32 %f170, %f165, %f161, %f168;
mul.f32 %f171, %f164, %f161;
sub.f32 %f172, %f169, %f171;
ld.shared.v2.f32 {%f173, %f174}, [%rd6+80];
ld.shared.v2.f32 {%f177, %f178}, [%rd7+1360];
fma.rn.f32 %f181, %f173, %f177, %f170;
fma.rn.f32 %f182, %f173, %f178, %f172;
fma.rn.f32 %f183, %f178, %f174, %f181;
mul.f32 %f184, %f177, %f174;
sub.f32 %f185, %f182, %f184;
ld.shared.v2.f32 {%f186, %f187}, [%rd6+88];
ld.shared.v2.f32 {%f190, %f191}, [%rd7+1496];
fma.rn.f32 %f194, %f186, %f190, %f183;
fma.rn.f32 %f195, %f186, %f191, %f185;
fma.rn.f32 %f196, %f191, %f187, %f194;
mul.f32 %f197, %f190, %f187;
sub.f32 %f198, %f195, %f197;
ld.shared.v2.f32 {%f199, %f200}, [%rd6+96];
ld.shared.v2.f32 {%f203, %f204}, [%rd7+1632];
fma.rn.f32 %f207, %f199, %f203, %f196;
fma.rn.f32 %f208, %f199, %f204, %f198;
fma.rn.f32 %f209, %f204, %f200, %f207;
mul.f32 %f210, %f203, %f200;
sub.f32 %f211, %f208, %f210;
ld.shared.v2.f32 {%f212, %f213}, [%rd6+104];
ld.shared.v2.f32 {%f216, %f217}, [%rd7+1768];
fma.rn.f32 %f220, %f212, %f216, %f209;
fma.rn.f32 %f221, %f212, %f217, %f211;
fma.rn.f32 %f222, %f217, %f213, %f220;
mul.f32 %f223, %f216, %f213;
sub.f32 %f224, %f221, %f223;
ld.shared.v2.f32 {%f225, %f226}, [%rd6+112];
ld.shared.v2.f32 {%f229, %f230}, [%rd7+1904];
fma.rn.f32 %f233, %f225, %f229, %f222;
fma.rn.f32 %f234, %f225, %f230, %f224;
fma.rn.f32 %f235, %f230, %f226, %f233;
mul.f32 %f236, %f229, %f226;
sub.f32 %f237, %f234, %f236;
ld.shared.v2.f32 {%f238, %f239}, [%rd6+120];
ld.shared.v2.f32 {%f242, %f243}, [%rd7+2040];
fma.rn.f32 %f246, %f238, %f242, %f235;
fma.rn.f32 %f247, %f238, %f243, %f237;
fma.rn.f32 %f286, %f243, %f239, %f246;
mul.f32 %f248, %f242, %f239;
sub.f32 %f285, %f247, %f248;
bar.sync 0;
setp.lt.s32	%p9, %r51, %r22;
and.pred %p11, %p9, %p6;
@%p11 bra BB69_12;
bra.uni BB69_11;

BB69_12:

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd83];

	st.shared.v2.f32 [%rd5], {%f250, %f251};
bra.uni BB69_13;

BB69_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd5], {%f249, %f249};

BB69_13:
and.pred %p14, %p9, %p2;
@%p14 bra BB69_15;
bra.uni BB69_14;

BB69_15:

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd82];

	st.shared.v2.f32 [%rd4], {%f253, %f254};
bra.uni BB69_16;

BB69_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd4], {%f252, %f252};

BB69_16:
bar.sync 0;
add.s64 %rd83, %rd83, 128;
add.s32 %r51, %r51, 16;
add.s64 %rd82, %rd82, 128;
add.s32 %r52, %r52, 16;
setp.lt.s32	%p15, %r52, %r9;
@%p15 bra BB69_10;

BB69_17:
sub.s32 %r36, %r22, %r52;
setp.lt.s32	%p16, %r36, 1;
@%p16 bra BB69_20;

mov.u32 %r49, %tid.x;
mul.wide.s32 %rd78, %r49, 136;
mov.u32 %r48, %tid.y;
mul.wide.s32 %rd77, %r48, 8;
mov.u64 %rd76, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u64 %rd75, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
sub.s32 %r53, %r52, %r22;
add.s64 %rd85, %rd76, %rd77;
add.s64 %rd84, %rd75, %rd78;

BB69_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd84];
ld.shared.v2.f32 {%f259, %f260}, [%rd85];
fma.rn.f32 %f263, %f255, %f259, %f286;
fma.rn.f32 %f264, %f255, %f260, %f285;
fma.rn.f32 %f286, %f260, %f256, %f263;
mul.f32 %f265, %f259, %f256;
sub.f32 %f285, %f264, %f265;
add.s64 %rd85, %rd85, 136;
add.s64 %rd84, %rd84, 8;
add.s32 %r53, %r53, 1;
setp.ne.s32	%p17, %r53, 0;
@%p17 bra BB69_19;

BB69_20:
ld.param.u32 %r42, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
mov.u32 %r41, %ctaid.x;
shl.b32 %r40, %r41, 4;
mov.u32 %r39, %tid.x;
add.s32 %r19, %r40, %r39;
setp.lt.s32	%p18, %r19, %r42;
and.pred %p20, %p18, %p2;
@!%p20 bra BB69_24;
bra.uni BB69_21;

BB69_21:
ld.param.u64 %rd81, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
ld.param.u64 %rd80, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
mov.u32 %r50, %ctaid.z;
cvt.s64.s32	%rd79, %r50;
ld.param.u32 %r47, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb0ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mov.u32 %r46, %ctaid.y;
mov.u32 %r45, %tid.y;
shl.b32 %r44, %r46, 4;
add.s32 %r43, %r44, %r45;
mul.lo.s64 %rd70, %rd79, %rd80;
mad.lo.s32 %r38, %r43, %r47, %r19;
cvt.s64.s32	%rd71, %r38;
add.s64 %rd72, %rd71, %rd70;
cvta.to.global.u64 %rd73, %rd81;
shl.b64 %rd74, %rd72, 3;
add.s64 %rd20, %rd73, %rd74;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB69_23;
bra.uni BB69_22;

BB69_23:
ld.global.v2.f32 {%f268, %f269}, [%rd20];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.global.v2.f32 [%rd20], {%f279, %f280};
bra.uni BB69_24;

BB69_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.global.v2.f32 [%rd20], {%f267, %f266};

BB69_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<287>;
.reg .b32 %r<59>;
.reg .b64 %rd<74>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r24, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f283, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f284, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f281, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f282, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r26, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r55, %tid.x;
mov.u32 %r56, %tid.y;
mov.u32 %r27, %ctaid.x;
shl.b32 %r3, %r27, 4;
setp.eq.s32	%p1, %r26, 0;
@%p1 bra BB70_2;

cvta.to.global.u64 %rd24, %rd22;
ld.global.v2.f32 {%f29, %f30}, [%rd24];
mov.f32 %f283, %f29;
mov.f32 %f284, %f30;
cvta.to.global.u64 %rd25, %rd23;
ld.global.v2.f32 {%f31, %f32}, [%rd25];
mov.f32 %f281, %f31;
mov.f32 %f282, %f32;

BB70_2:
mov.u32 %r28, %ctaid.y;
shl.b32 %r29, %r28, 4;
mov.u32 %r30, %ctaid.z;
cvt.s64.s32	%rd26, %r30;
mul.lo.s64 %rd1, %rd26, %rd19;
mul.lo.s64 %rd2, %rd26, %rd20;
add.s32 %r4, %r29, %r55;
setp.lt.s32	%p2, %r4, %r21;
setp.lt.s32	%p3, %r56, %r22;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd3, %r55;
cvt.s64.s32	%rd4, %r56;
mul.wide.s32 %rd27, %r56, 136;
mov.u64 %rd28, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd29, %rd28, %rd27;
mul.wide.s32 %rd30, %r55, 8;
add.s64 %rd5, %rd29, %rd30;
@%p4 bra BB70_4;
bra.uni BB70_3;

BB70_4:
mad.lo.s32 %r31, %r56, %r24, %r4;
cvt.s64.s32	%rd32, %r31;
add.s64 %rd33, %rd2, %rd32;
shl.b64 %rd34, %rd33, 3;
add.s64 %rd31, %rd18, %rd34;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd31];

	st.shared.v2.f32 [%rd5], {%f34, %f35};
bra.uni BB70_5;

BB70_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd5], {%f33, %f33};

BB70_5:
add.s32 %r5, %r3, %r56;
setp.lt.s32	%p5, %r5, %r20;
setp.lt.s32	%p6, %r55, %r22;
and.pred %p7, %p6, %p5;
mul.lo.s64 %rd35, %rd4, 136;
mov.u64 %rd36, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd37, %rd36, %rd35;
shl.b64 %rd38, %rd3, 3;
add.s64 %rd6, %rd37, %rd38;
@%p7 bra BB70_7;
bra.uni BB70_6;

BB70_7:
mad.lo.s32 %r32, %r5, %r23, %r55;
cvt.s64.s32	%rd40, %r32;
add.s64 %rd41, %rd40, %rd1;
shl.b64 %rd42, %rd41, 3;
add.s64 %rd39, %rd17, %rd42;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd39];

	st.shared.v2.f32 [%rd6], {%f37, %f38};
bra.uni BB70_8;

BB70_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd6], {%f36, %f36};

BB70_8:
bar.sync 0;
add.s32 %r6, %r22, -16;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r57, 0;
setp.lt.s32	%p8, %r6, 1;
@%p8 bra BB70_17;

mul.lo.s32 %r7, %r5, %r23;
mul.lo.s64 %rd43, %rd3, 136;
add.s64 %rd7, %rd36, %rd43;
shl.b64 %rd45, %rd4, 3;
add.s64 %rd8, %rd28, %rd45;
mov.f32 %f286, 0f00000000;
mov.f32 %f285, %f286;
mov.u32 %r57, 0;

BB70_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd7];
ld.shared.v2.f32 {%f47, %f48}, [%rd8];
fma.rn.f32 %f51, %f43, %f47, %f286;
fma.rn.f32 %f52, %f43, %f48, %f285;
fma.rn.f32 %f53, %f48, %f44, %f51;
mul.f32 %f54, %f47, %f44;
sub.f32 %f55, %f52, %f54;
ld.shared.v2.f32 {%f56, %f57}, [%rd7+8];
ld.shared.v2.f32 {%f60, %f61}, [%rd8+136];
fma.rn.f32 %f64, %f56, %f60, %f53;
fma.rn.f32 %f65, %f56, %f61, %f55;
fma.rn.f32 %f66, %f61, %f57, %f64;
mul.f32 %f67, %f60, %f57;
sub.f32 %f68, %f65, %f67;
ld.shared.v2.f32 {%f69, %f70}, [%rd7+16];
ld.shared.v2.f32 {%f73, %f74}, [%rd8+272];
fma.rn.f32 %f77, %f69, %f73, %f66;
fma.rn.f32 %f78, %f69, %f74, %f68;
fma.rn.f32 %f79, %f74, %f70, %f77;
mul.f32 %f80, %f73, %f70;
sub.f32 %f81, %f78, %f80;
ld.shared.v2.f32 {%f82, %f83}, [%rd7+24];
ld.shared.v2.f32 {%f86, %f87}, [%rd8+408];
fma.rn.f32 %f90, %f82, %f86, %f79;
fma.rn.f32 %f91, %f82, %f87, %f81;
fma.rn.f32 %f92, %f87, %f83, %f90;
mul.f32 %f93, %f86, %f83;
sub.f32 %f94, %f91, %f93;
ld.shared.v2.f32 {%f95, %f96}, [%rd7+32];
ld.shared.v2.f32 {%f99, %f100}, [%rd8+544];
fma.rn.f32 %f103, %f95, %f99, %f92;
fma.rn.f32 %f104, %f95, %f100, %f94;
fma.rn.f32 %f105, %f100, %f96, %f103;
mul.f32 %f106, %f99, %f96;
sub.f32 %f107, %f104, %f106;
ld.shared.v2.f32 {%f108, %f109}, [%rd7+40];
ld.shared.v2.f32 {%f112, %f113}, [%rd8+680];
fma.rn.f32 %f116, %f108, %f112, %f105;
fma.rn.f32 %f117, %f108, %f113, %f107;
fma.rn.f32 %f118, %f113, %f109, %f116;
mul.f32 %f119, %f112, %f109;
sub.f32 %f120, %f117, %f119;
ld.shared.v2.f32 {%f121, %f122}, [%rd7+48];
ld.shared.v2.f32 {%f125, %f126}, [%rd8+816];
fma.rn.f32 %f129, %f121, %f125, %f118;
fma.rn.f32 %f130, %f121, %f126, %f120;
fma.rn.f32 %f131, %f126, %f122, %f129;
mul.f32 %f132, %f125, %f122;
sub.f32 %f133, %f130, %f132;
ld.shared.v2.f32 {%f134, %f135}, [%rd7+56];
ld.shared.v2.f32 {%f138, %f139}, [%rd8+952];
fma.rn.f32 %f142, %f134, %f138, %f131;
fma.rn.f32 %f143, %f134, %f139, %f133;
fma.rn.f32 %f144, %f139, %f135, %f142;
mul.f32 %f145, %f138, %f135;
sub.f32 %f146, %f143, %f145;
ld.shared.v2.f32 {%f147, %f148}, [%rd7+64];
ld.shared.v2.f32 {%f151, %f152}, [%rd8+1088];
fma.rn.f32 %f155, %f147, %f151, %f144;
fma.rn.f32 %f156, %f147, %f152, %f146;
fma.rn.f32 %f157, %f152, %f148, %f155;
mul.f32 %f158, %f151, %f148;
sub.f32 %f159, %f156, %f158;
ld.shared.v2.f32 {%f160, %f161}, [%rd7+72];
ld.shared.v2.f32 {%f164, %f165}, [%rd8+1224];
fma.rn.f32 %f168, %f160, %f164, %f157;
fma.rn.f32 %f169, %f160, %f165, %f159;
fma.rn.f32 %f170, %f165, %f161, %f168;
mul.f32 %f171, %f164, %f161;
sub.f32 %f172, %f169, %f171;
ld.shared.v2.f32 {%f173, %f174}, [%rd7+80];
ld.shared.v2.f32 {%f177, %f178}, [%rd8+1360];
fma.rn.f32 %f181, %f173, %f177, %f170;
fma.rn.f32 %f182, %f173, %f178, %f172;
fma.rn.f32 %f183, %f178, %f174, %f181;
mul.f32 %f184, %f177, %f174;
sub.f32 %f185, %f182, %f184;
ld.shared.v2.f32 {%f186, %f187}, [%rd7+88];
ld.shared.v2.f32 {%f190, %f191}, [%rd8+1496];
fma.rn.f32 %f194, %f186, %f190, %f183;
fma.rn.f32 %f195, %f186, %f191, %f185;
fma.rn.f32 %f196, %f191, %f187, %f194;
mul.f32 %f197, %f190, %f187;
sub.f32 %f198, %f195, %f197;
ld.shared.v2.f32 {%f199, %f200}, [%rd7+96];
ld.shared.v2.f32 {%f203, %f204}, [%rd8+1632];
fma.rn.f32 %f207, %f199, %f203, %f196;
fma.rn.f32 %f208, %f199, %f204, %f198;
fma.rn.f32 %f209, %f204, %f200, %f207;
mul.f32 %f210, %f203, %f200;
sub.f32 %f211, %f208, %f210;
ld.shared.v2.f32 {%f212, %f213}, [%rd7+104];
ld.shared.v2.f32 {%f216, %f217}, [%rd8+1768];
fma.rn.f32 %f220, %f212, %f216, %f209;
fma.rn.f32 %f221, %f212, %f217, %f211;
fma.rn.f32 %f222, %f217, %f213, %f220;
mul.f32 %f223, %f216, %f213;
sub.f32 %f224, %f221, %f223;
ld.shared.v2.f32 {%f225, %f226}, [%rd7+112];
ld.shared.v2.f32 {%f229, %f230}, [%rd8+1904];
fma.rn.f32 %f233, %f225, %f229, %f222;
fma.rn.f32 %f234, %f225, %f230, %f224;
fma.rn.f32 %f235, %f230, %f226, %f233;
mul.f32 %f236, %f229, %f226;
sub.f32 %f237, %f234, %f236;
ld.shared.v2.f32 {%f238, %f239}, [%rd7+120];
ld.shared.v2.f32 {%f242, %f243}, [%rd8+2040];
fma.rn.f32 %f246, %f238, %f242, %f235;
fma.rn.f32 %f247, %f238, %f243, %f237;
fma.rn.f32 %f286, %f243, %f239, %f246;
mul.f32 %f248, %f242, %f239;
sub.f32 %f285, %f247, %f248;
add.s32 %r56, %r56, 16;
bar.sync 0;
add.s32 %r55, %r55, 16;
setp.lt.s32	%p9, %r55, %r22;
and.pred %p11, %p9, %p5;
@%p11 bra BB70_12;
bra.uni BB70_11;

BB70_12:
ld.param.u64 %rd68, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
add.s32 %r35, %r55, %r7;
cvt.s64.s32	%rd48, %r35;
add.s64 %rd49, %rd48, %rd1;
shl.b64 %rd50, %rd49, 3;
add.s64 %rd47, %rd68, %rd50;

	ld.global.nc.v2.f32 {%f250,%f251}, [%rd47];

	st.shared.v2.f32 [%rd6], {%f250, %f251};
bra.uni BB70_13;

BB70_11:
mov.f32 %f249, 0f00000000;
st.shared.v2.f32 [%rd6], {%f249, %f249};

BB70_13:
setp.lt.s32	%p13, %r56, %r22;
and.pred %p14, %p2, %p13;
@%p14 bra BB70_15;
bra.uni BB70_14;

BB70_15:
ld.param.u32 %r54, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd67, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
mad.lo.s32 %r36, %r56, %r54, %r4;
cvt.s64.s32	%rd52, %r36;
add.s64 %rd53, %rd52, %rd2;
shl.b64 %rd54, %rd53, 3;
add.s64 %rd51, %rd67, %rd54;

	ld.global.nc.v2.f32 {%f253,%f254}, [%rd51];

	st.shared.v2.f32 [%rd5], {%f253, %f254};
bra.uni BB70_16;

BB70_14:
mov.f32 %f252, 0f00000000;
st.shared.v2.f32 [%rd5], {%f252, %f252};

BB70_16:
bar.sync 0;
add.s32 %r57, %r57, 16;
setp.lt.s32	%p15, %r57, %r6;
@%p15 bra BB70_10;

BB70_17:
sub.s32 %r37, %r22, %r57;
setp.lt.s32	%p16, %r37, 1;
@%p16 bra BB70_20;

mov.u64 %rd66, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u64 %rd65, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
sub.s32 %r58, %r57, %r22;
mov.u32 %r38, %tid.y;
mul.wide.s32 %rd55, %r38, 8;
add.s64 %rd73, %rd66, %rd55;
mov.u32 %r39, %tid.x;
mul.wide.s32 %rd57, %r39, 136;
add.s64 %rd72, %rd65, %rd57;

BB70_19:
ld.shared.v2.f32 {%f255, %f256}, [%rd72];
ld.shared.v2.f32 {%f259, %f260}, [%rd73];
fma.rn.f32 %f263, %f255, %f259, %f286;
fma.rn.f32 %f264, %f255, %f260, %f285;
fma.rn.f32 %f286, %f260, %f256, %f263;
mul.f32 %f265, %f259, %f256;
sub.f32 %f285, %f264, %f265;
add.s64 %rd73, %rd73, 136;
add.s64 %rd72, %rd72, 8;
add.s32 %r58, %r58, 1;
setp.ne.s32	%p17, %r58, 0;
@%p17 bra BB70_19;

BB70_20:
mov.u32 %r51, %ctaid.y;
shl.b32 %r50, %r51, 4;
ld.param.u32 %r49, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
mov.u32 %r48, %ctaid.x;
shl.b32 %r47, %r48, 4;
ld.param.u32 %r46, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
mov.u32 %r40, %tid.x;
add.s32 %r18, %r47, %r40;
setp.lt.s32	%p18, %r18, %r49;
mov.u32 %r43, %tid.y;
add.s32 %r19, %r50, %r43;
setp.lt.s32	%p19, %r19, %r46;
and.pred %p20, %p18, %p19;
@!%p20 bra BB70_24;
bra.uni BB70_21;

BB70_21:
ld.param.u64 %rd71, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
ld.param.u64 %rd70, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
mov.u32 %r53, %ctaid.z;
cvt.s64.s32	%rd69, %r53;
ld.param.u32 %r52, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb0ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mad.lo.s32 %r44, %r19, %r52, %r18;
cvt.s64.s32	%rd59, %r44;
mul.lo.s64 %rd61, %rd69, %rd70;
add.s64 %rd62, %rd59, %rd61;
cvta.to.global.u64 %rd63, %rd71;
shl.b64 %rd64, %rd62, 3;
add.s64 %rd15, %rd63, %rd64;
setp.neu.f32	%p21, %f281, 0f00000000;
setp.neu.f32	%p22, %f282, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f283, %f286;
mul.f32 %f26, %f283, %f285;
mul.f32 %f27, %f284, %f285;
mul.f32 %f28, %f284, %f286;
@%p23 bra BB70_23;
bra.uni BB70_22;

BB70_23:
ld.global.v2.f32 {%f268, %f269}, [%rd15];
mul.f32 %f272, %f281, %f268;
mul.f32 %f273, %f282, %f269;
sub.f32 %f274, %f272, %f273;
mul.f32 %f275, %f282, %f268;
fma.rn.f32 %f276, %f281, %f269, %f275;
add.f32 %f277, %f25, %f274;
add.f32 %f278, %f26, %f276;
sub.f32 %f279, %f277, %f27;
add.f32 %f280, %f28, %f278;
st.global.v2.f32 [%rd15], {%f279, %f280};
bra.uni BB70_24;

BB70_22:
add.f32 %f266, %f28, %f26;
sub.f32 %f267, %f25, %f27;
st.global.v2.f32 [%rd15], {%f267, %f266};

BB70_24:
ret;
}


.visible .entry _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii(
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_0,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_1,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_2,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15,
.param .u64 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16,
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17[8],
.param .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18[8],
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19,
.param .u32 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_20
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .f32 %f<321>;
.reg .b32 %r<59>;
.reg .b64 %rd<73>;

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb[2176];

	.shared .align 8 .b8 _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs[2176];

ld.param.u64 %rd16, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_3];
ld.param.u64 %rd17, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
ld.param.u64 %rd18, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
ld.param.u32 %r20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
ld.param.u32 %r21, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
ld.param.u32 %r22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_8];
ld.param.u32 %r23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_9];
ld.param.u32 %r24, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd19, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_12];
ld.param.u64 %rd20, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_13];
ld.param.u64 %rd22, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_15];
ld.param.u64 %rd23, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_16];
ld.param.f32 %f317, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17];
ld.param.f32 %f318, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_17+4];
ld.param.f32 %f315, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18];
ld.param.f32 %f316, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_18+4];
ld.param.u32 %r26, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_19];
mov.u32 %r55, %tid.x;
mov.u32 %r56, %tid.y;
mov.u32 %r27, %ctaid.x;
shl.b32 %r3, %r27, 4;
setp.eq.s32	%p1, %r26, 0;
@%p1 bra BB71_2;

cvta.to.global.u64 %rd24, %rd22;
ld.global.v2.f32 {%f29, %f30}, [%rd24];
mov.f32 %f317, %f29;
mov.f32 %f318, %f30;
cvta.to.global.u64 %rd25, %rd23;
ld.global.v2.f32 {%f31, %f32}, [%rd25];
mov.f32 %f315, %f31;
mov.f32 %f316, %f32;

BB71_2:
mov.u32 %r28, %ctaid.y;
shl.b32 %r29, %r28, 4;
mov.u32 %r30, %ctaid.z;
cvt.s64.s32	%rd26, %r30;
mul.lo.s64 %rd1, %rd26, %rd19;
mul.lo.s64 %rd2, %rd26, %rd20;
add.s32 %r4, %r29, %r55;
setp.lt.s32	%p2, %r4, %r21;
setp.lt.s32	%p3, %r56, %r22;
and.pred %p4, %p2, %p3;
cvt.s64.s32	%rd3, %r55;
cvt.s64.s32	%rd4, %r56;
mul.wide.s32 %rd27, %r56, 136;
mov.u64 %rd28, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
add.s64 %rd29, %rd28, %rd27;
mul.wide.s32 %rd30, %r55, 8;
add.s64 %rd5, %rd29, %rd30;
@%p4 bra BB71_4;
bra.uni BB71_3;

BB71_4:
mad.lo.s32 %r31, %r56, %r24, %r4;
cvt.s64.s32	%rd32, %r31;
add.s64 %rd33, %rd2, %rd32;
shl.b64 %rd34, %rd33, 3;
add.s64 %rd31, %rd18, %rd34;

	ld.global.nc.v2.f32 {%f34,%f35}, [%rd31];

	st.shared.v2.f32 [%rd5], {%f34, %f35};
bra.uni BB71_5;

BB71_3:
mov.f32 %f33, 0f00000000;
st.shared.v2.f32 [%rd5], {%f33, %f33};

BB71_5:
add.s32 %r5, %r3, %r56;
setp.lt.s32	%p5, %r5, %r20;
setp.lt.s32	%p6, %r55, %r22;
and.pred %p7, %p6, %p5;
mul.lo.s64 %rd35, %rd4, 136;
mov.u64 %rd36, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
add.s64 %rd37, %rd36, %rd35;
shl.b64 %rd38, %rd3, 3;
add.s64 %rd6, %rd37, %rd38;
@%p7 bra BB71_7;
bra.uni BB71_6;

BB71_7:
mad.lo.s32 %r32, %r5, %r23, %r55;
cvt.s64.s32	%rd40, %r32;
add.s64 %rd41, %rd40, %rd1;
shl.b64 %rd42, %rd41, 3;
add.s64 %rd39, %rd17, %rd42;

	ld.global.nc.v2.f32 {%f37,%f38}, [%rd39];

	st.shared.v2.f32 [%rd6], {%f37, %f38};
bra.uni BB71_8;

BB71_6:
mov.f32 %f36, 0f00000000;
st.shared.v2.f32 [%rd6], {%f36, %f36};

BB71_8:
bar.sync 0;
add.s32 %r6, %r22, -16;
mov.f32 %f320, 0f00000000;
mov.f32 %f319, %f320;
mov.u32 %r57, 0;
setp.lt.s32	%p8, %r6, 1;
@%p8 bra BB71_17;

mul.lo.s32 %r7, %r5, %r23;
mul.lo.s64 %rd43, %rd3, 136;
add.s64 %rd7, %rd36, %rd43;
shl.b64 %rd45, %rd4, 3;
add.s64 %rd8, %rd28, %rd45;
mov.f32 %f320, 0f00000000;
mov.f32 %f319, %f320;
mov.u32 %r57, 0;

BB71_10:
ld.shared.v2.f32 {%f43, %f44}, [%rd8];
ld.shared.v2.f32 {%f47, %f48}, [%rd7];
fma.rn.f32 %f51, %f47, %f43, %f320;
mul.f32 %f52, %f47, %f44;
sub.f32 %f53, %f319, %f52;
mul.f32 %f54, %f48, %f44;
sub.f32 %f55, %f51, %f54;
mul.f32 %f56, %f48, %f43;
sub.f32 %f57, %f53, %f56;
ld.shared.v2.f32 {%f58, %f59}, [%rd8+136];
ld.shared.v2.f32 {%f62, %f63}, [%rd7+8];
fma.rn.f32 %f66, %f62, %f58, %f55;
mul.f32 %f67, %f62, %f59;
sub.f32 %f68, %f57, %f67;
mul.f32 %f69, %f63, %f59;
sub.f32 %f70, %f66, %f69;
mul.f32 %f71, %f63, %f58;
sub.f32 %f72, %f68, %f71;
ld.shared.v2.f32 {%f73, %f74}, [%rd8+272];
ld.shared.v2.f32 {%f77, %f78}, [%rd7+16];
fma.rn.f32 %f81, %f77, %f73, %f70;
mul.f32 %f82, %f77, %f74;
sub.f32 %f83, %f72, %f82;
mul.f32 %f84, %f78, %f74;
sub.f32 %f85, %f81, %f84;
mul.f32 %f86, %f78, %f73;
sub.f32 %f87, %f83, %f86;
ld.shared.v2.f32 {%f88, %f89}, [%rd8+408];
ld.shared.v2.f32 {%f92, %f93}, [%rd7+24];
fma.rn.f32 %f96, %f92, %f88, %f85;
mul.f32 %f97, %f92, %f89;
sub.f32 %f98, %f87, %f97;
mul.f32 %f99, %f93, %f89;
sub.f32 %f100, %f96, %f99;
mul.f32 %f101, %f93, %f88;
sub.f32 %f102, %f98, %f101;
ld.shared.v2.f32 {%f103, %f104}, [%rd8+544];
ld.shared.v2.f32 {%f107, %f108}, [%rd7+32];
fma.rn.f32 %f111, %f107, %f103, %f100;
mul.f32 %f112, %f107, %f104;
sub.f32 %f113, %f102, %f112;
mul.f32 %f114, %f108, %f104;
sub.f32 %f115, %f111, %f114;
mul.f32 %f116, %f108, %f103;
sub.f32 %f117, %f113, %f116;
ld.shared.v2.f32 {%f118, %f119}, [%rd8+680];
ld.shared.v2.f32 {%f122, %f123}, [%rd7+40];
fma.rn.f32 %f126, %f122, %f118, %f115;
mul.f32 %f127, %f122, %f119;
sub.f32 %f128, %f117, %f127;
mul.f32 %f129, %f123, %f119;
sub.f32 %f130, %f126, %f129;
mul.f32 %f131, %f123, %f118;
sub.f32 %f132, %f128, %f131;
ld.shared.v2.f32 {%f133, %f134}, [%rd8+816];
ld.shared.v2.f32 {%f137, %f138}, [%rd7+48];
fma.rn.f32 %f141, %f137, %f133, %f130;
mul.f32 %f142, %f137, %f134;
sub.f32 %f143, %f132, %f142;
mul.f32 %f144, %f138, %f134;
sub.f32 %f145, %f141, %f144;
mul.f32 %f146, %f138, %f133;
sub.f32 %f147, %f143, %f146;
ld.shared.v2.f32 {%f148, %f149}, [%rd8+952];
ld.shared.v2.f32 {%f152, %f153}, [%rd7+56];
fma.rn.f32 %f156, %f152, %f148, %f145;
mul.f32 %f157, %f152, %f149;
sub.f32 %f158, %f147, %f157;
mul.f32 %f159, %f153, %f149;
sub.f32 %f160, %f156, %f159;
mul.f32 %f161, %f153, %f148;
sub.f32 %f162, %f158, %f161;
ld.shared.v2.f32 {%f163, %f164}, [%rd8+1088];
ld.shared.v2.f32 {%f167, %f168}, [%rd7+64];
fma.rn.f32 %f171, %f167, %f163, %f160;
mul.f32 %f172, %f167, %f164;
sub.f32 %f173, %f162, %f172;
mul.f32 %f174, %f168, %f164;
sub.f32 %f175, %f171, %f174;
mul.f32 %f176, %f168, %f163;
sub.f32 %f177, %f173, %f176;
ld.shared.v2.f32 {%f178, %f179}, [%rd8+1224];
ld.shared.v2.f32 {%f182, %f183}, [%rd7+72];
fma.rn.f32 %f186, %f182, %f178, %f175;
mul.f32 %f187, %f182, %f179;
sub.f32 %f188, %f177, %f187;
mul.f32 %f189, %f183, %f179;
sub.f32 %f190, %f186, %f189;
mul.f32 %f191, %f183, %f178;
sub.f32 %f192, %f188, %f191;
ld.shared.v2.f32 {%f193, %f194}, [%rd8+1360];
ld.shared.v2.f32 {%f197, %f198}, [%rd7+80];
fma.rn.f32 %f201, %f197, %f193, %f190;
mul.f32 %f202, %f197, %f194;
sub.f32 %f203, %f192, %f202;
mul.f32 %f204, %f198, %f194;
sub.f32 %f205, %f201, %f204;
mul.f32 %f206, %f198, %f193;
sub.f32 %f207, %f203, %f206;
ld.shared.v2.f32 {%f208, %f209}, [%rd8+1496];
ld.shared.v2.f32 {%f212, %f213}, [%rd7+88];
fma.rn.f32 %f216, %f212, %f208, %f205;
mul.f32 %f217, %f212, %f209;
sub.f32 %f218, %f207, %f217;
mul.f32 %f219, %f213, %f209;
sub.f32 %f220, %f216, %f219;
mul.f32 %f221, %f213, %f208;
sub.f32 %f222, %f218, %f221;
ld.shared.v2.f32 {%f223, %f224}, [%rd8+1632];
ld.shared.v2.f32 {%f227, %f228}, [%rd7+96];
fma.rn.f32 %f231, %f227, %f223, %f220;
mul.f32 %f232, %f227, %f224;
sub.f32 %f233, %f222, %f232;
mul.f32 %f234, %f228, %f224;
sub.f32 %f235, %f231, %f234;
mul.f32 %f236, %f228, %f223;
sub.f32 %f237, %f233, %f236;
ld.shared.v2.f32 {%f238, %f239}, [%rd8+1768];
ld.shared.v2.f32 {%f242, %f243}, [%rd7+104];
fma.rn.f32 %f246, %f242, %f238, %f235;
mul.f32 %f247, %f242, %f239;
sub.f32 %f248, %f237, %f247;
mul.f32 %f249, %f243, %f239;
sub.f32 %f250, %f246, %f249;
mul.f32 %f251, %f243, %f238;
sub.f32 %f252, %f248, %f251;
ld.shared.v2.f32 {%f253, %f254}, [%rd8+1904];
ld.shared.v2.f32 {%f257, %f258}, [%rd7+112];
fma.rn.f32 %f261, %f257, %f253, %f250;
mul.f32 %f262, %f257, %f254;
sub.f32 %f263, %f252, %f262;
mul.f32 %f264, %f258, %f254;
sub.f32 %f265, %f261, %f264;
mul.f32 %f266, %f258, %f253;
sub.f32 %f267, %f263, %f266;
ld.shared.v2.f32 {%f268, %f269}, [%rd8+2040];
ld.shared.v2.f32 {%f272, %f273}, [%rd7+120];
fma.rn.f32 %f276, %f272, %f268, %f265;
mul.f32 %f277, %f272, %f269;
sub.f32 %f278, %f267, %f277;
mul.f32 %f279, %f273, %f269;
sub.f32 %f320, %f276, %f279;
mul.f32 %f280, %f273, %f268;
sub.f32 %f319, %f278, %f280;
add.s32 %r56, %r56, 16;
bar.sync 0;
add.s32 %r55, %r55, 16;
setp.lt.s32	%p9, %r55, %r22;
and.pred %p11, %p9, %p5;
@%p11 bra BB71_12;
bra.uni BB71_11;

BB71_12:
ld.param.u64 %rd68, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_4];
add.s32 %r35, %r55, %r7;
cvt.s64.s32	%rd48, %r35;
add.s64 %rd49, %rd48, %rd1;
shl.b64 %rd50, %rd49, 3;
add.s64 %rd47, %rd68, %rd50;

	ld.global.nc.v2.f32 {%f282,%f283}, [%rd47];

	st.shared.v2.f32 [%rd6], {%f282, %f283};
bra.uni BB71_13;

BB71_11:
mov.f32 %f281, 0f00000000;
st.shared.v2.f32 [%rd6], {%f281, %f281};

BB71_13:
setp.lt.s32	%p13, %r56, %r22;
and.pred %p14, %p2, %p13;
@%p14 bra BB71_15;
bra.uni BB71_14;

BB71_15:
ld.param.u32 %r54, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_10];
ld.param.u64 %rd67, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_5];
mad.lo.s32 %r36, %r56, %r54, %r4;
cvt.s64.s32	%rd52, %r36;
add.s64 %rd53, %rd52, %rd2;
shl.b64 %rd54, %rd53, 3;
add.s64 %rd51, %rd67, %rd54;

	ld.global.nc.v2.f32 {%f285,%f286}, [%rd51];

	st.shared.v2.f32 [%rd5], {%f285, %f286};
bra.uni BB71_16;

BB71_14:
mov.f32 %f284, 0f00000000;
st.shared.v2.f32 [%rd5], {%f284, %f284};

BB71_16:
bar.sync 0;
add.s32 %r57, %r57, 16;
setp.lt.s32	%p15, %r57, %r6;
@%p15 bra BB71_10;

BB71_17:
sub.s32 %r37, %r22, %r57;
setp.lt.s32	%p16, %r37, 1;
@%p16 bra BB71_20;

mov.u64 %rd66, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24100_36_non_const_Bb;
mov.u64 %rd65, _Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii$__cuda_local_var_24101_36_non_const_Abs;
sub.s32 %r58, %r57, %r22;
mov.u32 %r38, %tid.y;
mul.wide.s32 %rd55, %r38, 8;
add.s64 %rd72, %rd66, %rd55;
mov.u32 %r39, %tid.x;
mul.wide.s32 %rd57, %r39, 136;
add.s64 %rd71, %rd65, %rd57;

BB71_19:
ld.shared.v2.f32 {%f287, %f288}, [%rd72];
ld.shared.v2.f32 {%f291, %f292}, [%rd71];
fma.rn.f32 %f295, %f291, %f287, %f320;
mul.f32 %f296, %f291, %f288;
sub.f32 %f297, %f319, %f296;
mul.f32 %f298, %f292, %f288;
sub.f32 %f320, %f295, %f298;
mul.f32 %f299, %f292, %f287;
sub.f32 %f319, %f297, %f299;
add.s64 %rd72, %rd72, 136;
add.s64 %rd71, %rd71, 8;
add.s32 %r58, %r58, 1;
setp.ne.s32	%p17, %r58, 0;
@%p17 bra BB71_19;

BB71_20:
mov.u32 %r51, %ctaid.y;
shl.b32 %r50, %r51, 4;
ld.param.u32 %r49, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_6];
mov.u32 %r48, %ctaid.x;
shl.b32 %r47, %r48, 4;
ld.param.u32 %r46, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_7];
mov.u32 %r40, %tid.x;
add.s32 %r18, %r47, %r40;
setp.lt.s32	%p18, %r18, %r49;
mov.u32 %r43, %tid.y;
add.s32 %r19, %r50, %r43;
setp.lt.s32	%p19, %r19, %r46;
and.pred %p20, %p18, %p19;
@!%p20 bra BB71_24;
bra.uni BB71_21;

BB71_21:
ld.param.u64 %rd70, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_14];
mov.u32 %r53, %ctaid.z;
cvt.s64.s32	%rd69, %r53;
ld.param.u32 %r52, [_Z25batch_gemm_kernel1x1_coreI6float2S0_S0_Lb0ELb1ELb1ELb1ELb1ELb1ELb1EEvPKPT0_PKPKT_S9_S2_S7_S7_iiiiiixxxPKT1_SC_SA_SA_ii_param_11];
mad.lo.s32 %r44, %r19, %r52, %r18;
cvt.s64.s32	%rd59, %r44;
mul.lo.s64 %rd61, %rd69, %rd70;
add.s64 %rd62, %rd59, %rd61;
cvta.to.global.u64 %rd63, %rd16;
shl.b64 %rd64, %rd62, 3;
add.s64 %rd15, %rd63, %rd64;
setp.neu.f32	%p21, %f315, 0f00000000;
setp.neu.f32	%p22, %f316, 0f00000000;
or.pred %p23, %p21, %p22;
mul.f32 %f25, %f317, %f320;
mul.f32 %f26, %f317, %f319;
mul.f32 %f27, %f318, %f319;
mul.f32 %f28, %f318, %f320;
@%p23 bra BB71_23;
bra.uni BB71_22;

BB71_23:
ld.global.v2.f32 {%f302, %f303}, [%rd15];
mul.f32 %f306, %f315, %f302;
mul.f32 %f307, %f316, %f303;
sub.f32 %f308, %f306, %f307;
mul.f32 %f309, %f316, %f302;
fma.rn.f32 %f310, %f315, %f303, %f309;
add.f32 %f311, %f25, %f308;
add.f32 %f312, %f26, %f310;
sub.f32 %f313, %f311, %f27;
add.f32 %f314, %f28, %f312;
st.global.v2.f32 [%rd15], {%f313, %f314};
bra.uni BB71_24;

BB71_22:
add.f32 %f300, %f28, %f26;
sub.f32 %f301, %f25, %f27;
st.global.v2.f32 [%rd15], {%f301, %f300};

BB71_24:
ret;
}


