<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] How to disable MMU in OpenOCD?
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2008-September/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20How%20to%20disable%20MMU%20in%20OpenOCD%3F&In-Reply-To=%3C200809051801.03897.Dominic.Rath%40gmx.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="003115.html">
   <LINK REL="Next"  HREF="003117.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] How to disable MMU in OpenOCD?</H1>
    <B>Dominic</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20How%20to%20disable%20MMU%20in%20OpenOCD%3F&In-Reply-To=%3C200809051801.03897.Dominic.Rath%40gmx.de%3E"
       TITLE="[Openocd-development] How to disable MMU in OpenOCD?">Dominic.Rath at gmx.de
       </A><BR>
    <I>Fri Sep  5 18:01:03 CEST 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="003115.html">[Openocd-development] How to disable MMU in OpenOCD?
</A></li>
        <LI>Next message: <A HREF="003117.html">[Openocd-development] How to disable MMU in OpenOCD?
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3116">[ date ]</a>
              <a href="thread.html#3116">[ thread ]</a>
              <a href="subject.html#3116">[ subject ]</a>
              <a href="author.html#3116">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On Friday 05 September 2008 11:17:15 &#216;yvind Harboe wrote:
&gt;<i> 2008/9/5 dswei &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">dswei99 at sina.com</A>&gt;:
</I>&gt;<i> &gt; Thank you, vind_Harboe.
</I>&gt;<i> &gt; I don't exactly know what is &quot;srst_pulls_trst&quot; 's mean, but I can disable
</I>&gt;<i> &gt; MMU now, that is enough for my urgent task now.
</I>&gt;<i>
</I>&gt;<i> Would you care to check the datasheets?
</I>&gt;<i>
</I>&gt;<i> Basically some CPUs have, internally, srst tied to trst. This makes it
</I>&gt;<i> impossible
</I>&gt;<i> to reset the CPU without also resetting the embedded ice registers, making
</I>&gt;<i> reset directly into the halted mode impossible.
</I>&gt;<i>
</I>&gt;<i> &gt; I run the openocd command &quot;arm920t cp15 2 0&quot;,  &quot;step&quot;, &quot;poll&quot;, then the
</I>&gt;<i> &gt; MMU is diabled. But now I have another question:
</I>&gt;<i> &gt; 1. The &quot;help cp15&quot; is:
</I>&gt;<i> &gt; arm920t cp15i        display/modify cp15 (interpreted access) &lt;opcode&gt;
</I>&gt;<i> &gt;                          [value] [address]
</I>&gt;<i> &gt; arm920t cp15        display/modify cp15 register &lt;num&gt; [value]
</I>&gt;<i> &gt;
</I>&gt;<i> &gt; 2. the format of  ARM instruction mcr and mrc are:
</I>&gt;<i> &gt;
</I>&gt;<i> &gt; MCR/MRC{cond} P15,opcode_1,Rd,CRn,CRm,opcode_2
</I>&gt;<i> &gt;
</I>&gt;<i> &gt; 31    28  27 26 25 24   23      21 20  19     16 15    12  11 10 9 8    7
</I>&gt;<i> &gt;        5   4   3        0
</I>&gt;<i> &gt;
</I>&gt;<i> &gt; | Cond | 1   1   1   0 | opcode1 | L |    CRn  |    Rd    | 1  1  1  1 |
</I>&gt;<i> &gt; | opcode2 | 1 |   CRm  |
</I>&gt;<i> &gt;
</I>&gt;<i> &gt; What is the relation beteen &quot;arm920t cp15&quot; and ARM instruction mcr and
</I>&gt;<i> &gt; mrc? I try &quot;arm920t cp15 0&quot;, &quot;arm920t cp15 1&quot;, &quot;arm920t cp15 2&quot;, and so
</I>&gt;<i> &gt; on, to read the cp15; and then know that &quot;arm920t cp15 2&quot; is for MMU. Are
</I>&gt;<i> &gt; there some exact relations between &quot;MCR/MRC{cond}
</I>&gt;<i> &gt; P15,opcode_1,Rd,CRn,CRm,opcode_2&quot; and &quot;arm920t cp15&quot;, &quot;&quot;arm920t cp15i&quot;?
</I>&gt;<i>
</I>&gt;<i> Could you investigate and post an explanation?
</I>
Check the ARM920t TRM - only certain combinations are possible, and they're 
all listed in the TRM.

Regards,

Dominic

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="003115.html">[Openocd-development] How to disable MMU in OpenOCD?
</A></li>
	<LI>Next message: <A HREF="003117.html">[Openocd-development] How to disable MMU in OpenOCD?
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3116">[ date ]</a>
              <a href="thread.html#3116">[ thread ]</a>
              <a href="subject.html#3116">[ subject ]</a>
              <a href="author.html#3116">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
