

================================================================
== Vitis HLS Report for 'norm1'
================================================================
* Date:           Sat Jan 25 18:22:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       norm1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   140359|   140359|  1.404 ms|  1.404 ms|  140360|  140360|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541  |norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2  |    69988|    69988|  0.700 ms|  0.700 ms|  69985|  69985|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_norm1_Pipeline_L2_L3_fu_644                               |norm1_Pipeline_L2_L3                               |      794|      794|  7.940 us|  7.940 us|    730|    730|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_norm1_Pipeline_L5_L6_fu_668                               |norm1_Pipeline_L5_L6                               |      798|      798|  7.980 us|  7.980 us|    730|    730|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_norm1_Pipeline_L8_L9_L10_fu_693                           |norm1_Pipeline_L8_L9_L10                           |    67141|    67141|  0.671 ms|  0.671 ms|  67069|  67069|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_norm1_Pipeline_L12_L13_fu_810                             |norm1_Pipeline_L12_L13                             |      798|      798|  7.980 us|  7.980 us|    730|    730|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_norm1_Pipeline_L15_L16_fu_835                             |norm1_Pipeline_L15_L16                             |      794|      794|  7.940 us|  7.940 us|    730|    730|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%out_img_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_img"   --->   Operation 48 'read' 'out_img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%inp_img_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inp_img"   --->   Operation 49 'read' 'inp_img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%inp_image = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 50 'alloca' 'inp_image' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 51 [1/1] (1.23ns)   --->   "%inp_image_1 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 51 'alloca' 'inp_image_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%inp_image_2 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 52 'alloca' 'inp_image_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 53 [1/1] (1.23ns)   --->   "%inp_image_3 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 53 'alloca' 'inp_image_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 54 [1/1] (1.23ns)   --->   "%inp_image_4 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 54 'alloca' 'inp_image_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 55 [1/1] (1.23ns)   --->   "%inp_image_5 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 55 'alloca' 'inp_image_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 56 [1/1] (1.23ns)   --->   "%inp_image_6 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 56 'alloca' 'inp_image_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 57 [1/1] (1.23ns)   --->   "%inp_image_7 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 57 'alloca' 'inp_image_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%inp_image_8 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 58 'alloca' 'inp_image_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%inp_image_9 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 59 'alloca' 'inp_image_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%inp_image_10 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 60 'alloca' 'inp_image_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%inp_image_11 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 61 'alloca' 'inp_image_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 62 [1/1] (1.23ns)   --->   "%inp_image_12 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 62 'alloca' 'inp_image_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%inp_image_13 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 63 'alloca' 'inp_image_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 64 [1/1] (1.23ns)   --->   "%inp_image_14 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 64 'alloca' 'inp_image_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 65 [1/1] (1.23ns)   --->   "%inp_image_15 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 65 'alloca' 'inp_image_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 66 [1/1] (1.23ns)   --->   "%inp_image_16 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 66 'alloca' 'inp_image_16' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 67 [1/1] (1.23ns)   --->   "%inp_image_17 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 67 'alloca' 'inp_image_17' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 68 [1/1] (1.23ns)   --->   "%inp_image_18 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 68 'alloca' 'inp_image_18' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 69 [1/1] (1.23ns)   --->   "%inp_image_19 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 69 'alloca' 'inp_image_19' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 70 [1/1] (1.23ns)   --->   "%inp_image_20 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 70 'alloca' 'inp_image_20' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 71 [1/1] (1.23ns)   --->   "%inp_image_21 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 71 'alloca' 'inp_image_21' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 72 [1/1] (1.23ns)   --->   "%inp_image_22 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 72 'alloca' 'inp_image_22' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 73 [1/1] (1.23ns)   --->   "%inp_image_23 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 73 'alloca' 'inp_image_23' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 74 [1/1] (1.23ns)   --->   "%inp_image_24 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 74 'alloca' 'inp_image_24' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 75 [1/1] (1.23ns)   --->   "%inp_image_25 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 75 'alloca' 'inp_image_25' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 76 [1/1] (1.23ns)   --->   "%inp_image_26 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 76 'alloca' 'inp_image_26' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 77 [1/1] (1.23ns)   --->   "%inp_image_27 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 77 'alloca' 'inp_image_27' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 78 [1/1] (1.23ns)   --->   "%inp_image_28 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 78 'alloca' 'inp_image_28' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 79 [1/1] (1.23ns)   --->   "%inp_image_29 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 79 'alloca' 'inp_image_29' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 80 [1/1] (1.23ns)   --->   "%inp_image_30 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 80 'alloca' 'inp_image_30' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 81 [1/1] (1.23ns)   --->   "%inp_image_31 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 81 'alloca' 'inp_image_31' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 82 [1/1] (1.23ns)   --->   "%inp_image_32 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 82 'alloca' 'inp_image_32' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 83 [1/1] (1.23ns)   --->   "%inp_image_33 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 83 'alloca' 'inp_image_33' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 84 [1/1] (1.23ns)   --->   "%inp_image_34 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 84 'alloca' 'inp_image_34' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 85 [1/1] (1.23ns)   --->   "%inp_image_35 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 85 'alloca' 'inp_image_35' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 86 [1/1] (1.23ns)   --->   "%inp_image_36 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 86 'alloca' 'inp_image_36' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 87 [1/1] (1.23ns)   --->   "%inp_image_37 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 87 'alloca' 'inp_image_37' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 88 [1/1] (1.23ns)   --->   "%inp_image_38 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 88 'alloca' 'inp_image_38' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 89 [1/1] (1.23ns)   --->   "%inp_image_39 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 89 'alloca' 'inp_image_39' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 90 [1/1] (1.23ns)   --->   "%inp_image_40 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 90 'alloca' 'inp_image_40' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 91 [1/1] (1.23ns)   --->   "%inp_image_41 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 91 'alloca' 'inp_image_41' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 92 [1/1] (1.23ns)   --->   "%inp_image_42 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 92 'alloca' 'inp_image_42' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 93 [1/1] (1.23ns)   --->   "%inp_image_43 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 93 'alloca' 'inp_image_43' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 94 [1/1] (1.23ns)   --->   "%inp_image_44 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 94 'alloca' 'inp_image_44' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 95 [1/1] (1.23ns)   --->   "%inp_image_45 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 95 'alloca' 'inp_image_45' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 96 [1/1] (1.23ns)   --->   "%inp_image_46 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 96 'alloca' 'inp_image_46' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 97 [1/1] (1.23ns)   --->   "%inp_image_47 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 97 'alloca' 'inp_image_47' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 98 [1/1] (1.23ns)   --->   "%inp_image_48 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 98 'alloca' 'inp_image_48' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 99 [1/1] (1.23ns)   --->   "%inp_image_49 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 99 'alloca' 'inp_image_49' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 100 [1/1] (1.23ns)   --->   "%inp_image_50 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 100 'alloca' 'inp_image_50' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 101 [1/1] (1.23ns)   --->   "%inp_image_51 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 101 'alloca' 'inp_image_51' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 102 [1/1] (1.23ns)   --->   "%inp_image_52 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 102 'alloca' 'inp_image_52' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 103 [1/1] (1.23ns)   --->   "%inp_image_53 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 103 'alloca' 'inp_image_53' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 104 [1/1] (1.23ns)   --->   "%inp_image_54 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 104 'alloca' 'inp_image_54' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 105 [1/1] (1.23ns)   --->   "%inp_image_55 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 105 'alloca' 'inp_image_55' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 106 [1/1] (1.23ns)   --->   "%inp_image_56 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 106 'alloca' 'inp_image_56' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 107 [1/1] (1.23ns)   --->   "%inp_image_57 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 107 'alloca' 'inp_image_57' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 108 [1/1] (1.23ns)   --->   "%inp_image_58 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 108 'alloca' 'inp_image_58' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 109 [1/1] (1.23ns)   --->   "%inp_image_59 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 109 'alloca' 'inp_image_59' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 110 [1/1] (1.23ns)   --->   "%inp_image_60 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 110 'alloca' 'inp_image_60' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 111 [1/1] (1.23ns)   --->   "%inp_image_61 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 111 'alloca' 'inp_image_61' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 112 [1/1] (1.23ns)   --->   "%inp_image_62 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 112 'alloca' 'inp_image_62' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 113 [1/1] (1.23ns)   --->   "%inp_image_63 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 113 'alloca' 'inp_image_63' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 114 [1/1] (1.23ns)   --->   "%inp_image_64 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 114 'alloca' 'inp_image_64' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 115 [1/1] (1.23ns)   --->   "%inp_image_65 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 115 'alloca' 'inp_image_65' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 116 [1/1] (1.23ns)   --->   "%inp_image_66 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 116 'alloca' 'inp_image_66' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 117 [1/1] (1.23ns)   --->   "%inp_image_67 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 117 'alloca' 'inp_image_67' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 118 [1/1] (1.23ns)   --->   "%inp_image_68 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 118 'alloca' 'inp_image_68' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 119 [1/1] (1.23ns)   --->   "%inp_image_69 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 119 'alloca' 'inp_image_69' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 120 [1/1] (1.23ns)   --->   "%inp_image_70 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 120 'alloca' 'inp_image_70' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 121 [1/1] (1.23ns)   --->   "%inp_image_71 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 121 'alloca' 'inp_image_71' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 122 [1/1] (1.23ns)   --->   "%inp_image_72 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 122 'alloca' 'inp_image_72' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 123 [1/1] (1.23ns)   --->   "%inp_image_73 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 123 'alloca' 'inp_image_73' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 124 [1/1] (1.23ns)   --->   "%inp_image_74 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 124 'alloca' 'inp_image_74' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 125 [1/1] (1.23ns)   --->   "%inp_image_75 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 125 'alloca' 'inp_image_75' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 126 [1/1] (1.23ns)   --->   "%inp_image_76 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 126 'alloca' 'inp_image_76' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 127 [1/1] (1.23ns)   --->   "%inp_image_77 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 127 'alloca' 'inp_image_77' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 128 [1/1] (1.23ns)   --->   "%inp_image_78 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 128 'alloca' 'inp_image_78' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 129 [1/1] (1.23ns)   --->   "%inp_image_79 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 129 'alloca' 'inp_image_79' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 130 [1/1] (1.23ns)   --->   "%inp_image_80 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 130 'alloca' 'inp_image_80' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 131 [1/1] (1.23ns)   --->   "%inp_image_81 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 131 'alloca' 'inp_image_81' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 132 [1/1] (1.23ns)   --->   "%inp_image_82 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 132 'alloca' 'inp_image_82' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 133 [1/1] (1.23ns)   --->   "%inp_image_83 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 133 'alloca' 'inp_image_83' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 134 [1/1] (1.23ns)   --->   "%inp_image_84 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 134 'alloca' 'inp_image_84' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 135 [1/1] (1.23ns)   --->   "%inp_image_85 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 135 'alloca' 'inp_image_85' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 136 [1/1] (1.23ns)   --->   "%inp_image_86 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 136 'alloca' 'inp_image_86' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 137 [1/1] (1.23ns)   --->   "%inp_image_87 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 137 'alloca' 'inp_image_87' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 138 [1/1] (1.23ns)   --->   "%inp_image_88 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 138 'alloca' 'inp_image_88' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 139 [1/1] (1.23ns)   --->   "%inp_image_89 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 139 'alloca' 'inp_image_89' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 140 [1/1] (1.23ns)   --->   "%inp_image_90 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 140 'alloca' 'inp_image_90' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 141 [1/1] (1.23ns)   --->   "%inp_image_91 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 141 'alloca' 'inp_image_91' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 142 [1/1] (1.23ns)   --->   "%inp_image_92 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 142 'alloca' 'inp_image_92' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 143 [1/1] (1.23ns)   --->   "%inp_image_93 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 143 'alloca' 'inp_image_93' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 144 [1/1] (1.23ns)   --->   "%inp_image_94 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 144 'alloca' 'inp_image_94' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 145 [1/1] (1.23ns)   --->   "%inp_image_95 = alloca i64 1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42]   --->   Operation 145 'alloca' 'inp_image_95' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %inp_img_read, i32 2, i32 63" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49]   --->   Operation 146 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_img_read, i32 2, i32 63" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59]   --->   Operation 147 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i62 %trunc_ln" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49]   --->   Operation 148 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln49" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49]   --->   Operation 149 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 69984" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 151 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 69984" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 152 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 69984" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 153 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 69984" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49]   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 154 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 69984" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 155 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 69984" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49]   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 156 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 69984" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49]   --->   Operation 156 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 157 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 69984" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49]   --->   Operation 157 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 158 [2/2] (0.00ns)   --->   "%call_ln49 = call void @norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2, i32 %gmem0, i62 %trunc_ln, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %inp_image_4, i32 %inp_image_5, i32 %inp_image_6, i32 %inp_image_7, i32 %inp_image_8, i32 %inp_image_9, i32 %inp_image_10, i32 %inp_image_11, i32 %inp_image_12, i32 %inp_image_13, i32 %inp_image_14, i32 %inp_image_15, i32 %inp_image_16, i32 %inp_image_17, i32 %inp_image_18, i32 %inp_image_19, i32 %inp_image_20, i32 %inp_image_21, i32 %inp_image_22, i32 %inp_image_23, i32 %inp_image_24, i32 %inp_image_25, i32 %inp_image_26, i32 %inp_image_27, i32 %inp_image_28, i32 %inp_image_29, i32 %inp_image_30, i32 %inp_image_31, i32 %inp_image_32, i32 %inp_image_33, i32 %inp_image_34, i32 %inp_image_35, i32 %inp_image_36, i32 %inp_image_37, i32 %inp_image_38, i32 %inp_image_39, i32 %inp_image_40, i32 %inp_image_41, i32 %inp_image_42, i32 %inp_image_43, i32 %inp_image_44, i32 %inp_image_45, i32 %inp_image_46, i32 %inp_image_47, i32 %inp_image_48, i32 %inp_image_49, i32 %inp_image_50, i32 %inp_image_51, i32 %inp_image_52, i32 %inp_image_53, i32 %inp_image_54, i32 %inp_image_55, i32 %inp_image_56, i32 %inp_image_57, i32 %inp_image_58, i32 %inp_image_59, i32 %inp_image_60, i32 %inp_image_61, i32 %inp_image_62, i32 %inp_image_63, i32 %inp_image_64, i32 %inp_image_65, i32 %inp_image_66, i32 %inp_image_67, i32 %inp_image_68, i32 %inp_image_69, i32 %inp_image_70, i32 %inp_image_71, i32 %inp_image_72, i32 %inp_image_73, i32 %inp_image_74, i32 %inp_image_75, i32 %inp_image_76, i32 %inp_image_77, i32 %inp_image_78, i32 %inp_image_79, i32 %inp_image_80, i32 %inp_image_81, i32 %inp_image_82, i32 %inp_image_83, i32 %inp_image_84, i32 %inp_image_85, i32 %inp_image_86, i32 %inp_image_87, i32 %inp_image_88, i32 %inp_image_89, i32 %inp_image_90, i32 %inp_image_91, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49]   --->   Operation 158 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln49 = call void @norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2, i32 %gmem0, i62 %trunc_ln, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %inp_image_4, i32 %inp_image_5, i32 %inp_image_6, i32 %inp_image_7, i32 %inp_image_8, i32 %inp_image_9, i32 %inp_image_10, i32 %inp_image_11, i32 %inp_image_12, i32 %inp_image_13, i32 %inp_image_14, i32 %inp_image_15, i32 %inp_image_16, i32 %inp_image_17, i32 %inp_image_18, i32 %inp_image_19, i32 %inp_image_20, i32 %inp_image_21, i32 %inp_image_22, i32 %inp_image_23, i32 %inp_image_24, i32 %inp_image_25, i32 %inp_image_26, i32 %inp_image_27, i32 %inp_image_28, i32 %inp_image_29, i32 %inp_image_30, i32 %inp_image_31, i32 %inp_image_32, i32 %inp_image_33, i32 %inp_image_34, i32 %inp_image_35, i32 %inp_image_36, i32 %inp_image_37, i32 %inp_image_38, i32 %inp_image_39, i32 %inp_image_40, i32 %inp_image_41, i32 %inp_image_42, i32 %inp_image_43, i32 %inp_image_44, i32 %inp_image_45, i32 %inp_image_46, i32 %inp_image_47, i32 %inp_image_48, i32 %inp_image_49, i32 %inp_image_50, i32 %inp_image_51, i32 %inp_image_52, i32 %inp_image_53, i32 %inp_image_54, i32 %inp_image_55, i32 %inp_image_56, i32 %inp_image_57, i32 %inp_image_58, i32 %inp_image_59, i32 %inp_image_60, i32 %inp_image_61, i32 %inp_image_62, i32 %inp_image_63, i32 %inp_image_64, i32 %inp_image_65, i32 %inp_image_66, i32 %inp_image_67, i32 %inp_image_68, i32 %inp_image_69, i32 %inp_image_70, i32 %inp_image_71, i32 %inp_image_72, i32 %inp_image_73, i32 %inp_image_74, i32 %inp_image_75, i32 %inp_image_76, i32 %inp_image_77, i32 %inp_image_78, i32 %inp_image_79, i32 %inp_image_80, i32 %inp_image_81, i32 %inp_image_82, i32 %inp_image_83, i32 %inp_image_84, i32 %inp_image_85, i32 %inp_image_86, i32 %inp_image_87, i32 %inp_image_88, i32 %inp_image_89, i32 %inp_image_90, i32 %inp_image_91, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49]   --->   Operation 159 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i62 %trunc_ln2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59]   --->   Operation 160 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln59" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59]   --->   Operation 161 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (7.30ns)   --->   "%empty_45 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 729" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59]   --->   Operation 162 'writereq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 163 [2/2] (0.00ns)   --->   "%call_ln59 = call void @norm1_Pipeline_L2_L3, i32 %gmem0, i62 %trunc_ln2, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59]   --->   Operation 163 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln59 = call void @norm1_Pipeline_L2_L3, i32 %gmem0, i62 %trunc_ln2, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59]   --->   Operation 164 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 165 [5/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74]   --->   Operation 165 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 166 [4/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74]   --->   Operation 166 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 167 [3/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74]   --->   Operation 167 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 168 [2/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74]   --->   Operation 168 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 169 [1/1] (1.08ns)   --->   "%add_ln74 = add i64 %out_img_read, i64 2916" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74]   --->   Operation 169 'add' 'add_ln74' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln74, i32 2, i32 63" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74]   --->   Operation 170 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 171 [1/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74]   --->   Operation 171 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i62 %trunc_ln3" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74]   --->   Operation 172 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln74" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74]   --->   Operation 173 'getelementptr' 'gmem0_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (7.30ns)   --->   "%empty_47 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 729" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74]   --->   Operation 174 'writereq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 175 [2/2] (0.00ns)   --->   "%call_ln74 = call void @norm1_Pipeline_L5_L6, i32 %gmem0, i62 %trunc_ln3, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74]   --->   Operation 175 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 176 [1/2] (0.00ns)   --->   "%call_ln74 = call void @norm1_Pipeline_L5_L6, i32 %gmem0, i62 %trunc_ln3, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74]   --->   Operation 176 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 177 [5/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 177 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 178 [4/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 178 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 179 [3/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 179 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 180 [2/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 180 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 181 [1/1] (1.08ns)   --->   "%add_ln89 = add i64 %out_img_read, i64 5832" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 181 'add' 'add_ln89' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln89, i32 2, i32 63" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 182 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 183 [1/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_2" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 183 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i62 %trunc_ln4" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 184 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (0.00ns)   --->   "%gmem0_addr_3 = getelementptr i32 %gmem0, i64 %sext_ln89" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 185 'getelementptr' 'gmem0_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (7.30ns)   --->   "%empty_49 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 67068" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 186 'writereq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 187 [2/2] (0.00ns)   --->   "%call_ln89 = call void @norm1_Pipeline_L8_L9_L10, i32 %gmem0, i62 %trunc_ln4, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %inp_image_4, i32 %inp_image_5, i32 %inp_image_6, i32 %inp_image_7, i32 %inp_image_8, i32 %inp_image_9, i32 %inp_image_10, i32 %inp_image_11, i32 %inp_image_12, i32 %inp_image_13, i32 %inp_image_14, i32 %inp_image_15, i32 %inp_image_16, i32 %inp_image_17, i32 %inp_image_18, i32 %inp_image_19, i32 %inp_image_20, i32 %inp_image_21, i32 %inp_image_22, i32 %inp_image_23, i32 %inp_image_24, i32 %inp_image_25, i32 %inp_image_26, i32 %inp_image_27, i32 %inp_image_28, i32 %inp_image_29, i32 %inp_image_30, i32 %inp_image_31, i32 %inp_image_32, i32 %inp_image_33, i32 %inp_image_34, i32 %inp_image_35, i32 %inp_image_36, i32 %inp_image_37, i32 %inp_image_38, i32 %inp_image_39, i32 %inp_image_40, i32 %inp_image_41, i32 %inp_image_42, i32 %inp_image_43, i32 %inp_image_44, i32 %inp_image_45, i32 %inp_image_46, i32 %inp_image_47, i32 %inp_image_48, i32 %inp_image_49, i32 %inp_image_50, i32 %inp_image_51, i32 %inp_image_52, i32 %inp_image_53, i32 %inp_image_54, i32 %inp_image_55, i32 %inp_image_56, i32 %inp_image_57, i32 %inp_image_58, i32 %inp_image_59, i32 %inp_image_60, i32 %inp_image_61, i32 %inp_image_62, i32 %inp_image_63, i32 %inp_image_64, i32 %inp_image_65, i32 %inp_image_66, i32 %inp_image_67, i32 %inp_image_68, i32 %inp_image_69, i32 %inp_image_70, i32 %inp_image_71, i32 %inp_image_72, i32 %inp_image_73, i32 %inp_image_74, i32 %inp_image_75, i32 %inp_image_76, i32 %inp_image_77, i32 %inp_image_78, i32 %inp_image_79, i32 %inp_image_80, i32 %inp_image_81, i32 %inp_image_82, i32 %inp_image_83, i32 %inp_image_84, i32 %inp_image_85, i32 %inp_image_86, i32 %inp_image_87, i32 %inp_image_88, i32 %inp_image_89, i32 %inp_image_90, i32 %inp_image_91, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 187 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 188 [1/2] (0.00ns)   --->   "%call_ln89 = call void @norm1_Pipeline_L8_L9_L10, i32 %gmem0, i62 %trunc_ln4, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %inp_image_4, i32 %inp_image_5, i32 %inp_image_6, i32 %inp_image_7, i32 %inp_image_8, i32 %inp_image_9, i32 %inp_image_10, i32 %inp_image_11, i32 %inp_image_12, i32 %inp_image_13, i32 %inp_image_14, i32 %inp_image_15, i32 %inp_image_16, i32 %inp_image_17, i32 %inp_image_18, i32 %inp_image_19, i32 %inp_image_20, i32 %inp_image_21, i32 %inp_image_22, i32 %inp_image_23, i32 %inp_image_24, i32 %inp_image_25, i32 %inp_image_26, i32 %inp_image_27, i32 %inp_image_28, i32 %inp_image_29, i32 %inp_image_30, i32 %inp_image_31, i32 %inp_image_32, i32 %inp_image_33, i32 %inp_image_34, i32 %inp_image_35, i32 %inp_image_36, i32 %inp_image_37, i32 %inp_image_38, i32 %inp_image_39, i32 %inp_image_40, i32 %inp_image_41, i32 %inp_image_42, i32 %inp_image_43, i32 %inp_image_44, i32 %inp_image_45, i32 %inp_image_46, i32 %inp_image_47, i32 %inp_image_48, i32 %inp_image_49, i32 %inp_image_50, i32 %inp_image_51, i32 %inp_image_52, i32 %inp_image_53, i32 %inp_image_54, i32 %inp_image_55, i32 %inp_image_56, i32 %inp_image_57, i32 %inp_image_58, i32 %inp_image_59, i32 %inp_image_60, i32 %inp_image_61, i32 %inp_image_62, i32 %inp_image_63, i32 %inp_image_64, i32 %inp_image_65, i32 %inp_image_66, i32 %inp_image_67, i32 %inp_image_68, i32 %inp_image_69, i32 %inp_image_70, i32 %inp_image_71, i32 %inp_image_72, i32 %inp_image_73, i32 %inp_image_74, i32 %inp_image_75, i32 %inp_image_76, i32 %inp_image_77, i32 %inp_image_78, i32 %inp_image_79, i32 %inp_image_80, i32 %inp_image_81, i32 %inp_image_82, i32 %inp_image_83, i32 %inp_image_84, i32 %inp_image_85, i32 %inp_image_86, i32 %inp_image_87, i32 %inp_image_88, i32 %inp_image_89, i32 %inp_image_90, i32 %inp_image_91, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89]   --->   Operation 188 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 189 [5/5] (7.30ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_3" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 189 'writeresp' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 190 [4/5] (7.30ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_3" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 190 'writeresp' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 191 [3/5] (7.30ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_3" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 191 'writeresp' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 192 [2/5] (7.30ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_3" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 192 'writeresp' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 193 [1/1] (1.08ns)   --->   "%add_ln107 = add i64 %out_img_read, i64 274104" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 193 'add' 'add_ln107' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln107, i32 2, i32 63" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 194 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 195 [1/1] (1.08ns)   --->   "%add_ln120 = add i64 %out_img_read, i64 277020" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120]   --->   Operation 195 'add' 'add_ln120' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln120, i32 2, i32 63" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120]   --->   Operation 196 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 197 [1/5] (7.30ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_3" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 197 'writeresp' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i62 %trunc_ln5" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 198 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 199 [1/1] (0.00ns)   --->   "%gmem0_addr_4 = getelementptr i32 %gmem0, i64 %sext_ln107" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 199 'getelementptr' 'gmem0_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 200 [1/1] (7.30ns)   --->   "%empty_51 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 729" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 200 'writereq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 201 [2/2] (0.00ns)   --->   "%call_ln107 = call void @norm1_Pipeline_L12_L13, i32 %gmem0, i62 %trunc_ln5, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 201 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln107 = call void @norm1_Pipeline_L12_L13, i32 %gmem0, i62 %trunc_ln5, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107]   --->   Operation 202 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 203 [5/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_4" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120]   --->   Operation 203 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 204 [4/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_4" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120]   --->   Operation 204 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 205 [3/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_4" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120]   --->   Operation 205 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 206 [2/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_4" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120]   --->   Operation 206 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 207 [1/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_4" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120]   --->   Operation 207 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i62 %trunc_ln6" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120]   --->   Operation 208 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 209 [1/1] (0.00ns)   --->   "%gmem0_addr_5 = getelementptr i32 %gmem0, i64 %sext_ln120" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120]   --->   Operation 209 'getelementptr' 'gmem0_addr_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 210 [1/1] (7.30ns)   --->   "%empty_53 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 729" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120]   --->   Operation 210 'writereq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 211 [2/2] (0.00ns)   --->   "%call_ln120 = call void @norm1_Pipeline_L15_L16, i32 %gmem0, i62 %trunc_ln6, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120]   --->   Operation 211 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 212 [1/2] (0.00ns)   --->   "%call_ln120 = call void @norm1_Pipeline_L15_L16, i32 %gmem0, i62 %trunc_ln6, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120]   --->   Operation 212 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 213 [5/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_5" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:134]   --->   Operation 213 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 214 [4/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_5" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:134]   --->   Operation 214 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 215 [3/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_5" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:134]   --->   Operation 215 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 216 [2/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_5" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:134]   --->   Operation 216 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 217 [1/1] (0.00ns)   --->   "%spectopmodule_ln31 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:31]   --->   Operation 217 'spectopmodule' 'spectopmodule_ln31' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 219 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 219 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inp_img, void @empty_9, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_7, void @empty_2, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inp_img, void @empty_0, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_img, void @empty_9, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_7, void @empty, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_img, void @empty_0, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_7, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 225 [1/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr_5" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:134]   --->   Operation 225 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 226 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:134]   --->   Operation 226 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inp_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_img_read       (read         ) [ 001111111111111111111111111111111000000000000000]
inp_img_read       (read         ) [ 000000000000000000000000000000000000000000000000]
inp_image          (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_1        (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_2        (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_3        (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_4        (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_5        (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_6        (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_7        (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_8        (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_9        (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_10       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_11       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_12       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_13       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_14       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_15       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_16       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_17       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_18       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_19       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_20       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_21       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_22       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_23       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_24       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_25       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_26       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_27       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_28       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_29       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_30       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_31       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_32       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_33       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_34       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_35       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_36       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_37       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_38       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_39       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_40       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_41       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_42       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_43       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_44       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_45       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_46       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_47       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_48       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_49       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_50       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_51       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_52       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_53       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_54       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_55       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_56       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_57       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_58       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_59       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_60       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_61       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_62       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_63       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_64       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_65       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_66       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_67       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_68       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_69       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_70       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_71       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_72       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_73       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_74       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_75       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_76       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_77       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_78       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_79       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_80       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_81       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_82       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_83       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_84       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_85       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_86       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_87       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_88       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_89       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_90       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_91       (alloca       ) [ 001111111111111111111111111110000000000000000000]
inp_image_92       (alloca       ) [ 001111111111111111111111111111111111000000000000]
inp_image_93       (alloca       ) [ 001111111111111111111111111111111111111111100000]
inp_image_94       (alloca       ) [ 001111111111111111111111111111111111111111100000]
inp_image_95       (alloca       ) [ 001111111111111111111111111111111111111111100000]
trunc_ln           (partselect   ) [ 001111111111000000000000000000000000000000000000]
trunc_ln2          (partselect   ) [ 001111111111111000000000000000000000000000000000]
sext_ln49          (sext         ) [ 000000000000000000000000000000000000000000000000]
gmem0_addr         (getelementptr) [ 000111111100000000000000000000000000000000000000]
empty              (readreq      ) [ 000000000000000000000000000000000000000000000000]
call_ln49          (call         ) [ 000000000000000000000000000000000000000000000000]
sext_ln59          (sext         ) [ 000000000000000000000000000000000000000000000000]
gmem0_addr_1       (getelementptr) [ 000000000000011111110000000000000000000000000000]
empty_45           (writereq     ) [ 000000000000000000000000000000000000000000000000]
call_ln59          (call         ) [ 000000000000000000000000000000000000000000000000]
add_ln74           (add          ) [ 000000000000000000000000000000000000000000000000]
trunc_ln3          (partselect   ) [ 000000000000000000011100000000000000000000000000]
empty_46           (writeresp    ) [ 000000000000000000000000000000000000000000000000]
sext_ln74          (sext         ) [ 000000000000000000000000000000000000000000000000]
gmem0_addr_2       (getelementptr) [ 000000000000000000001111111000000000000000000000]
empty_47           (writereq     ) [ 000000000000000000000000000000000000000000000000]
call_ln74          (call         ) [ 000000000000000000000000000000000000000000000000]
add_ln89           (add          ) [ 000000000000000000000000000000000000000000000000]
trunc_ln4          (partselect   ) [ 000000000000000000000000001110000000000000000000]
empty_48           (writeresp    ) [ 000000000000000000000000000000000000000000000000]
sext_ln89          (sext         ) [ 000000000000000000000000000000000000000000000000]
gmem0_addr_3       (getelementptr) [ 000000000000000000000000000111111100000000000000]
empty_49           (writereq     ) [ 000000000000000000000000000000000000000000000000]
call_ln89          (call         ) [ 000000000000000000000000000000000000000000000000]
add_ln107          (add          ) [ 000000000000000000000000000000000000000000000000]
trunc_ln5          (partselect   ) [ 000000000000000000000000000000000111000000000000]
add_ln120          (add          ) [ 000000000000000000000000000000000000000000000000]
trunc_ln6          (partselect   ) [ 000000000000000000000000000000000111111111100000]
empty_50           (writeresp    ) [ 000000000000000000000000000000000000000000000000]
sext_ln107         (sext         ) [ 000000000000000000000000000000000000000000000000]
gmem0_addr_4       (getelementptr) [ 000000000000000000000000000000000011111110000000]
empty_51           (writereq     ) [ 000000000000000000000000000000000000000000000000]
call_ln107         (call         ) [ 000000000000000000000000000000000000000000000000]
empty_52           (writeresp    ) [ 000000000000000000000000000000000000000000000000]
sext_ln120         (sext         ) [ 000000000000000000000000000000000000000000000000]
gmem0_addr_5       (getelementptr) [ 000000000000000000000000000000000000000001111111]
empty_53           (writereq     ) [ 000000000000000000000000000000000000000000000000]
call_ln120         (call         ) [ 000000000000000000000000000000000000000000000000]
spectopmodule_ln31 (spectopmodule) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000000000000000000000000]
empty_54           (writeresp    ) [ 000000000000000000000000000000000000000000000000]
ret_ln134          (ret          ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inp_img">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_img"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_img">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_img"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_Pipeline_L2_L3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_Pipeline_L5_L6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_Pipeline_L8_L9_L10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_Pipeline_L12_L13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_Pipeline_L15_L16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="inp_image_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="inp_image_1_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="inp_image_2_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="inp_image_3_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="inp_image_4_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_4/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="inp_image_5_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_5/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="inp_image_6_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_6/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="inp_image_7_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_7/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="inp_image_8_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_8/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="inp_image_9_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_9/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="inp_image_10_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_10/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="inp_image_11_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_11/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="inp_image_12_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_12/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="inp_image_13_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_13/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="inp_image_14_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_14/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="inp_image_15_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_15/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="inp_image_16_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_16/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="inp_image_17_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_17/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="inp_image_18_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_18/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="inp_image_19_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_19/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="inp_image_20_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_20/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="inp_image_21_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_21/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="inp_image_22_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_22/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="inp_image_23_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_23/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="inp_image_24_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_24/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="inp_image_25_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_25/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="inp_image_26_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_26/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="inp_image_27_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_27/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="inp_image_28_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_28/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="inp_image_29_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_29/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="inp_image_30_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_30/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="inp_image_31_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_31/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="inp_image_32_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_32/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="inp_image_33_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_33/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="inp_image_34_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_34/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="inp_image_35_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_35/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="inp_image_36_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_36/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="inp_image_37_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_37/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="inp_image_38_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_38/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="inp_image_39_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_39/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="inp_image_40_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_40/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="inp_image_41_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_41/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="inp_image_42_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_42/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="inp_image_43_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_43/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="inp_image_44_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_44/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="inp_image_45_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_45/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="inp_image_46_alloca_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_46/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="inp_image_47_alloca_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_47/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="inp_image_48_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_48/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="inp_image_49_alloca_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_49/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="inp_image_50_alloca_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_50/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="inp_image_51_alloca_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_51/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="inp_image_52_alloca_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_52/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="inp_image_53_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_53/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="inp_image_54_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_54/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="inp_image_55_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_55/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="inp_image_56_alloca_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_56/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="inp_image_57_alloca_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_57/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="inp_image_58_alloca_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_58/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="inp_image_59_alloca_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_59/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="inp_image_60_alloca_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_60/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="inp_image_61_alloca_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_61/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="inp_image_62_alloca_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_62/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="inp_image_63_alloca_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_63/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="inp_image_64_alloca_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_64/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="inp_image_65_alloca_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_65/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="inp_image_66_alloca_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_66/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="inp_image_67_alloca_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_67/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="inp_image_68_alloca_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_68/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="inp_image_69_alloca_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_69/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="inp_image_70_alloca_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_70/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="inp_image_71_alloca_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_71/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="inp_image_72_alloca_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_72/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="inp_image_73_alloca_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_73/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="inp_image_74_alloca_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_74/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="inp_image_75_alloca_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_75/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="inp_image_76_alloca_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_76/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="inp_image_77_alloca_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_77/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="inp_image_78_alloca_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_78/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="inp_image_79_alloca_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_79/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="inp_image_80_alloca_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_80/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="inp_image_81_alloca_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_81/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="inp_image_82_alloca_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_82/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="inp_image_83_alloca_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_83/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="inp_image_84_alloca_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_84/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="inp_image_85_alloca_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_85/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="inp_image_86_alloca_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_86/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="inp_image_87_alloca_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_87/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="inp_image_88_alloca_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_88/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="inp_image_89_alloca_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_89/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="inp_image_90_alloca_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_90/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="inp_image_91_alloca_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_91/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="inp_image_92_alloca_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_92/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="inp_image_93_alloca_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_93/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="inp_image_94_alloca_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_94/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="inp_image_95_alloca_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_95/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="out_img_read_read_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="0" index="1" bw="64" slack="0"/>
<pin id="485" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_img_read/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="inp_img_read_read_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="0"/>
<pin id="491" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inp_img_read/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_readreq_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="18" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="grp_writeresp_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="11" slack="0"/>
<pin id="505" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_45/12 empty_46/15 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_writeresp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="11" slack="0"/>
<pin id="513" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_47/19 empty_48/22 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_writeresp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="18" slack="0"/>
<pin id="521" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_49/26 empty_50/29 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_writeresp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="0" index="2" bw="11" slack="0"/>
<pin id="529" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_51/33 empty_52/36 "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_writeresp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="11" slack="0"/>
<pin id="537" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_53/40 empty_54/43 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="0" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="0" index="2" bw="62" slack="9"/>
<pin id="545" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="546" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="547" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="548" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="549" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="550" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="551" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="552" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="553" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="554" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="555" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="556" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="557" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="558" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="559" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="560" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="561" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="562" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="563" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="564" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="565" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="566" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="567" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="568" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="569" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="570" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="571" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="572" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="573" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="574" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="575" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="576" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="577" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="578" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="579" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="580" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="581" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="582" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="583" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="584" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="585" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="586" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="587" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="588" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="589" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="590" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="591" dir="0" index="49" bw="32" slack="2147483647"/>
<pin id="592" dir="0" index="50" bw="32" slack="2147483647"/>
<pin id="593" dir="0" index="51" bw="32" slack="2147483647"/>
<pin id="594" dir="0" index="52" bw="32" slack="2147483647"/>
<pin id="595" dir="0" index="53" bw="32" slack="2147483647"/>
<pin id="596" dir="0" index="54" bw="32" slack="2147483647"/>
<pin id="597" dir="0" index="55" bw="32" slack="2147483647"/>
<pin id="598" dir="0" index="56" bw="32" slack="2147483647"/>
<pin id="599" dir="0" index="57" bw="32" slack="2147483647"/>
<pin id="600" dir="0" index="58" bw="32" slack="2147483647"/>
<pin id="601" dir="0" index="59" bw="32" slack="2147483647"/>
<pin id="602" dir="0" index="60" bw="32" slack="2147483647"/>
<pin id="603" dir="0" index="61" bw="32" slack="2147483647"/>
<pin id="604" dir="0" index="62" bw="32" slack="2147483647"/>
<pin id="605" dir="0" index="63" bw="32" slack="2147483647"/>
<pin id="606" dir="0" index="64" bw="32" slack="2147483647"/>
<pin id="607" dir="0" index="65" bw="32" slack="2147483647"/>
<pin id="608" dir="0" index="66" bw="32" slack="2147483647"/>
<pin id="609" dir="0" index="67" bw="32" slack="2147483647"/>
<pin id="610" dir="0" index="68" bw="32" slack="2147483647"/>
<pin id="611" dir="0" index="69" bw="32" slack="2147483647"/>
<pin id="612" dir="0" index="70" bw="32" slack="2147483647"/>
<pin id="613" dir="0" index="71" bw="32" slack="2147483647"/>
<pin id="614" dir="0" index="72" bw="32" slack="2147483647"/>
<pin id="615" dir="0" index="73" bw="32" slack="2147483647"/>
<pin id="616" dir="0" index="74" bw="32" slack="2147483647"/>
<pin id="617" dir="0" index="75" bw="32" slack="2147483647"/>
<pin id="618" dir="0" index="76" bw="32" slack="2147483647"/>
<pin id="619" dir="0" index="77" bw="32" slack="2147483647"/>
<pin id="620" dir="0" index="78" bw="32" slack="2147483647"/>
<pin id="621" dir="0" index="79" bw="32" slack="2147483647"/>
<pin id="622" dir="0" index="80" bw="32" slack="2147483647"/>
<pin id="623" dir="0" index="81" bw="32" slack="2147483647"/>
<pin id="624" dir="0" index="82" bw="32" slack="2147483647"/>
<pin id="625" dir="0" index="83" bw="32" slack="2147483647"/>
<pin id="626" dir="0" index="84" bw="32" slack="2147483647"/>
<pin id="627" dir="0" index="85" bw="32" slack="2147483647"/>
<pin id="628" dir="0" index="86" bw="32" slack="2147483647"/>
<pin id="629" dir="0" index="87" bw="32" slack="2147483647"/>
<pin id="630" dir="0" index="88" bw="32" slack="2147483647"/>
<pin id="631" dir="0" index="89" bw="32" slack="2147483647"/>
<pin id="632" dir="0" index="90" bw="32" slack="2147483647"/>
<pin id="633" dir="0" index="91" bw="32" slack="2147483647"/>
<pin id="634" dir="0" index="92" bw="32" slack="2147483647"/>
<pin id="635" dir="0" index="93" bw="32" slack="2147483647"/>
<pin id="636" dir="0" index="94" bw="32" slack="2147483647"/>
<pin id="637" dir="0" index="95" bw="32" slack="2147483647"/>
<pin id="638" dir="0" index="96" bw="32" slack="2147483647"/>
<pin id="639" dir="0" index="97" bw="32" slack="2147483647"/>
<pin id="640" dir="0" index="98" bw="32" slack="2147483647"/>
<pin id="641" dir="1" index="99" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/10 "/>
</bind>
</comp>

<comp id="644" class="1004" name="grp_norm1_Pipeline_L2_L3_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="0" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="0" index="2" bw="62" slack="12"/>
<pin id="648" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="649" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="650" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="651" dir="0" index="6" bw="6" slack="0"/>
<pin id="652" dir="0" index="7" bw="56" slack="0"/>
<pin id="653" dir="0" index="8" bw="52" slack="0"/>
<pin id="654" dir="0" index="9" bw="49" slack="0"/>
<pin id="655" dir="0" index="10" bw="44" slack="0"/>
<pin id="656" dir="0" index="11" bw="27" slack="0"/>
<pin id="657" dir="0" index="12" bw="8" slack="0"/>
<pin id="658" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/13 "/>
</bind>
</comp>

<comp id="668" class="1004" name="grp_norm1_Pipeline_L5_L6_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="0" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="0" index="2" bw="62" slack="2"/>
<pin id="672" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="673" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="674" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="675" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="676" dir="0" index="7" bw="6" slack="0"/>
<pin id="677" dir="0" index="8" bw="56" slack="0"/>
<pin id="678" dir="0" index="9" bw="52" slack="0"/>
<pin id="679" dir="0" index="10" bw="49" slack="0"/>
<pin id="680" dir="0" index="11" bw="44" slack="0"/>
<pin id="681" dir="0" index="12" bw="27" slack="0"/>
<pin id="682" dir="0" index="13" bw="8" slack="0"/>
<pin id="683" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/20 "/>
</bind>
</comp>

<comp id="693" class="1004" name="grp_norm1_Pipeline_L8_L9_L10_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="0" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="0" index="2" bw="62" slack="2"/>
<pin id="697" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="698" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="699" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="700" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="701" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="702" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="703" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="704" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="705" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="706" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="707" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="708" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="709" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="710" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="711" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="712" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="713" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="714" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="715" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="716" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="717" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="718" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="719" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="720" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="721" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="722" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="723" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="724" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="725" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="726" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="727" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="728" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="729" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="730" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="731" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="732" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="733" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="734" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="735" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="736" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="737" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="738" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="739" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="740" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="741" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="742" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="743" dir="0" index="49" bw="32" slack="2147483647"/>
<pin id="744" dir="0" index="50" bw="32" slack="2147483647"/>
<pin id="745" dir="0" index="51" bw="32" slack="2147483647"/>
<pin id="746" dir="0" index="52" bw="32" slack="2147483647"/>
<pin id="747" dir="0" index="53" bw="32" slack="2147483647"/>
<pin id="748" dir="0" index="54" bw="32" slack="2147483647"/>
<pin id="749" dir="0" index="55" bw="32" slack="2147483647"/>
<pin id="750" dir="0" index="56" bw="32" slack="2147483647"/>
<pin id="751" dir="0" index="57" bw="32" slack="2147483647"/>
<pin id="752" dir="0" index="58" bw="32" slack="2147483647"/>
<pin id="753" dir="0" index="59" bw="32" slack="2147483647"/>
<pin id="754" dir="0" index="60" bw="32" slack="2147483647"/>
<pin id="755" dir="0" index="61" bw="32" slack="2147483647"/>
<pin id="756" dir="0" index="62" bw="32" slack="2147483647"/>
<pin id="757" dir="0" index="63" bw="32" slack="2147483647"/>
<pin id="758" dir="0" index="64" bw="32" slack="2147483647"/>
<pin id="759" dir="0" index="65" bw="32" slack="2147483647"/>
<pin id="760" dir="0" index="66" bw="32" slack="2147483647"/>
<pin id="761" dir="0" index="67" bw="32" slack="2147483647"/>
<pin id="762" dir="0" index="68" bw="32" slack="2147483647"/>
<pin id="763" dir="0" index="69" bw="32" slack="2147483647"/>
<pin id="764" dir="0" index="70" bw="32" slack="2147483647"/>
<pin id="765" dir="0" index="71" bw="32" slack="2147483647"/>
<pin id="766" dir="0" index="72" bw="32" slack="2147483647"/>
<pin id="767" dir="0" index="73" bw="32" slack="2147483647"/>
<pin id="768" dir="0" index="74" bw="32" slack="2147483647"/>
<pin id="769" dir="0" index="75" bw="32" slack="2147483647"/>
<pin id="770" dir="0" index="76" bw="32" slack="2147483647"/>
<pin id="771" dir="0" index="77" bw="32" slack="2147483647"/>
<pin id="772" dir="0" index="78" bw="32" slack="2147483647"/>
<pin id="773" dir="0" index="79" bw="32" slack="2147483647"/>
<pin id="774" dir="0" index="80" bw="32" slack="2147483647"/>
<pin id="775" dir="0" index="81" bw="32" slack="2147483647"/>
<pin id="776" dir="0" index="82" bw="32" slack="2147483647"/>
<pin id="777" dir="0" index="83" bw="32" slack="2147483647"/>
<pin id="778" dir="0" index="84" bw="32" slack="2147483647"/>
<pin id="779" dir="0" index="85" bw="32" slack="2147483647"/>
<pin id="780" dir="0" index="86" bw="32" slack="2147483647"/>
<pin id="781" dir="0" index="87" bw="32" slack="2147483647"/>
<pin id="782" dir="0" index="88" bw="32" slack="2147483647"/>
<pin id="783" dir="0" index="89" bw="32" slack="2147483647"/>
<pin id="784" dir="0" index="90" bw="32" slack="2147483647"/>
<pin id="785" dir="0" index="91" bw="32" slack="2147483647"/>
<pin id="786" dir="0" index="92" bw="32" slack="2147483647"/>
<pin id="787" dir="0" index="93" bw="32" slack="2147483647"/>
<pin id="788" dir="0" index="94" bw="32" slack="2147483647"/>
<pin id="789" dir="0" index="95" bw="32" slack="2147483647"/>
<pin id="790" dir="0" index="96" bw="32" slack="2147483647"/>
<pin id="791" dir="0" index="97" bw="32" slack="2147483647"/>
<pin id="792" dir="0" index="98" bw="32" slack="2147483647"/>
<pin id="793" dir="0" index="99" bw="6" slack="0"/>
<pin id="794" dir="0" index="100" bw="56" slack="0"/>
<pin id="795" dir="0" index="101" bw="52" slack="0"/>
<pin id="796" dir="0" index="102" bw="49" slack="0"/>
<pin id="797" dir="0" index="103" bw="44" slack="0"/>
<pin id="798" dir="0" index="104" bw="27" slack="0"/>
<pin id="799" dir="0" index="105" bw="8" slack="0"/>
<pin id="800" dir="1" index="106" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln89/27 "/>
</bind>
</comp>

<comp id="810" class="1004" name="grp_norm1_Pipeline_L12_L13_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="0" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="0" index="2" bw="62" slack="2"/>
<pin id="814" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="815" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="816" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="817" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="818" dir="0" index="7" bw="6" slack="0"/>
<pin id="819" dir="0" index="8" bw="56" slack="0"/>
<pin id="820" dir="0" index="9" bw="52" slack="0"/>
<pin id="821" dir="0" index="10" bw="49" slack="0"/>
<pin id="822" dir="0" index="11" bw="44" slack="0"/>
<pin id="823" dir="0" index="12" bw="27" slack="0"/>
<pin id="824" dir="0" index="13" bw="8" slack="0"/>
<pin id="825" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/34 "/>
</bind>
</comp>

<comp id="835" class="1004" name="grp_norm1_Pipeline_L15_L16_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="0" slack="0"/>
<pin id="837" dir="0" index="1" bw="32" slack="0"/>
<pin id="838" dir="0" index="2" bw="62" slack="9"/>
<pin id="839" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="840" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="841" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="842" dir="0" index="6" bw="6" slack="0"/>
<pin id="843" dir="0" index="7" bw="56" slack="0"/>
<pin id="844" dir="0" index="8" bw="52" slack="0"/>
<pin id="845" dir="0" index="9" bw="49" slack="0"/>
<pin id="846" dir="0" index="10" bw="44" slack="0"/>
<pin id="847" dir="0" index="11" bw="27" slack="0"/>
<pin id="848" dir="0" index="12" bw="8" slack="0"/>
<pin id="849" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln120/41 "/>
</bind>
</comp>

<comp id="859" class="1004" name="trunc_ln_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="62" slack="0"/>
<pin id="861" dir="0" index="1" bw="64" slack="0"/>
<pin id="862" dir="0" index="2" bw="3" slack="0"/>
<pin id="863" dir="0" index="3" bw="7" slack="0"/>
<pin id="864" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="869" class="1004" name="trunc_ln2_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="62" slack="0"/>
<pin id="871" dir="0" index="1" bw="64" slack="0"/>
<pin id="872" dir="0" index="2" bw="3" slack="0"/>
<pin id="873" dir="0" index="3" bw="7" slack="0"/>
<pin id="874" dir="1" index="4" bw="62" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="879" class="1004" name="sext_ln49_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="62" slack="1"/>
<pin id="881" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/2 "/>
</bind>
</comp>

<comp id="882" class="1004" name="gmem0_addr_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="0" index="1" bw="62" slack="0"/>
<pin id="885" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="889" class="1004" name="sext_ln59_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="62" slack="11"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/12 "/>
</bind>
</comp>

<comp id="892" class="1004" name="gmem0_addr_1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="0" index="1" bw="62" slack="0"/>
<pin id="895" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_1/12 "/>
</bind>
</comp>

<comp id="899" class="1004" name="add_ln74_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="64" slack="17"/>
<pin id="901" dir="0" index="1" bw="13" slack="0"/>
<pin id="902" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/18 "/>
</bind>
</comp>

<comp id="904" class="1004" name="trunc_ln3_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="62" slack="0"/>
<pin id="906" dir="0" index="1" bw="64" slack="0"/>
<pin id="907" dir="0" index="2" bw="3" slack="0"/>
<pin id="908" dir="0" index="3" bw="7" slack="0"/>
<pin id="909" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/18 "/>
</bind>
</comp>

<comp id="914" class="1004" name="sext_ln74_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="62" slack="1"/>
<pin id="916" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74/19 "/>
</bind>
</comp>

<comp id="917" class="1004" name="gmem0_addr_2_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="0"/>
<pin id="919" dir="0" index="1" bw="62" slack="0"/>
<pin id="920" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_2/19 "/>
</bind>
</comp>

<comp id="924" class="1004" name="add_ln89_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="64" slack="24"/>
<pin id="926" dir="0" index="1" bw="14" slack="0"/>
<pin id="927" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/25 "/>
</bind>
</comp>

<comp id="929" class="1004" name="trunc_ln4_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="62" slack="0"/>
<pin id="931" dir="0" index="1" bw="64" slack="0"/>
<pin id="932" dir="0" index="2" bw="3" slack="0"/>
<pin id="933" dir="0" index="3" bw="7" slack="0"/>
<pin id="934" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/25 "/>
</bind>
</comp>

<comp id="939" class="1004" name="sext_ln89_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="62" slack="1"/>
<pin id="941" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89/26 "/>
</bind>
</comp>

<comp id="942" class="1004" name="gmem0_addr_3_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="0" index="1" bw="62" slack="0"/>
<pin id="945" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_3/26 "/>
</bind>
</comp>

<comp id="949" class="1004" name="add_ln107_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="64" slack="31"/>
<pin id="951" dir="0" index="1" bw="20" slack="0"/>
<pin id="952" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/32 "/>
</bind>
</comp>

<comp id="954" class="1004" name="trunc_ln5_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="62" slack="0"/>
<pin id="956" dir="0" index="1" bw="64" slack="0"/>
<pin id="957" dir="0" index="2" bw="3" slack="0"/>
<pin id="958" dir="0" index="3" bw="7" slack="0"/>
<pin id="959" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/32 "/>
</bind>
</comp>

<comp id="964" class="1004" name="add_ln120_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="64" slack="31"/>
<pin id="966" dir="0" index="1" bw="20" slack="0"/>
<pin id="967" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/32 "/>
</bind>
</comp>

<comp id="969" class="1004" name="trunc_ln6_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="62" slack="0"/>
<pin id="971" dir="0" index="1" bw="64" slack="0"/>
<pin id="972" dir="0" index="2" bw="3" slack="0"/>
<pin id="973" dir="0" index="3" bw="7" slack="0"/>
<pin id="974" dir="1" index="4" bw="62" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/32 "/>
</bind>
</comp>

<comp id="979" class="1004" name="sext_ln107_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="62" slack="1"/>
<pin id="981" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107/33 "/>
</bind>
</comp>

<comp id="982" class="1004" name="gmem0_addr_4_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="0"/>
<pin id="984" dir="0" index="1" bw="62" slack="0"/>
<pin id="985" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_4/33 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sext_ln120_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="62" slack="8"/>
<pin id="991" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120/40 "/>
</bind>
</comp>

<comp id="992" class="1004" name="gmem0_addr_5_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="0"/>
<pin id="994" dir="0" index="1" bw="62" slack="0"/>
<pin id="995" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_5/40 "/>
</bind>
</comp>

<comp id="999" class="1005" name="out_img_read_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="64" slack="17"/>
<pin id="1001" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="out_img_read "/>
</bind>
</comp>

<comp id="1007" class="1005" name="trunc_ln_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="62" slack="1"/>
<pin id="1009" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1013" class="1005" name="trunc_ln2_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="62" slack="11"/>
<pin id="1015" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="gmem0_addr_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="1"/>
<pin id="1021" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="1024" class="1005" name="gmem0_addr_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="3"/>
<pin id="1026" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="trunc_ln3_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="62" slack="1"/>
<pin id="1031" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="gmem0_addr_2_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="3"/>
<pin id="1037" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr_2 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="trunc_ln4_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="62" slack="1"/>
<pin id="1042" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="gmem0_addr_3_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="3"/>
<pin id="1048" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr_3 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="trunc_ln5_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="62" slack="1"/>
<pin id="1053" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="trunc_ln6_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="62" slack="8"/>
<pin id="1059" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="gmem0_addr_4_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="3"/>
<pin id="1065" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr_4 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="gmem0_addr_5_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="3"/>
<pin id="1070" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="22" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="22" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="22" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="22" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="22" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="22" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="22" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="22" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="22" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="22" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="22" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="22" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="22" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="22" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="22" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="22" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="22" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="22" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="22" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="22" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="22" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="22" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="22" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="22" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="22" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="22" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="22" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="22" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="22" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="22" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="22" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="22" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="22" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="22" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="22" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="22" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="22" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="22" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="22" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="22" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="20" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="4" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="20" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="2" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="30" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="32" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="36" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="38" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="508"><net_src comp="42" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="514"><net_src comp="36" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="38" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="516"><net_src comp="42" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="522"><net_src comp="36" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="50" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="524"><net_src comp="42" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="530"><net_src comp="36" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="38" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="532"><net_src comp="42" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="538"><net_src comp="36" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="38" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="540"><net_src comp="42" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="642"><net_src comp="34" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="643"><net_src comp="0" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="659"><net_src comp="40" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="660"><net_src comp="0" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="661"><net_src comp="6" pin="0"/><net_sink comp="644" pin=6"/></net>

<net id="662"><net_src comp="8" pin="0"/><net_sink comp="644" pin=7"/></net>

<net id="663"><net_src comp="10" pin="0"/><net_sink comp="644" pin=8"/></net>

<net id="664"><net_src comp="12" pin="0"/><net_sink comp="644" pin=9"/></net>

<net id="665"><net_src comp="14" pin="0"/><net_sink comp="644" pin=10"/></net>

<net id="666"><net_src comp="16" pin="0"/><net_sink comp="644" pin=11"/></net>

<net id="667"><net_src comp="18" pin="0"/><net_sink comp="644" pin=12"/></net>

<net id="684"><net_src comp="46" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="685"><net_src comp="0" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="686"><net_src comp="6" pin="0"/><net_sink comp="668" pin=7"/></net>

<net id="687"><net_src comp="8" pin="0"/><net_sink comp="668" pin=8"/></net>

<net id="688"><net_src comp="10" pin="0"/><net_sink comp="668" pin=9"/></net>

<net id="689"><net_src comp="12" pin="0"/><net_sink comp="668" pin=10"/></net>

<net id="690"><net_src comp="14" pin="0"/><net_sink comp="668" pin=11"/></net>

<net id="691"><net_src comp="16" pin="0"/><net_sink comp="668" pin=12"/></net>

<net id="692"><net_src comp="18" pin="0"/><net_sink comp="668" pin=13"/></net>

<net id="801"><net_src comp="52" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="802"><net_src comp="0" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="803"><net_src comp="6" pin="0"/><net_sink comp="693" pin=99"/></net>

<net id="804"><net_src comp="8" pin="0"/><net_sink comp="693" pin=100"/></net>

<net id="805"><net_src comp="10" pin="0"/><net_sink comp="693" pin=101"/></net>

<net id="806"><net_src comp="12" pin="0"/><net_sink comp="693" pin=102"/></net>

<net id="807"><net_src comp="14" pin="0"/><net_sink comp="693" pin=103"/></net>

<net id="808"><net_src comp="16" pin="0"/><net_sink comp="693" pin=104"/></net>

<net id="809"><net_src comp="18" pin="0"/><net_sink comp="693" pin=105"/></net>

<net id="826"><net_src comp="58" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="827"><net_src comp="0" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="828"><net_src comp="6" pin="0"/><net_sink comp="810" pin=7"/></net>

<net id="829"><net_src comp="8" pin="0"/><net_sink comp="810" pin=8"/></net>

<net id="830"><net_src comp="10" pin="0"/><net_sink comp="810" pin=9"/></net>

<net id="831"><net_src comp="12" pin="0"/><net_sink comp="810" pin=10"/></net>

<net id="832"><net_src comp="14" pin="0"/><net_sink comp="810" pin=11"/></net>

<net id="833"><net_src comp="16" pin="0"/><net_sink comp="810" pin=12"/></net>

<net id="834"><net_src comp="18" pin="0"/><net_sink comp="810" pin=13"/></net>

<net id="850"><net_src comp="60" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="851"><net_src comp="0" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="852"><net_src comp="6" pin="0"/><net_sink comp="835" pin=6"/></net>

<net id="853"><net_src comp="8" pin="0"/><net_sink comp="835" pin=7"/></net>

<net id="854"><net_src comp="10" pin="0"/><net_sink comp="835" pin=8"/></net>

<net id="855"><net_src comp="12" pin="0"/><net_sink comp="835" pin=9"/></net>

<net id="856"><net_src comp="14" pin="0"/><net_sink comp="835" pin=10"/></net>

<net id="857"><net_src comp="16" pin="0"/><net_sink comp="835" pin=11"/></net>

<net id="858"><net_src comp="18" pin="0"/><net_sink comp="835" pin=12"/></net>

<net id="865"><net_src comp="24" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="488" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="867"><net_src comp="26" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="868"><net_src comp="28" pin="0"/><net_sink comp="859" pin=3"/></net>

<net id="875"><net_src comp="24" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="482" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="26" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="878"><net_src comp="28" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="886"><net_src comp="0" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="879" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="888"><net_src comp="882" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="896"><net_src comp="0" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="889" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="898"><net_src comp="892" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="903"><net_src comp="44" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="910"><net_src comp="24" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="899" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="912"><net_src comp="26" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="913"><net_src comp="28" pin="0"/><net_sink comp="904" pin=3"/></net>

<net id="921"><net_src comp="0" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="914" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="923"><net_src comp="917" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="928"><net_src comp="48" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="935"><net_src comp="24" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="924" pin="2"/><net_sink comp="929" pin=1"/></net>

<net id="937"><net_src comp="26" pin="0"/><net_sink comp="929" pin=2"/></net>

<net id="938"><net_src comp="28" pin="0"/><net_sink comp="929" pin=3"/></net>

<net id="946"><net_src comp="0" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="939" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="948"><net_src comp="942" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="953"><net_src comp="54" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="960"><net_src comp="24" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="949" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="962"><net_src comp="26" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="963"><net_src comp="28" pin="0"/><net_sink comp="954" pin=3"/></net>

<net id="968"><net_src comp="56" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="975"><net_src comp="24" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="976"><net_src comp="964" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="977"><net_src comp="26" pin="0"/><net_sink comp="969" pin=2"/></net>

<net id="978"><net_src comp="28" pin="0"/><net_sink comp="969" pin=3"/></net>

<net id="986"><net_src comp="0" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="979" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="988"><net_src comp="982" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="996"><net_src comp="0" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="989" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="998"><net_src comp="992" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="1002"><net_src comp="482" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1005"><net_src comp="999" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1006"><net_src comp="999" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1010"><net_src comp="859" pin="4"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="1016"><net_src comp="869" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="1022"><net_src comp="882" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1027"><net_src comp="892" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1032"><net_src comp="904" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="1038"><net_src comp="917" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1043"><net_src comp="929" pin="4"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="1049"><net_src comp="942" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="1054"><net_src comp="954" pin="4"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="810" pin=2"/></net>

<net id="1060"><net_src comp="969" pin="4"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="835" pin=2"/></net>

<net id="1066"><net_src comp="982" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1071"><net_src comp="992" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="533" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
 - Input state : 
	Port: norm1 : gmem0 | {2 3 4 5 6 7 8 9 10 11 }
	Port: norm1 : inp_img | {1 }
	Port: norm1 : out_img | {1 }
	Port: norm1 : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {13 14 20 21 27 28 34 35 41 42 }
	Port: norm1 : pow_reduce_anonymous_namespace_log0_lut_table_array | {13 14 20 21 27 28 34 35 41 42 }
	Port: norm1 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {13 14 20 21 27 28 34 35 41 42 }
	Port: norm1 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {13 14 20 21 27 28 34 35 41 42 }
	Port: norm1 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {13 14 20 21 27 28 34 35 41 42 }
	Port: norm1 : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {13 14 20 21 27 28 34 35 41 42 }
	Port: norm1 : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {13 14 20 21 27 28 34 35 41 42 }
  - Chain level:
	State 1
	State 2
		gmem0_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		gmem0_addr_1 : 1
		empty_45 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		trunc_ln3 : 1
	State 19
		gmem0_addr_2 : 1
		empty_47 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		trunc_ln4 : 1
	State 26
		gmem0_addr_3 : 1
		empty_49 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		trunc_ln5 : 1
		trunc_ln6 : 1
	State 33
		gmem0_addr_4 : 1
		empty_51 : 2
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		gmem0_addr_5 : 1
		empty_53 : 2
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541 |    1    |  0.854  |   173   |   188   |
|          |                grp_norm1_Pipeline_L2_L3_fu_644               |    89   |  17.703 |   5377  |  16540  |
|   call   |                grp_norm1_Pipeline_L5_L6_fu_668               |   108   |  22.022 |   6503  |  20460  |
|          |              grp_norm1_Pipeline_L8_L9_L10_fu_693             |   127   |  65.198 |  11579  |  27669  |
|          |               grp_norm1_Pipeline_L12_L13_fu_810              |   108   |  22.022 |   6503  |  20460  |
|          |               grp_norm1_Pipeline_L15_L16_fu_835              |    89   |  17.703 |   5377  |  16540  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                        add_ln74_fu_899                       |    0    |    0    |    0    |    71   |
|    add   |                        add_ln89_fu_924                       |    0    |    0    |    0    |    71   |
|          |                       add_ln107_fu_949                       |    0    |    0    |    0    |    71   |
|          |                       add_ln120_fu_964                       |    0    |    0    |    0    |    71   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                   out_img_read_read_fu_482                   |    0    |    0    |    0    |    0    |
|          |                   inp_img_read_read_fu_488                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                      grp_readreq_fu_494                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                     grp_writeresp_fu_501                     |    0    |    0    |    0    |    0    |
|          |                     grp_writeresp_fu_509                     |    0    |    0    |    0    |    0    |
| writeresp|                     grp_writeresp_fu_517                     |    0    |    0    |    0    |    0    |
|          |                     grp_writeresp_fu_525                     |    0    |    0    |    0    |    0    |
|          |                     grp_writeresp_fu_533                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                        trunc_ln_fu_859                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln2_fu_869                       |    0    |    0    |    0    |    0    |
|partselect|                       trunc_ln3_fu_904                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln4_fu_929                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln5_fu_954                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln6_fu_969                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                       sext_ln49_fu_879                       |    0    |    0    |    0    |    0    |
|          |                       sext_ln59_fu_889                       |    0    |    0    |    0    |    0    |
|   sext   |                       sext_ln74_fu_914                       |    0    |    0    |    0    |    0    |
|          |                       sext_ln89_fu_939                       |    0    |    0    |    0    |    0    |
|          |                       sext_ln107_fu_979                      |    0    |    0    |    0    |    0    |
|          |                       sext_ln120_fu_989                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |   522   | 145.502 |  35512  |  102141 |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------------------------------------------------+--------+--------+--------+--------+
|                              inp_image                              |    2   |    0   |    0   |    0   |
|                             inp_image_1                             |    2   |    0   |    0   |    0   |
|                             inp_image_10                            |    2   |    0   |    0   |    0   |
|                             inp_image_11                            |    2   |    0   |    0   |    0   |
|                             inp_image_12                            |    2   |    0   |    0   |    0   |
|                             inp_image_13                            |    2   |    0   |    0   |    0   |
|                             inp_image_14                            |    2   |    0   |    0   |    0   |
|                             inp_image_15                            |    2   |    0   |    0   |    0   |
|                             inp_image_16                            |    2   |    0   |    0   |    0   |
|                             inp_image_17                            |    2   |    0   |    0   |    0   |
|                             inp_image_18                            |    2   |    0   |    0   |    0   |
|                             inp_image_19                            |    2   |    0   |    0   |    0   |
|                             inp_image_2                             |    2   |    0   |    0   |    0   |
|                             inp_image_20                            |    2   |    0   |    0   |    0   |
|                             inp_image_21                            |    2   |    0   |    0   |    0   |
|                             inp_image_22                            |    2   |    0   |    0   |    0   |
|                             inp_image_23                            |    2   |    0   |    0   |    0   |
|                             inp_image_24                            |    2   |    0   |    0   |    0   |
|                             inp_image_25                            |    2   |    0   |    0   |    0   |
|                             inp_image_26                            |    2   |    0   |    0   |    0   |
|                             inp_image_27                            |    2   |    0   |    0   |    0   |
|                             inp_image_28                            |    2   |    0   |    0   |    0   |
|                             inp_image_29                            |    2   |    0   |    0   |    0   |
|                             inp_image_3                             |    2   |    0   |    0   |    0   |
|                             inp_image_30                            |    2   |    0   |    0   |    0   |
|                             inp_image_31                            |    2   |    0   |    0   |    0   |
|                             inp_image_32                            |    2   |    0   |    0   |    0   |
|                             inp_image_33                            |    2   |    0   |    0   |    0   |
|                             inp_image_34                            |    2   |    0   |    0   |    0   |
|                             inp_image_35                            |    2   |    0   |    0   |    0   |
|                             inp_image_36                            |    2   |    0   |    0   |    0   |
|                             inp_image_37                            |    2   |    0   |    0   |    0   |
|                             inp_image_38                            |    2   |    0   |    0   |    0   |
|                             inp_image_39                            |    2   |    0   |    0   |    0   |
|                             inp_image_4                             |    2   |    0   |    0   |    0   |
|                             inp_image_40                            |    2   |    0   |    0   |    0   |
|                             inp_image_41                            |    2   |    0   |    0   |    0   |
|                             inp_image_42                            |    2   |    0   |    0   |    0   |
|                             inp_image_43                            |    2   |    0   |    0   |    0   |
|                             inp_image_44                            |    2   |    0   |    0   |    0   |
|                             inp_image_45                            |    2   |    0   |    0   |    0   |
|                             inp_image_46                            |    2   |    0   |    0   |    0   |
|                             inp_image_47                            |    2   |    0   |    0   |    0   |
|                             inp_image_48                            |    2   |    0   |    0   |    0   |
|                             inp_image_49                            |    2   |    0   |    0   |    0   |
|                             inp_image_5                             |    2   |    0   |    0   |    0   |
|                             inp_image_50                            |    2   |    0   |    0   |    0   |
|                             inp_image_51                            |    2   |    0   |    0   |    0   |
|                             inp_image_52                            |    2   |    0   |    0   |    0   |
|                             inp_image_53                            |    2   |    0   |    0   |    0   |
|                             inp_image_54                            |    2   |    0   |    0   |    0   |
|                             inp_image_55                            |    2   |    0   |    0   |    0   |
|                             inp_image_56                            |    2   |    0   |    0   |    0   |
|                             inp_image_57                            |    2   |    0   |    0   |    0   |
|                             inp_image_58                            |    2   |    0   |    0   |    0   |
|                             inp_image_59                            |    2   |    0   |    0   |    0   |
|                             inp_image_6                             |    2   |    0   |    0   |    0   |
|                             inp_image_60                            |    2   |    0   |    0   |    0   |
|                             inp_image_61                            |    2   |    0   |    0   |    0   |
|                             inp_image_62                            |    2   |    0   |    0   |    0   |
|                             inp_image_63                            |    2   |    0   |    0   |    0   |
|                             inp_image_64                            |    2   |    0   |    0   |    0   |
|                             inp_image_65                            |    2   |    0   |    0   |    0   |
|                             inp_image_66                            |    2   |    0   |    0   |    0   |
|                             inp_image_67                            |    2   |    0   |    0   |    0   |
|                             inp_image_68                            |    2   |    0   |    0   |    0   |
|                             inp_image_69                            |    2   |    0   |    0   |    0   |
|                             inp_image_7                             |    2   |    0   |    0   |    0   |
|                             inp_image_70                            |    2   |    0   |    0   |    0   |
|                             inp_image_71                            |    2   |    0   |    0   |    0   |
|                             inp_image_72                            |    2   |    0   |    0   |    0   |
|                             inp_image_73                            |    2   |    0   |    0   |    0   |
|                             inp_image_74                            |    2   |    0   |    0   |    0   |
|                             inp_image_75                            |    2   |    0   |    0   |    0   |
|                             inp_image_76                            |    2   |    0   |    0   |    0   |
|                             inp_image_77                            |    2   |    0   |    0   |    0   |
|                             inp_image_78                            |    2   |    0   |    0   |    0   |
|                             inp_image_79                            |    2   |    0   |    0   |    0   |
|                             inp_image_8                             |    2   |    0   |    0   |    0   |
|                             inp_image_80                            |    2   |    0   |    0   |    0   |
|                             inp_image_81                            |    2   |    0   |    0   |    0   |
|                             inp_image_82                            |    2   |    0   |    0   |    0   |
|                             inp_image_83                            |    2   |    0   |    0   |    0   |
|                             inp_image_84                            |    2   |    0   |    0   |    0   |
|                             inp_image_85                            |    2   |    0   |    0   |    0   |
|                             inp_image_86                            |    2   |    0   |    0   |    0   |
|                             inp_image_87                            |    2   |    0   |    0   |    0   |
|                             inp_image_88                            |    2   |    0   |    0   |    0   |
|                             inp_image_89                            |    2   |    0   |    0   |    0   |
|                             inp_image_9                             |    2   |    0   |    0   |    0   |
|                             inp_image_90                            |    2   |    0   |    0   |    0   |
|                             inp_image_91                            |    2   |    0   |    0   |    0   |
|                             inp_image_92                            |    2   |    0   |    0   |    0   |
|                             inp_image_93                            |    2   |    0   |    0   |    0   |
|                             inp_image_94                            |    2   |    0   |    0   |    0   |
|                             inp_image_95                            |    2   |    0   |    0   |    0   |
|         pow_reduce_anonymous_namespace_log0_lut_table_array         |    2   |    0   |    0   |    -   |
|pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array|    0   |    6   |    6   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array |    2   |    0   |    0   |    -   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array |    0   |   52   |   13   |    -   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array |    2   |    0   |    0   |    -   |
|     pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array     |    1   |    0   |    0   |    -   |
|      pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array      |    0   |    8   |    4   |    -   |
+---------------------------------------------------------------------+--------+--------+--------+--------+
|                                Total                                |   199  |   66   |   23   |    0   |
+---------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|gmem0_addr_1_reg_1024|   32   |
|gmem0_addr_2_reg_1035|   32   |
|gmem0_addr_3_reg_1046|   32   |
|gmem0_addr_4_reg_1063|   32   |
|gmem0_addr_5_reg_1068|   32   |
| gmem0_addr_reg_1019 |   32   |
| out_img_read_reg_999|   64   |
|  trunc_ln2_reg_1013 |   62   |
|  trunc_ln3_reg_1029 |   62   |
|  trunc_ln4_reg_1040 |   62   |
|  trunc_ln5_reg_1051 |   62   |
|  trunc_ln6_reg_1057 |   62   |
|  trunc_ln_reg_1007  |   62   |
+---------------------+--------+
|        Total        |   628  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
|  grp_readreq_fu_494  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_writeresp_fu_501 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_501 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_writeresp_fu_509 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_509 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_writeresp_fu_517 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_517 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_writeresp_fu_525 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_525 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_writeresp_fu_533 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_533 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   394  ||  4.697  ||    0    ||    54   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   522  |   145  |  35512 | 102141 |    -   |
|   Memory  |   199  |    -   |    -   |   66   |   23   |    0   |
|Multiplexer|    -   |    -   |    4   |    0   |   54   |    -   |
|  Register |    -   |    -   |    -   |   628  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   199  |   522  |   150  |  36206 | 102218 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
