<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: Class Members - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_n"></a>- n -</h3><ul>
<li>n
: <a class="el" href="classArmISA_1_1PMU.html#af85ff6a50e7e093de5cd1b16672c045b">ArmISA::PMU</a>
</li>
<li>N
: <a class="el" href="structArmISA_1_1TlbEntry.html#afb996c55e70b44cd2d69669a4281037c">ArmISA::TlbEntry</a>
, <a class="el" href="structtestbench.html#aaff16442516c88abaf8667e58526e013">testbench</a>
</li>
<li>n_cu
: <a class="el" href="classShader.html#a63b38efa1f1b2c6e94c8a090c4c586c0">Shader</a>
</li>
<li>n_master_ports
: <a class="el" href="classHMCController.html#a475036b810104251422e0c44283dbbc5">HMCController</a>
</li>
<li>n_reg
: <a class="el" href="classGPUDynInst.html#adbf5e2507c5b99f39f5084fb85b3ee3b">GPUDynInst</a>
</li>
<li>n_sign_bits
: <a class="el" href="classMultiperspectivePerceptron.html#ab0743b3068c55f3b2dffe3f83bdc158f">MultiperspectivePerceptron</a>
</li>
<li>n_src
: <a class="el" href="structinstr.html#a8aef108258456c4c4ad1be0e1c3a512f">instr</a>
</li>
<li>n_wf
: <a class="el" href="classShader.html#a221fc4c13552b26ead7fcedbcde75207">Shader</a>
</li>
<li>name
: <a class="el" href="classAddrOperandBase.html#aea4b08817d449cf0ee1ff85ef39902d4">AddrOperandBase</a>
, <a class="el" href="structArmISA_1_1ArmFault_1_1FaultVals.html#adab16d9f4a1e275a4b9617f879f293f6">ArmISA::ArmFault::FaultVals</a>
, <a class="el" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#a0e0c3f5dbbc938e06fb7deca499175a5">ArmKvmCPU::KvmCoreMiscRegInfo</a>
, <a class="el" href="structArmKvmCPU_1_1KvmIntRegInfo.html#ab771beb7e60c158f369a5ccc0707db8a">ArmKvmCPU::KvmIntRegInfo</a>
, <a class="el" href="structArmSemihosting_1_1SemiCall.html#af89b3411aec8457a8f1ac9174cfe83c0">ArmSemihosting::SemiCall</a>
, <a class="el" href="structArmV8KvmCPU_1_1IntRegInfo.html#ad9cb3954921eabd787bd4bb790347cf3">ArmV8KvmCPU::IntRegInfo</a>
, <a class="el" href="structArmV8KvmCPU_1_1MiscRegInfo.html#a880098810c94a14d96d6cff1af0b8cde">ArmV8KvmCPU::MiscRegInfo</a>
, <a class="el" href="structBaseRemoteGDB_1_1GdbCommand.html#aaaedfecc4706a8d3ff31c3dbfa5b2739">BaseRemoteGDB::GdbCommand</a>
, <a class="el" href="structBrig_1_1BrigDirectiveComment.html#a41920da86a4f290fab118ff7eac69f70">Brig::BrigDirectiveComment</a>
, <a class="el" href="structBrig_1_1BrigDirectiveExecutable.html#a1f9ccbee834855f507fa52c04d8a2d29">Brig::BrigDirectiveExecutable</a>
, <a class="el" href="structBrig_1_1BrigDirectiveExtension.html#ac78c9362223fd6a0a2f681981f21690e">Brig::BrigDirectiveExtension</a>
, <a class="el" href="structBrig_1_1BrigDirectiveFbarrier.html#a90e414f23ad2c4012c2062045322e5bd">Brig::BrigDirectiveFbarrier</a>
, <a class="el" href="structBrig_1_1BrigDirectiveLabel.html#a193f5a103bbfcc56191641df61879b8a">Brig::BrigDirectiveLabel</a>
, <a class="el" href="structBrig_1_1BrigDirectiveModule.html#a77e9b96d84f91b930f57b8b2536f17f5">Brig::BrigDirectiveModule</a>
, <a class="el" href="structBrig_1_1BrigDirectiveVariable.html#adedfd8161b4ab60037f2b469551df245">Brig::BrigDirectiveVariable</a>
, <a class="el" href="structBrig_1_1BrigSectionHeader.html#af80c724c873f2a89927a8886be3041a5">Brig::BrigSectionHeader</a>
, <a class="el" href="classCxxConfigDirectoryEntry_1_1ParamDesc.html#a32806079bb5bb1b4e803e7e16893589a">CxxConfigDirectoryEntry::ParamDesc</a>
, <a class="el" href="classCxxConfigDirectoryEntry_1_1PortDesc.html#af2b65c84b03d4fb1a971bd16099d6a01">CxxConfigDirectoryEntry::PortDesc</a>
, <a class="el" href="classCxxConfigManager_1_1Exception.html#a21f975652cef9d16fd0ed271b2e24284">CxxConfigManager::Exception</a>
, <a class="el" href="classEmbeddedPyBind.html#a3233e8176c5928f19993cab5ccad3453">EmbeddedPyBind</a>
, <a class="el" href="classFuncUnit.html#a1dff2db7af9ede2f1150e4300b6167e5">FuncUnit</a>
, <a class="el" href="structItsCommand_1_1DispatchEntry.html#ad53c2545e4c5647536b0072599e3a679">ItsCommand::DispatchEntry</a>
, <a class="el" href="classLabel.html#a645ed74c7024ac515f72d604cabadafe">Label</a>
, <a class="el" href="structMemoryImage_1_1Segment.html#a834e11c037053d4b9af7bc992125c2ac">MemoryImage::Segment</a>
, <a class="el" href="structMipsISA_1_1MipsFaultBase_1_1FaultVals.html#a41a22c92eea54ad6e7890b1eaa1ccf92">MipsISA::MipsFaultBase::FaultVals</a>
, <a class="el" href="structP9MsgInfo.html#aa3afa02989040acc17cb3285ae122a95">P9MsgInfo</a>
, <a class="el" href="classProbeListener.html#a52651295f5e2ae881da0bfc6c41fc483">ProbeListener</a>
, <a class="el" href="classProbePoint.html#a2e876b9c40129b21543592fda7bc19cf">ProbePoint</a>
, <a class="el" href="structRiscvISA_1_1CSRMetadata.html#a403341980077992a7441b68f3e82b9c5">RiscvISA::CSRMetadata</a>
, <a class="el" href="structsc__core_1_1sc__trace__params.html#aeedc66c77a8f0f7865dbecf1dc50588f">sc_core::sc_trace_params</a>
, <a class="el" href="classsc__gem5_1_1ClockTick.html#a300bc7e4adaae941b29b8e722c42391e">sc_gem5::ClockTick</a>
, <a class="el" href="structSinic_1_1Regs_1_1Info.html#a14c4a2a7fe15291e3bedc712097a2c44">Sinic::Regs::Info</a>
, <a class="el" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html#a7497468d128c62a08e447c07b6333071">SparcISA::SparcFaultBase::FaultVals</a>
, <a class="el" href="structStats_1_1DistPrint.html#a8effa42b5694542dac7f6fb7f1df4230">Stats::DistPrint</a>
, <a class="el" href="classStats_1_1Info.html#abe4082dfa97d429968b74c22f45b6033">Stats::Info</a>
, <a class="el" href="structStats_1_1ScalarPrint.html#a5be372119c7d55a9d96688aaa060cc79">Stats::ScalarPrint</a>
, <a class="el" href="structStats_1_1SparseHistPrint.html#ab767d5886007c432b86a42171f7e1206">Stats::SparseHistPrint</a>
, <a class="el" href="structStats_1_1VectorPrint.html#aa1c8b85457fa70786c79d0196cffb548">Stats::VectorPrint</a>
, <a class="el" href="classStorageElement.html#abe37931642dded3aa852e8d76e802093">StorageElement</a>
, <a class="el" href="classSwitchingFiber.html#a2105fd4b0fc240e8a7d462706c2e032d">SwitchingFiber</a>
, <a class="el" href="structVncServer_1_1ServerInitMsg.html#a6eae06d81c2978c59247c84669d7a1db">VncServer::ServerInitMsg</a>
</li>
<li>name_off
: <a class="el" href="classAlphaISA_1_1ProcessInfo.html#a900daf0ce0938c75f70ca6afc6a10817">AlphaISA::ProcessInfo</a>
, <a class="el" href="classArmISA_1_1ProcessInfo.html#a35ac3c5298b178a2eb35157b710ba706">ArmISA::ProcessInfo</a>
, <a class="el" href="classMipsISA_1_1ProcessInfo.html#ab052e62450b70aca45c16e7d7e6c2f64">MipsISA::ProcessInfo</a>
, <a class="el" href="classX86ISA_1_1ProcessInfo.html#ac89f02330ca4ddd376a47c10148f4c71">X86ISA::ProcessInfo</a>
</li>
<li>name_offs
: <a class="el" href="structHsaKernelInfo.html#a03eee891d4a5142a85b4e46cd8658c6b">HsaKernelInfo</a>
</li>
<li>nameGen
: <a class="el" href="classsc__gem5_1_1Module.html#afbc95c5fac1830e0cae38eb266a66f4e">sc_gem5::Module</a>
, <a class="el" href="classsc__gem5_1_1Process.html#af641d4268ed5b37286ad93224d86d21f">sc_gem5::Process</a>
</li>
<li>namelen
: <a class="el" href="structVncServer_1_1ServerInitMsg.html#a85427570eb394ef573b685f3f1f49b73">VncServer::ServerInitMsg</a>
</li>
<li>nameLength
: <a class="el" href="structBrig_1_1BrigSectionHeader.html#a0a905436ddead79cefc87745b9a400a5">Brig::BrigSectionHeader</a>
</li>
<li>native_listener
: <a class="el" href="classTrace_1_1NativeTrace.html#ae2e2bad5eb0796d3f050a21d1f4074f7">Trace::NativeTrace</a>
</li>
<li>nbest
: <a class="el" href="classMultiperspectivePerceptron.html#a54ceff9f54d54d7cd19a07bf8bc05069">MultiperspectivePerceptron</a>
</li>
<li>nbits
: <a class="el" href="classsc__dt_1_1sc__signed.html#ac77b74a73d4b2d0b241934ff1d73ce5e">sc_dt::sc_signed</a>
, <a class="el" href="classsc__dt_1_1sc__unsigned.html#a366c0cc63ea66f2470c3b5de317e9e81">sc_dt::sc_unsigned</a>
</li>
<li>nbrOfBanksDRAM
: <a class="el" href="classDramGen.html#afc7993911cb82e0e15884f209fb61354">DramGen</a>
</li>
<li>nbrOfBanksUtil
: <a class="el" href="classDramGen.html#ac658aba4fdcee8ec5d47f83b776404ad">DramGen</a>
</li>
<li>nbrOfRanks
: <a class="el" href="classDramGen.html#a3be3547381b49a5b2960a8668402f9c5">DramGen</a>
</li>
<li>nbrOutstandingReads
: <a class="el" href="classDRAMSim2.html#acd81d26cd475997c138e00adc20ff745">DRAMSim2</a>
</li>
<li>nbrOutstandingWrites
: <a class="el" href="classDRAMSim2.html#abcbf63a24a30af8f4bf250a8970b96cd">DRAMSim2</a>
</li>
<li>ndigits
: <a class="el" href="classsc__dt_1_1sc__signed.html#a5d69cfebc53d10f32500dcf30e1904a5">sc_dt::sc_signed</a>
, <a class="el" href="classsc__dt_1_1sc__unsigned.html#aea6a64cfb90af8a09b11c9e42ba5fbc5">sc_dt::sc_unsigned</a>
</li>
<li>ndRange
: <a class="el" href="classGpuDispatcher.html#a7ca2004921457aaeb9354ca994d7a9e0">GpuDispatcher</a>
</li>
<li>ndRangeMap
: <a class="el" href="classGpuDispatcher.html#a1cbcdbeb13a349a130a8fe52aa196910">GpuDispatcher</a>
</li>
<li>nDS
: <a class="el" href="classGicv3CPUInterface.html#ad34922812e3c71399767ee75da1cfc87">Gicv3CPUInterface</a>
</li>
<li>needCkpt
: <a class="el" href="structDistHeaderPkt_1_1Header.html#aa6584e2932c5f811c3ab80918d119aa9">DistHeaderPkt::Header</a>
, <a class="el" href="classDistIface_1_1SyncNode.html#a9900cf4b72bb3ee48a81a025aa57cb4c">DistIface::SyncNode</a>
</li>
<li>needExit
: <a class="el" href="structDistHeaderPkt_1_1Header.html#a02d3733d6583c930951bed57f90d27ea">DistHeaderPkt::Header</a>
, <a class="el" href="classDistIface_1_1SyncNode.html#a7d68e48f4feb7f92cc8e7dad847b97ad">DistIface::SyncNode</a>
</li>
<li>needRetry
: <a class="el" href="classSimpleCache_1_1CPUSidePort.html#aa6d2b851e870f0b9be49f13edf246c89">SimpleCache::CPUSidePort</a>
, <a class="el" href="classSimpleMemobj_1_1CPUSidePort.html#ac75d5683a401c78266e3ba2365ce31b2">SimpleMemobj::CPUSidePort</a>
</li>
<li>needStopSync
: <a class="el" href="structDistHeaderPkt_1_1Header.html#a6e415609df2d585b579c94db86371f3b">DistHeaderPkt::Header</a>
, <a class="el" href="classDistIface_1_1SyncNode.html#ad84d2adfba432146c579b9c060830998">DistIface::SyncNode</a>
</li>
<li>needsTSO
: <a class="el" href="classLSQUnit.html#a9be5c5c21dc1b270f712c406e3deeb41">LSQUnit&lt; Impl &gt;</a>
</li>
<li>needsWritable
: <a class="el" href="classMSHR_1_1TargetList.html#a3b598cb9a0656d802dc09fbe23c540cf">MSHR::TargetList</a>
</li>
<li>needToSendRequestRetry
: <a class="el" href="classsc__gem5_1_1Gem5ToTlmBridge.html#a025549de4f113dc4960347e6facb759f">sc_gem5::Gem5ToTlmBridge&lt; BITWIDTH &gt;</a>
</li>
<li>needToSendRetry
: <a class="el" href="classsc__gem5_1_1TlmToGem5Bridge.html#a78218d819a851c443382d955fd6d9767">sc_gem5::TlmToGem5Bridge&lt; BITWIDTH &gt;</a>
</li>
<li>needToSignalDrained
: <a class="el" href="classMinor_1_1Pipeline.html#a0be1a1cda1f5eaece4fd94e4de598e67">Minor::Pipeline</a>
</li>
<li>needWB
: <a class="el" href="classLSQ_1_1LSQSenderState.html#aaf138e0f3699fa059b800b887657e380">LSQ&lt; Impl &gt;::LSQSenderState</a>
</li>
<li>neitherReadNorWriteReqs
: <a class="el" href="structDRAMCtrl_1_1DRAMStats.html#a202faa679bd8e421d022931227de4ff1">DRAMCtrl::DRAMStats</a>
</li>
<li>net_dest
: <a class="el" href="structRouteInfo.html#a4c59fe3a8a86557b24686a0a08827e07">RouteInfo</a>
</li>
<li>new_address
: <a class="el" href="classtlm_1_1tlm__endian__context.html#a4b592ed6192127e7f2df6c810bbf1499">tlm::tlm_endian_context</a>
</li>
<li>new_bebuf
: <a class="el" href="classtlm_1_1tlm__endian__context.html#af19ba69e35312b6385184b69c27e0002">tlm::tlm_endian_context</a>
</li>
<li>new_dbuf
: <a class="el" href="classtlm_1_1tlm__endian__context.html#a0b8dc3ff9986280dc71b457e555bb9a5">tlm::tlm_endian_context</a>
</li>
<li>new_eq
: <a class="el" href="classEventQueue_1_1ScopedMigration.html#add4f24a003b97e5be7420588fd39df70">EventQueue::ScopedMigration</a>
</li>
<li>newInfoSet
: <a class="el" href="classAlphaISA_1_1Interrupts.html#a83b85f6c4ee89e1ce470c3eebd67e34b">AlphaISA::Interrupts</a>
</li>
<li>newIpl
: <a class="el" href="classAlphaISA_1_1Interrupts.html#aabe54869db672a525da874f173983837">AlphaISA::Interrupts</a>
</li>
<li>newKernelEnds
: <a class="el" href="classGPUCoalescer.html#abc214fc1e319aa6815aead749a96fc16">GPUCoalescer</a>
</li>
<li>newPCState
: <a class="el" href="classCheckerCPU.html#a9f7d7e770ca667fc24eda455da57a5a9">CheckerCPU</a>
</li>
<li>newPhysReg
: <a class="el" href="structDefaultRename_1_1RenameHistory.html#ae32ac6db5a78a5016ee11b876a6f8d00">DefaultRename&lt; Impl &gt;::RenameHistory</a>
</li>
<li>newPredictionSeqNum
: <a class="el" href="classMinor_1_1BranchData.html#a68a163657587ebdae7be35ea5342a1ea">Minor::BranchData</a>
</li>
<li>newRequests
: <a class="el" href="classGPUCoalescer.html#a1d2b05a646f06b2ad237ccac7780e5f7">GPUCoalescer</a>
</li>
<li>newState
: <a class="el" href="structTrace_1_1ArmNativeTrace_1_1ThreadState.html#a2083da5d7ccee0b076db921aa0d3645e">Trace::ArmNativeTrace::ThreadState</a>
</li>
<li>newStreamSeqNum
: <a class="el" href="classMinor_1_1BranchData.html#a0916cbcaab89b172654fef2bdc7f082f">Minor::BranchData</a>
</li>
<li>newSummary
: <a class="el" href="classAlphaISA_1_1Interrupts.html#adca0d86c4f176f7ff47d4ece0b5f1584">AlphaISA::Interrupts</a>
</li>
<li>next
: <a class="el" href="structCopyEngineReg_1_1DmaDesc.html#a713a82ee4ecbc75e23612fe861e3127b">CopyEngineReg::DmaDesc</a>
, <a class="el" href="classDependencyEntry.html#ad5cc31f8d1e648b6b929d0a088b9bb1a">DependencyEntry&lt; DynInstPtr &gt;</a>
, <a class="el" href="structExtensionPool_1_1entry.html#abe8ba19f4918181b275acb34a6763905">ExtensionPool&lt; T &gt;::entry</a>
, <a class="el" href="classFALRUBlk.html#a0d8a992f0470c01230f645d6fe9697a8">FALRUBlk</a>
, <a class="el" href="structmm_1_1access.html#a93136a560f96f1aba7d4f8b207aaa54c">mm::access</a>
, <a class="el" href="unionsc__dt_1_1scfx__rep__node.html#a950752bc98c549c588ac5594570bdc1a">sc_dt::scfx_rep_node</a>
, <a class="el" href="structsc__gem5_1_1PythonInitFunc.html#a517470babf0027843a67844212017ccb">sc_gem5::PythonInitFunc</a>
, <a class="el" href="structsc__gem5_1_1PythonReadyFunc.html#ac6730bb2b6abb0ff7ccf149c5912b3cc">sc_gem5::PythonReadyFunc</a>
, <a class="el" href="classSwitchingFiber.html#a90dfdb92537c44173d3d1f1ba7bee07a">SwitchingFiber</a>
, <a class="el" href="classtlm_1_1tlm__endian__context.html#a4c0fdcaea2fff64e1eeb8b3650bc8686">tlm::tlm_endian_context</a>
, <a class="el" href="classtlm__utils_1_1instance__specific__extension__container.html#a58db63c0a4e0b8469e538640892ed420">tlm_utils::instance_specific_extension_container</a>
, <a class="el" href="structtlm__utils_1_1time__ordered__list_1_1element.html#a36056c24d6f2e37354c240aca9053871">tlm_utils::time_ordered_list&lt; PAYLOAD &gt;::element</a>
, <a class="el" href="structvring__desc.html#a7d1a05acc86ccc917fe06b2f81d0e0d8">vring_desc</a>
</li>
<li>nextAddr
: <a class="el" href="classChunkGenerator.html#afc3b5a060184ac5b2b0b7dee26ab406d">ChunkGenerator</a>
, <a class="el" href="classDmaReadFifo.html#aef5a0a195a1db1260aa09b7660eb5e58">DmaReadFifo</a>
, <a class="el" href="classLinearGen.html#a9876188e6054fc0227dd6337a4e90f80">LinearGen</a>
, <a class="el" href="classWriteAllocator.html#a7c9b075c630277e0814cf26caf146d3a">WriteAllocator</a>
</li>
<li>nextAt
: <a class="el" href="classDistIface_1_1Sync.html#a3c4a51e0703ee90915c878cb960396c0">DistIface::Sync</a>
</li>
<li>nextBin
: <a class="el" href="classEvent.html#a42b7f34d8c5107bcb8ddf2c1b283dde6">Event</a>
</li>
<li>nextBurstAt
: <a class="el" href="classDRAMCtrl.html#ac3db80681a77505861ccae9aa53e204e">DRAMCtrl</a>
</li>
<li>nextElement
: <a class="el" href="classTraceGen.html#acb949fc83c557051a6e137f6259c0299">TraceGen</a>
</li>
<li>nextGlbMemBus
: <a class="el" href="classComputeUnit.html#a23751b55a25d458340f1468acc89774b">ComputeUnit</a>
</li>
<li>nextInBin
: <a class="el" href="classEvent.html#a34e53d04849dd6e70a855155a6e8b686">Event</a>
</li>
<li>nextIndex
: <a class="el" href="classStackDistCalc.html#abf6170f2f3a46478104849e251310089">StackDistCalc</a>
</li>
<li>nextInsertCycle
: <a class="el" href="classMinor_1_1FUPipeline.html#a33aaa629aff31c5e797f8b27caf03b6d">Minor::FUPipeline</a>
</li>
<li>nextLineAddr
: <a class="el" href="classHDLcd_1_1DmaEngine.html#a228648a1e04bf23e9701ae3dbefc06c5">HDLcd::DmaEngine</a>
</li>
<li>nextListNode
: <a class="el" href="structsc__gem5_1_1ListNode.html#a47ac3bcbd78678378b4abb45fcb0693b">sc_gem5::ListNode</a>
</li>
<li>nextLocMemBus
: <a class="el" href="classComputeUnit.html#a01d4e2f2eb9c67fa2c6f58ee608dbc22">ComputeUnit</a>
</li>
<li>nextMode
: <a class="el" href="structArmISA_1_1ArmFault_1_1FaultVals.html#a74e3275eadfb56f5866d8b78edd3e034">ArmISA::ArmFault::FaultVals</a>
</li>
<li>nextModuleEntry
: <a class="el" href="structBrig_1_1BrigDirectiveExecutable.html#a76463a1bb273883bf346ce490dec2ce9">Brig::BrigDirectiveExecutable</a>
</li>
<li>NextNameChars
: <a class="el" href="classsc__gem5_1_1VcdTraceFile.html#a4da74f7ea03a630e18a64f47ebc5b61f">sc_gem5::VcdTraceFile</a>
</li>
<li>nextOffset
: <a class="el" href="classStorageSpace.html#a92fe79875351f99eec341c6216c42a6d">StorageSpace</a>
</li>
<li>nextPacketTick
: <a class="el" href="classBaseTrafficGen.html#a952e95dcaf53036f0876cf75e8fc5593">BaseTrafficGen</a>
</li>
<li>nextPC
: <a class="el" href="structTimeBufStruct_1_1decodeComm.html#a6d513ce91749812bf3257e082729f35b">TimeBufStruct&lt; Impl &gt;::decodeComm</a>
</li>
<li>nextPrivilegeLevel
: <a class="el" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html#af980d4594b4b770401b974fde56a5deb">SparcISA::SparcFaultBase::FaultVals</a>
</li>
<li>nextProgressMessage
: <a class="el" href="classMemTest.html#a13ce86ba7e6a10b0c3b06583f1818a54">MemTest</a>
</li>
<li>nextRead
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#a7f87e435cb45d2e829962b8da04fb8d2">TraceCPU::ElasticDataGen</a>
</li>
<li>nextRepeat
: <a class="el" href="classDistIface_1_1Sync.html#a08e414548be583bd162c821a8e70d128">DistIface::Sync</a>
</li>
<li>nextReqEvent
: <a class="el" href="classDRAMCtrl.html#a479a6d149ceb9d3a10622689853dfa33">DRAMCtrl</a>
, <a class="el" href="classQoS_1_1MemSinkCtrl.html#a2d0dee83355fda930563ed2b0a788000">QoS::MemSinkCtrl</a>
</li>
<li>nextReqTime
: <a class="el" href="classDRAMCtrl.html#adbacf8863a807c97c1a157b085c49d4f">DRAMCtrl</a>
</li>
<li>nextRequest
: <a class="el" href="classQoS_1_1MemSinkCtrl.html#a7fdab1311ce28ae70cd61c40757a7a90">QoS::MemSinkCtrl</a>
</li>
<li>nextSchedCu
: <a class="el" href="classShader.html#a8d5cf794a7a23e9291f5add4940bf3b6">Shader</a>
</li>
<li>nextSeqCount
: <a class="el" href="classDramRotGen.html#a4f6724db8fea537a9084fb3ce29c9901">DramRotGen</a>
</li>
<li>nextSerial
: <a class="el" href="classMemChecker.html#acedc0681668ff14b57f01c78a1ce0d07">MemChecker</a>
</li>
<li>nextStageReserve
: <a class="el" href="classMinor_1_1Decode.html#a0af55b0bc68ea956befa4e5c4fef4609">Minor::Decode</a>
, <a class="el" href="classMinor_1_1Fetch1.html#ac36b47f227dd8b8f12d3558c3f6ad410">Minor::Fetch1</a>
, <a class="el" href="classMinor_1_1Fetch2.html#a216d9113c33440d36483f42d807b523e">Minor::Fetch2</a>
</li>
<li>nextState
: <a class="el" href="classCopyEngine_1_1CopyEngineChannel.html#acab0b7b9e2f918771e318fdc7826ed17">CopyEngine::CopyEngineChannel</a>
, <a class="el" href="classX86ISA_1_1Walker_1_1WalkerState.html#adfeaa48f2472e5afd4462ce365472161">X86ISA::Walker::WalkerState</a>
</li>
<li>nextTick
: <a class="el" href="classLdsState_1_1TickEvent.html#afa0f11a808dc9e1ee1452c34c052617a">LdsState::TickEvent</a>
</li>
<li>nextToReplace
: <a class="el" href="classSMMUv3BaseCache.html#a93c9adf7a33527a19c171cf7aba5c605">SMMUv3BaseCache</a>
</li>
<li>nextTransitionTick
: <a class="el" href="classBaseTrafficGen.html#a6ac671eb63ff159fd1d0c06ec54b4712">BaseTrafficGen</a>
</li>
<li>nextVCPUID
: <a class="el" href="classKvmVM.html#a0b163fbcb4da042d42a64ece744bb306">KvmVM</a>
</li>
<li>nHistoryTables
: <a class="el" href="classTAGEBase.html#a6109362aed958c0b9b2a033cf9e15d8d">TAGEBase</a>
</li>
<li>nIENBit
: <a class="el" href="classIdeDisk.html#aab4acf6255b2b690a79f6c10393be27f">IdeDisk</a>
</li>
<li>nill
: <a class="el" href="classtlm__utils_1_1time__ordered__list.html#a2a45e5cc54405eb6aa96fa38aba28df3">tlm_utils::time_ordered_list&lt; PAYLOAD &gt;</a>
</li>
<li>nlu
: <a class="el" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">AlphaISA::TLB</a>
, <a class="el" href="classMipsISA_1_1TLB.html#a749f12084158b8f6a397c55e98a5a2b0">MipsISA::TLB</a>
, <a class="el" href="classPowerISA_1_1TLB.html#aa4a906f4efa61335cea6709dbd684b9a">PowerISA::TLB</a>
, <a class="el" href="classRiscvISA_1_1TLB.html#ac8d6a5a0e2197a0aca6deca9cd2a6f6d">RiscvISA::TLB</a>
</li>
<li>nmiVector
: <a class="el" href="classX86ISA_1_1Interrupts.html#acc06790fc184945c2a2b66c8607c733d">X86ISA::Interrupts</a>
</li>
<li>nmrr
: <a class="el" href="classArmISA_1_1TLB.html#a802b10482266c5ce39b638711c88a8b1">ArmISA::TLB</a>
</li>
<li>NN_CONFIG_MASK
: <a class="el" href="classGicV2.html#ad6582d643c2adf7946cabd1eec0e3cf0">GicV2</a>
</li>
<li>no_retry_on_stall
: <a class="el" href="classRubyPort_1_1MemSlavePort.html#a7ba58a4ba981be3fe2583632cdc8685a">RubyPort::MemSlavePort</a>
</li>
<li>NO_ROW
: <a class="el" href="classDRAMCtrl_1_1Bank.html#a81fa13164d43b203076fcdacde0fb6c8">DRAMCtrl::Bank</a>
</li>
<li>noAllocateLimit
: <a class="el" href="classWriteAllocator.html#a827017502743e6bded91ba665914e0fe">WriteAllocator</a>
</li>
<li>NoCapableFU
: <a class="el" href="classFUPool.html#a22fe60b74a5a8d2477e3e7c1b4d9506d">FUPool</a>
</li>
<li>NoCommand
: <a class="el" href="classX86ISA_1_1I8042.html#a09c1ed7bea8cf47b59988a430a181551">X86ISA::I8042</a>
</li>
<li>noCostFUIndex
: <a class="el" href="classMinor_1_1Execute.html#a625ca1d0ab5d726211f7ec7fe96a08ff">Minor::Execute</a>
</li>
<li>node
: <a class="el" href="classStats_1_1Temp.html#ad37e61217225eaaad235858af345a1c2">Stats::Temp</a>
, <a class="el" href="classThermalDomain.html#a4c285f2e1a2499c8be4485915f824950">ThermalDomain</a>
, <a class="el" href="classThermalReference.html#a6b322cae737d3b669ac4e193731a801f">ThermalReference</a>
</li>
<li>node1
: <a class="el" href="classThermalCapacitor.html#ad3b70050741ef635f1791a23f3579283">ThermalCapacitor</a>
, <a class="el" href="classThermalResistor.html#abcf1fe7316496bb0a1a800d4a0c7e999">ThermalResistor</a>
</li>
<li>node2
: <a class="el" href="classThermalCapacitor.html#a4d33fb605661defc04e5d18332b9d318">ThermalCapacitor</a>
, <a class="el" href="classThermalResistor.html#ad089171e540d31006c0d9b4d5f8936e1">ThermalResistor</a>
</li>
<li>nodeIndex
: <a class="el" href="structStackDistCalc_1_1Node.html#a2ca0cbce4f7b4f724e186b52f1da75cd">StackDistCalc::Node</a>
</li>
<li>nodename
: <a class="el" href="structLinux_1_1utsname.html#a5e749b90e90479c6ede825e97569fd9e">Linux::utsname</a>
, <a class="el" href="structOperatingSystem_1_1utsname.html#af716e10f8d95b93ad58ac4c5e9f59c50">OperatingSystem::utsname</a>
, <a class="el" href="structSolaris_1_1utsname.html#a652cc677767119eff69f324cccabef9d">Solaris::utsname</a>
</li>
<li>nodes
: <a class="el" href="classTCPIface.html#a86a6bd1ce169a168a4068ee292e74115">TCPIface</a>
, <a class="el" href="classThermalModel.html#a1b8b213b236082bd7946b33eb962f20b">ThermalModel</a>
</li>
<li>nodesRemoved
: <a class="el" href="classDependencyGraph.html#a48b1a6126b18f131ec9d40f25d6fc6b2">DependencyGraph&lt; DynInstPtr &gt;</a>
</li>
<li>nodesTraversed
: <a class="el" href="classDependencyGraph.html#aa6aca385f24e38165874d98ba4f1ec6d">DependencyGraph&lt; DynInstPtr &gt;</a>
</li>
<li>noExec
: <a class="el" href="structX86ISA_1_1TlbEntry.html#aab929c6e0aacb450c990f439c94835f7">X86ISA::TlbEntry</a>
</li>
<li>NoFreeFU
: <a class="el" href="classFUPool.html#a7e5b5087a5674fb01a85bfed5dcba424">FUPool</a>
</li>
<li>nomali
: <a class="el" href="classNoMaliGpu.html#a70771a79fccd99e7319019e66ab395f0">NoMaliGpu</a>
</li>
<li>nomaliInfo
: <a class="el" href="classNoMaliGpu.html#af7e0271cf93adf4c4add77c2d26e27b4">NoMaliGpu</a>
</li>
<li>nonCacheable
: <a class="el" href="structArmISA_1_1TlbEntry.html#aa48086307b7c0138fd5523586b237ce1">ArmISA::TlbEntry</a>
</li>
<li>NonConstT
: <a class="el" href="classRefCountingPtr.html#afc9f12ce276dfb4e9eb3714f9354f6e6">RefCountingPtr&lt; T &gt;</a>
</li>
<li>nonSpecInsts
: <a class="el" href="classInstructionQueue.html#aa7f730e477ab97fd63491161d7385bdd">InstructionQueue&lt; Impl &gt;</a>
</li>
<li>nonSpecSeqNum
: <a class="el" href="structTimeBufStruct_1_1commitComm.html#a3c47466e8f6ee7ce06b876cdd342207d">TimeBufStruct&lt; Impl &gt;::commitComm</a>
</li>
<li>noProgressEvent
: <a class="el" href="classBaseTrafficGen.html#a27e18e2e5a34f8e1120e1eba5f342e70">BaseTrafficGen</a>
</li>
<li>nopStaticInstPtr
: <a class="el" href="classStaticInst.html#acb2719eb66b678a32b90c7af0dba3469">StaticInst</a>
</li>
<li>noRequestEvent
: <a class="el" href="classMemTest.html#a5148c8149069b3599f220ec0a2088e28">MemTest</a>
</li>
<li>noResponseCycles
: <a class="el" href="classGarnetSyntheticTraffic.html#a79e462e7321f6718b3cf8761392b6b28">GarnetSyntheticTraffic</a>
</li>
<li>noResponseEvent
: <a class="el" href="classMemTest.html#af3f4463a630e91a5ebb788ead4db4fe4">MemTest</a>
</li>
<li>noSkip
: <a class="el" href="classTAGEBase.html#a9d0d905d1dbc63ac01da423e61229e79">TAGEBase</a>
</li>
<li>noSquashFromTC
: <a class="el" href="structO3ThreadState.html#ad12136016870314839a1544e4f06b6cf">O3ThreadState&lt; Impl &gt;</a>
</li>
<li>not_table
: <a class="el" href="classsc__dt_1_1sc__logic.html#a5968064906215164346b3dc208fbef23">sc_dt::sc_logic</a>
</li>
<li>noTargetMSHR
: <a class="el" href="classBaseCache.html#ad4f47d83a7cddde8a3420aeeff77b7d5">BaseCache</a>
</li>
<li>notIdleFraction
: <a class="el" href="classSimpleExecContext.html#a9b77f651dc60081495fd6a8ca2c9684b">SimpleExecContext</a>
</li>
<li>notTakenCounters
: <a class="el" href="classBiModeBP.html#abac6fba53ba2ca001a6778f241e9139a">BiModeBP</a>
</li>
<li>notTakenPred
: <a class="el" href="structBiModeBP_1_1BPHistory.html#a161ca403dbd73fa034418f8495075ed3">BiModeBP::BPHistory</a>
</li>
<li>notTakenThreshold
: <a class="el" href="classBiModeBP.html#ace8874169834a6b705adaa4f45928703">BiModeBP</a>
</li>
<li>NP
: <a class="el" href="classGicv3CPUInterface.html#af3c846af1378b539916cf419d97f0ef4">Gicv3CPUInterface</a>
</li>
<li>npc
: <a class="el" href="classSparcISA_1_1RemoteGDB_1_1SPARC64GdbRegCache.html#a4fe2989479547547ffc99be68af79ce6">SparcISA::RemoteGDB::SPARC64GdbRegCache</a>
, <a class="el" href="classSparcISA_1_1RemoteGDB_1_1SPARCGdbRegCache.html#a2d38d215641649ac0482a0305812f7d6">SparcISA::RemoteGDB::SPARCGdbRegCache</a>
</li>
<li>NPIE
: <a class="el" href="classGicv3CPUInterface.html#a992756e1b401937a91d57d6e42e82208">Gicv3CPUInterface</a>
, <a class="el" href="classVGic.html#a483b126f755a70d0970d587489522d0c">VGic</a>
</li>
<li>nres_error_head
: <a class="el" href="classSparcISA_1_1ISA.html#af3b25e93086d0953214a49a0c6885d64">SparcISA::ISA</a>
</li>
<li>nres_error_tail
: <a class="el" href="classSparcISA_1_1ISA.html#a9a0c73a5ff542321eccde4c63d2fe3f7">SparcISA::ISA</a>
</li>
<li>ns
: <a class="el" href="structArmISA_1_1TlbEntry.html#ab3f1550285f0f8622abfd6fadfe6aa39">ArmISA::TlbEntry</a>
</li>
<li>nscfg
: <a class="el" href="structStreamTableEntry.html#a57613e83c055354b3ab3ee5e794292bc">StreamTableEntry</a>
</li>
<li>NSEC_PER_MSEC
: <a class="el" href="classTime.html#a891fa33ab7c47ea01d3ed09de30f0409">Time</a>
</li>
<li>NSEC_PER_SEC
: <a class="el" href="classTime.html#a20efb36f8a1bb21d3b0e6a59ab7a1c45">Time</a>
</li>
<li>NSEC_PER_USEC
: <a class="el" href="classTime.html#a15798a933060abae6e36c7a854788d05">Time</a>
</li>
<li>nsh
: <a class="el" href="classArmISA_1_1PMU.html#a23c71b04ac86ef7c78874dc02042811f">ArmISA::PMU</a>
</li>
<li>nsk
: <a class="el" href="classArmISA_1_1PMU.html#aacfc48d9cdc1a251faafc14b06f66aa3">ArmISA::PMU</a>
</li>
<li>nState
: <a class="el" href="classTrace_1_1ArmNativeTrace.html#addcc954c4872ad171c15d4d8b73df40b">Trace::ArmNativeTrace</a>
, <a class="el" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">Trace::X86NativeTrace</a>
</li>
<li>nstid
: <a class="el" href="structArmISA_1_1TlbEntry.html#a3912aad9279d0750e45c3cb6d062cf4b">ArmISA::TlbEntry</a>
</li>
<li>nsu
: <a class="el" href="classArmISA_1_1PMU.html#a1bd3cecd623c8eebc3b11c5b35912701">ArmISA::PMU</a>
</li>
<li>nullEvent
: <a class="el" href="classIGbE_1_1TxDescCache.html#a7349487c04f9e2d3988e262b1b4dbd70">IGbE::TxDescCache</a>
</li>
<li>nullStaticInstPtr
: <a class="el" href="classStaticInst.html#a72613b9d07ecd43566ff4fac109ac689">StaticInst</a>
</li>
<li>num
: <a class="el" href="classFastModel_1_1CortexA76.html#a4415922ed6d355a36d130d9fb5ff6a6f">FastModel::CortexA76</a>
, <a class="el" href="classIntel8254Timer_1_1Counter.html#a1402e72ba7f89c2f2f0c25cd467db938">Intel8254Timer::Counter</a>
, <a class="el" href="structKvmVM_1_1MemSlot.html#a782fe994c548fd68ca6801bdba062f39">KvmVM::MemSlot</a>
, <a class="el" href="structMachineID.html#a8d32ea72850ffe756673754e98fde96e">MachineID</a>
, <a class="el" href="structvring.html#ac043819cbd514bb54a472b7b0c5c0255">vring</a>
</li>
<li>num_args
: <a class="el" href="structHsaQueueEntry.html#a883ec45af7ee672b5a912f6e724d906f">HsaQueueEntry</a>
</li>
<li>NUM_BASER_REGS
: <a class="el" href="classGicv3Its.html#a85d22aefef72a0be6aa16d14fd8333c2">Gicv3Its</a>
</li>
<li>NUM_BITS
: <a class="el" href="classVecPredRegContainer.html#a25b64c80d4875358ac466672aa3c0e6d">VecPredRegContainer&lt; NumBits, Packed &gt;</a>
, <a class="el" href="classVecPredRegT.html#ab0fcb5a474640a96de7b37deae773687">VecPredRegT&lt; VecElem, NumElems, Packed, Const &gt;</a>
</li>
<li>num_dest_operands
: <a class="el" href="classHsailISA_1_1LdInst.html#ad76e1fb22aea269ddfdce8e100a528c3">HsailISA::LdInst&lt; MemDataType, DestDataType, AddrOperandType &gt;</a>
</li>
<li>num_encodings
: <a class="el" href="structVncInput_1_1PixelEncodingsMessage.html#a3f4d914a00c81ae51664b0cfc6a5a327">VncInput::PixelEncodingsMessage</a>
</li>
<li>num_fds
: <a class="el" href="classPollQueue.html#abc28b54dd3f5bbb87ad876de45d5969e">PollQueue</a>
</li>
<li>num_kernelLaunched
: <a class="el" href="classGpuDispatcher.html#a5fd65310677f5451c0304fa6ed73cd92">GpuDispatcher</a>
</li>
<li>num_kernels
: <a class="el" href="structHsaDriverSizes.html#ab0da3ce8be177f8d5205fd3d829c59f6">HsaDriverSizes</a>
</li>
<li>num_lanes
: <a class="el" href="classSerialLink.html#a4a1ae3aa04bdb5cd1763f539d3091817">SerialLink</a>
</li>
<li>NUM_LR
: <a class="el" href="classVGic.html#a2984c1f90aa174dc88e2706852a5f9c7">VGic</a>
</li>
<li>NUM_MMAP_FLAGS
: <a class="el" href="classAlphaLinux.html#af771989882a78b7c8026b9446b9bd185">AlphaLinux</a>
, <a class="el" href="classArmLinux32.html#a699230d22da61606c1053d9cee26bb3a">ArmLinux32</a>
, <a class="el" href="classArmLinux64.html#a4f6f1eab4e15f62c0030b8013bf2b662">ArmLinux64</a>
, <a class="el" href="classMipsLinux.html#aeb70301f4bd7e6682386dee2c1e29109">MipsLinux</a>
, <a class="el" href="classPowerLinux.html#ab8d0450f509e1329ea9143be94a268a1">PowerLinux</a>
, <a class="el" href="classRiscvLinux32.html#a57f9b086067283a6a58e81062d53a868">RiscvLinux32</a>
, <a class="el" href="classRiscvLinux64.html#adec2a7dc7cf542101015e322f7191008">RiscvLinux64</a>
, <a class="el" href="classSparcLinux.html#a53967235e8926c423a6f2b8be65ab31e">SparcLinux</a>
, <a class="el" href="classSparcSolaris.html#a2c122059e3c7ef8bf6e92ecf09c88ca6">SparcSolaris</a>
, <a class="el" href="classX86Linux32.html#ad310ff2b07a3de49b42ddec9b1392eba">X86Linux32</a>
, <a class="el" href="classX86Linux64.html#a371b75381d257ad30f000173fd2d7ad4">X86Linux64</a>
</li>
<li>NUM_OPEN_FLAGS
: <a class="el" href="classAlphaLinux.html#a7d5e9e6ac2f981bbc877a940cb7937b9">AlphaLinux</a>
, <a class="el" href="classArmFreebsd32.html#a35966e67f2989ef67d77c668c6812ed9">ArmFreebsd32</a>
, <a class="el" href="classArmFreebsd64.html#a7b912eb8ff17a22bf51c43affe0eac61">ArmFreebsd64</a>
, <a class="el" href="classArmLinux32.html#a031e2232e26aafb95c78709357f85736">ArmLinux32</a>
, <a class="el" href="classArmLinux64.html#aa3d5fd6995f56b3017ee2306949bf0a6">ArmLinux64</a>
, <a class="el" href="classMipsLinux.html#a33a9742de4cb8c7b0e8b96986bec09e3">MipsLinux</a>
, <a class="el" href="classPowerLinux.html#af00cd230079f9ba7cb7781dfc3f83586">PowerLinux</a>
, <a class="el" href="classRiscvLinux32.html#aa78686ae3be7c84e22efbca7397cf649">RiscvLinux32</a>
, <a class="el" href="classRiscvLinux64.html#aeaa5ad83ac92b7531432fcfb0040bf0a">RiscvLinux64</a>
, <a class="el" href="classSparcLinux.html#a60d30f81facabd143ef63d37cf1e70b5">SparcLinux</a>
, <a class="el" href="classSparcSolaris.html#ad52404bc2ff389841a6442ea576d299a">SparcSolaris</a>
, <a class="el" href="classX86Linux32.html#a783f1f98ea2ed5f53c2e54b5284cfab3">X86Linux32</a>
, <a class="el" href="classX86Linux64.html#acda85625b38e736d3aefef66665aaaac">X86Linux64</a>
</li>
<li>num_rects
: <a class="el" href="structVncServer_1_1FrameBufferUpdate.html#aec02a5d2cf73f218111f751d7b884a7b">VncServer::FrameBufferUpdate</a>
</li>
<li>NUM_ROOT_PROCS
: <a class="el" href="classMipsLinux.html#a58134a597cdd3e13cc3504b3b43e29b4">MipsLinux</a>
</li>
<li>NUM_SKEWING_FUNCTIONS
: <a class="el" href="classSkewedAssociative.html#ac056819b4ae66c75177f37630ef4190c">SkewedAssociative</a>
</li>
<li>num_src_operands
: <a class="el" href="classHsailISA_1_1StInst.html#a046d5136bcb29a31291b14051d5d335b">HsailISA::StInst&lt; MemDataType, SrcDataType, AddrOperandType &gt;</a>
</li>
<li>Num_Syscall32_Descs
: <a class="el" href="classSparcISA_1_1SparcLinuxProcess.html#a815982b75873d5522eb8dd9f413a310b">SparcISA::SparcLinuxProcess</a>
</li>
<li>Num_Syscall_Descs
: <a class="el" href="classAlphaISA_1_1AlphaLinuxProcess.html#a45846fc1aa2cb21b64923be5e548d884">AlphaISA::AlphaLinuxProcess</a>
, <a class="el" href="classMipsLinuxProcess.html#ad747698c5f8c400622503620acb4a1b7">MipsLinuxProcess</a>
, <a class="el" href="classPowerLinuxProcess.html#a3929f81803230e8e53c8eadc0df518ff">PowerLinuxProcess</a>
, <a class="el" href="classSparcISA_1_1SparcLinuxProcess.html#a4de03101cd67478385a2bd28929946c5">SparcISA::SparcLinuxProcess</a>
, <a class="el" href="classSparcISA_1_1SparcSolarisProcess.html#ae66f8d18ebdf9a7ab3c4253e782485da">SparcISA::SparcSolarisProcess</a>
</li>
<li>numAccessesInDTLB
: <a class="el" href="classMinor_1_1LSQ.html#a04bb777358e20614b20beb786acd9594">Minor::LSQ</a>
</li>
<li>numAccessesInMemorySystem
: <a class="el" href="classMinor_1_1LSQ.html#a28e179202542d0fcc2938d2342970b85">Minor::LSQ</a>
</li>
<li>numAccessesIssuedToMemory
: <a class="el" href="classMinor_1_1LSQ.html#a8bb072a84a6510198e0d88465e5ec3e9">Minor::LSQ</a>
</li>
<li>numAllocatedStreams
: <a class="el" href="classPrefetcher.html#a77b924bb6531364ef2af8ecdef4888cf">Prefetcher</a>
</li>
<li>numALUInstsExecuted
: <a class="el" href="classComputeUnit.html#aaa02af7f7de5ad457ce842f5ec57eb9b">ComputeUnit</a>
</li>
<li>numBanksActive
: <a class="el" href="classDRAMCtrl_1_1Rank.html#abb35437efe71e911365685b3cfb5cc7b">DRAMCtrl::Rank</a>
</li>
<li>number
: <a class="el" href="classArguments.html#a6743e1fdbc53958c053a5f117df8fc04">Arguments</a>
, <a class="el" href="classEtherLink_1_1Link.html#ae2b1f82a4748f3a399fcc11c69d5f63c">EtherLink::Link</a>
, <a class="el" href="classFUDesc.html#ac85e92a411a80879be5e840ac2047de0">FUDesc</a>
, <a class="el" href="structPacketFifoEntry.html#af8c12cd4628653ad356acebd78599df4">PacketFifoEntry</a>
, <a class="el" href="classTerminal.html#af721ab1af84053c2c6efce90ef0010ec">Terminal</a>
, <a class="el" href="classVncServer.html#a34686ea063187966e51e5512074e8017">VncServer</a>
</li>
<li>numberOfAllocations
: <a class="el" href="classGem5SystemC_1_1MemoryManager.html#ad4494315e1cb80e0aab9a0273d248cdf">Gem5SystemC::MemoryManager</a>
</li>
<li>numberOfFrees
: <a class="el" href="classGem5SystemC_1_1MemoryManager.html#ad1ac3f9255c1333e0da8e11efdaf3265">Gem5SystemC::MemoryManager</a>
</li>
<li>numBlocks
: <a class="el" href="classBaseTags.html#a0bf4d0c38320dc59768a8dac332e25a0">BaseTags</a>
</li>
<li>numBlocksPerSector
: <a class="el" href="classSectorTags.html#af5472f794f72094ed3b5b97f6f1b0569">SectorTags</a>
</li>
<li>numBranches
: <a class="el" href="classSimpleExecContext.html#a715a9fbea3313a5d94adf795b4f4f423">SimpleExecContext</a>
</li>
<li>numBranchMispred
: <a class="el" href="classSimpleExecContext.html#a48fc95571e76484b411171a14968058f">SimpleExecContext</a>
</li>
<li>numBusyCycles
: <a class="el" href="classSimpleExecContext.html#ae74588ecfb17baa10182e07dc7653edb">SimpleExecContext</a>
</li>
<li>numBytes
: <a class="el" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a1e6dcb35d6bc344da446790feb54f697">ArmISA::Stage2MMU::Stage2Translation</a>
, <a class="el" href="structDmaPort_1_1DmaReqState.html#adbf021b3d8562d40d5103ed89c7452ad">DmaPort::DmaReqState</a>
</li>
<li>numCallsReturns
: <a class="el" href="classSimpleExecContext.html#a30ee34f4f8f3712eb11c324fde862244">SimpleExecContext</a>
</li>
<li>numCASOps
: <a class="el" href="classComputeUnit.html#a7862587a8ecb6f8a8714b24ecd93e68c">ComputeUnit</a>
</li>
<li>numCCRegReads
: <a class="el" href="classSimpleExecContext.html#ab2c431ca1b5e82dfbe133a3f5d9731cc">SimpleExecContext</a>
</li>
<li>numCCRegWrites
: <a class="el" href="classSimpleExecContext.html#a33d62cb18ffbd8acb80f248bd1f5c0d1">SimpleExecContext</a>
</li>
<li>numCkptReq
: <a class="el" href="classDistIface_1_1SyncSwitch.html#a5739df5c7a5e17955e0452a37a34d629">DistIface::SyncSwitch</a>
</li>
<li>numCoalescedMMIO
: <a class="el" href="classBaseKvmCPU.html#a7bce04f0abf294aca4d387b49c96ba5f">BaseKvmCPU</a>
</li>
<li>numCommittedDist
: <a class="el" href="classDefaultCommit.html#a0b3b3f380d91fbef1cc713df8ac08131">DefaultCommit&lt; Impl &gt;</a>
</li>
<li>numCondCtrlInsts
: <a class="el" href="classSimpleExecContext.html#acfd4ca7832779e0f05cded9315f05865">SimpleExecContext</a>
</li>
<li>numCPUs
: <a class="el" href="structAlphaAccess.html#a3b753636e907034dc58a692951b80d0d">AlphaAccess</a>
, <a class="el" href="structMipsAccess.html#a981f43308c72ca2ff98b05816a337133">MipsAccess</a>
</li>
<li>NumCSRs
: <a class="el" href="classRiscvISA_1_1RemoteGDB.html#aea34be9e305ba8c8db1f642f7467743f">RiscvISA::RemoteGDB</a>
</li>
<li>numCycles
: <a class="el" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">BaseCPU</a>
, <a class="el" href="classTicked.html#af6e898b3fed443a2cf80b305f0d1f3e7">Ticked</a>
</li>
<li>numCyclesLocal
: <a class="el" href="classTicked.html#a87b4d305a72a57800b1540cdb13fef1c">Ticked</a>
</li>
<li>numCyclesPerLoadTransfer
: <a class="el" href="classComputeUnit.html#a021bfc0da1d3341122ce84b53d3ae4c9">ComputeUnit</a>
</li>
<li>numCyclesPerStoreTransfer
: <a class="el" href="classComputeUnit.html#a52b90dec61d5e32604bc8316a5867c73">ComputeUnit</a>
</li>
<li>numCyclesWithInstrIssued
: <a class="el" href="classExecStage.html#a615eb77cdaaba4957f9926b3ea3c3c37">ExecStage</a>
</li>
<li>numCyclesWithInstrTypeIssued
: <a class="el" href="classExecStage.html#ab43d9699f0817aa8085e6128ff352e5b">ExecStage</a>
</li>
<li>numCyclesWithNoInstrTypeIssued
: <a class="el" href="classExecStage.html#acf92f3768fabaa9beead608157a0d704">ExecStage</a>
</li>
<li>numCyclesWithNoIssue
: <a class="el" href="classExecStage.html#ab23f8d060162813888d1ba7f65ae5e63">ExecStage</a>
</li>
<li>numDataArrayReads
: <a class="el" href="classCacheMemory.html#aa80aaa70d675cbd725ee47ef700b98dc">CacheMemory</a>
</li>
<li>numDataArrayStalls
: <a class="el" href="classCacheMemory.html#afba573ef959ebfda20b157b8eb0d4fa1">CacheMemory</a>
</li>
<li>numDataArrayWrites
: <a class="el" href="classCacheMemory.html#abe7fea990a2d3369867f94f47203aea3">CacheMemory</a>
</li>
<li>numDepts
: <a class="el" href="group__TraceInfo.html#ga49f97f83207b02d0ffd7aef3825f22cb">ElasticTrace::TraceInfo</a>
</li>
<li>numDestinations
: <a class="el" href="classGarnetSyntheticTraffic.html#abd7dba41c88547ad5a3fef9b1c5c7360">GarnetSyntheticTraffic</a>
</li>
<li>numDiscardedOps
: <a class="el" href="classMinor_1_1MinorStats.html#a4a3066fb586d3486abd988eef3bdb852">Minor::MinorStats</a>
</li>
<li>numDispLeft
: <a class="el" href="structHsaQueueEntry.html#a0c0affabbb0d9551bd1031d7d017a7be">HsaQueueEntry</a>
, <a class="el" href="structNDRange.html#a834d25c8e4be6e6decd293db5155ed9f">NDRange</a>
</li>
<li>numDroppedPrefetches
: <a class="el" href="classPrefetcher.html#a482f6b3ca7c0040e9ffc22c133e736bd">Prefetcher</a>
</li>
<li>numEntries
: <a class="el" href="classAssociativeSet.html#a711d7f189e5debfc20667d053d98cdf2">AssociativeSet&lt; Entry &gt;</a>
, <a class="el" href="classBaseDictionaryCompressor.html#aef9ac121289cc7cbc6da7496577d6618">BaseDictionaryCompressor</a>
, <a class="el" href="classDefaultBTB.html#a930db1dafb710750ba341108fef7b444">DefaultBTB</a>
, <a class="el" href="classDependencyGraph.html#aabe02cb6f2b8831a193473796a3c0646">DependencyGraph&lt; DynInstPtr &gt;</a>
, <a class="el" href="classInstructionQueue.html#a8f6230f47b6a5b983254e21c3ff26d21">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classQueue.html#ac5a8737110b0314b962ce537a4988f47">Queue&lt; Entry &gt;</a>
, <a class="el" href="classReturnAddrStack.html#ac51a49583ad195d24a7bbe3479a7f8bb">ReturnAddrStack</a>
, <a class="el" href="classROB.html#a020f98a44f671983f11b25f96786e764">ROB&lt; Impl &gt;</a>
</li>
<li>numEntriesFirstLocalHistories
: <a class="el" href="classStatisticalCorrector.html#aabc09299c8d7d3df37275f7671b29b50">StatisticalCorrector</a>
</li>
<li>numEntriesSecondLocalHistories
: <a class="el" href="classMPP__StatisticalCorrector__64KB.html#a3e451dcb583915c83941df73971cdca5">MPP_StatisticalCorrector_64KB</a>
, <a class="el" href="classTAGE__SC__L__64KB__StatisticalCorrector.html#a61e2eeab106595476666234a87440e79">TAGE_SC_L_64KB_StatisticalCorrector</a>
</li>
<li>numEntriesThirdLocalHistories
: <a class="el" href="classMPP__StatisticalCorrector__64KB.html#ad7cd58dca38b5b931f85e150bf3e85e1">MPP_StatisticalCorrector_64KB</a>
, <a class="el" href="classTAGE__SC__L__64KB__StatisticalCorrector.html#aa04f0739d96a7c5631a84730c8395c77">TAGE_SC_L_64KB_StatisticalCorrector</a>
</li>
<li>numExitReq
: <a class="el" href="classDistIface_1_1SyncSwitch.html#a3fa7380e4f5d8cb9b9df17068b080268">DistIface::SyncSwitch</a>
</li>
<li>numExitSignal
: <a class="el" href="classBaseKvmCPU.html#a1a010b1f0693ae392c63c95c6d0ea6ab">BaseKvmCPU</a>
</li>
<li>numFailedCASOps
: <a class="el" href="classComputeUnit.html#a9e6ef0e0f638670ce7abb138a7e3f32a">ComputeUnit</a>
</li>
<li>numFetchesInITLB
: <a class="el" href="classMinor_1_1Fetch1.html#a3610e3e08037ed8642dc1521daa0e355">Minor::Fetch1</a>
</li>
<li>numFetchesInMemorySystem
: <a class="el" href="classMinor_1_1Fetch1.html#a6d07c9b4ce4503d73e426fc3b23fedf0">Minor::Fetch1</a>
</li>
<li>numFetchingThreads
: <a class="el" href="classDefaultFetch.html#a4bf5a268f40756bde8a4fa00ce79ec3b">DefaultFetch&lt; Impl &gt;</a>
</li>
<li>numFetchSuspends
: <a class="el" href="classMinor_1_1MinorStats.html#a0141049c7c054c3ef3ebf1b33c5bdeca">Minor::MinorStats</a>
</li>
<li>numFilteredNodes
: <a class="el" href="classElasticTrace.html#ab3a3e27b4b58ce832c032f2fe981f1c3">ElasticTrace</a>
</li>
<li>numFpAluAccesses
: <a class="el" href="classSimpleExecContext.html#a6016e49c13c611a77c0394323cca5d46">SimpleExecContext</a>
</li>
<li>numFpInsts
: <a class="el" href="classSimpleExecContext.html#a267834307a3fb47317778e06ba50241d">SimpleExecContext</a>
</li>
<li>numFpRegReads
: <a class="el" href="classSimpleExecContext.html#a9b68a2095972b834c5bab81908b152e3">SimpleExecContext</a>
</li>
<li>numFpRegWrites
: <a class="el" href="classSimpleExecContext.html#ab80b9ed7d1c68d88280fefc274d82ff5">SimpleExecContext</a>
</li>
<li>numFragments
: <a class="el" href="classLSQ_1_1SplitDataRequest.html#a5ffb2e27c3e6c61e09ed3b7e9ec7c59e">LSQ&lt; Impl &gt;::SplitDataRequest</a>
, <a class="el" href="classMinor_1_1LSQ_1_1SplitDataRequest.html#a29e1d5675e7160be62b630460478007d">Minor::LSQ::SplitDataRequest</a>
</li>
<li>numFU
: <a class="el" href="classFUPool.html#a43c23abce922a13a70c6d001de1faee9">FUPool</a>
</li>
<li>numFuncUnits
: <a class="el" href="classMinor_1_1Execute.html#af2570f92c2e88639a2bc2a59fecc4625">Minor::Execute</a>
</li>
<li>NumGDBRegs
: <a class="el" href="classRiscvISA_1_1RemoteGDB.html#a69c8f42f7cbca309525d051a6ee0520e">RiscvISA::RemoteGDB</a>
</li>
<li>numGlbMemUnits
: <a class="el" href="classComputeUnit.html#a12edb680d1b8a01140f10f81ccdf385d">ComputeUnit</a>
</li>
<li>NumGlobalRegs
: <a class="el" href="classSparcISA_1_1ISA.html#a29c73e9281f01dc5e9850f01b560d96d">SparcISA::ISA</a>
</li>
<li>numGoodPrefetches
: <a class="el" href="classAccessMapPatternMatching.html#af2d4dc4ada0566e28a4bb49202041c42">AccessMapPatternMatching</a>
</li>
<li>numHalt
: <a class="el" href="classBaseKvmCPU.html#a8a6e72dbcfbfc1afcdb7d9c94de162f2">BaseKvmCPU</a>
</li>
<li>numHashes
: <a class="el" href="classBloomFilter_1_1MultiBitSel.html#a6a4451a5b0eb258526b1d59b3508d811">BloomFilter::MultiBitSel</a>
</li>
<li>numHits
: <a class="el" href="classPrefetcher.html#a37889f445bd3a388d351b9084867d3eb">Prefetcher</a>
</li>
<li>numHypercalls
: <a class="el" href="classBaseKvmCPU.html#a619c8830cb550ef275dd4a0a47edef8a">BaseKvmCPU</a>
</li>
<li>numIdleCycles
: <a class="el" href="classSimpleExecContext.html#a31505bdd8789228289153ef2c0a4a4dd">SimpleExecContext</a>
</li>
<li>numIncomplete
: <a class="el" href="classMemChecker_1_1WriteCluster.html#a111b79e42497493abf4170cf523c1695">MemChecker::WriteCluster</a>
</li>
<li>numInFlightLoads
: <a class="el" href="classTraceCPU_1_1ElasticDataGen_1_1HardwareResource.html#a5835a2934c42408ff6e23f8c88539362">TraceCPU::ElasticDataGen::HardwareResource</a>
</li>
<li>numInFlightStores
: <a class="el" href="classTraceCPU_1_1ElasticDataGen_1_1HardwareResource.html#a4c0ad76e8f93b8633a3615ac670059fd">TraceCPU::ElasticDataGen::HardwareResource</a>
</li>
<li>numInst
: <a class="el" href="classCheckerCPU.html#ab6cce25e73c0b03270e4158d4b0259d9">CheckerCPU</a>
, <a class="el" href="classDefaultFetch.html#ac754c82c8b439b0a7831620332bb6934">DefaultFetch&lt; Impl &gt;</a>
, <a class="el" href="classSimpleExecContext.html#a2bf9a869899875f0d47c143a2521e7f5">SimpleExecContext</a>
, <a class="el" href="structThreadState.html#aaf1f6bc4c519f8a2f8be80f72d752f8e">ThreadState</a>
</li>
<li>numInstrExecuted
: <a class="el" href="classComputeUnit.html#a435118ca2d6e728613c571454a44081a">ComputeUnit</a>
</li>
<li>numInsts
: <a class="el" href="classBaseKvmCPU.html#a5161d6436b08aa367b2000806fe1e5f8">BaseKvmCPU</a>
, <a class="el" href="classMinor_1_1ForwardInstData.html#aa7b7a49f361b9c45ad5c4c5063a1d27b">Minor::ForwardInstData</a>
, <a class="el" href="classMinor_1_1MinorStats.html#ace2495e924acb9e1fed5c6233f84d5bf">Minor::MinorStats</a>
, <a class="el" href="classSimpleExecContext.html#a2183ba77f3eadc17834efbb195870011">SimpleExecContext</a>
, <a class="el" href="structThreadState.html#aaeb4479f4a4ad9f861fb29e80fc5c49a">ThreadState</a>
</li>
<li>numInstsInROB
: <a class="el" href="classROB.html#afd02facdf960fae5dac526273dae8d6c">ROB&lt; Impl &gt;</a>
</li>
<li>numIntAluAccesses
: <a class="el" href="classSimpleExecContext.html#af4ee23850c63a5d2cb876fb3d65776a4">SimpleExecContext</a>
</li>
<li>numInterrupts
: <a class="el" href="classBaseKvmCPU.html#a452e50a7b2262714498826e45339e7b5">BaseKvmCPU</a>
</li>
<li>numIntInsts
: <a class="el" href="classSimpleExecContext.html#a26c1e55d434a4e9f70fa3c4e38f09fb5">SimpleExecContext</a>
</li>
<li>numInTranslationFragments
: <a class="el" href="classLSQ_1_1LSQRequest.html#afe65091065b8561f9aacfd802168a7d7">LSQ&lt; Impl &gt;::LSQRequest</a>
, <a class="el" href="classMinor_1_1LSQ_1_1SplitDataRequest.html#a60f6f93422fd33640e520f8c9cc9312f">Minor::LSQ::SplitDataRequest</a>
</li>
<li>numIntRegReads
: <a class="el" href="classSimpleExecContext.html#ace385bec956d15872aa1a2bdb6b4117c">SimpleExecContext</a>
</li>
<li>numIntRegWrites
: <a class="el" href="classSimpleExecContext.html#abd7186e9d11b2abf87733905f36852e9">SimpleExecContext</a>
</li>
<li>numIO
: <a class="el" href="classBaseKvmCPU.html#aa4429e17626f97f4b62feca39b33d945">BaseKvmCPU</a>
</li>
<li>numIssuedDist
: <a class="el" href="classInstructionQueue.html#a124912debf5250a350c01f55754bfd8c">InstructionQueue&lt; Impl &gt;</a>
</li>
<li>numIssuedFragments
: <a class="el" href="classMinor_1_1LSQ_1_1SplitDataRequest.html#a598c3ab7fe12a731c3d672922c1f38a1">Minor::LSQ::SplitDataRequest</a>
</li>
<li>numIssueOrderDepLoads
: <a class="el" href="classElasticTrace.html#abd7ac783aae270bed6c8ce5c188c3896">ElasticTrace</a>
</li>
<li>numIssueOrderDepOther
: <a class="el" href="classElasticTrace.html#a4f38ad2fbcb4d7d6b834925d3c630077">ElasticTrace</a>
</li>
<li>numIssueOrderDepStores
: <a class="el" href="classElasticTrace.html#ad81842028ada013377ebbaac0004933b">ElasticTrace</a>
</li>
<li>numIter
: <a class="el" href="structLoopPredictor_1_1LoopEntry.html#a7f1bddfebb8759a6e23c1109353a4f21">LoopPredictor::LoopEntry</a>
</li>
<li>numLeaves
: <a class="el" href="classTreePLRURP.html#a7b5c9a0d7bfe211f90b651477fac6877">TreePLRURP</a>
</li>
<li>numLeft
: <a class="el" href="classBarrier.html#a558d01d88d65bcc3d75e4a9b14af704f">Barrier</a>
</li>
<li>numLines
: <a class="el" href="classHDLcd_1_1DmaEngine.html#ae5f05a0c57e436543b1e89b6de9053de">HDLcd::DmaEngine</a>
</li>
<li>NumLines
: <a class="el" href="classX86ISA_1_1I8259.html#a4e3c8b693f0bba8277e386272671913a">X86ISA::I8259</a>
</li>
<li>numLoad
: <a class="el" href="classCheckerCPU.html#a3544cbf7f80b6be5b8a3417c94dc705e">CheckerCPU</a>
, <a class="el" href="classSimpleExecContext.html#aeebfa7f7dd57729de9bf94b6f6e7e463">SimpleExecContext</a>
, <a class="el" href="structThreadState.html#a1cda9ed25112384e9d8f318e1568cf81">ThreadState</a>
</li>
<li>numLoadInsts
: <a class="el" href="classSimpleExecContext.html#a4710b5e18350db132a866c933439ee48">SimpleExecContext</a>
</li>
<li>numLocMemUnits
: <a class="el" href="classComputeUnit.html#a8207d80f7e7a87f6deca7af6f7cbee4d">ComputeUnit</a>
</li>
<li>numMemRefs
: <a class="el" href="classSimpleExecContext.html#a269d418139a972e8e0b9fdcdc18cc86a">SimpleExecContext</a>
, <a class="el" href="structThreadState.html#a8c560b795bd23527c8f5fd7e0d57c6e4">ThreadState</a>
</li>
<li>numMemUnits
: <a class="el" href="classExecStage.html#a2ee34a89b58ff66e9ad8c2dee47f6222">ExecStage</a>
, <a class="el" href="classScheduleStage.html#a0f844ddcc9eb1510f8eab1a4060624e2">ScheduleStage</a>
, <a class="el" href="classScoreboardCheckStage.html#a7c126602ab1515cda9282c4c9bfc3279">ScoreboardCheckStage</a>
</li>
<li>numMicroops
: <a class="el" href="classArmISA_1_1Memory64.html#a595f4e539e4070affb8cac3f50e75f6a">ArmISA::Memory64</a>
, <a class="el" href="classArmISA_1_1Memory.html#a886798a3eb9cbef0a1d2cae6711221b4">ArmISA::Memory</a>
, <a class="el" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">ArmISA::PredMacroOp</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#a61dc269bced0b75c55369b780118c3b0">ArmISA::RfeOp</a>
, <a class="el" href="classArmISA_1_1SrsOp.html#ac3f7d602e1acb2422bbc38525c1cbb4c">ArmISA::SrsOp</a>
, <a class="el" href="classSparcISA_1_1SparcMacroInst.html#a898674d16c772ac6ce865fe013fe0b8e">SparcISA::SparcMacroInst</a>
, <a class="el" href="classX86ISA_1_1MacroopBase.html#a28dfc9e32d4c674a3f0d4e5ed67d66f0">X86ISA::MacroopBase</a>
, <a class="el" href="classX86ISAInst_1_1MicrocodeRom.html#a038926831fa5fc5b75e978da899793de">X86ISAInst::MicrocodeRom</a>
</li>
<li>numMissedPrefetchedBlocks
: <a class="el" href="classPrefetcher.html#ab8e5e3798b0ac724dd0d7570e3594ef7">Prefetcher</a>
</li>
<li>numMisses
: <a class="el" href="structIndirectMemoryPrefetcher_1_1IndirectPatternDetectorEntry.html#ae06b41154ee1743faf9a805bf0c41696">IndirectMemoryPrefetcher::IndirectPatternDetectorEntry</a>
</li>
<li>numMissObserved
: <a class="el" href="classPrefetcher.html#ab795ea6541efc4c94b75caa2768f40f0">Prefetcher</a>
</li>
<li>numMMIO
: <a class="el" href="classBaseKvmCPU.html#a9e49ef5fb12791a1db1cfe6ae08fdb5d">BaseKvmCPU</a>
</li>
<li>numNodes
: <a class="el" href="classDistIface_1_1SyncSwitch.html#a975b3c93f444cc0d5ad804e3f9e2c1b0">DistIface::SyncSwitch</a>
</li>
<li>numOp
: <a class="el" href="classSimpleExecContext.html#ae95bbade66a16db64a1d21d29d0f3985">SimpleExecContext</a>
, <a class="el" href="structThreadState.html#a92a8a74578bdab6679cd931352ac1c81">ThreadState</a>
</li>
<li>numOps
: <a class="el" href="classMinor_1_1MinorStats.html#a76a7d0d839cc4647a73cfd84895f6e18">Minor::MinorStats</a>
, <a class="el" href="classSimpleExecContext.html#a50d2457e742cd6f88f7430f4e9935f8e">SimpleExecContext</a>
, <a class="el" href="structThreadState.html#a0b08ade4b7c04078a0b3247e636e6011">ThreadState</a>
, <a class="el" href="classTraceCPU.html#a92b55c66bec72165d0bc5d36d36e3399">TraceCPU</a>
</li>
<li>numOrderDepStores
: <a class="el" href="classElasticTrace.html#a369419b6ec1ddbc704f9cd3d77974d9c">ElasticTrace</a>
</li>
<li>numOrdinalHistories
: <a class="el" href="structStatisticalCorrector_1_1SCThreadHistory.html#a9537ba666072acf2dbe2f8879e5020a1">StatisticalCorrector::SCThreadHistory</a>
</li>
<li>numOther
: <a class="el" href="structAbstractMemory_1_1MemStats.html#a294f0994cbe6bdc6fdce0853f4bcfb76">AbstractMemory::MemStats</a>
</li>
<li>numPackets
: <a class="el" href="structBaseTrafficGen_1_1StatGroup.html#a4953885e8a421d18ed021ff228963d58">BaseTrafficGen::StatGroup</a>
</li>
<li>numPacketsMax
: <a class="el" href="classGarnetSyntheticTraffic.html#a0c079c2212c964081ab51d7e9ad65f04">GarnetSyntheticTraffic</a>
</li>
<li>numPacketsSent
: <a class="el" href="classGarnetSyntheticTraffic.html#ae164289906e7d8da371a7153bf0b2eae">GarnetSyntheticTraffic</a>
</li>
<li>numPagesCrossed
: <a class="el" href="classPrefetcher.html#a2de83f18681bd36d331fa00328416609">Prefetcher</a>
</li>
<li>numPartialHits
: <a class="el" href="classPrefetcher.html#a8bce1fe196e79be6171889043956823e">Prefetcher</a>
</li>
<li>numPhysicalCCRegs
: <a class="el" href="classPhysRegFile.html#a0e3ed399a9a16517e7b01e6977d75822">PhysRegFile</a>
</li>
<li>numPhysicalFloatRegs
: <a class="el" href="classPhysRegFile.html#a6b786a3d95331046b3f8b416c2f6b8aa">PhysRegFile</a>
</li>
<li>numPhysicalIntRegs
: <a class="el" href="classPhysRegFile.html#a3922df0e84ad9c220f93324facbec69a">PhysRegFile</a>
</li>
<li>numPhysicalVecElemRegs
: <a class="el" href="classPhysRegFile.html#af74025bc548dad8b1eac241b289662b4">PhysRegFile</a>
</li>
<li>numPhysicalVecPredRegs
: <a class="el" href="classPhysRegFile.html#abef26d4659dbe141e3601533b9d69806">PhysRegFile</a>
</li>
<li>numPhysicalVecRegs
: <a class="el" href="classPhysRegFile.html#af5e75c5633d8e18df32815eba2db6a06">PhysRegFile</a>
</li>
<li>numPhysRegs
: <a class="el" href="classInstructionQueue.html#a5a16e58dd6117d7cc29cc6f934192456">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classScoreboard.html#a5dd05dfe55f26d767406b8b1d662eb26">Scoreboard</a>
</li>
<li>numPinnedWrites
: <a class="el" href="classRegId.html#a969821478201f8aa3f5b8a35d722296c">RegId</a>
</li>
<li>numPinnedWritesToComplete
: <a class="el" href="classPhysRegId.html#acbe55c663c801d401fa7932135349757">PhysRegId</a>
</li>
<li>numPlanes
: <a class="el" href="classFlashDevice.html#aa7d58a18ee08f86b9373fa1a6dded2e1">FlashDevice</a>
</li>
<li>numPredictedBranches
: <a class="el" href="classSimpleExecContext.html#a272a0a2f54581c65819bf1636882afc7">SimpleExecContext</a>
</li>
<li>numPrefetchAccepted
: <a class="el" href="classPrefetcher.html#a0f11ee3a1d78d6a4362b05aadec08eed">Prefetcher</a>
</li>
<li>numPrefetchRequested
: <a class="el" href="classPrefetcher.html#a4a23146e14f841be22e63aa93ed26fc2">Prefetcher</a>
</li>
<li>numPwrStateTransitions
: <a class="el" href="structClockedObject_1_1ClockedObjectStats.html#a22ecb642e7d004ed10f072866a40b985">ClockedObject::ClockedObjectStats</a>
</li>
<li>numRawCacheHits
: <a class="el" href="classAccessMapPatternMatching.html#a9397a431043ac50c9d41b9ee06ee8d97">AccessMapPatternMatching</a>
</li>
<li>numRawCacheMisses
: <a class="el" href="classAccessMapPatternMatching.html#aa5880cca09e07d0bbd2f9bb6a5064c7b">AccessMapPatternMatching</a>
</li>
<li>numRdRetry
: <a class="el" href="structDRAMCtrl_1_1DRAMStats.html#a592111d3cf4282928ec5e7b7694b29a0">DRAMCtrl::DRAMStats</a>
</li>
<li>numReadRetries
: <a class="el" href="classQoS_1_1MemSinkCtrl.html#a7e877a1f990b6648af8add15ddd4385b">QoS::MemSinkCtrl</a>
</li>
<li>numReads
: <a class="el" href="structAbstractMemory_1_1MemStats.html#a0139e272fc94880fe536c4740cc512b7">AbstractMemory::MemStats</a>
, <a class="el" href="classMemTest.html#a72859b5f316e7dbda3bee248293a4b85">MemTest</a>
</li>
<li>numReadsStat
: <a class="el" href="classMemTest.html#abfe1c79345950563d6b610f77d3b336e">MemTest</a>
</li>
<li>numReadWriteTurnArounds
: <a class="el" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a571f74bb98d8a53706c72ba50641872d">QoS::MemCtrl::MemCtrlStats</a>
</li>
<li>numReceivedPackets
: <a class="el" href="classLSQ_1_1SplitDataRequest.html#af2af0ceac217551969f93c8f71367605">LSQ&lt; Impl &gt;::SplitDataRequest</a>
</li>
<li>numRegDep
: <a class="el" href="classElasticTrace.html#a56e788a5cf26de8cb6dbc559b736e6a1">ElasticTrace</a>
, <a class="el" href="classTraceCPU_1_1ElasticDataGen_1_1GraphNode.html#a4c5a498d593c185f86e0976d2e29bec4">TraceCPU::ElasticDataGen::GraphNode</a>
</li>
<li>numRegs
: <a class="el" href="classArmISA_1_1MicroNeonMixOp64.html#ae802ae708e422886694e8c7700251b60">ArmISA::MicroNeonMixOp64</a>
</li>
<li>numregs
: <a class="el" href="classArmISA_1_1SveLdStructSI.html#a58251e3e17d48c0777ec5fc3e10ff2c0">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;</a>
, <a class="el" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;</a>
, <a class="el" href="classArmISA_1_1SveStStructSI.html#a6a74990305d784f9e17de19e117c83dc">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;</a>
, <a class="el" href="classArmISA_1_1SveStStructSS.html#ac60e555597a26d76a3b062d5106640e6">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;</a>
</li>
<li>numRegs
: <a class="el" href="classArmISA_1_1VldMultOp64.html#a6f47d707ba3fc60bba63491bdbd7fcf7">ArmISA::VldMultOp64</a>
, <a class="el" href="classArmISA_1_1VstMultOp64.html#a9ae6391684c46669815463c6e48b8837">ArmISA::VstMultOp64</a>
, <a class="el" href="classMinor_1_1Scoreboard.html#a3818a0618ffd6a0379865267f0a454c7">Minor::Scoreboard</a>
, <a class="el" href="classX86ISA_1_1Cmos.html#a1e8f3e81d58b678473996cd624824b21">X86ISA::Cmos</a>
</li>
<li>numRegsPerSimd
: <a class="el" href="classVectorRegisterFile.html#a2cefb8484c2200a83f5ac67036ed704c">VectorRegisterFile</a>
</li>
<li>numReserve
: <a class="el" href="classQueue.html#aa9998136fe53396cd281bbd74f1f293a">Queue&lt; Entry &gt;</a>
</li>
<li>numReservedSlots
: <a class="el" href="classMinor_1_1Queue.html#ae1f73b272de078a23f7814083159cf65">Minor::Queue&lt; ElemType, ReportTraits, BubbleTraits &gt;</a>
</li>
<li>numResults
: <a class="el" href="classMinor_1_1Scoreboard.html#abc18115806d28f90f8f2f2b03522500d">Minor::Scoreboard</a>
</li>
<li>numRetiredFragments
: <a class="el" href="classMinor_1_1LSQ_1_1SplitDataRequest.html#a3e99e5dc34b3318ce7735caa43cd9115">Minor::LSQ::SplitDataRequest</a>
</li>
<li>numRetries
: <a class="el" href="structBaseTrafficGen_1_1StatGroup.html#a8fc08a33818a65fd721d0cc18d1aef0c">BaseTrafficGen::StatGroup</a>
</li>
<li>numRetrySucceeded
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#a547929bfa406c5a939abdc155d4c6949">TraceCPU::ElasticDataGen</a>
, <a class="el" href="classTraceCPU_1_1FixedRetryGen.html#ac31dc2ed70a4d0f66291031fc1df33be">TraceCPU::FixedRetryGen</a>
</li>
<li>numRobDep
: <a class="el" href="classTraceCPU_1_1ElasticDataGen_1_1GraphNode.html#af211bc1b44b233f0e0093f1b63d81d1d">TraceCPU::ElasticDataGen::GraphNode</a>
</li>
<li>numRobs
: <a class="el" href="classDefaultCommit.html#a30a92ad9cd710e1c0e767e79aaa40c54">DefaultCommit&lt; Impl &gt;</a>
</li>
<li>numRRPVBits
: <a class="el" href="classBRRIPRP.html#a204bdfaf50f1e6103bc2425b90aad61c">BRRIPRP</a>
</li>
<li>numSchedDcacheEvent
: <a class="el" href="classTraceCPU.html#ad62e23894f52233543d0ca2563c3fba9">TraceCPU</a>
</li>
<li>numSchedIcacheEvent
: <a class="el" href="classTraceCPU.html#a5f03850a914e1e4e23a9f62492863b78">TraceCPU</a>
</li>
<li>numSectors
: <a class="el" href="classSectorTags.html#af6e4f7cd72cc785ff59ceddfbbf14448">SectorTags</a>
</li>
<li>numSendAttempted
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#ae925e811d914711f5d1bd9a5c45bc802">TraceCPU::ElasticDataGen</a>
, <a class="el" href="classTraceCPU_1_1FixedRetryGen.html#aba48707d2208ccbcf83d2cb8d268f996">TraceCPU::FixedRetryGen</a>
</li>
<li>numSendFailed
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#a0c208daeae57e03ce1e41d78971c2677">TraceCPU::ElasticDataGen</a>
, <a class="el" href="classTraceCPU_1_1FixedRetryGen.html#ab8aa9921e468ac4d4d51379fd799b214">TraceCPU::FixedRetryGen</a>
</li>
<li>numSendSucceeded
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#aa7441bee82d8f6813c7edf0a5211b8aa">TraceCPU::ElasticDataGen</a>
, <a class="el" href="classTraceCPU_1_1FixedRetryGen.html#a4a379f26895989497c34670c82a96d12">TraceCPU::FixedRetryGen</a>
</li>
<li>numSeqPkts
: <a class="el" href="classDramGen.html#a4f681378fbcf9f9ae1f1637582285210">DramGen</a>
</li>
<li>numSets
: <a class="el" href="classBaseIndexingPolicy.html#a9afb79cbcb10748a9b12c677dc00dbd8">BaseIndexingPolicy</a>
, <a class="el" href="classSimpleIndirectPredictor.html#a5c8fbd061649f61ee4ee88c01e9d512f">SimpleIndirectPredictor</a>
, <a class="el" href="classX86ISA_1_1GpuTLB.html#a2f0b010291376064477312876de49d83">X86ISA::GpuTLB</a>
</li>
<li>numShrMemPipes
: <a class="el" href="classScoreboardCheckStage.html#a6b766abf43f82ee463aba7e5f87653be">ScoreboardCheckStage</a>
</li>
<li>numSIMDs
: <a class="el" href="classComputeUnit.html#ac7bf5557b5df45b5c6a06e925c659077">ComputeUnit</a>
, <a class="el" href="classExecStage.html#abf57e8b49c85e1f46bf46f722fd4d417">ExecStage</a>
, <a class="el" href="classFetchStage.html#a6b34f5d39a3608b693b7fd3f4a3c7792">FetchStage</a>
, <a class="el" href="classScheduleStage.html#afc7a2ef1954819d06068e34ded48c602">ScheduleStage</a>
, <a class="el" href="classScoreboardCheckStage.html#af308763bcde0762afb11329f3e00960f">ScoreboardCheckStage</a>
</li>
<li>numSlots
: <a class="el" href="classMinor_1_1LSQ_1_1StoreBuffer.html#af084bc9fbdc9eb8a678388a98998acff">Minor::LSQ::StoreBuffer</a>
</li>
<li>numSOLoads
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#af857d7ce61ca846acaa80614acc809c4">TraceCPU::ElasticDataGen</a>
</li>
<li>numSOStores
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#a5d24c4f97f4bcf2db83d2f1aa18a8bfc">TraceCPU::ElasticDataGen</a>
</li>
<li>numSplitReqs
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#a08481fe6ff28346d56320d11fef608de">TraceCPU::ElasticDataGen</a>
</li>
<li>numSquashable
: <a class="el" href="classArmISA_1_1TableWalker.html#ad5922a63560415237a9a125c337984b4">ArmISA::TableWalker</a>
, <a class="el" href="classX86ISA_1_1Walker.html#a83b48a1faf916f736eda4ab4fb87810e">X86ISA::Walker</a>
</li>
<li>numStages
: <a class="el" href="classActivityRecorder.html#a68e980b0734e8d8a74ce5cd57f5e48b4">ActivityRecorder</a>
, <a class="el" href="classWaitClass.html#abbdcbba0dce8eac365d5b0cc912a6095">WaitClass</a>
</li>
<li>numStayReadState
: <a class="el" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#aec4defa84baaaed23a8870d8cc4b6ac7">QoS::MemCtrl::MemCtrlStats</a>
</li>
<li>numStayWriteState
: <a class="el" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a4133417673fcd3dcb72afd8e9288bdc5">QoS::MemCtrl::MemCtrlStats</a>
</li>
<li>numStopSyncReq
: <a class="el" href="classDistIface_1_1SyncSwitch.html#a5053239c50ff92e180d15c3ca6dacc5a">DistIface::SyncSwitch</a>
</li>
<li>numStoreInsts
: <a class="el" href="classSimpleExecContext.html#a3a855ec57312401cb4d49e956c19112c">SimpleExecContext</a>
</li>
<li>numStoresInTransfers
: <a class="el" href="classMinor_1_1LSQ.html#a6382165dd39d132208b501ccb46c8324">Minor::LSQ</a>
</li>
<li>numStructElems
: <a class="el" href="classArmISA_1_1MicroNeonMixLaneOp64.html#ae422a68342ec5d20d1a080b045efcd60">ArmISA::MicroNeonMixLaneOp64</a>
, <a class="el" href="classArmISA_1_1MicroNeonMixOp64.html#a3bb65c890ea1bd0cd3ba375d21ab24d7">ArmISA::MicroNeonMixOp64</a>
, <a class="el" href="classArmISA_1_1VldMultOp64.html#a55aecadcf632501b3aa27a2c9a0a3a4f">ArmISA::VldMultOp64</a>
, <a class="el" href="classArmISA_1_1VldSingleOp64.html#ae2c305afadf46ef850874d9ff2595433">ArmISA::VldSingleOp64</a>
, <a class="el" href="classArmISA_1_1VstMultOp64.html#a7e53e22da563e874e0ef11eb4ef5dbbf">ArmISA::VstMultOp64</a>
, <a class="el" href="classArmISA_1_1VstSingleOp64.html#afac12ad80d8ef006e434dbb338178c6e">ArmISA::VstSingleOp64</a>
</li>
<li>numSuppressed
: <a class="el" href="structBaseTrafficGen_1_1StatGroup.html#aec49f6906e50dc130b1a05e20cf6a098">BaseTrafficGen::StatGroup</a>
</li>
<li>numSyscallDescs
: <a class="el" href="classX86ISA_1_1X86Process.html#aaa2adc821e107820f2391e8b1da98880">X86ISA::X86Process</a>
</li>
<li>numSyscalls
: <a class="el" href="classProcess.html#aaa6c6b1d7bbd47e09eb509687ee77bd8">Process</a>
</li>
<li>numSystemsRunning
: <a class="el" href="classSystem.html#a0d814a857f76583f73a674d04845cc8c">System</a>
</li>
<li>numTagArrayReads
: <a class="el" href="classCacheMemory.html#aa2bd08ffbb7d6283d4a626e28dc1c5c6">CacheMemory</a>
</li>
<li>numTagArrayStalls
: <a class="el" href="classCacheMemory.html#a516d29620fbae9d1687680f268e1e65f">CacheMemory</a>
</li>
<li>numTagArrayWrites
: <a class="el" href="classCacheMemory.html#a8e1376e65c9517fcf8564e61e58b5b7b">CacheMemory</a>
</li>
<li>numTarget
: <a class="el" href="classBaseCache.html#a3bae1b66febd6ed64b12bac3302b12b2">BaseCache</a>
</li>
<li>numThreads
: <a class="el" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">BaseCPU</a>
, <a class="el" href="classBPredUnit.html#a6b0520b1d84fd77f5db6b8e9828dd6e1">BPredUnit</a>
, <a class="el" href="classDefaultCommit.html#a20c7200b29ff9f29d1982aeeec1b3b6a">DefaultCommit&lt; Impl &gt;</a>
, <a class="el" href="classDefaultDecode.html#a898be9494f8d0b9ec929f3fe689675d3">DefaultDecode&lt; Impl &gt;</a>
, <a class="el" href="classDefaultFetch.html#a0053c1d97e931da2d2e3d2dd836c2bad">DefaultFetch&lt; Impl &gt;</a>
, <a class="el" href="classDefaultIEW.html#aa785ae38d0ab594144ff5a20d1c353e7">DefaultIEW&lt; Impl &gt;</a>
, <a class="el" href="classDefaultRename.html#acf3dc543b551e4ab41ac55081396a494">DefaultRename&lt; Impl &gt;</a>
, <a class="el" href="classInstructionQueue.html#a742aa87d6e50cb6bb1620cbca2deb79d">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classLSQ.html#a26c6a7dd9fc21768b904e4cf58798e5d">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">MipsISA::ISA</a>
, <a class="el" href="classROB.html#a43040dd04c8a6e4f2f264b3ba0c5a88c">ROB&lt; Impl &gt;</a>
</li>
<li>numTimesBlockedDueRAWDependencies
: <a class="el" href="classWavefront.html#a5aa5aad058553cd3855aa27c63dd7cbb">Wavefront</a>
</li>
<li>numTimesBlockedDueVrfPortAvail
: <a class="el" href="classWavefront.html#a6c16aea1ec75f6a38e3ca8b2ee70d8e6">Wavefront</a>
</li>
<li>numTimesBlockedDueWAXDependencies
: <a class="el" href="classWavefront.html#a974d84d0dec41df62b62e45158d4cf38">Wavefront</a>
</li>
<li>numTimesWgBlockedDueVgprAlloc
: <a class="el" href="classComputeUnit.html#a4b087aa59995303c0879feed92a6e495">ComputeUnit</a>
</li>
<li>numTotalPrefetches
: <a class="el" href="classAccessMapPatternMatching.html#a3116878977a90c464980062d1b00317e">AccessMapPatternMatching</a>
</li>
<li>numTraceCPUs
: <a class="el" href="classTraceCPU.html#a5a94955e05577d8864caceaea393bcca">TraceCPU</a>
</li>
<li>numTrackedCaches
: <a class="el" href="classFALRU_1_1CacheTracking.html#a60f28371e5186f920ae9d4cff109a3e9">FALRU::CacheTracking</a>
</li>
<li>numTransActiveIdle
: <a class="el" href="classExecStage.html#abb3943097a78938bbcf3dcd4093203fc">ExecStage</a>
</li>
<li>numTranslatedFragments
: <a class="el" href="classLSQ_1_1LSQRequest.html#a66f2248b348499c798a9d7330791e93f">LSQ&lt; Impl &gt;::LSQRequest</a>
, <a class="el" href="classMinor_1_1LSQ_1_1SplitDataRequest.html#a870a562952b6e94084caa4e3d7a2ba2c">Minor::LSQ::SplitDataRequest</a>
</li>
<li>numUniquePages
: <a class="el" href="classX86ISA_1_1GpuTLB.html#af96eb27498b80fd84c2a368241e6d7f2">X86ISA::GpuTLB</a>
</li>
<li>numUnissuedAccesses
: <a class="el" href="classMinor_1_1LSQ_1_1StoreBuffer.html#a92be0a79a9c5f1802eff26056bb735c7">Minor::LSQ::StoreBuffer</a>
</li>
<li>numUnmatchedBits
: <a class="el" href="classDictionaryCompressor_1_1Pattern.html#a7380e8899f832c9e2f1eb97540cb374c">DictionaryCompressor&lt; T &gt;::Pattern</a>
</li>
<li>numUnpredictableResults
: <a class="el" href="classMinor_1_1Scoreboard.html#a41e8795aed7ee138572922146615e702">Minor::Scoreboard</a>
</li>
<li>numUseAltOnNa
: <a class="el" href="classTAGEBase.html#aeb534f65f979c944ba27954ae306b7cd">TAGEBase</a>
</li>
<li>numVecAluAccesses
: <a class="el" href="classSimpleExecContext.html#abb708a7168acee320e9f192c1381730b">SimpleExecContext</a>
</li>
<li>NumVecElemPerVecReg
: <a class="el" href="classBaseO3DynInst.html#aa3f10a5856b66a5ff0c296b129242673">BaseO3DynInst&lt; Impl &gt;</a>
, <a class="el" href="classPhysRegFile.html#ae3098f8b751b2bea0ed462e8cd252755">PhysRegFile</a>
</li>
<li>numVecInsts
: <a class="el" href="classSimpleExecContext.html#a33265f7c449a17da69ff726d8623c58a">SimpleExecContext</a>
</li>
<li>numVecOpsExecuted
: <a class="el" href="classComputeUnit.html#a55249a87bd96d167a8fa5c45c1ca9362">ComputeUnit</a>
</li>
<li>numVecPredRegReads
: <a class="el" href="classSimpleExecContext.html#a376bba3f081ad8dabc8b577a6f754755">SimpleExecContext</a>
</li>
<li>numVecPredRegWrites
: <a class="el" href="classSimpleExecContext.html#a29093e9c500a1cc0dd4d2e695c5129aa">SimpleExecContext</a>
</li>
<li>numVecRegReads
: <a class="el" href="classSimpleExecContext.html#ae94e39c7adb8aed8c7aad480722c62ae">SimpleExecContext</a>
</li>
<li>numVecRegsPerSimd
: <a class="el" href="classComputeUnit.html#af979dd1ec0f31112875f044690d54f73">ComputeUnit</a>
</li>
<li>numVecRegWrites
: <a class="el" href="classSimpleExecContext.html#ad3bc63291124742161422afcca2e368b">SimpleExecContext</a>
</li>
<li>numVMExits
: <a class="el" href="classBaseKvmCPU.html#ad1351d57530b3ac5f5299fcda03d31a5">BaseKvmCPU</a>
</li>
<li>numVMHalfEntries
: <a class="el" href="classBaseKvmCPU.html#adcba58d8641d82284275bb01e1ae93fb">BaseKvmCPU</a>
</li>
<li>numVnicDistance
: <a class="el" href="classSinic_1_1Device.html#af4e2aeaff168d298b3eedfb0e302a71d">Sinic::Device</a>
</li>
<li>numVpes
: <a class="el" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">MipsISA::ISA</a>
</li>
<li>numWaiting
: <a class="el" href="classBarrier.html#af7dafac9fa8506fca86ccf7a79bf21eb">Barrier</a>
</li>
<li>numWays
: <a class="el" href="classSimpleIndirectPredictor.html#afcb2f07e61fda65ef80a1a728d09ce05">SimpleIndirectPredictor</a>
</li>
<li>numWg
: <a class="el" href="structNDRange.html#a1ac4f02af449ea91022541964ff3d106">NDRange</a>
</li>
<li>numWgCompleted
: <a class="el" href="structNDRange.html#af75543b196968ee8c18c1013282ea845">NDRange</a>
</li>
<li>numWgTotal
: <a class="el" href="structNDRange.html#ad74da5c056f698b9bae621bcc43f6744">NDRange</a>
</li>
<li>NumWindowedRegs
: <a class="el" href="classSparcISA_1_1ISA.html#acf2af56e285ea413efa7be0b758ce704">SparcISA::ISA</a>
</li>
<li>numWorkIds
: <a class="el" href="classSystem.html#ab55aefd0eac129d2adc5d1d3326bf352">System</a>
</li>
<li>numWorkItemsCompleted
: <a class="el" href="classBaseCPU.html#a7b58ddbb52ac2a4c1246f6f30b224b40">BaseCPU</a>
</li>
<li>numWorkItemsStarted
: <a class="el" href="classBaseCPU.html#aa6619f133e6944a10b35c0a499536012">BaseCPU</a>
</li>
<li>numWriteReadTurnArounds
: <a class="el" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#aea6faf7d592cde804368fe0b0a61cf48">QoS::MemCtrl::MemCtrlStats</a>
</li>
<li>numWriteRetries
: <a class="el" href="classQoS_1_1MemSinkCtrl.html#a0957bb4efb7f3738e9da4da113b185c6">QoS::MemSinkCtrl</a>
</li>
<li>numWrites
: <a class="el" href="structAbstractMemory_1_1MemStats.html#af76d19f00b7983c1b4eb9db348d71dda">AbstractMemory::MemStats</a>
, <a class="el" href="classMemTest.html#aade4f5eb44fb48dd3f5148f8549b63d0">MemTest</a>
</li>
<li>numWritesStat
: <a class="el" href="classMemTest.html#a028f6ced3d393ecc59745830812c6c8b">MemTest</a>
</li>
<li>numWrRetry
: <a class="el" href="structDRAMCtrl_1_1DRAMStats.html#a3af3a2b6d494f359a544ce0ceac2f3de">DRAMCtrl::DRAMStats</a>
</li>
<li>NVecElems
: <a class="el" href="classUnifiedRenameMap.html#a8b4691448cb76c17078b02a2af633e75">UnifiedRenameMap</a>
</li>
<li>nvram
: <a class="el" href="classSparcSystem.html#a84ad6fa55d15c7a5c5b62e73a312960b">SparcSystem</a>
</li>
<li>nvramSymtab
: <a class="el" href="classSparcSystem.html#a03a1f415a98df4a5e248475835a277d2">SparcSystem</a>
</li>
<li>nxtAvail
: <a class="el" href="classWaitClass.html#ac36e278566f0ae4c59043ca153720d79">WaitClass</a>
</li>
<li>nxtBusy
: <a class="el" href="classVectorRegisterFile.html#a0e01661c60e013f9d7af553294feb6d6">VectorRegisterFile</a>
</li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:32 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
