--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.984 ns
From           : SONAR_ECHO
To             : SONAR:inst54|SONAR_RESULT[14][14]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 13.600 ns
From           : QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]
To             : HEX7[1]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.330 ns
From           : PWR_FAIL
To             : LEDG[8]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.506 ns
From           : SW[6]
To             : DIG_IN:inst5|B_DI[6]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 1.243 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : VEL_CONTROL:inst51|MOTOR_CMD[4]
To             : VEL_CONTROL:inst51|MOTOR_PHASE
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : 5.475 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 28.96 MHz ( period = 34.525 ns )
From           : ODOMETRY:inst53|LPOS[0]
To             : ODOMETRY:inst53|THETA[15]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : 11.074 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : TIMER:inst20|COUNT[12]
To             : SCOMP:inst8|AC[12]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
Slack          : 63.922 ns
Required Time  : 14.73 MHz ( period = 67.901 ns )
Actual Time    : 251.32 MHz ( period = 3.979 ns )
From           : UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick
To             : UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]
From Clock     : altpll1:inst11|altpll:altpll_component|_clk0
To Clock       : altpll1:inst11|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'AUD_DACLR'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 260.01 MHz ( period = 3.846 ns )
From           : DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]
To             : DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8
From Clock     : AUD_DACLR
To Clock       : AUD_DACLR
Failed Paths   : 0

Type           : Clock Setup: 'AUD_BCLK'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 450.05 MHz ( period = 2.222 ns )
From           : DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
To             : DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
From Clock     : AUD_BCLK
To Clock       : AUD_BCLK
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : -2.278 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : I2C_INTERFACE:inst43|I2C_master:inst|inst7
To             : I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.Rs1
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 22

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : -1.285 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : DIG_IN:inst5|B_DI[10]
To             : I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[10]
From Clock     : altpll0:inst|altpll:altpll_component|_clk0
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 42

Type           : Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 14.73 MHz ( period = 67.901 ns )
Actual Time    : N/A
From           : UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]
To             : UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]
From Clock     : altpll1:inst11|altpll:altpll_component|_clk0
To Clock       : altpll1:inst11|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 0.521 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
To             : VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
From Clock     : altpll0:inst|altpll:altpll_component|_clk2
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 64

--------------------------------------------------------------------------------------

