<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p261" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_261{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_261{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_261{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_261{left:177px;bottom:1068px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t5_261{left:263px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t6_261{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t7_261{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t8_261{left:223px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t9_261{left:453px;bottom:1028px;letter-spacing:-0.15px;}
#ta_261{left:640px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tb_261{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#tc_261{left:144px;bottom:1004px;letter-spacing:-0.16px;}
#td_261{left:86px;bottom:979px;letter-spacing:-0.17px;}
#te_261{left:147px;bottom:979px;letter-spacing:-0.12px;}
#tf_261{left:190px;bottom:979px;letter-spacing:-0.16px;}
#tg_261{left:430px;bottom:979px;letter-spacing:-0.13px;}
#th_261{left:524px;bottom:979px;letter-spacing:-0.12px;}
#ti_261{left:524px;bottom:962px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_261{left:524px;bottom:941px;}
#tk_261{left:540px;bottom:941px;letter-spacing:-0.12px;}
#tl_261{left:540px;bottom:926px;letter-spacing:-0.12px;}
#tm_261{left:540px;bottom:910px;letter-spacing:-0.11px;}
#tn_261{left:524px;bottom:895px;}
#to_261{left:540px;bottom:895px;letter-spacing:-0.11px;}
#tp_261{left:540px;bottom:880px;letter-spacing:-0.11px;}
#tq_261{left:540px;bottom:865px;letter-spacing:-0.11px;}
#tr_261{left:540px;bottom:849px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#ts_261{left:540px;bottom:834px;letter-spacing:-0.11px;}
#tt_261{left:540px;bottom:819px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tu_261{left:540px;bottom:804px;letter-spacing:-0.12px;}
#tv_261{left:190px;bottom:779px;letter-spacing:-0.14px;}
#tw_261{left:524px;bottom:779px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tx_261{left:524px;bottom:758px;letter-spacing:-0.11px;}
#ty_261{left:524px;bottom:741px;letter-spacing:-0.11px;}
#tz_261{left:524px;bottom:724px;letter-spacing:-0.11px;}
#t10_261{left:190px;bottom:700px;letter-spacing:-0.15px;}
#t11_261{left:524px;bottom:700px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_261{left:524px;bottom:678px;letter-spacing:-0.12px;}
#t13_261{left:524px;bottom:661px;letter-spacing:-0.11px;}
#t14_261{left:524px;bottom:645px;letter-spacing:-0.11px;}
#t15_261{left:190px;bottom:620px;letter-spacing:-0.14px;}
#t16_261{left:524px;bottom:620px;letter-spacing:-0.14px;}
#t17_261{left:86px;bottom:596px;letter-spacing:-0.19px;}
#t18_261{left:147px;bottom:596px;letter-spacing:-0.12px;}
#t19_261{left:190px;bottom:596px;letter-spacing:-0.14px;}
#t1a_261{left:430px;bottom:596px;letter-spacing:-0.14px;}
#t1b_261{left:524px;bottom:596px;letter-spacing:-0.12px;}
#t1c_261{left:190px;bottom:571px;letter-spacing:-0.11px;}
#t1d_261{left:524px;bottom:571px;letter-spacing:-0.12px;}
#t1e_261{left:524px;bottom:550px;letter-spacing:-0.11px;}
#t1f_261{left:524px;bottom:533px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t1g_261{left:524px;bottom:516px;letter-spacing:-0.1px;}
#t1h_261{left:524px;bottom:499px;letter-spacing:-0.11px;}
#t1i_261{left:190px;bottom:475px;letter-spacing:-0.14px;}
#t1j_261{left:524px;bottom:475px;letter-spacing:-0.14px;}
#t1k_261{left:87px;bottom:451px;letter-spacing:-0.17px;}
#t1l_261{left:143px;bottom:451px;letter-spacing:-0.17px;}
#t1m_261{left:190px;bottom:451px;letter-spacing:-0.14px;}
#t1n_261{left:431px;bottom:451px;letter-spacing:-0.13px;}
#t1o_261{left:524px;bottom:451px;letter-spacing:-0.11px;}
#t1p_261{left:524px;bottom:429px;letter-spacing:-0.11px;word-spacing:-0.39px;}
#t1q_261{left:524px;bottom:412px;letter-spacing:-0.12px;}
#t1r_261{left:524px;bottom:396px;letter-spacing:-0.12px;}
#t1s_261{left:524px;bottom:374px;letter-spacing:-0.11px;word-spacing:0.1px;}
#t1t_261{left:190px;bottom:350px;letter-spacing:-0.1px;}
#t1u_261{left:524px;bottom:350px;letter-spacing:-0.12px;}
#t1v_261{left:524px;bottom:328px;letter-spacing:-0.11px;}
#t1w_261{left:524px;bottom:312px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t1x_261{left:524px;bottom:295px;letter-spacing:-0.11px;}
#t1y_261{left:524px;bottom:278px;letter-spacing:-0.09px;}
#t1z_261{left:524px;bottom:257px;letter-spacing:-0.11px;}
#t20_261{left:524px;bottom:240px;letter-spacing:-0.12px;}
#t21_261{left:524px;bottom:218px;letter-spacing:-0.12px;}
#t22_261{left:524px;bottom:197px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_261{left:524px;bottom:176px;letter-spacing:-0.12px;}
#t24_261{left:524px;bottom:154px;letter-spacing:-0.11px;}
#t25_261{left:524px;bottom:133px;letter-spacing:-0.11px;}
#t26_261{left:524px;bottom:116px;letter-spacing:-0.11px;}

.s1_261{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_261{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_261{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_261{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s5_261{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts261" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg261Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg261" style="-webkit-user-select: none;"><object width="935" height="1210" data="261/261.svg" type="image/svg+xml" id="pdf261" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_261" class="t s1_261">Vol. 4 </span><span id="t2_261" class="t s1_261">2-245 </span>
<span id="t3_261" class="t s2_261">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_261" class="t s3_261">Table 2-32. </span><span id="t5_261" class="t s3_261">Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family </span>
<span id="t6_261" class="t s4_261">Register </span>
<span id="t7_261" class="t s4_261">Address </span><span id="t8_261" class="t s4_261">Register Name / Bit Fields </span><span id="t9_261" class="t s4_261">Scope </span><span id="ta_261" class="t s4_261">Bit Description </span>
<span id="tb_261" class="t s4_261">Hex </span><span id="tc_261" class="t s4_261">Dec </span>
<span id="td_261" class="t s5_261">35H </span><span id="te_261" class="t s5_261">53 </span><span id="tf_261" class="t s5_261">MSR_CORE_THREAD_COUNT </span><span id="tg_261" class="t s5_261">Package </span><span id="th_261" class="t s5_261">Configured State of Enabled Processor Core Count and </span>
<span id="ti_261" class="t s5_261">Logical Processor Count (R/O) </span>
<span id="tj_261" class="t s5_261">• </span><span id="tk_261" class="t s5_261">After a Power-On RESET, enumerates factory </span>
<span id="tl_261" class="t s5_261">configuration of the number of processor cores and </span>
<span id="tm_261" class="t s5_261">logical processors in the physical package. </span>
<span id="tn_261" class="t s5_261">• </span><span id="to_261" class="t s5_261">Following the sequence of (i) BIOS modified a </span>
<span id="tp_261" class="t s5_261">Configuration Mask which selects a subset of </span>
<span id="tq_261" class="t s5_261">processor cores to be active post RESET and (ii) a </span>
<span id="tr_261" class="t s5_261">RESET event after the modification, enumerates the </span>
<span id="ts_261" class="t s5_261">current configuration of enabled processor core </span>
<span id="tt_261" class="t s5_261">count and logical processor count in the physical </span>
<span id="tu_261" class="t s5_261">package. </span>
<span id="tv_261" class="t s5_261">15:0 </span><span id="tw_261" class="t s5_261">THREAD_COUNT (R/O) </span>
<span id="tx_261" class="t s5_261">The number of logical processors that are currently </span>
<span id="ty_261" class="t s5_261">enabled (by either factory configuration or BIOS </span>
<span id="tz_261" class="t s5_261">configuration) in the physical package. </span>
<span id="t10_261" class="t s5_261">31:16 </span><span id="t11_261" class="t s5_261">Core_COUNT (R/O) </span>
<span id="t12_261" class="t s5_261">The number of processor cores that are currently </span>
<span id="t13_261" class="t s5_261">enabled (by either factory configuration or BIOS </span>
<span id="t14_261" class="t s5_261">configuration) in the physical package. </span>
<span id="t15_261" class="t s5_261">63:32 </span><span id="t16_261" class="t s5_261">Reserved </span>
<span id="t17_261" class="t s5_261">53H </span><span id="t18_261" class="t s5_261">83 </span><span id="t19_261" class="t s5_261">MSR_THREAD_ID_INFO </span><span id="t1a_261" class="t s5_261">Thread </span><span id="t1b_261" class="t s5_261">A Hardware Assigned ID for the Logical Processor (R/O) </span>
<span id="t1c_261" class="t s5_261">7:0 </span><span id="t1d_261" class="t s5_261">Logical_Processor_ID (R/O) </span>
<span id="t1e_261" class="t s5_261">An implementation-specific numerical value physically </span>
<span id="t1f_261" class="t s5_261">assigned to each logical processor. This ID is not related </span>
<span id="t1g_261" class="t s5_261">to Initial APIC ID or x2APIC ID, it is unique within a </span>
<span id="t1h_261" class="t s5_261">physical package. </span>
<span id="t1i_261" class="t s5_261">63:8 </span><span id="t1j_261" class="t s5_261">Reserved </span>
<span id="t1k_261" class="t s5_261">E2H </span><span id="t1l_261" class="t s5_261">226 </span><span id="t1m_261" class="t s5_261">MSR_PKG_CST_CONFIG_CONTROL </span><span id="t1n_261" class="t s5_261">Core </span><span id="t1o_261" class="t s5_261">C-State Configuration Control (R/W) </span>
<span id="t1p_261" class="t s5_261">Note: C-state values are processor specific C-state code </span>
<span id="t1q_261" class="t s5_261">names, unrelated to MWAIT extension C-state </span>
<span id="t1r_261" class="t s5_261">parameters or ACPI C-states. </span>
<span id="t1s_261" class="t s5_261">See http://biosbits.org. </span>
<span id="t1t_261" class="t s5_261">2:0 </span><span id="t1u_261" class="t s5_261">Package C-State Limit (R/W) </span>
<span id="t1v_261" class="t s5_261">Specifies the lowest processor-specific C-state code </span>
<span id="t1w_261" class="t s5_261">name (consuming the least power) for the package. The </span>
<span id="t1x_261" class="t s5_261">default is set as factory-configured package C-state </span>
<span id="t1y_261" class="t s5_261">limit. </span>
<span id="t1z_261" class="t s5_261">The following C-state code name encodings are </span>
<span id="t20_261" class="t s5_261">supported: </span>
<span id="t21_261" class="t s5_261">000b: C0/C1 (no package C-state support) </span>
<span id="t22_261" class="t s5_261">001b: C2 </span>
<span id="t23_261" class="t s5_261">010b: C6 (non-retention) </span>
<span id="t24_261" class="t s5_261">011b: C6 (retention) </span>
<span id="t25_261" class="t s5_261">111b: No Package C state limits. All C states supported </span>
<span id="t26_261" class="t s5_261">by the processor are available. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
