// Generated by CIRCT unknown git version

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module BoomIOMSHR(	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
  input          clock,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
  input          reset,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
  output         io_req_ready,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [6:0]   io_req_bits_uop_uopc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [31:0]  io_req_bits_uop_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [31:0]  io_req_bits_uop_debug_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_is_rvc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [39:0]  io_req_bits_uop_debug_pc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [2:0]   io_req_bits_uop_iq_type,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [9:0]   io_req_bits_uop_fu_code,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [3:0]   io_req_bits_uop_ctrl_br_type,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_ctrl_op1_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [2:0]   io_req_bits_uop_ctrl_op2_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [2:0]   io_req_bits_uop_ctrl_imm_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [4:0]   io_req_bits_uop_ctrl_op_fcn,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [2:0]   io_req_bits_uop_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_ctrl_is_load,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_ctrl_is_sta,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_ctrl_is_std,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_iw_state,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_iw_p1_poisoned,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_iw_p2_poisoned,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_is_br,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_is_jalr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_is_jal,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_is_sfb,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [19:0]  io_req_bits_uop_br_mask,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [4:0]   io_req_bits_uop_br_tag,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [5:0]   io_req_bits_uop_ftq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_edge_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [5:0]   io_req_bits_uop_pc_lob,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_taken,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [19:0]  io_req_bits_uop_imm_packed,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [11:0]  io_req_bits_uop_csr_addr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [6:0]   io_req_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [4:0]   io_req_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [4:0]   io_req_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_rxq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [6:0]   io_req_bits_uop_pdst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [6:0]   io_req_bits_uop_prs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [6:0]   io_req_bits_uop_prs2,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [6:0]   io_req_bits_uop_prs3,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [5:0]   io_req_bits_uop_ppred,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_prs1_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_prs2_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_prs3_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_ppred_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [6:0]   io_req_bits_uop_stale_pdst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_exception,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [63:0]  io_req_bits_uop_exc_cause,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_bypassable,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [4:0]   io_req_bits_uop_mem_cmd,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_mem_size,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_mem_signed,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_is_fence,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_is_fencei,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_is_amo,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_is_sys_pc2epc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_is_unique,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_flush_on_commit,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_ldst_is_rs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [5:0]   io_req_bits_uop_ldst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [5:0]   io_req_bits_uop_lrs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [5:0]   io_req_bits_uop_lrs2,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [5:0]   io_req_bits_uop_lrs3,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_ldst_val,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_dst_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_lrs1_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_lrs2_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_frs3_en,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_fp_val,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_fp_single,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_xcpt_pf_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_xcpt_ae_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_xcpt_ma_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_bp_debug_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_bp_xcpt_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_debug_fsrc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_debug_tsrc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [39:0]  io_req_bits_addr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [63:0]  io_req_bits_data,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_req_bits_is_hella,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_resp_ready,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [6:0]   io_resp_bits_uop_uopc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [31:0]  io_resp_bits_uop_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [31:0]  io_resp_bits_uop_debug_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_is_rvc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [39:0]  io_resp_bits_uop_debug_pc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [2:0]   io_resp_bits_uop_iq_type,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [9:0]   io_resp_bits_uop_fu_code,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [3:0]   io_resp_bits_uop_ctrl_br_type,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_ctrl_op1_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [2:0]   io_resp_bits_uop_ctrl_op2_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [2:0]   io_resp_bits_uop_ctrl_imm_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [4:0]   io_resp_bits_uop_ctrl_op_fcn,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [2:0]   io_resp_bits_uop_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_ctrl_is_load,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_ctrl_is_sta,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_ctrl_is_std,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_iw_state,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_iw_p1_poisoned,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_iw_p2_poisoned,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_is_br,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_is_jalr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_is_jal,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_is_sfb,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [19:0]  io_resp_bits_uop_br_mask,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [4:0]   io_resp_bits_uop_br_tag,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [5:0]   io_resp_bits_uop_ftq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_edge_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [5:0]   io_resp_bits_uop_pc_lob,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_taken,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [19:0]  io_resp_bits_uop_imm_packed,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [11:0]  io_resp_bits_uop_csr_addr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [6:0]   io_resp_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [4:0]   io_resp_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [4:0]   io_resp_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_rxq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [6:0]   io_resp_bits_uop_pdst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [6:0]   io_resp_bits_uop_prs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [6:0]   io_resp_bits_uop_prs2,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [6:0]   io_resp_bits_uop_prs3,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [5:0]   io_resp_bits_uop_ppred,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_prs1_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_prs2_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_prs3_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_ppred_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [6:0]   io_resp_bits_uop_stale_pdst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_exception,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [63:0]  io_resp_bits_uop_exc_cause,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_bypassable,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [4:0]   io_resp_bits_uop_mem_cmd,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_mem_size,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_mem_signed,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_is_fence,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_is_fencei,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_is_amo,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_is_sys_pc2epc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_is_unique,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_flush_on_commit,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_ldst_is_rs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [5:0]   io_resp_bits_uop_ldst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [5:0]   io_resp_bits_uop_lrs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [5:0]   io_resp_bits_uop_lrs2,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [5:0]   io_resp_bits_uop_lrs3,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_ldst_val,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_dst_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_lrs1_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_lrs2_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_frs3_en,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_fp_val,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_fp_single,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_xcpt_pf_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_xcpt_ae_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_xcpt_ma_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_bp_debug_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_bp_xcpt_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_debug_fsrc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_debug_tsrc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [63:0]  io_resp_bits_data,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_resp_bits_is_hella,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_mem_access_ready,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output         io_mem_access_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [2:0]   io_mem_access_bits_opcode,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [2:0]   io_mem_access_bits_param,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [3:0]   io_mem_access_bits_size,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [3:0]   io_mem_access_bits_source,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [31:0]  io_mem_access_bits_address,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [15:0]  io_mem_access_bits_mask,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  output [127:0] io_mem_access_bits_data,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input          io_mem_ack_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
  input  [127:0] io_mem_ack_bits_data	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:405:14]
);

  reg  [6:0]   req_uop_uopc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [31:0]  req_uop_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [31:0]  req_uop_debug_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [39:0]  req_uop_debug_pc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [2:0]   req_uop_iq_type;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [9:0]   req_uop_fu_code;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [3:0]   req_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [2:0]   req_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [2:0]   req_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [4:0]   req_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [2:0]   req_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_iw_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [19:0]  req_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [4:0]   req_uop_br_tag;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [5:0]   req_uop_ftq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [5:0]   req_uop_pc_lob;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [19:0]  req_uop_imm_packed;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [11:0]  req_uop_csr_addr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [6:0]   req_uop_rob_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [4:0]   req_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [4:0]   req_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_rxq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [6:0]   req_uop_pdst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [6:0]   req_uop_prs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [6:0]   req_uop_prs2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [6:0]   req_uop_prs3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [5:0]   req_uop_ppred;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [6:0]   req_uop_stale_pdst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [63:0]  req_uop_exc_cause;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [4:0]   req_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_mem_size;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [5:0]   req_uop_ldst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [5:0]   req_uop_lrs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [5:0]   req_uop_lrs2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [5:0]   req_uop_lrs3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_dst_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_debug_fsrc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_debug_tsrc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [39:0]  req_addr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [63:0]  req_data;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg          req_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
  reg  [63:0]  grant_word;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:422:23]
  reg  [1:0]   state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:426:22]
  wire         io_req_ready_0 = state == 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:426:22, :427:25]
  wire [127:0] a_data = {2{req_data}};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, :434:23]
  wire         get_a_mask_sub_sub_sub_0_1 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         get_a_mask_sub_sub_sub_1_1 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         get_a_mask_sub_sub_size = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         get_a_mask_sub_sub_0_2 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         get_a_mask_sub_sub_0_1 = get_a_mask_sub_sub_sub_0_1 | get_a_mask_sub_sub_size & get_a_mask_sub_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_sub_sub_1_2 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         get_a_mask_sub_sub_1_1 = get_a_mask_sub_sub_sub_0_1 | get_a_mask_sub_sub_size & get_a_mask_sub_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_sub_sub_2_2 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         get_a_mask_sub_sub_2_1 = get_a_mask_sub_sub_sub_1_1 | get_a_mask_sub_sub_size & get_a_mask_sub_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_sub_sub_3_2 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         get_a_mask_sub_sub_3_1 = get_a_mask_sub_sub_sub_1_1 | get_a_mask_sub_sub_size & get_a_mask_sub_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_sub_size = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         get_a_mask_sub_0_2 = get_a_mask_sub_sub_0_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         get_a_mask_sub_0_1 = get_a_mask_sub_sub_0_1 | get_a_mask_sub_size & get_a_mask_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_sub_1_2 = get_a_mask_sub_sub_0_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         get_a_mask_sub_1_1 = get_a_mask_sub_sub_0_1 | get_a_mask_sub_size & get_a_mask_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_sub_2_2 = get_a_mask_sub_sub_1_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         get_a_mask_sub_2_1 = get_a_mask_sub_sub_1_1 | get_a_mask_sub_size & get_a_mask_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_sub_3_2 = get_a_mask_sub_sub_1_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         get_a_mask_sub_3_1 = get_a_mask_sub_sub_1_1 | get_a_mask_sub_size & get_a_mask_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_sub_4_2 = get_a_mask_sub_sub_2_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         get_a_mask_sub_4_1 = get_a_mask_sub_sub_2_1 | get_a_mask_sub_size & get_a_mask_sub_4_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_sub_5_2 = get_a_mask_sub_sub_2_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         get_a_mask_sub_5_1 = get_a_mask_sub_sub_2_1 | get_a_mask_sub_size & get_a_mask_sub_5_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_sub_6_2 = get_a_mask_sub_sub_3_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         get_a_mask_sub_6_1 = get_a_mask_sub_sub_3_1 | get_a_mask_sub_size & get_a_mask_sub_6_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_sub_7_2 = get_a_mask_sub_sub_3_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         get_a_mask_sub_7_1 = get_a_mask_sub_sub_3_1 | get_a_mask_sub_size & get_a_mask_sub_7_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_sub_sub_sub_0_1 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         put_a_mask_sub_sub_sub_1_1 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         put_a_mask_sub_sub_size = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         put_a_mask_sub_sub_0_2 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         put_a_mask_sub_sub_0_1 = put_a_mask_sub_sub_sub_0_1 | put_a_mask_sub_sub_size & put_a_mask_sub_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_sub_sub_1_2 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         put_a_mask_sub_sub_1_1 = put_a_mask_sub_sub_sub_0_1 | put_a_mask_sub_sub_size & put_a_mask_sub_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_sub_sub_2_2 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         put_a_mask_sub_sub_2_1 = put_a_mask_sub_sub_sub_1_1 | put_a_mask_sub_sub_size & put_a_mask_sub_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_sub_sub_3_2 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         put_a_mask_sub_sub_3_1 = put_a_mask_sub_sub_sub_1_1 | put_a_mask_sub_sub_size & put_a_mask_sub_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_sub_size = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         put_a_mask_sub_0_2 = put_a_mask_sub_sub_0_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         put_a_mask_sub_0_1 = put_a_mask_sub_sub_0_1 | put_a_mask_sub_size & put_a_mask_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_sub_1_2 = put_a_mask_sub_sub_0_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         put_a_mask_sub_1_1 = put_a_mask_sub_sub_0_1 | put_a_mask_sub_size & put_a_mask_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_sub_2_2 = put_a_mask_sub_sub_1_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         put_a_mask_sub_2_1 = put_a_mask_sub_sub_1_1 | put_a_mask_sub_size & put_a_mask_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_sub_3_2 = put_a_mask_sub_sub_1_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         put_a_mask_sub_3_1 = put_a_mask_sub_sub_1_1 | put_a_mask_sub_size & put_a_mask_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_sub_4_2 = put_a_mask_sub_sub_2_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         put_a_mask_sub_4_1 = put_a_mask_sub_sub_2_1 | put_a_mask_sub_size & put_a_mask_sub_4_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_sub_5_2 = put_a_mask_sub_sub_2_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         put_a_mask_sub_5_1 = put_a_mask_sub_sub_2_1 | put_a_mask_sub_size & put_a_mask_sub_5_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_sub_6_2 = put_a_mask_sub_sub_3_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         put_a_mask_sub_6_1 = put_a_mask_sub_sub_3_1 | put_a_mask_sub_size & put_a_mask_sub_6_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_sub_7_2 = put_a_mask_sub_sub_3_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         put_a_mask_sub_7_1 = put_a_mask_sub_sub_3_1 | put_a_mask_sub_size & put_a_mask_sub_7_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_sub_0_1 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_sub_sub_sub_1_1 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_sub_sub_size = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_sub_0_2 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_0_1 = atomics_a_mask_sub_sub_sub_0_1 | atomics_a_mask_sub_sub_size & atomics_a_mask_sub_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_1_2 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_1_1 = atomics_a_mask_sub_sub_sub_0_1 | atomics_a_mask_sub_sub_size & atomics_a_mask_sub_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_2_2 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_2_1 = atomics_a_mask_sub_sub_sub_1_1 | atomics_a_mask_sub_sub_size & atomics_a_mask_sub_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_3_2 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_sub_3_1 = atomics_a_mask_sub_sub_sub_1_1 | atomics_a_mask_sub_sub_size & atomics_a_mask_sub_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_size = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_0_2 = atomics_a_mask_sub_sub_0_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_0_1 = atomics_a_mask_sub_sub_0_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_1_2 = atomics_a_mask_sub_sub_0_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_1_1 = atomics_a_mask_sub_sub_0_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_2_2 = atomics_a_mask_sub_sub_1_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_2_1 = atomics_a_mask_sub_sub_1_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_3_2 = atomics_a_mask_sub_sub_1_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_3_1 = atomics_a_mask_sub_sub_1_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_4_2 = atomics_a_mask_sub_sub_2_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_4_1 = atomics_a_mask_sub_sub_2_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_4_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_5_2 = atomics_a_mask_sub_sub_2_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_5_1 = atomics_a_mask_sub_sub_2_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_5_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_6_2 = atomics_a_mask_sub_sub_3_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_6_1 = atomics_a_mask_sub_sub_3_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_6_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_7_2 = atomics_a_mask_sub_sub_3_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_7_1 = atomics_a_mask_sub_sub_3_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_7_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_sub_0_1_1 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_sub_sub_sub_1_1_1 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_sub_sub_size_1 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_sub_0_2_1 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_0_1_1 = atomics_a_mask_sub_sub_sub_0_1_1 | atomics_a_mask_sub_sub_size_1 & atomics_a_mask_sub_sub_0_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_1_2_1 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_1_1_1 = atomics_a_mask_sub_sub_sub_0_1_1 | atomics_a_mask_sub_sub_size_1 & atomics_a_mask_sub_sub_1_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_2_2_1 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_2_1_1 = atomics_a_mask_sub_sub_sub_1_1_1 | atomics_a_mask_sub_sub_size_1 & atomics_a_mask_sub_sub_2_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_3_2_1 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_sub_3_1_1 = atomics_a_mask_sub_sub_sub_1_1_1 | atomics_a_mask_sub_sub_size_1 & atomics_a_mask_sub_sub_3_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_size_1 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_0_2_1 = atomics_a_mask_sub_sub_0_2_1 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_0_1_1 = atomics_a_mask_sub_sub_0_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_0_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_1_2_1 = atomics_a_mask_sub_sub_0_2_1 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_1_1_1 = atomics_a_mask_sub_sub_0_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_1_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_2_2_1 = atomics_a_mask_sub_sub_1_2_1 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_2_1_1 = atomics_a_mask_sub_sub_1_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_2_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_3_2_1 = atomics_a_mask_sub_sub_1_2_1 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_3_1_1 = atomics_a_mask_sub_sub_1_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_3_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_4_2_1 = atomics_a_mask_sub_sub_2_2_1 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_4_1_1 = atomics_a_mask_sub_sub_2_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_4_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_5_2_1 = atomics_a_mask_sub_sub_2_2_1 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_5_1_1 = atomics_a_mask_sub_sub_2_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_5_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_6_2_1 = atomics_a_mask_sub_sub_3_2_1 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_6_1_1 = atomics_a_mask_sub_sub_3_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_6_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_7_2_1 = atomics_a_mask_sub_sub_3_2_1 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_7_1_1 = atomics_a_mask_sub_sub_3_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_7_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_sub_0_1_2 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_sub_sub_sub_1_1_2 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_sub_sub_size_2 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_sub_0_2_2 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_0_1_2 = atomics_a_mask_sub_sub_sub_0_1_2 | atomics_a_mask_sub_sub_size_2 & atomics_a_mask_sub_sub_0_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_1_2_2 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_1_1_2 = atomics_a_mask_sub_sub_sub_0_1_2 | atomics_a_mask_sub_sub_size_2 & atomics_a_mask_sub_sub_1_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_2_2_2 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_2_1_2 = atomics_a_mask_sub_sub_sub_1_1_2 | atomics_a_mask_sub_sub_size_2 & atomics_a_mask_sub_sub_2_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_3_2_2 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_sub_3_1_2 = atomics_a_mask_sub_sub_sub_1_1_2 | atomics_a_mask_sub_sub_size_2 & atomics_a_mask_sub_sub_3_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_size_2 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_0_2_2 = atomics_a_mask_sub_sub_0_2_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_0_1_2 = atomics_a_mask_sub_sub_0_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_0_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_1_2_2 = atomics_a_mask_sub_sub_0_2_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_1_1_2 = atomics_a_mask_sub_sub_0_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_1_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_2_2_2 = atomics_a_mask_sub_sub_1_2_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_2_1_2 = atomics_a_mask_sub_sub_1_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_2_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_3_2_2 = atomics_a_mask_sub_sub_1_2_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_3_1_2 = atomics_a_mask_sub_sub_1_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_3_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_4_2_2 = atomics_a_mask_sub_sub_2_2_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_4_1_2 = atomics_a_mask_sub_sub_2_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_4_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_5_2_2 = atomics_a_mask_sub_sub_2_2_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_5_1_2 = atomics_a_mask_sub_sub_2_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_5_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_6_2_2 = atomics_a_mask_sub_sub_3_2_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_6_1_2 = atomics_a_mask_sub_sub_3_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_6_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_7_2_2 = atomics_a_mask_sub_sub_3_2_2 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_7_1_2 = atomics_a_mask_sub_sub_3_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_7_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_sub_0_1_3 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_sub_sub_sub_1_1_3 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_sub_sub_size_3 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_sub_0_2_3 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_0_1_3 = atomics_a_mask_sub_sub_sub_0_1_3 | atomics_a_mask_sub_sub_size_3 & atomics_a_mask_sub_sub_0_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_1_2_3 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_1_1_3 = atomics_a_mask_sub_sub_sub_0_1_3 | atomics_a_mask_sub_sub_size_3 & atomics_a_mask_sub_sub_1_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_2_2_3 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_2_1_3 = atomics_a_mask_sub_sub_sub_1_1_3 | atomics_a_mask_sub_sub_size_3 & atomics_a_mask_sub_sub_2_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_3_2_3 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_sub_3_1_3 = atomics_a_mask_sub_sub_sub_1_1_3 | atomics_a_mask_sub_sub_size_3 & atomics_a_mask_sub_sub_3_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_size_3 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_0_2_3 = atomics_a_mask_sub_sub_0_2_3 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_0_1_3 = atomics_a_mask_sub_sub_0_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_0_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_1_2_3 = atomics_a_mask_sub_sub_0_2_3 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_1_1_3 = atomics_a_mask_sub_sub_0_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_1_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_2_2_3 = atomics_a_mask_sub_sub_1_2_3 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_2_1_3 = atomics_a_mask_sub_sub_1_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_2_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_3_2_3 = atomics_a_mask_sub_sub_1_2_3 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_3_1_3 = atomics_a_mask_sub_sub_1_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_3_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_4_2_3 = atomics_a_mask_sub_sub_2_2_3 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_4_1_3 = atomics_a_mask_sub_sub_2_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_4_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_5_2_3 = atomics_a_mask_sub_sub_2_2_3 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_5_1_3 = atomics_a_mask_sub_sub_2_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_5_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_6_2_3 = atomics_a_mask_sub_sub_3_2_3 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_6_1_3 = atomics_a_mask_sub_sub_3_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_6_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_7_2_3 = atomics_a_mask_sub_sub_3_2_3 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_7_1_3 = atomics_a_mask_sub_sub_3_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_7_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_sub_0_1_4 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_sub_sub_sub_1_1_4 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_sub_sub_size_4 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_sub_0_2_4 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_0_1_4 = atomics_a_mask_sub_sub_sub_0_1_4 | atomics_a_mask_sub_sub_size_4 & atomics_a_mask_sub_sub_0_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_1_2_4 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_1_1_4 = atomics_a_mask_sub_sub_sub_0_1_4 | atomics_a_mask_sub_sub_size_4 & atomics_a_mask_sub_sub_1_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_2_2_4 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_2_1_4 = atomics_a_mask_sub_sub_sub_1_1_4 | atomics_a_mask_sub_sub_size_4 & atomics_a_mask_sub_sub_2_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_3_2_4 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_sub_3_1_4 = atomics_a_mask_sub_sub_sub_1_1_4 | atomics_a_mask_sub_sub_size_4 & atomics_a_mask_sub_sub_3_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_size_4 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_0_2_4 = atomics_a_mask_sub_sub_0_2_4 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_0_1_4 = atomics_a_mask_sub_sub_0_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_0_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_1_2_4 = atomics_a_mask_sub_sub_0_2_4 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_1_1_4 = atomics_a_mask_sub_sub_0_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_1_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_2_2_4 = atomics_a_mask_sub_sub_1_2_4 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_2_1_4 = atomics_a_mask_sub_sub_1_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_2_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_3_2_4 = atomics_a_mask_sub_sub_1_2_4 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_3_1_4 = atomics_a_mask_sub_sub_1_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_3_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_4_2_4 = atomics_a_mask_sub_sub_2_2_4 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_4_1_4 = atomics_a_mask_sub_sub_2_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_4_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_5_2_4 = atomics_a_mask_sub_sub_2_2_4 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_5_1_4 = atomics_a_mask_sub_sub_2_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_5_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_6_2_4 = atomics_a_mask_sub_sub_3_2_4 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_6_1_4 = atomics_a_mask_sub_sub_3_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_6_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_7_2_4 = atomics_a_mask_sub_sub_3_2_4 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_7_1_4 = atomics_a_mask_sub_sub_3_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_7_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_sub_0_1_5 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_sub_sub_sub_1_1_5 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_sub_sub_size_5 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_sub_0_2_5 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_0_1_5 = atomics_a_mask_sub_sub_sub_0_1_5 | atomics_a_mask_sub_sub_size_5 & atomics_a_mask_sub_sub_0_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_1_2_5 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_1_1_5 = atomics_a_mask_sub_sub_sub_0_1_5 | atomics_a_mask_sub_sub_size_5 & atomics_a_mask_sub_sub_1_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_2_2_5 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_2_1_5 = atomics_a_mask_sub_sub_sub_1_1_5 | atomics_a_mask_sub_sub_size_5 & atomics_a_mask_sub_sub_2_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_3_2_5 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_sub_3_1_5 = atomics_a_mask_sub_sub_sub_1_1_5 | atomics_a_mask_sub_sub_size_5 & atomics_a_mask_sub_sub_3_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_size_5 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_0_2_5 = atomics_a_mask_sub_sub_0_2_5 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_0_1_5 = atomics_a_mask_sub_sub_0_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_0_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_1_2_5 = atomics_a_mask_sub_sub_0_2_5 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_1_1_5 = atomics_a_mask_sub_sub_0_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_1_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_2_2_5 = atomics_a_mask_sub_sub_1_2_5 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_2_1_5 = atomics_a_mask_sub_sub_1_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_2_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_3_2_5 = atomics_a_mask_sub_sub_1_2_5 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_3_1_5 = atomics_a_mask_sub_sub_1_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_3_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_4_2_5 = atomics_a_mask_sub_sub_2_2_5 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_4_1_5 = atomics_a_mask_sub_sub_2_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_4_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_5_2_5 = atomics_a_mask_sub_sub_2_2_5 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_5_1_5 = atomics_a_mask_sub_sub_2_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_5_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_6_2_5 = atomics_a_mask_sub_sub_3_2_5 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_6_1_5 = atomics_a_mask_sub_sub_3_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_6_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_7_2_5 = atomics_a_mask_sub_sub_3_2_5 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_7_1_5 = atomics_a_mask_sub_sub_3_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_7_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_sub_0_1_6 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_sub_sub_sub_1_1_6 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_sub_sub_size_6 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_sub_0_2_6 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_0_1_6 = atomics_a_mask_sub_sub_sub_0_1_6 | atomics_a_mask_sub_sub_size_6 & atomics_a_mask_sub_sub_0_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_1_2_6 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_1_1_6 = atomics_a_mask_sub_sub_sub_0_1_6 | atomics_a_mask_sub_sub_size_6 & atomics_a_mask_sub_sub_1_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_2_2_6 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_2_1_6 = atomics_a_mask_sub_sub_sub_1_1_6 | atomics_a_mask_sub_sub_size_6 & atomics_a_mask_sub_sub_2_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_3_2_6 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_sub_3_1_6 = atomics_a_mask_sub_sub_sub_1_1_6 | atomics_a_mask_sub_sub_size_6 & atomics_a_mask_sub_sub_3_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_size_6 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_0_2_6 = atomics_a_mask_sub_sub_0_2_6 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_0_1_6 = atomics_a_mask_sub_sub_0_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_0_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_1_2_6 = atomics_a_mask_sub_sub_0_2_6 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_1_1_6 = atomics_a_mask_sub_sub_0_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_1_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_2_2_6 = atomics_a_mask_sub_sub_1_2_6 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_2_1_6 = atomics_a_mask_sub_sub_1_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_2_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_3_2_6 = atomics_a_mask_sub_sub_1_2_6 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_3_1_6 = atomics_a_mask_sub_sub_1_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_3_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_4_2_6 = atomics_a_mask_sub_sub_2_2_6 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_4_1_6 = atomics_a_mask_sub_sub_2_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_4_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_5_2_6 = atomics_a_mask_sub_sub_2_2_6 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_5_1_6 = atomics_a_mask_sub_sub_2_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_5_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_6_2_6 = atomics_a_mask_sub_sub_3_2_6 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_6_1_6 = atomics_a_mask_sub_sub_3_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_6_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_7_2_6 = atomics_a_mask_sub_sub_3_2_6 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_7_1_6 = atomics_a_mask_sub_sub_3_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_7_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_sub_0_1_7 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_sub_sub_sub_1_1_7 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_sub_sub_size_7 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_sub_0_2_7 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_0_1_7 = atomics_a_mask_sub_sub_sub_0_1_7 | atomics_a_mask_sub_sub_size_7 & atomics_a_mask_sub_sub_0_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_1_2_7 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_1_1_7 = atomics_a_mask_sub_sub_sub_0_1_7 | atomics_a_mask_sub_sub_size_7 & atomics_a_mask_sub_sub_1_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_2_2_7 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_2_1_7 = atomics_a_mask_sub_sub_sub_1_1_7 | atomics_a_mask_sub_sub_size_7 & atomics_a_mask_sub_sub_2_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_3_2_7 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_sub_3_1_7 = atomics_a_mask_sub_sub_sub_1_1_7 | atomics_a_mask_sub_sub_size_7 & atomics_a_mask_sub_sub_3_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_size_7 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_0_2_7 = atomics_a_mask_sub_sub_0_2_7 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_0_1_7 = atomics_a_mask_sub_sub_0_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_0_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_1_2_7 = atomics_a_mask_sub_sub_0_2_7 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_1_1_7 = atomics_a_mask_sub_sub_0_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_1_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_2_2_7 = atomics_a_mask_sub_sub_1_2_7 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_2_1_7 = atomics_a_mask_sub_sub_1_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_2_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_3_2_7 = atomics_a_mask_sub_sub_1_2_7 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_3_1_7 = atomics_a_mask_sub_sub_1_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_3_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_4_2_7 = atomics_a_mask_sub_sub_2_2_7 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_4_1_7 = atomics_a_mask_sub_sub_2_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_4_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_5_2_7 = atomics_a_mask_sub_sub_2_2_7 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_5_1_7 = atomics_a_mask_sub_sub_2_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_5_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_6_2_7 = atomics_a_mask_sub_sub_3_2_7 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_6_1_7 = atomics_a_mask_sub_sub_3_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_6_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_7_2_7 = atomics_a_mask_sub_sub_3_2_7 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_7_1_7 = atomics_a_mask_sub_sub_3_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_7_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_sub_0_1_8 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_sub_sub_sub_1_1_8 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_sub_sub_size_8 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_sub_0_2_8 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_0_1_8 = atomics_a_mask_sub_sub_sub_0_1_8 | atomics_a_mask_sub_sub_size_8 & atomics_a_mask_sub_sub_0_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_1_2_8 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_1_1_8 = atomics_a_mask_sub_sub_sub_0_1_8 | atomics_a_mask_sub_sub_size_8 & atomics_a_mask_sub_sub_1_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_2_2_8 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_sub_2_1_8 = atomics_a_mask_sub_sub_sub_1_1_8 | atomics_a_mask_sub_sub_size_8 & atomics_a_mask_sub_sub_2_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_sub_3_2_8 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_sub_3_1_8 = atomics_a_mask_sub_sub_sub_1_1_8 | atomics_a_mask_sub_sub_size_8 & atomics_a_mask_sub_sub_3_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_size_8 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_sub_0_2_8 = atomics_a_mask_sub_sub_0_2_8 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_0_1_8 = atomics_a_mask_sub_sub_0_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_0_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_1_2_8 = atomics_a_mask_sub_sub_0_2_8 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_1_1_8 = atomics_a_mask_sub_sub_0_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_1_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_2_2_8 = atomics_a_mask_sub_sub_1_2_8 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_2_1_8 = atomics_a_mask_sub_sub_1_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_2_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_3_2_8 = atomics_a_mask_sub_sub_1_2_8 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_3_1_8 = atomics_a_mask_sub_sub_1_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_3_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_4_2_8 = atomics_a_mask_sub_sub_2_2_8 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_4_1_8 = atomics_a_mask_sub_sub_2_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_4_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_5_2_8 = atomics_a_mask_sub_sub_2_2_8 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_5_1_8 = atomics_a_mask_sub_sub_2_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_5_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_6_2_8 = atomics_a_mask_sub_sub_3_2_8 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_sub_6_1_8 = atomics_a_mask_sub_sub_3_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_6_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_sub_7_2_8 = atomics_a_mask_sub_sub_3_2_8 & req_addr[1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_sub_7_1_8 = atomics_a_mask_sub_sub_3_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_7_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         _send_resp_T_7 = req_uop_mem_cmd == 5'h4;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :439:75]
  wire         _send_resp_T_8 = req_uop_mem_cmd == 5'h9;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :439:75]
  wire         _send_resp_T_9 = req_uop_mem_cmd == 5'hA;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :439:75]
  wire         _send_resp_T_10 = req_uop_mem_cmd == 5'hB;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :439:75]
  wire         _GEN = _send_resp_T_10 | _send_resp_T_9 | _send_resp_T_8 | _send_resp_T_7;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:439:75]
  wire         _send_resp_T_14 = req_uop_mem_cmd == 5'h8;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :439:75]
  wire [15:0]  _atomics_T_9_mask =
    _send_resp_T_14
      ? {atomics_a_mask_sub_7_1_4 | atomics_a_mask_sub_7_2_4 & req_addr[0], atomics_a_mask_sub_7_1_4 | atomics_a_mask_sub_7_2_4 & ~(req_addr[0]), atomics_a_mask_sub_6_1_4 | atomics_a_mask_sub_6_2_4 & req_addr[0], atomics_a_mask_sub_6_1_4 | atomics_a_mask_sub_6_2_4 & ~(req_addr[0]), atomics_a_mask_sub_5_1_4 | atomics_a_mask_sub_5_2_4 & req_addr[0], atomics_a_mask_sub_5_1_4 | atomics_a_mask_sub_5_2_4 & ~(req_addr[0]), atomics_a_mask_sub_4_1_4 | atomics_a_mask_sub_4_2_4 & req_addr[0], atomics_a_mask_sub_4_1_4 | atomics_a_mask_sub_4_2_4 & ~(req_addr[0]), atomics_a_mask_sub_3_1_4 | atomics_a_mask_sub_3_2_4 & req_addr[0], atomics_a_mask_sub_3_1_4 | atomics_a_mask_sub_3_2_4 & ~(req_addr[0]), atomics_a_mask_sub_2_1_4 | atomics_a_mask_sub_2_2_4 & req_addr[0], atomics_a_mask_sub_2_1_4 | atomics_a_mask_sub_2_2_4 & ~(req_addr[0]), atomics_a_mask_sub_1_1_4 | atomics_a_mask_sub_1_2_4 & req_addr[0], atomics_a_mask_sub_1_1_4 | atomics_a_mask_sub_1_2_4 & ~(req_addr[0]), atomics_a_mask_sub_0_1_4 | atomics_a_mask_sub_0_2_4 & req_addr[0], atomics_a_mask_sub_0_1_4 | atomics_a_mask_sub_0_2_4 & ~(req_addr[0])}
      : _send_resp_T_10
          ? {atomics_a_mask_sub_7_1_3 | atomics_a_mask_sub_7_2_3 & req_addr[0], atomics_a_mask_sub_7_1_3 | atomics_a_mask_sub_7_2_3 & ~(req_addr[0]), atomics_a_mask_sub_6_1_3 | atomics_a_mask_sub_6_2_3 & req_addr[0], atomics_a_mask_sub_6_1_3 | atomics_a_mask_sub_6_2_3 & ~(req_addr[0]), atomics_a_mask_sub_5_1_3 | atomics_a_mask_sub_5_2_3 & req_addr[0], atomics_a_mask_sub_5_1_3 | atomics_a_mask_sub_5_2_3 & ~(req_addr[0]), atomics_a_mask_sub_4_1_3 | atomics_a_mask_sub_4_2_3 & req_addr[0], atomics_a_mask_sub_4_1_3 | atomics_a_mask_sub_4_2_3 & ~(req_addr[0]), atomics_a_mask_sub_3_1_3 | atomics_a_mask_sub_3_2_3 & req_addr[0], atomics_a_mask_sub_3_1_3 | atomics_a_mask_sub_3_2_3 & ~(req_addr[0]), atomics_a_mask_sub_2_1_3 | atomics_a_mask_sub_2_2_3 & req_addr[0], atomics_a_mask_sub_2_1_3 | atomics_a_mask_sub_2_2_3 & ~(req_addr[0]), atomics_a_mask_sub_1_1_3 | atomics_a_mask_sub_1_2_3 & req_addr[0], atomics_a_mask_sub_1_1_3 | atomics_a_mask_sub_1_2_3 & ~(req_addr[0]), atomics_a_mask_sub_0_1_3 | atomics_a_mask_sub_0_2_3 & req_addr[0], atomics_a_mask_sub_0_1_3 | atomics_a_mask_sub_0_2_3 & ~(req_addr[0])}
          : _send_resp_T_9
              ? {atomics_a_mask_sub_7_1_2 | atomics_a_mask_sub_7_2_2 & req_addr[0], atomics_a_mask_sub_7_1_2 | atomics_a_mask_sub_7_2_2 & ~(req_addr[0]), atomics_a_mask_sub_6_1_2 | atomics_a_mask_sub_6_2_2 & req_addr[0], atomics_a_mask_sub_6_1_2 | atomics_a_mask_sub_6_2_2 & ~(req_addr[0]), atomics_a_mask_sub_5_1_2 | atomics_a_mask_sub_5_2_2 & req_addr[0], atomics_a_mask_sub_5_1_2 | atomics_a_mask_sub_5_2_2 & ~(req_addr[0]), atomics_a_mask_sub_4_1_2 | atomics_a_mask_sub_4_2_2 & req_addr[0], atomics_a_mask_sub_4_1_2 | atomics_a_mask_sub_4_2_2 & ~(req_addr[0]), atomics_a_mask_sub_3_1_2 | atomics_a_mask_sub_3_2_2 & req_addr[0], atomics_a_mask_sub_3_1_2 | atomics_a_mask_sub_3_2_2 & ~(req_addr[0]), atomics_a_mask_sub_2_1_2 | atomics_a_mask_sub_2_2_2 & req_addr[0], atomics_a_mask_sub_2_1_2 | atomics_a_mask_sub_2_2_2 & ~(req_addr[0]), atomics_a_mask_sub_1_1_2 | atomics_a_mask_sub_1_2_2 & req_addr[0], atomics_a_mask_sub_1_1_2 | atomics_a_mask_sub_1_2_2 & ~(req_addr[0]), atomics_a_mask_sub_0_1_2 | atomics_a_mask_sub_0_2_2 & req_addr[0], atomics_a_mask_sub_0_1_2 | atomics_a_mask_sub_0_2_2 & ~(req_addr[0])}
              : _send_resp_T_8
                  ? {atomics_a_mask_sub_7_1_1 | atomics_a_mask_sub_7_2_1 & req_addr[0], atomics_a_mask_sub_7_1_1 | atomics_a_mask_sub_7_2_1 & ~(req_addr[0]), atomics_a_mask_sub_6_1_1 | atomics_a_mask_sub_6_2_1 & req_addr[0], atomics_a_mask_sub_6_1_1 | atomics_a_mask_sub_6_2_1 & ~(req_addr[0]), atomics_a_mask_sub_5_1_1 | atomics_a_mask_sub_5_2_1 & req_addr[0], atomics_a_mask_sub_5_1_1 | atomics_a_mask_sub_5_2_1 & ~(req_addr[0]), atomics_a_mask_sub_4_1_1 | atomics_a_mask_sub_4_2_1 & req_addr[0], atomics_a_mask_sub_4_1_1 | atomics_a_mask_sub_4_2_1 & ~(req_addr[0]), atomics_a_mask_sub_3_1_1 | atomics_a_mask_sub_3_2_1 & req_addr[0], atomics_a_mask_sub_3_1_1 | atomics_a_mask_sub_3_2_1 & ~(req_addr[0]), atomics_a_mask_sub_2_1_1 | atomics_a_mask_sub_2_2_1 & req_addr[0], atomics_a_mask_sub_2_1_1 | atomics_a_mask_sub_2_2_1 & ~(req_addr[0]), atomics_a_mask_sub_1_1_1 | atomics_a_mask_sub_1_2_1 & req_addr[0], atomics_a_mask_sub_1_1_1 | atomics_a_mask_sub_1_2_1 & ~(req_addr[0]), atomics_a_mask_sub_0_1_1 | atomics_a_mask_sub_0_2_1 & req_addr[0], atomics_a_mask_sub_0_1_1 | atomics_a_mask_sub_0_2_1 & ~(req_addr[0])}
                  : _send_resp_T_7 ? {atomics_a_mask_sub_7_1 | atomics_a_mask_sub_7_2 & req_addr[0], atomics_a_mask_sub_7_1 | atomics_a_mask_sub_7_2 & ~(req_addr[0]), atomics_a_mask_sub_6_1 | atomics_a_mask_sub_6_2 & req_addr[0], atomics_a_mask_sub_6_1 | atomics_a_mask_sub_6_2 & ~(req_addr[0]), atomics_a_mask_sub_5_1 | atomics_a_mask_sub_5_2 & req_addr[0], atomics_a_mask_sub_5_1 | atomics_a_mask_sub_5_2 & ~(req_addr[0]), atomics_a_mask_sub_4_1 | atomics_a_mask_sub_4_2 & req_addr[0], atomics_a_mask_sub_4_1 | atomics_a_mask_sub_4_2 & ~(req_addr[0]), atomics_a_mask_sub_3_1 | atomics_a_mask_sub_3_2 & req_addr[0], atomics_a_mask_sub_3_1 | atomics_a_mask_sub_3_2 & ~(req_addr[0]), atomics_a_mask_sub_2_1 | atomics_a_mask_sub_2_2 & req_addr[0], atomics_a_mask_sub_2_1 | atomics_a_mask_sub_2_2 & ~(req_addr[0]), atomics_a_mask_sub_1_1 | atomics_a_mask_sub_1_2 & req_addr[0], atomics_a_mask_sub_1_1 | atomics_a_mask_sub_1_2 & ~(req_addr[0]), atomics_a_mask_sub_0_1 | atomics_a_mask_sub_0_2 & req_addr[0], atomics_a_mask_sub_0_1 | atomics_a_mask_sub_0_2 & ~(req_addr[0])} : 16'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, :439:75, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10]
  wire         _send_resp_T_15 = req_uop_mem_cmd == 5'hC;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :439:75]
  wire         _send_resp_T_16 = req_uop_mem_cmd == 5'hD;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :439:75]
  wire         _send_resp_T_17 = req_uop_mem_cmd == 5'hE;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :439:75]
  wire         _send_resp_T_18 = req_uop_mem_cmd == 5'hF;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :439:75]
  wire         _GEN_0 = _send_resp_T_18 | _send_resp_T_17 | _send_resp_T_16 | _send_resp_T_15 | _send_resp_T_14;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:439:75]
  `ifndef SYNTHESIS	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:454:9]
    always @(posedge clock) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:454:9]
      if (~reset & ~(io_req_ready_0 | req_uop_mem_cmd != 5'h7)) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :427:25, :454:{9,27,46}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:454:9]
          $error("Assertion failed\n    at mshrs.scala:454 assert(state === s_idle || req.uop.mem_cmd =/= M_XSC)\n");	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:454:9]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:454:9]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:454:9]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire         io_mem_access_valid_0 = state == 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:426:22, :456:32]
  wire         _io_mem_access_bits_T_16 = _send_resp_T_7 | _send_resp_T_8 | _send_resp_T_9 | _send_resp_T_10 | _send_resp_T_14 | _send_resp_T_15 | _send_resp_T_16 | _send_resp_T_17 | _send_resp_T_18;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:439:75, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire         _send_resp_T = req_uop_mem_cmd == 5'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T_1 = req_uop_mem_cmd == 5'h10;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T_2 = req_uop_mem_cmd == 5'h6;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T_3 = req_uop_mem_cmd == 5'h7;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _io_mem_access_bits_T_41 = _send_resp_T | _send_resp_T_1 | _send_resp_T_2 | _send_resp_T_3 | _send_resp_T_7 | _send_resp_T_8 | _send_resp_T_9 | _send_resp_T_10 | _send_resp_T_14 | _send_resp_T_15 | _send_resp_T_16 | _send_resp_T_17 | _send_resp_T_18;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:439:75, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire         _GEN_1 = ~_io_mem_access_bits_T_16 | _send_resp_T_18 | _send_resp_T_17 | _send_resp_T_16 | _send_resp_T_15 | _send_resp_T_14 | _send_resp_T_10 | _send_resp_T_9 | _send_resp_T_8 | _send_resp_T_7;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:439:75, :457:29, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire         send_resp = _send_resp_T | _send_resp_T_1 | _send_resp_T_2 | _send_resp_T_3 | _send_resp_T_7 | _send_resp_T_8 | _send_resp_T_9 | _send_resp_T_10 | _send_resp_T_14 | _send_resp_T_15 | _send_resp_T_16 | _send_resp_T_17 | _send_resp_T_18;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:439:75, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire         io_resp_valid_0 = (&state) & send_resp;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:426:22, :461:{31,43}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire [31:0]  io_resp_bits_data_zeroed = req_addr[2] ? grant_word[63:32] : grant_word[31:0];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, :422:23, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37,55}, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26]
  wire [15:0]  io_resp_bits_data_zeroed_1 = req_addr[1] ? io_resp_bits_data_zeroed[31:16] : io_resp_bits_data_zeroed[15:0];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37,55}, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26]
  wire [7:0]   io_resp_bits_data_zeroed_2 = req_addr[0] ? io_resp_bits_data_zeroed_1[15:8] : io_resp_bits_data_zeroed_1[7:0];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37,55}, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26]
  wire [127:0] _grant_word_T = io_mem_ack_bits_data >> {121'h0, req_addr[3], 6'h0};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:418:10, :421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26]
  wire         _GEN_2 = io_req_ready_0 & io_req_valid;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:427:25, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire         _GEN_3 = state == 2'h2 & io_mem_ack_valid;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:426:22, :473:{15,29}]
  always @(posedge clock) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
    if (_GEN_2) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      req_uop_uopc <= io_req_bits_uop_uopc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_inst <= io_req_bits_uop_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_debug_inst <= io_req_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_is_rvc <= io_req_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_debug_pc <= io_req_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_iq_type <= io_req_bits_uop_iq_type;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_fu_code <= io_req_bits_uop_fu_code;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ctrl_br_type <= io_req_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ctrl_op1_sel <= io_req_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ctrl_op2_sel <= io_req_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ctrl_imm_sel <= io_req_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ctrl_op_fcn <= io_req_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ctrl_fcn_dw <= io_req_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ctrl_csr_cmd <= io_req_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ctrl_is_load <= io_req_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ctrl_is_sta <= io_req_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ctrl_is_std <= io_req_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_iw_state <= io_req_bits_uop_iw_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_iw_p1_poisoned <= io_req_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_iw_p2_poisoned <= io_req_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_is_br <= io_req_bits_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_is_jalr <= io_req_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_is_jal <= io_req_bits_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_is_sfb <= io_req_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_br_mask <= io_req_bits_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_br_tag <= io_req_bits_uop_br_tag;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ftq_idx <= io_req_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_edge_inst <= io_req_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_pc_lob <= io_req_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_taken <= io_req_bits_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_imm_packed <= io_req_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_csr_addr <= io_req_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_rob_idx <= io_req_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ldq_idx <= io_req_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_stq_idx <= io_req_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_rxq_idx <= io_req_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_pdst <= io_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_prs1 <= io_req_bits_uop_prs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_prs2 <= io_req_bits_uop_prs2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_prs3 <= io_req_bits_uop_prs3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ppred <= io_req_bits_uop_ppred;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_prs1_busy <= io_req_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_prs2_busy <= io_req_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_prs3_busy <= io_req_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ppred_busy <= io_req_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_stale_pdst <= io_req_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_exception <= io_req_bits_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_exc_cause <= io_req_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_bypassable <= io_req_bits_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_mem_cmd <= io_req_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_mem_size <= io_req_bits_uop_mem_size;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_mem_signed <= io_req_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_is_fence <= io_req_bits_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_is_fencei <= io_req_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_is_amo <= io_req_bits_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_uses_ldq <= io_req_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_uses_stq <= io_req_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_is_sys_pc2epc <= io_req_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_is_unique <= io_req_bits_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_flush_on_commit <= io_req_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ldst_is_rs1 <= io_req_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ldst <= io_req_bits_uop_ldst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_lrs1 <= io_req_bits_uop_lrs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_lrs2 <= io_req_bits_uop_lrs2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_lrs3 <= io_req_bits_uop_lrs3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_ldst_val <= io_req_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_dst_rtype <= io_req_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_lrs1_rtype <= io_req_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_lrs2_rtype <= io_req_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_frs3_en <= io_req_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_fp_val <= io_req_bits_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_fp_single <= io_req_bits_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_xcpt_pf_if <= io_req_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_xcpt_ae_if <= io_req_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_xcpt_ma_if <= io_req_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_bp_debug_if <= io_req_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_bp_xcpt_if <= io_req_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_debug_fsrc <= io_req_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_uop_debug_tsrc <= io_req_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_addr <= io_req_bits_addr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_data <= io_req_bits_data;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
      req_is_hella <= io_req_bits_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:421:16]
    end
    if (_GEN_3 & (_send_resp_T | _send_resp_T_1 | _send_resp_T_2 | _send_resp_T_3 | _GEN | _GEN_0))	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:422:23, :439:75, :473:{29,50}, :475:36, :476:18, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
      grant_word <= _grant_word_T[63:0];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:418:{10,19}, :422:23]
    if (reset)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
      state <= 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:426:22]
    else if ((&state) & (~send_resp | io_resp_ready & io_resp_valid_0))	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:426:22, :461:{31,43}, :473:50, :479:27, :480:{11,22,39}, :481:13, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      state <= 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:426:22]
    else if (_GEN_3)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:473:29]
      state <= 2'h3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:426:22]
    else if (io_mem_access_ready & io_mem_access_valid_0)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:456:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      state <= 2'h2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:426:22]
    else if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      state <= 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:426:22]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:18];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
    initial begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
        `INIT_RANDOM_PROLOG_	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
        for (logic [4:0] i = 5'h0; i < 5'h13; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
        end	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
        req_uop_uopc = _RANDOM[5'h0][6:0];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_inst = {_RANDOM[5'h0][31:7], _RANDOM[5'h1][6:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_debug_inst = {_RANDOM[5'h1][31:7], _RANDOM[5'h2][6:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_is_rvc = _RANDOM[5'h2][7];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_debug_pc = {_RANDOM[5'h2][31:8], _RANDOM[5'h3][15:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_iq_type = _RANDOM[5'h3][18:16];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_fu_code = _RANDOM[5'h3][28:19];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ctrl_br_type = {_RANDOM[5'h3][31:29], _RANDOM[5'h4][0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ctrl_op1_sel = _RANDOM[5'h4][2:1];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ctrl_op2_sel = _RANDOM[5'h4][5:3];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ctrl_imm_sel = _RANDOM[5'h4][8:6];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ctrl_op_fcn = _RANDOM[5'h4][13:9];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ctrl_fcn_dw = _RANDOM[5'h4][14];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ctrl_csr_cmd = _RANDOM[5'h4][17:15];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ctrl_is_load = _RANDOM[5'h4][18];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ctrl_is_sta = _RANDOM[5'h4][19];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ctrl_is_std = _RANDOM[5'h4][20];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_iw_state = _RANDOM[5'h4][22:21];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_iw_p1_poisoned = _RANDOM[5'h4][23];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_iw_p2_poisoned = _RANDOM[5'h4][24];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_is_br = _RANDOM[5'h4][25];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_is_jalr = _RANDOM[5'h4][26];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_is_jal = _RANDOM[5'h4][27];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_is_sfb = _RANDOM[5'h4][28];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_br_mask = {_RANDOM[5'h4][31:29], _RANDOM[5'h5][16:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_br_tag = _RANDOM[5'h5][21:17];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ftq_idx = _RANDOM[5'h5][27:22];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_edge_inst = _RANDOM[5'h5][28];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_pc_lob = {_RANDOM[5'h5][31:29], _RANDOM[5'h6][2:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_taken = _RANDOM[5'h6][3];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_imm_packed = _RANDOM[5'h6][23:4];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_csr_addr = {_RANDOM[5'h6][31:24], _RANDOM[5'h7][3:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_rob_idx = _RANDOM[5'h7][10:4];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ldq_idx = _RANDOM[5'h7][15:11];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_stq_idx = _RANDOM[5'h7][20:16];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_rxq_idx = _RANDOM[5'h7][22:21];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_pdst = _RANDOM[5'h7][29:23];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_prs1 = {_RANDOM[5'h7][31:30], _RANDOM[5'h8][4:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_prs2 = _RANDOM[5'h8][11:5];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_prs3 = _RANDOM[5'h8][18:12];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ppred = _RANDOM[5'h8][24:19];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_prs1_busy = _RANDOM[5'h8][25];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_prs2_busy = _RANDOM[5'h8][26];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_prs3_busy = _RANDOM[5'h8][27];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ppred_busy = _RANDOM[5'h8][28];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_stale_pdst = {_RANDOM[5'h8][31:29], _RANDOM[5'h9][3:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_exception = _RANDOM[5'h9][4];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_exc_cause = {_RANDOM[5'h9][31:5], _RANDOM[5'hA], _RANDOM[5'hB][4:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_bypassable = _RANDOM[5'hB][5];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_mem_cmd = _RANDOM[5'hB][10:6];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_mem_size = _RANDOM[5'hB][12:11];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_mem_signed = _RANDOM[5'hB][13];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_is_fence = _RANDOM[5'hB][14];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_is_fencei = _RANDOM[5'hB][15];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_is_amo = _RANDOM[5'hB][16];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_uses_ldq = _RANDOM[5'hB][17];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_uses_stq = _RANDOM[5'hB][18];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_is_sys_pc2epc = _RANDOM[5'hB][19];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_is_unique = _RANDOM[5'hB][20];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_flush_on_commit = _RANDOM[5'hB][21];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ldst_is_rs1 = _RANDOM[5'hB][22];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ldst = _RANDOM[5'hB][28:23];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_lrs1 = {_RANDOM[5'hB][31:29], _RANDOM[5'hC][2:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_lrs2 = _RANDOM[5'hC][8:3];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_lrs3 = _RANDOM[5'hC][14:9];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_ldst_val = _RANDOM[5'hC][15];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_dst_rtype = _RANDOM[5'hC][17:16];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_lrs1_rtype = _RANDOM[5'hC][19:18];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_lrs2_rtype = _RANDOM[5'hC][21:20];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_frs3_en = _RANDOM[5'hC][22];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_fp_val = _RANDOM[5'hC][23];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_fp_single = _RANDOM[5'hC][24];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_xcpt_pf_if = _RANDOM[5'hC][25];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_xcpt_ae_if = _RANDOM[5'hC][26];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_xcpt_ma_if = _RANDOM[5'hC][27];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_bp_debug_if = _RANDOM[5'hC][28];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_bp_xcpt_if = _RANDOM[5'hC][29];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_debug_fsrc = _RANDOM[5'hC][31:30];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_uop_debug_tsrc = _RANDOM[5'hD][1:0];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_addr = {_RANDOM[5'hD][31:2], _RANDOM[5'hE][9:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_data = {_RANDOM[5'hE][31:10], _RANDOM[5'hF], _RANDOM[5'h10][9:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        req_is_hella = _RANDOM[5'h10][10];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
        grant_word = {_RANDOM[5'h10][31:11], _RANDOM[5'h11], _RANDOM[5'h12][10:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :422:23]
        state = _RANDOM[5'h12][12:11];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :422:23, :426:22]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = io_req_ready_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :427:25]
  assign io_resp_valid = io_resp_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :461:43]
  assign io_resp_bits_uop_uopc = req_uop_uopc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_inst = req_uop_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_debug_inst = req_uop_debug_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_is_rvc = req_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_debug_pc = req_uop_debug_pc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_iq_type = req_uop_iq_type;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_fu_code = req_uop_fu_code;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ctrl_br_type = req_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ctrl_op1_sel = req_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ctrl_op2_sel = req_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ctrl_imm_sel = req_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ctrl_op_fcn = req_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ctrl_fcn_dw = req_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ctrl_csr_cmd = req_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ctrl_is_load = req_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ctrl_is_sta = req_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ctrl_is_std = req_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_iw_state = req_uop_iw_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_iw_p1_poisoned = req_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_iw_p2_poisoned = req_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_is_br = req_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_is_jalr = req_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_is_jal = req_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_is_sfb = req_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_br_mask = req_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_br_tag = req_uop_br_tag;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ftq_idx = req_uop_ftq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_edge_inst = req_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_pc_lob = req_uop_pc_lob;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_taken = req_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_imm_packed = req_uop_imm_packed;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_csr_addr = req_uop_csr_addr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_rob_idx = req_uop_rob_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ldq_idx = req_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_stq_idx = req_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_rxq_idx = req_uop_rxq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_pdst = req_uop_pdst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_prs1 = req_uop_prs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_prs2 = req_uop_prs2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_prs3 = req_uop_prs3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ppred = req_uop_ppred;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_prs1_busy = req_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_prs2_busy = req_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_prs3_busy = req_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ppred_busy = req_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_stale_pdst = req_uop_stale_pdst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_exception = req_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_exc_cause = req_uop_exc_cause;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_bypassable = req_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_mem_cmd = req_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_mem_size = req_uop_mem_size;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_mem_signed = req_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_is_fence = req_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_is_fencei = req_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_is_amo = req_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_uses_ldq = req_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_uses_stq = req_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_is_sys_pc2epc = req_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_is_unique = req_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_flush_on_commit = req_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ldst_is_rs1 = req_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ldst = req_uop_ldst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_lrs1 = req_uop_lrs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_lrs2 = req_uop_lrs2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_lrs3 = req_uop_lrs3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_ldst_val = req_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_dst_rtype = req_uop_dst_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_lrs1_rtype = req_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_lrs2_rtype = req_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_frs3_en = req_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_fp_val = req_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_fp_single = req_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_xcpt_pf_if = req_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_xcpt_ae_if = req_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_xcpt_ma_if = req_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_bp_debug_if = req_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_bp_xcpt_if = req_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_debug_fsrc = req_uop_debug_fsrc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_uop_debug_tsrc = req_uop_debug_tsrc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_resp_bits_data = {req_uop_mem_size == 2'h0 ? {56{req_uop_mem_signed & io_resp_bits_data_zeroed_2[7]}} : {req_uop_mem_size == 2'h1 ? {48{req_uop_mem_signed & io_resp_bits_data_zeroed_1[15]}} : {req_uop_mem_size == 2'h2 ? {32{req_uop_mem_signed & io_resp_bits_data_zeroed[31]}} : grant_word[63:32], io_resp_bits_data_zeroed[31:16]}, io_resp_bits_data_zeroed_1[15:8]}, io_resp_bits_data_zeroed_2};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :422:23, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37}, :45:{16,20,26,49,72,81,94}]
  assign io_resp_bits_is_hella = req_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16]
  assign io_mem_access_valid = io_mem_access_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :456:32]
  assign io_mem_access_bits_opcode = _io_mem_access_bits_T_16 ? (_GEN_0 ? 3'h2 : _GEN ? 3'h3 : 3'h0) : {_io_mem_access_bits_T_41, 2'h0};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :439:75, :457:{29,66}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign io_mem_access_bits_param = _io_mem_access_bits_T_16 ? (_send_resp_T_18 ? 3'h3 : _send_resp_T_17 ? 3'h2 : _send_resp_T_16 ? 3'h1 : _send_resp_T_15 ? 3'h0 : _send_resp_T_14 ? 3'h4 : _send_resp_T_10 ? 3'h2 : _send_resp_T_9 ? 3'h1 : _send_resp_T_8 | ~_send_resp_T_7 ? 3'h0 : 3'h3) : 3'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :439:75, :457:29, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign io_mem_access_bits_size = _GEN_1 ? {2'h0, req_uop_mem_size} : 4'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :439:75, :457:29, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:463:15]
  assign io_mem_access_bits_source = ~_io_mem_access_bits_T_16 | _send_resp_T_18 | _send_resp_T_17 | _send_resp_T_16 | _send_resp_T_15 | _send_resp_T_14 | _GEN ? 4'h9 : 4'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :439:75, :457:29, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign io_mem_access_bits_address = _GEN_1 ? req_addr[31:0] : 32'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :439:75, :457:29, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:465:15]
  assign io_mem_access_bits_mask =
    _io_mem_access_bits_T_16
      ? (_send_resp_T_18
           ? {atomics_a_mask_sub_7_1_8 | atomics_a_mask_sub_7_2_8 & req_addr[0], atomics_a_mask_sub_7_1_8 | atomics_a_mask_sub_7_2_8 & ~(req_addr[0]), atomics_a_mask_sub_6_1_8 | atomics_a_mask_sub_6_2_8 & req_addr[0], atomics_a_mask_sub_6_1_8 | atomics_a_mask_sub_6_2_8 & ~(req_addr[0]), atomics_a_mask_sub_5_1_8 | atomics_a_mask_sub_5_2_8 & req_addr[0], atomics_a_mask_sub_5_1_8 | atomics_a_mask_sub_5_2_8 & ~(req_addr[0]), atomics_a_mask_sub_4_1_8 | atomics_a_mask_sub_4_2_8 & req_addr[0], atomics_a_mask_sub_4_1_8 | atomics_a_mask_sub_4_2_8 & ~(req_addr[0]), atomics_a_mask_sub_3_1_8 | atomics_a_mask_sub_3_2_8 & req_addr[0], atomics_a_mask_sub_3_1_8 | atomics_a_mask_sub_3_2_8 & ~(req_addr[0]), atomics_a_mask_sub_2_1_8 | atomics_a_mask_sub_2_2_8 & req_addr[0], atomics_a_mask_sub_2_1_8 | atomics_a_mask_sub_2_2_8 & ~(req_addr[0]), atomics_a_mask_sub_1_1_8 | atomics_a_mask_sub_1_2_8 & req_addr[0], atomics_a_mask_sub_1_1_8 | atomics_a_mask_sub_1_2_8 & ~(req_addr[0]), atomics_a_mask_sub_0_1_8 | atomics_a_mask_sub_0_2_8 & req_addr[0], atomics_a_mask_sub_0_1_8 | atomics_a_mask_sub_0_2_8 & ~(req_addr[0])}
           : _send_resp_T_17
               ? {atomics_a_mask_sub_7_1_7 | atomics_a_mask_sub_7_2_7 & req_addr[0], atomics_a_mask_sub_7_1_7 | atomics_a_mask_sub_7_2_7 & ~(req_addr[0]), atomics_a_mask_sub_6_1_7 | atomics_a_mask_sub_6_2_7 & req_addr[0], atomics_a_mask_sub_6_1_7 | atomics_a_mask_sub_6_2_7 & ~(req_addr[0]), atomics_a_mask_sub_5_1_7 | atomics_a_mask_sub_5_2_7 & req_addr[0], atomics_a_mask_sub_5_1_7 | atomics_a_mask_sub_5_2_7 & ~(req_addr[0]), atomics_a_mask_sub_4_1_7 | atomics_a_mask_sub_4_2_7 & req_addr[0], atomics_a_mask_sub_4_1_7 | atomics_a_mask_sub_4_2_7 & ~(req_addr[0]), atomics_a_mask_sub_3_1_7 | atomics_a_mask_sub_3_2_7 & req_addr[0], atomics_a_mask_sub_3_1_7 | atomics_a_mask_sub_3_2_7 & ~(req_addr[0]), atomics_a_mask_sub_2_1_7 | atomics_a_mask_sub_2_2_7 & req_addr[0], atomics_a_mask_sub_2_1_7 | atomics_a_mask_sub_2_2_7 & ~(req_addr[0]), atomics_a_mask_sub_1_1_7 | atomics_a_mask_sub_1_2_7 & req_addr[0], atomics_a_mask_sub_1_1_7 | atomics_a_mask_sub_1_2_7 & ~(req_addr[0]), atomics_a_mask_sub_0_1_7 | atomics_a_mask_sub_0_2_7 & req_addr[0], atomics_a_mask_sub_0_1_7 | atomics_a_mask_sub_0_2_7 & ~(req_addr[0])}
               : _send_resp_T_16
                   ? {atomics_a_mask_sub_7_1_6 | atomics_a_mask_sub_7_2_6 & req_addr[0], atomics_a_mask_sub_7_1_6 | atomics_a_mask_sub_7_2_6 & ~(req_addr[0]), atomics_a_mask_sub_6_1_6 | atomics_a_mask_sub_6_2_6 & req_addr[0], atomics_a_mask_sub_6_1_6 | atomics_a_mask_sub_6_2_6 & ~(req_addr[0]), atomics_a_mask_sub_5_1_6 | atomics_a_mask_sub_5_2_6 & req_addr[0], atomics_a_mask_sub_5_1_6 | atomics_a_mask_sub_5_2_6 & ~(req_addr[0]), atomics_a_mask_sub_4_1_6 | atomics_a_mask_sub_4_2_6 & req_addr[0], atomics_a_mask_sub_4_1_6 | atomics_a_mask_sub_4_2_6 & ~(req_addr[0]), atomics_a_mask_sub_3_1_6 | atomics_a_mask_sub_3_2_6 & req_addr[0], atomics_a_mask_sub_3_1_6 | atomics_a_mask_sub_3_2_6 & ~(req_addr[0]), atomics_a_mask_sub_2_1_6 | atomics_a_mask_sub_2_2_6 & req_addr[0], atomics_a_mask_sub_2_1_6 | atomics_a_mask_sub_2_2_6 & ~(req_addr[0]), atomics_a_mask_sub_1_1_6 | atomics_a_mask_sub_1_2_6 & req_addr[0], atomics_a_mask_sub_1_1_6 | atomics_a_mask_sub_1_2_6 & ~(req_addr[0]), atomics_a_mask_sub_0_1_6 | atomics_a_mask_sub_0_2_6 & req_addr[0], atomics_a_mask_sub_0_1_6 | atomics_a_mask_sub_0_2_6 & ~(req_addr[0])}
                   : _send_resp_T_15 ? {atomics_a_mask_sub_7_1_5 | atomics_a_mask_sub_7_2_5 & req_addr[0], atomics_a_mask_sub_7_1_5 | atomics_a_mask_sub_7_2_5 & ~(req_addr[0]), atomics_a_mask_sub_6_1_5 | atomics_a_mask_sub_6_2_5 & req_addr[0], atomics_a_mask_sub_6_1_5 | atomics_a_mask_sub_6_2_5 & ~(req_addr[0]), atomics_a_mask_sub_5_1_5 | atomics_a_mask_sub_5_2_5 & req_addr[0], atomics_a_mask_sub_5_1_5 | atomics_a_mask_sub_5_2_5 & ~(req_addr[0]), atomics_a_mask_sub_4_1_5 | atomics_a_mask_sub_4_2_5 & req_addr[0], atomics_a_mask_sub_4_1_5 | atomics_a_mask_sub_4_2_5 & ~(req_addr[0]), atomics_a_mask_sub_3_1_5 | atomics_a_mask_sub_3_2_5 & req_addr[0], atomics_a_mask_sub_3_1_5 | atomics_a_mask_sub_3_2_5 & ~(req_addr[0]), atomics_a_mask_sub_2_1_5 | atomics_a_mask_sub_2_2_5 & req_addr[0], atomics_a_mask_sub_2_1_5 | atomics_a_mask_sub_2_2_5 & ~(req_addr[0]), atomics_a_mask_sub_1_1_5 | atomics_a_mask_sub_1_2_5 & req_addr[0], atomics_a_mask_sub_1_1_5 | atomics_a_mask_sub_1_2_5 & ~(req_addr[0]), atomics_a_mask_sub_0_1_5 | atomics_a_mask_sub_0_2_5 & req_addr[0], atomics_a_mask_sub_0_1_5 | atomics_a_mask_sub_0_2_5 & ~(req_addr[0])} : _atomics_T_9_mask)
      : _io_mem_access_bits_T_41 ? {get_a_mask_sub_7_1 | get_a_mask_sub_7_2 & req_addr[0], get_a_mask_sub_7_1 | get_a_mask_sub_7_2 & ~(req_addr[0]), get_a_mask_sub_6_1 | get_a_mask_sub_6_2 & req_addr[0], get_a_mask_sub_6_1 | get_a_mask_sub_6_2 & ~(req_addr[0]), get_a_mask_sub_5_1 | get_a_mask_sub_5_2 & req_addr[0], get_a_mask_sub_5_1 | get_a_mask_sub_5_2 & ~(req_addr[0]), get_a_mask_sub_4_1 | get_a_mask_sub_4_2 & req_addr[0], get_a_mask_sub_4_1 | get_a_mask_sub_4_2 & ~(req_addr[0]), get_a_mask_sub_3_1 | get_a_mask_sub_3_2 & req_addr[0], get_a_mask_sub_3_1 | get_a_mask_sub_3_2 & ~(req_addr[0]), get_a_mask_sub_2_1 | get_a_mask_sub_2_2 & req_addr[0], get_a_mask_sub_2_1 | get_a_mask_sub_2_2 & ~(req_addr[0]), get_a_mask_sub_1_1 | get_a_mask_sub_1_2 & req_addr[0], get_a_mask_sub_1_1 | get_a_mask_sub_1_2 & ~(req_addr[0]), get_a_mask_sub_0_1 | get_a_mask_sub_0_2 & req_addr[0], get_a_mask_sub_0_1 | get_a_mask_sub_0_2 & ~(req_addr[0])} : {put_a_mask_sub_7_1 | put_a_mask_sub_7_2 & req_addr[0], put_a_mask_sub_7_1 | put_a_mask_sub_7_2 & ~(req_addr[0]), put_a_mask_sub_6_1 | put_a_mask_sub_6_2 & req_addr[0], put_a_mask_sub_6_1 | put_a_mask_sub_6_2 & ~(req_addr[0]), put_a_mask_sub_5_1 | put_a_mask_sub_5_2 & req_addr[0], put_a_mask_sub_5_1 | put_a_mask_sub_5_2 & ~(req_addr[0]), put_a_mask_sub_4_1 | put_a_mask_sub_4_2 & req_addr[0], put_a_mask_sub_4_1 | put_a_mask_sub_4_2 & ~(req_addr[0]), put_a_mask_sub_3_1 | put_a_mask_sub_3_2 & req_addr[0], put_a_mask_sub_3_1 | put_a_mask_sub_3_2 & ~(req_addr[0]), put_a_mask_sub_2_1 | put_a_mask_sub_2_2 & req_addr[0], put_a_mask_sub_2_1 | put_a_mask_sub_2_2 & ~(req_addr[0]), put_a_mask_sub_1_1 | put_a_mask_sub_1_2 & req_addr[0], put_a_mask_sub_1_1 | put_a_mask_sub_1_2 & ~(req_addr[0]), put_a_mask_sub_0_1 | put_a_mask_sub_0_2 & req_addr[0], put_a_mask_sub_0_1 | put_a_mask_sub_0_2 & ~(req_addr[0])};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :421:16, :439:75, :457:{29,66}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign io_mem_access_bits_data = _io_mem_access_bits_T_16 ? (_send_resp_T_18 | _send_resp_T_17 | _send_resp_T_16 | _send_resp_T_15 | _send_resp_T_14 | _send_resp_T_10 | _send_resp_T_9 | _send_resp_T_8 | _send_resp_T_7 ? a_data : 128'h0) : _io_mem_access_bits_T_41 ? 128'h0 : a_data;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:402:7, :434:23, :439:75, :457:{29,66}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
endmodule

