#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jun 14 19:49:01 2021
# Process ID: 19624
# Current directory: C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.runs/synth_1
# Command line: vivado.exe -log cronometro_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cronometro_top.tcl
# Log file: C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.runs/synth_1/cronometro_top.vds
# Journal file: C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cronometro_top.tcl -notrace
Command: synth_design -top cronometro_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15940
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1035.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cronometro_top' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/cronometro_top.vhd:50]
INFO: [Synth 8-3491] module 'crono' declared at 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:5' bound to instance 'crono_inst' of component 'crono' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/cronometro_top.vhd:101]
INFO: [Synth 8-638] synthesizing module 'crono' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:18]
	Parameter module bound to: 1000000 - type: integer 
	Parameter width bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'divisorfrec_unit' of component 'contador' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:46]
INFO: [Synth 8-638] synthesizing module 'contador' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 1000000 - type: integer 
	Parameter width bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador' (1#1) [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 10 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'centesimas_unit' of component 'contador' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:60]
INFO: [Synth 8-638] synthesizing module 'contador__parameterized1' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 10 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador__parameterized1' (1#1) [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 10 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'decimas_unit' of component 'contador' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:73]
	Parameter module bound to: 10 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'segundos_unit' of component 'contador' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:86]
	Parameter module bound to: 6 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'dseg_unit' of component 'contador' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:99]
INFO: [Synth 8-638] synthesizing module 'contador__parameterized3' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 6 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador__parameterized3' (1#1) [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 10 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'minutos_unit' of component 'contador' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:112]
	Parameter module bound to: 6 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'dminutos_unit' of component 'contador' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:125]
	Parameter module bound to: 4 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'horas_unit' of component 'contador' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:139]
INFO: [Synth 8-638] synthesizing module 'contador__parameterized5' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 4 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador__parameterized5' (1#1) [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'dhoras_unit' of component 'contador' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:152]
INFO: [Synth 8-638] synthesizing module 'contador__parameterized7' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador__parameterized7' (1#1) [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 9 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'display_count' of component 'contador' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:173]
INFO: [Synth 8-638] synthesizing module 'contador__parameterized9' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 9 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador__parameterized9' (1#1) [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'crono' (2#1) [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:18]
INFO: [Synth 8-3491] module 'alarm' declared at 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/alarm.vhd:34' bound to instance 'alarm_inst' of component 'alarm' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/cronometro_top.vhd:114]
INFO: [Synth 8-638] synthesizing module 'alarm' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/alarm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'alarm' (3#1) [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/alarm.vhd:45]
INFO: [Synth 8-3491] module 'top_level' declared at 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/top_level.vhd:35' bound to instance 'xadc_inst' of component 'top_level' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/cronometro_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/top_level.vhd:46]
INFO: [Synth 8-3491] module 'ug480' declared at 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/ug480.vhd:44' bound to instance 'dut' of component 'ug480' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/top_level.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ug480' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/ug480.vhd:70]
INFO: [Synth 8-113] binding component instance 'U_BUFG' to cell 'BUFG' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/ug480.vhd:109]
	Parameter INIT_40 bound to: 16'b1001000000000000 
	Parameter INIT_41 bound to: 16'b0010111011110000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0010111011110000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000001 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100011100000001 
	Parameter INIT_49 bound to: 16'b0000000000001111 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101100110011001 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1101110111011101 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101000100010001 
	Parameter INIT_56 bound to: 16'b1001000111101011 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0000000000000000 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'U0' to cell 'XADC' [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/ug480.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'ug480' (4#1) [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/ug480.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'top_level' (5#1) [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/top_level.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'cronometro_top' (6#1) [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/cronometro_top.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.176 ; gain = 22.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.176 ; gain = 22.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.176 ; gain = 22.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1063.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/constrs_1/imports/Desktop/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/constrs_1/imports/Desktop/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/constrs_1/imports/Desktop/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cronometro_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cronometro_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1189.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1189.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1189.547 ; gain = 153.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1189.547 ; gain = 153.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1189.547 ; gain = 153.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ug480'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               init_read |                            00000 |                            00000
           read_waitdrdy |                            00001 |                            00001
          write_waitdrdy |                            00010 |                            00010
              read_reg00 |                            00011 |                            00011
          reg00_waitdrdy |                            00100 |                            00100
              read_reg01 |                            00101 |                            00101
          reg01_waitdrdy |                            00110 |                            00110
              read_reg02 |                            00111 |                            00111
          reg02_waitdrdy |                            01000 |                            01000
              read_reg06 |                            01001 |                            01001
          reg06_waitdrdy |                            01010 |                            01010
              read_reg10 |                            01011 |                            01011
          reg10_waitdrdy |                            01100 |                            01100
              read_reg11 |                            01101 |                            01101
          reg11_waitdrdy |                            01110 |                            01110
              read_reg12 |                            01111 |                            01111
          reg12_waitdrdy |                            10000 |                            10000
              read_reg13 |                            10001 |                            10001
          reg13_waitdrdy |                            10010 |                            10010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ug480'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1189.547 ; gain = 153.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 9     
+---Registers : 
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  19 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	  19 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	  19 Input    2 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	  19 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1189.547 ; gain = 153.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1189.547 ; gain = 153.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1202.551 ; gain = 166.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1212.699 ; gain = 177.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver \xadc_inst/dut/U_BUFG :O [C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/ug480.vhd:109]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1212.699 ; gain = 177.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1212.699 ; gain = 177.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1212.699 ; gain = 177.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1212.699 ; gain = 177.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1212.699 ; gain = 177.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1212.699 ; gain = 177.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    19|
|3     |LUT1   |    25|
|4     |LUT2   |    33|
|5     |LUT3   |    52|
|6     |LUT4   |    52|
|7     |LUT5   |    32|
|8     |LUT6   |    80|
|9     |MUXF7  |    16|
|10    |XADC   |     1|
|11    |FDCE   |    85|
|12    |FDPE   |     1|
|13    |FDRE   |   185|
|14    |IBUF   |    17|
|15    |OBUF   |    36|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1212.699 ; gain = 177.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1212.699 ; gain = 45.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1212.699 ; gain = 177.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1212.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1214.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1214.570 ; gain = 178.887
INFO: [Common 17-1381] The checkpoint 'C:/Users/augus.DESKTOP-NFORTEC/Documents/FPGA_Proyecto1/Cronometro/Cronometro.runs/synth_1/cronometro_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cronometro_top_utilization_synth.rpt -pb cronometro_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 14 19:49:38 2021...
