Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Oct 15 19:30:53 2018
| Host         : westeros running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file ./reports/impl_timing_report_aes.txt -delay_type min_max -max_path 50
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.649        0.000                      0                   35        0.283        0.000                      0                   35        3.000        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 5.500}      11.000          90.909          
  w_clkfbout_clk_wiz_gen  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         7.649        0.000                      0                   35        0.283        0.000                      0                   35        5.000        0.000                       0                    45  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        7.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 1.000ns (31.007%)  route 2.225ns (68.993%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.633    -0.879    clk_out
    SLICE_X64Y35         FDRE                                         r  B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  B_reg[2]/Q
                         net (fo=26, routed)          1.222     0.861    u/Q[2]
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.150     1.011 r  u/x[6]_i_2/O
                         net (fo=1, routed)           1.003     2.015    u/x[6]_i_2_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.332     2.347 r  u/x[6]_i_1/O
                         net (fo=1, routed)           0.000     2.347    u/fn_product_return[121]
    SLICE_X62Y30         FDRE                                         r  u/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X62Y30         FDRE                                         r  u/x_reg[6]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X62Y30         FDRE (Setup_fdre_C_D)        0.031     9.995    u/x_reg[6]
  -------------------------------------------------------------------
                         required time                          9.995    
                         arrival time                          -2.347    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.994ns (32.638%)  route 2.051ns (67.362%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.634    -0.878    clk_out
    SLICE_X64Y37         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.360 r  A_reg[1]/Q
                         net (fo=27, routed)          1.214     0.855    u/A_reg[0][2]
    SLICE_X63Y31         LUT5 (Prop_lut5_I2_O)        0.150     1.005 r  u/x[6]_i_3/O
                         net (fo=2, routed)           0.837     1.842    u/x[6]_i_3_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.326     2.168 r  u/x[14]_i_1/O
                         net (fo=1, routed)           0.000     2.168    u/fn_product_return[113]
    SLICE_X62Y30         FDRE                                         r  u/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X62Y30         FDRE                                         r  u/x_reg[14]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X62Y30         FDRE (Setup_fdre_C_D)        0.029     9.993    u/x_reg[14]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.849ns  (required time - arrival time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.766ns (25.324%)  route 2.259ns (74.676%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 9.514 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.634    -0.878    clk_out
    SLICE_X64Y37         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.360 r  A_reg[1]/Q
                         net (fo=27, routed)          1.592     1.232    u/A_reg[0][2]
    SLICE_X63Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.356 r  u/x[13]_i_4/O
                         net (fo=1, routed)           0.667     2.023    u/x[13]_i_4_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I3_O)        0.124     2.147 r  u/x[13]_i_1/O
                         net (fo=1, routed)           0.000     2.147    u/fn_product_return[114]
    SLICE_X63Y31         FDRE                                         r  u/x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.509     9.514    u/clk_out
    SLICE_X63Y31         FDRE                                         r  u/x_reg[13]/C
                         clock pessimism              0.578    10.091    
                         clock uncertainty           -0.126     9.965    
    SLICE_X63Y31         FDRE (Setup_fdre_C_D)        0.031     9.996    u/x_reg[13]
  -------------------------------------------------------------------
                         required time                          9.996    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                  7.849    

Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.794ns (27.463%)  route 2.097ns (72.537%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.633    -0.879    clk_out
    SLICE_X64Y35         FDRE                                         r  B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  B_reg[2]/Q
                         net (fo=26, routed)          1.298     0.938    u/Q[2]
    SLICE_X64Y30         LUT6 (Prop_lut6_I1_O)        0.124     1.062 r  u/x[5]_i_2/O
                         net (fo=1, routed)           0.799     1.861    u/x[5]_i_2_n_0
    SLICE_X63Y30         LUT4 (Prop_lut4_I1_O)        0.152     2.013 r  u/x[5]_i_1/O
                         net (fo=1, routed)           0.000     2.013    u/fn_product_return[122]
    SLICE_X63Y30         FDRE                                         r  u/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X63Y30         FDRE                                         r  u/x_reg[5]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X63Y30         FDRE (Setup_fdre_C_D)        0.075    10.039    u/x_reg[5]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -2.013    
  -------------------------------------------------------------------
                         slack                                  8.027    

Slack (MET) :             8.061ns  (required time - arrival time)
  Source:                 B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.984ns (34.570%)  route 1.862ns (65.430%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.633    -0.879    clk_out
    SLICE_X64Y35         FDRE                                         r  B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  B_reg[2]/Q
                         net (fo=26, routed)          1.862     1.502    u/Q[2]
    SLICE_X63Y29         LUT6 (Prop_lut6_I4_O)        0.124     1.626 r  u/x[12]_i_4/O
                         net (fo=1, routed)           0.000     1.626    u/x[12]_i_4_n_0
    SLICE_X63Y29         MUXF7 (Prop_muxf7_I0_O)      0.238     1.864 r  u/x_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.864    u/x_reg[12]_i_2_n_0
    SLICE_X63Y29         MUXF8 (Prop_muxf8_I0_O)      0.104     1.968 r  u/x_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.968    u/fn_product_return[115]
    SLICE_X63Y29         FDRE                                         r  u/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X63Y29         FDRE                                         r  u/x_reg[12]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.064    10.028    u/x_reg[12]
  -------------------------------------------------------------------
                         required time                         10.028    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  8.061    

Slack (MET) :             8.075ns  (required time - arrival time)
  Source:                 B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 1.002ns (35.796%)  route 1.797ns (64.204%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.633    -0.879    clk_out
    SLICE_X64Y35         FDRE                                         r  B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  B_reg[1]/Q
                         net (fo=24, routed)          1.531     1.170    u/Q[3]
    SLICE_X63Y30         LUT5 (Prop_lut5_I2_O)        0.152     1.322 r  u/x[4]_i_3/O
                         net (fo=1, routed)           0.267     1.589    u/x[4]_i_3_n_0
    SLICE_X63Y30         LUT4 (Prop_lut4_I3_O)        0.332     1.921 r  u/x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.921    u/fn_product_return[123]
    SLICE_X63Y30         FDRE                                         r  u/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X63Y30         FDRE                                         r  u/x_reg[4]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X63Y30         FDRE (Setup_fdre_C_D)        0.031     9.995    u/x_reg[4]
  -------------------------------------------------------------------
                         required time                          9.995    
                         arrival time                          -1.921    
  -------------------------------------------------------------------
                         slack                                  8.075    

Slack (MET) :             8.311ns  (required time - arrival time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.944ns (35.684%)  route 1.701ns (64.316%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 9.514 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.634    -0.878    clk_out
    SLICE_X64Y37         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.360 r  A_reg[1]/Q
                         net (fo=27, routed)          1.701     1.342    u/A_reg[0][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.124     1.466 r  u/x[11]_i_7/O
                         net (fo=1, routed)           0.000     1.466    u/x[11]_i_7_n_0
    SLICE_X64Y31         MUXF7 (Prop_muxf7_I1_O)      0.214     1.680 r  u/x_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     1.680    u/x_reg[11]_i_3_n_0
    SLICE_X64Y31         MUXF8 (Prop_muxf8_I1_O)      0.088     1.768 r  u/x_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.768    u/fn_product_return[116]
    SLICE_X64Y31         FDRE                                         r  u/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.509     9.514    u/clk_out
    SLICE_X64Y31         FDRE                                         r  u/x_reg[11]/C
                         clock pessimism              0.578    10.091    
                         clock uncertainty           -0.126     9.965    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.113    10.078    u/x_reg[11]
  -------------------------------------------------------------------
                         required time                         10.078    
                         arrival time                          -1.768    
  -------------------------------------------------------------------
                         slack                                  8.311    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.859ns (34.436%)  route 1.635ns (65.564%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.633    -0.879    clk_out
    SLICE_X64Y35         FDRE                                         r  B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  B_reg[2]/Q
                         net (fo=26, routed)          1.635     1.275    u/Q[2]
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124     1.399 r  u/x[10]_i_3/O
                         net (fo=1, routed)           0.000     1.399    u/x[10]_i_3_n_0
    SLICE_X62Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     1.616 r  u/x_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.616    u/fn_product_return[117]
    SLICE_X62Y29         FDRE                                         r  u/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X62Y29         FDRE                                         r  u/x_reg[10]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.064    10.028    u/x_reg[10]
  -------------------------------------------------------------------
                         required time                         10.028    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                  8.413    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 1.806ns (73.382%)  route 0.655ns (26.618%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.122    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  u/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.236    u/clkdiv_reg[12]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.570 r  u/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.570    u/clkdiv_reg[16]_i_1_n_6
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[17]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X65Y30         FDRE (Setup_fdre_C_D)        0.062    10.026    u/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.478ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.785ns (73.153%)  route 0.655ns (26.847%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.122    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  u/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.236    u/clkdiv_reg[12]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.549 r  u/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.549    u/clkdiv_reg[16]_i_1_n_4
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[19]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X65Y30         FDRE (Setup_fdre_C_D)        0.062    10.026    u/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                  8.478    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.642ns (26.927%)  route 1.742ns (73.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.633    -0.879    clk_out
    SLICE_X64Y35         FDRE                                         r  B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  B_reg[1]/Q
                         net (fo=24, routed)          1.742     1.382    u/Q[3]
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124     1.506 r  u/x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.506    u/fn_product_return[126]
    SLICE_X62Y29         FDRE                                         r  u/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X62Y29         FDRE                                         r  u/x_reg[1]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.031     9.995    u/x_reg[1]
  -------------------------------------------------------------------
                         required time                          9.995    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 1.711ns (72.313%)  route 0.655ns (27.687%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.122    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  u/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.236    u/clkdiv_reg[12]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.475 r  u/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.475    u/clkdiv_reg[16]_i_1_n_5
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[18]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X65Y30         FDRE (Setup_fdre_C_D)        0.062    10.026    u/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.568ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.695ns (72.124%)  route 0.655ns (27.876%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.122    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.236 r  u/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.236    u/clkdiv_reg[12]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.459 r  u/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.459    u/clkdiv_reg[16]_i_1_n_7
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[16]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X65Y30         FDRE (Setup_fdre_C_D)        0.062    10.026    u/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                  8.568    

Slack (MET) :             8.571ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.692ns (72.089%)  route 0.655ns (27.911%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.122    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.456 r  u/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.456    u/clkdiv_reg[12]_i_1_n_6
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[13]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.062    10.026    u/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  8.571    

Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 1.671ns (71.837%)  route 0.655ns (28.163%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.122    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.435 r  u/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.435    u/clkdiv_reg[12]_i_1_n_4
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[15]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.062    10.026    u/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 1.597ns (70.911%)  route 0.655ns (29.089%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.122    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.361 r  u/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.361    u/clkdiv_reg[12]_i_1_n_5
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[14]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.062    10.026    u/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                  8.666    

Slack (MET) :             8.669ns  (required time - arrival time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.642ns (28.451%)  route 1.614ns (71.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.630    -0.882    clk_out
    SLICE_X64Y33         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  A_reg[0]/Q
                         net (fo=18, routed)          1.614     1.251    u/A_reg[0][3]
    SLICE_X64Y30         LUT6 (Prop_lut6_I3_O)        0.124     1.375 r  u/x[7]_i_1/O
                         net (fo=1, routed)           0.000     1.375    u/fn_product_return[120]
    SLICE_X64Y30         FDRE                                         r  u/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X64Y30         FDRE                                         r  u/x_reg[7]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X64Y30         FDRE (Setup_fdre_C_D)        0.079    10.043    u/x_reg[7]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  8.669    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.642ns (28.619%)  route 1.601ns (71.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.633    -0.879    clk_out
    SLICE_X64Y35         FDRE                                         r  B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  B_reg[1]/Q
                         net (fo=24, routed)          1.601     1.241    u/Q[3]
    SLICE_X64Y29         LUT6 (Prop_lut6_I4_O)        0.124     1.365 r  u/x[9]_i_1/O
                         net (fo=1, routed)           0.000     1.365    u/fn_product_return[118]
    SLICE_X64Y29         FDRE                                         r  u/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X64Y29         FDRE                                         r  u/x_reg[9]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X64Y29         FDRE (Setup_fdre_C_D)        0.077    10.041    u/x_reg[9]
  -------------------------------------------------------------------
                         required time                         10.041    
                         arrival time                          -1.365    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.682ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.581ns (70.703%)  route 0.655ns (29.297%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.122 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.122    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.345 r  u/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.345    u/clkdiv_reg[12]_i_1_n_7
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[12]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.062    10.026    u/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  8.682    

Slack (MET) :             8.684ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 1.578ns (70.664%)  route 0.655ns (29.336%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 9.512 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.342 r  u/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.342    u/clkdiv_reg[8]_i_1_n_6
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.507     9.512    u/clk_out
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[9]/C
                         clock pessimism              0.578    10.089    
                         clock uncertainty           -0.126     9.963    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.062    10.025    u/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -1.342    
  -------------------------------------------------------------------
                         slack                                  8.684    

Slack (MET) :             8.705ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 1.557ns (70.385%)  route 0.655ns (29.615%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 9.512 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.321 r  u/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.321    u/clkdiv_reg[8]_i_1_n_4
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.507     9.512    u/clk_out
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism              0.578    10.089    
                         clock uncertainty           -0.126     9.963    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.062    10.025    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -1.321    
  -------------------------------------------------------------------
                         slack                                  8.705    

Slack (MET) :             8.779ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 1.483ns (69.361%)  route 0.655ns (30.639%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 9.512 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.247 r  u/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.247    u/clkdiv_reg[8]_i_1_n_5
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.507     9.512    u/clk_out
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[10]/C
                         clock pessimism              0.578    10.089    
                         clock uncertainty           -0.126     9.963    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.062    10.025    u/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  8.779    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.671ns (31.520%)  route 1.458ns (68.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.633    -0.879    clk_out
    SLICE_X64Y35         FDRE                                         r  B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  B_reg[2]/Q
                         net (fo=26, routed)          1.458     1.097    u/Q[2]
    SLICE_X62Y29         LUT4 (Prop_lut4_I0_O)        0.153     1.250 r  u/x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.250    u/fn_product_return[125]
    SLICE_X62Y29         FDRE                                         r  u/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X62Y29         FDRE                                         r  u/x_reg[2]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.075    10.039    u/x_reg[2]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 1.467ns (69.130%)  route 0.655ns (30.870%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 9.512 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.008 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.231 r  u/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.231    u/clkdiv_reg[8]_i_1_n_7
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.507     9.512    u/clk_out
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[8]/C
                         clock pessimism              0.578    10.089    
                         clock uncertainty           -0.126     9.963    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.062    10.025    u/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 1.464ns (69.086%)  route 0.655ns (30.914%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 9.510 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.228 r  u/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.228    u/clkdiv_reg[4]_i_1_n_6
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.505     9.510    u/clk_out
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism              0.578    10.087    
                         clock uncertainty           -0.126     9.961    
    SLICE_X65Y27         FDRE (Setup_fdre_C_D)        0.062    10.023    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  8.796    

Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 1.443ns (68.776%)  route 0.655ns (31.224%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 9.510 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.207 r  u/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.207    u/clkdiv_reg[4]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.505     9.510    u/clk_out
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.578    10.087    
                         clock uncertainty           -0.126     9.961    
    SLICE_X65Y27         FDRE (Setup_fdre_C_D)        0.062    10.023    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  8.817    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.642ns (31.691%)  route 1.384ns (68.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.633    -0.879    clk_out
    SLICE_X64Y35         FDRE                                         r  B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  B_reg[4]/Q
                         net (fo=24, routed)          1.384     1.023    u/Q[0]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.147 r  u/x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.147    u/fn_product_return[127]
    SLICE_X63Y30         FDRE                                         r  u/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X63Y30         FDRE                                         r  u/x_reg[0]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X63Y30         FDRE (Setup_fdre_C_D)        0.029     9.993    u/x_reg[0]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 1.369ns (67.635%)  route 0.655ns (32.365%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 9.510 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.133 r  u/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.133    u/clkdiv_reg[4]_i_1_n_5
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.505     9.510    u/clk_out
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[6]/C
                         clock pessimism              0.578    10.087    
                         clock uncertainty           -0.126     9.961    
    SLICE_X65Y27         FDRE (Setup_fdre_C_D)        0.062    10.023    u/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  8.891    

Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.642ns (32.463%)  route 1.336ns (67.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 9.514 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.633    -0.879    clk_out
    SLICE_X64Y35         FDRE                                         r  B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  B_reg[2]/Q
                         net (fo=26, routed)          1.336     0.975    u/Q[2]
    SLICE_X62Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.099 r  u/x[8]_i_1/O
                         net (fo=1, routed)           0.000     1.099    u/fn_product_return[119]
    SLICE_X62Y31         FDRE                                         r  u/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.509     9.514    u/clk_out
    SLICE_X62Y31         FDRE                                         r  u/x_reg[8]/C
                         clock pessimism              0.578    10.091    
                         clock uncertainty           -0.126     9.965    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.031     9.996    u/x_reg[8]
  -------------------------------------------------------------------
                         required time                          9.996    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                  8.897    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 1.353ns (67.377%)  route 0.655ns (32.623%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 9.510 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.894 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.894    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.117 r  u/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.117    u/clkdiv_reg[4]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.505     9.510    u/clk_out
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism              0.578    10.087    
                         clock uncertainty           -0.126     9.961    
    SLICE_X65Y27         FDRE (Setup_fdre_C_D)        0.062    10.023    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.055ns  (required time - arrival time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.642ns (34.286%)  route 1.230ns (65.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 9.513 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.630    -0.882    clk_out
    SLICE_X64Y33         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  A_reg[0]/Q
                         net (fo=18, routed)          1.230     0.867    u/A_reg[0][3]
    SLICE_X64Y30         LUT6 (Prop_lut6_I1_O)        0.124     0.991 r  u/x[3]_i_1/O
                         net (fo=1, routed)           0.000     0.991    u/fn_product_return[124]
    SLICE_X64Y30         FDRE                                         r  u/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.508     9.513    u/clk_out
    SLICE_X64Y30         FDRE                                         r  u/x_reg[3]/C
                         clock pessimism              0.578    10.090    
                         clock uncertainty           -0.126     9.964    
    SLICE_X64Y30         FDRE (Setup_fdre_C_D)        0.081    10.045    u/x_reg[3]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                  9.055    

Slack (MET) :             9.061ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 1.220ns (65.063%)  route 0.655ns (34.937%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 9.509 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.984 r  u/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.984    u/clkdiv_reg[0]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.504     9.509    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.600    10.108    
                         clock uncertainty           -0.126     9.982    
    SLICE_X65Y26         FDRE (Setup_fdre_C_D)        0.062    10.044    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                  9.061    

Slack (MET) :             9.121ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 1.160ns (63.908%)  route 0.655ns (36.092%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 9.509 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     0.220    u/clkdiv_reg_n_0_[1]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.344 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.344    u/clkdiv[0]_i_4_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.924 r  u/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.924    u/clkdiv_reg[0]_i_1_n_5
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.504     9.509    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[2]/C
                         clock pessimism              0.600    10.108    
                         clock uncertainty           -0.126     9.982    
    SLICE_X65Y26         FDRE (Setup_fdre_C_D)        0.062    10.044    u/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                  9.121    

Slack (MET) :             9.439ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 1.004ns (67.063%)  route 0.493ns (32.937%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 9.509 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  u/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.493     0.058    u/clkdiv_reg_n_0_[0]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  u/clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.000     0.182    u/clkdiv[0]_i_5_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.606 r  u/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.606    u/clkdiv_reg[0]_i_1_n_6
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.504     9.509    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
                         clock pessimism              0.600    10.108    
                         clock uncertainty           -0.126     9.982    
    SLICE_X65Y26         FDRE (Setup_fdre_C_D)        0.062    10.044    u/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  9.439    

Slack (MET) :             9.616ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.827ns (62.647%)  route 0.493ns (37.353%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 9.509 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  u/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.493     0.058    u/clkdiv_reg_n_0_[0]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  u/clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.000     0.182    u/clkdiv[0]_i_5_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.429 r  u/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.429    u/clkdiv_reg[0]_i_1_n_7
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          1.504     9.509    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.600    10.108    
                         clock uncertainty           -0.126     9.982    
    SLICE_X65Y26         FDRE (Setup_fdre_C_D)        0.062    10.044    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  9.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.245ns (57.151%)  route 0.184ns (42.849%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.591    clk_out
    SLICE_X64Y33         FDRE                                         r  A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  A_reg[3]/Q
                         net (fo=10, routed)          0.184    -0.244    u/A_reg[0][0]
    SLICE_X64Y31         MUXF8 (Prop_muxf8_S_O)       0.081    -0.163 r  u/x_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    u/fn_product_return[116]
    SLICE_X64Y31         FDRE                                         r  u/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.857    -0.833    u/clk_out
    SLICE_X64Y31         FDRE                                         r  u/x_reg[11]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.134    -0.445    u/x_reg[11]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.585    -0.596    u/clk_out
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.158    -0.297    u/clkdiv_reg_n_0_[7]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.252 r  u/clkdiv[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.252    u/clkdiv[4]_i_2_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.189 r  u/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    u/clkdiv_reg[4]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.853    -0.837    u/clk_out
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105    -0.491    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.585    -0.596    u/clk_out
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.158    -0.297    u/clkdiv_reg_n_0_[11]
    SLICE_X65Y28         LUT1 (Prop_lut1_I0_O)        0.045    -0.252 r  u/clkdiv[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.252    u/clkdiv[8]_i_2_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.189 r  u/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    u/clkdiv_reg[8]_i_1_n_4
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.854    -0.836    u/clk_out
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105    -0.491    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.586    -0.595    u/clk_out
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.158    -0.296    u/clkdiv_reg_n_0_[15]
    SLICE_X65Y29         LUT1 (Prop_lut1_I0_O)        0.045    -0.251 r  u/clkdiv[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    u/clkdiv[12]_i_2_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.188 r  u/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.188    u/clkdiv_reg[12]_i_1_n_4
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.855    -0.835    u/clk_out
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[15]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105    -0.490    u/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  u/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.299    u/clkdiv_reg_n_0_[3]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.045    -0.254 r  u/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    u/clkdiv[0]_i_2_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.191 r  u/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    u/clkdiv_reg[0]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105    -0.493    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.189%)  route 0.225ns (51.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.592    -0.589    clk_out
    SLICE_X64Y37         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  A_reg[1]/Q
                         net (fo=27, routed)          0.225    -0.201    u/A_reg[0][2]
    SLICE_X64Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.156 r  u/x[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    u/fn_product_return[124]
    SLICE_X64Y30         FDRE                                         r  u/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.856    -0.834    u/clk_out
    SLICE_X64Y30         FDRE                                         r  u/x_reg[3]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.121    -0.459    u/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.585    -0.596    u/clk_out
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.299    u/clkdiv_reg_n_0_[4]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.254 r  u/clkdiv[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.254    u/clkdiv[4]_i_5_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.184 r  u/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.184    u/clkdiv_reg[4]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.853    -0.837    u/clk_out
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105    -0.491    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  u/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.301    u/clkdiv_reg_n_0_[0]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.045    -0.256 r  u/clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.256    u/clkdiv[0]_i_5_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.186 r  u/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.186    u/clkdiv_reg[0]_i_1_n_7
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105    -0.493    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.586    -0.595    u/clk_out
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.298    u/clkdiv_reg_n_0_[12]
    SLICE_X65Y29         LUT1 (Prop_lut1_I0_O)        0.045    -0.253 r  u/clkdiv[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.253    u/clkdiv[12]_i_5_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.183 r  u/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.183    u/clkdiv_reg[12]_i_1_n_7
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.855    -0.835    u/clk_out
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[12]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105    -0.490    u/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.587    -0.594    u/clk_out
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.156    -0.297    u/clkdiv_reg_n_0_[16]
    SLICE_X65Y30         LUT1 (Prop_lut1_I0_O)        0.045    -0.252 r  u/clkdiv[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.252    u/clkdiv[16]_i_5_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.182 r  u/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.182    u/clkdiv_reg[16]_i_1_n_7
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.856    -0.834    u/clk_out
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[16]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.105    -0.489    u/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.585    -0.596    u/clk_out
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.156    -0.299    u/clkdiv_reg_n_0_[8]
    SLICE_X65Y28         LUT1 (Prop_lut1_I0_O)        0.045    -0.254 r  u/clkdiv[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.254    u/clkdiv[8]_i_5_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.184 r  u/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.184    u/clkdiv_reg[8]_i_1_n_7
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.854    -0.836    u/clk_out
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[8]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105    -0.491    u/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.249ns (56.274%)  route 0.193ns (43.726%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.587    -0.594    u/clk_out
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.193    -0.260    u/s[1]
    SLICE_X65Y30         LUT1 (Prop_lut1_I0_O)        0.045    -0.215 r  u/clkdiv[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    u/clkdiv[16]_i_2_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.152 r  u/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.152    u/clkdiv_reg[16]_i_1_n_4
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.856    -0.834    u/clk_out
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[19]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.105    -0.489    u/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.292ns (65.163%)  route 0.156ns (34.837%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.585    -0.596    u/clk_out
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.299    u/clkdiv_reg_n_0_[4]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.254 r  u/clkdiv[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.254    u/clkdiv[4]_i_5_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.148 r  u/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.148    u/clkdiv_reg[4]_i_1_n_6
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.853    -0.837    u/clk_out
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105    -0.491    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.292ns (65.163%)  route 0.156ns (34.837%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.586    -0.595    u/clk_out
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.298    u/clkdiv_reg_n_0_[12]
    SLICE_X65Y29         LUT1 (Prop_lut1_I0_O)        0.045    -0.253 r  u/clkdiv[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.253    u/clkdiv[12]_i_5_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.147 r  u/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.147    u/clkdiv_reg[12]_i_1_n_6
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.855    -0.835    u/clk_out
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[13]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105    -0.490    u/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.292ns (65.163%)  route 0.156ns (34.837%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.587    -0.594    u/clk_out
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.156    -0.297    u/clkdiv_reg_n_0_[16]
    SLICE_X65Y30         LUT1 (Prop_lut1_I0_O)        0.045    -0.252 r  u/clkdiv[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.252    u/clkdiv[16]_i_5_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.146 r  u/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.146    u/clkdiv_reg[16]_i_1_n_6
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.856    -0.834    u/clk_out
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[17]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.105    -0.489    u/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.292ns (65.163%)  route 0.156ns (34.837%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  u/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.301    u/clkdiv_reg_n_0_[0]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.045    -0.256 r  u/clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.256    u/clkdiv[0]_i_5_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.150 r  u/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.150    u/clkdiv_reg[0]_i_1_n_6
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[1]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105    -0.493    u/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.292ns (65.163%)  route 0.156ns (34.837%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.585    -0.596    u/clk_out
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.156    -0.299    u/clkdiv_reg_n_0_[8]
    SLICE_X65Y28         LUT1 (Prop_lut1_I0_O)        0.045    -0.254 r  u/clkdiv[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.254    u/clkdiv[8]_i_5_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.148 r  u/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.148    u/clkdiv_reg[8]_i_1_n_6
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.854    -0.836    u/clk_out
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[9]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105    -0.491    u/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.659%)  route 0.281ns (57.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.591    clk_out
    SLICE_X64Y33         FDRE                                         r  B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  B_reg[3]/Q
                         net (fo=23, routed)          0.281    -0.146    u/Q[1]
    SLICE_X64Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.101 r  u/x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    u/fn_product_return[120]
    SLICE_X64Y30         FDRE                                         r  u/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.856    -0.834    u/clk_out
    SLICE_X64Y30         FDRE                                         r  u/x_reg[7]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.121    -0.459    u/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.185%)  route 0.254ns (54.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.591    clk_out
    SLICE_X64Y33         FDRE                                         r  B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  B_reg[3]/Q
                         net (fo=23, routed)          0.254    -0.174    u/Q[1]
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.045    -0.129 r  u/x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    u/fn_product_return[119]
    SLICE_X62Y31         FDRE                                         r  u/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.857    -0.833    u/clk_out
    SLICE_X62Y31         FDRE                                         r  u/x_reg[8]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.092    -0.487    u/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.252ns (53.378%)  route 0.220ns (46.622%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.585    -0.596    u/clk_out
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.220    -0.235    u/clkdiv_reg_n_0_[6]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.190 r  u/clkdiv[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.190    u/clkdiv[4]_i_3_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.124 r  u/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.124    u/clkdiv_reg[4]_i_1_n_5
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.853    -0.837    u/clk_out
    SLICE_X65Y27         FDRE                                         r  u/clkdiv_reg[6]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105    -0.491    u/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.252ns (53.378%)  route 0.220ns (46.622%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.585    -0.596    u/clk_out
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.220    -0.235    u/clkdiv_reg_n_0_[10]
    SLICE_X65Y28         LUT1 (Prop_lut1_I0_O)        0.045    -0.190 r  u/clkdiv[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.190    u/clkdiv[8]_i_3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.124 r  u/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.124    u/clkdiv_reg[8]_i_1_n_5
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.854    -0.836    u/clk_out
    SLICE_X65Y28         FDRE                                         r  u/clkdiv_reg[10]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105    -0.491    u/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.252ns (53.378%)  route 0.220ns (46.622%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.586    -0.595    u/clk_out
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.220    -0.234    u/clkdiv_reg_n_0_[14]
    SLICE_X65Y29         LUT1 (Prop_lut1_I0_O)        0.045    -0.189 r  u/clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.189    u/clkdiv[12]_i_3_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.123 r  u/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.123    u/clkdiv_reg[12]_i_1_n_5
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.855    -0.835    u/clk_out
    SLICE_X65Y29         FDRE                                         r  u/clkdiv_reg[14]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105    -0.490    u/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.252ns (53.378%)  route 0.220ns (46.622%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  u/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.220    -0.237    u/clkdiv_reg_n_0_[2]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.045    -0.192 r  u/clkdiv[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.192    u/clkdiv[0]_i_3_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.126 r  u/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.126    u/clkdiv_reg[0]_i_1_n_5
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u/clk_out
    SLICE_X65Y26         FDRE                                         r  u/clkdiv_reg[2]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105    -0.493    u/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.252ns (52.040%)  route 0.232ns (47.960%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.587    -0.594    u/clk_out
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.232    -0.221    u/s[0]
    SLICE_X65Y30         LUT1 (Prop_lut1_I0_O)        0.045    -0.176 r  u/clkdiv[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.176    u/clkdiv[16]_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.110 r  u/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.110    u/clkdiv_reg[16]_i_1_n_5
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.856    -0.834    u/clk_out
    SLICE_X65Y30         FDRE                                         r  u/clkdiv_reg[18]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.105    -0.489    u/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.244ns (48.350%)  route 0.261ns (51.650%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.591    clk_out
    SLICE_X64Y33         FDRE                                         r  A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  A_reg[3]/Q
                         net (fo=10, routed)          0.261    -0.167    u/A_reg[0][0]
    SLICE_X63Y29         MUXF8 (Prop_muxf8_S_O)       0.080    -0.087 r  u/x_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    u/fn_product_return[115]
    SLICE_X63Y29         FDRE                                         r  u/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.855    -0.835    u/clk_out
    SLICE_X63Y29         FDRE                                         r  u/x_reg[12]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105    -0.476    u/x_reg[12]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.209ns (39.510%)  route 0.320ns (60.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.591    clk_out
    SLICE_X64Y33         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  A_reg[0]/Q
                         net (fo=18, routed)          0.320    -0.107    u/A_reg[0][3]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.062 r  u/x[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    u/fn_product_return[114]
    SLICE_X63Y31         FDRE                                         r  u/x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.857    -0.833    u/clk_out
    SLICE_X63Y31         FDRE                                         r  u/x_reg[13]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.092    -0.487    u/x_reg[13]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.210ns (37.194%)  route 0.355ns (62.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.591    clk_out
    SLICE_X64Y33         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  A_reg[0]/Q
                         net (fo=18, routed)          0.355    -0.073    u/A_reg[0][3]
    SLICE_X63Y30         LUT4 (Prop_lut4_I2_O)        0.046    -0.027 r  u/x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    u/fn_product_return[122]
    SLICE_X63Y30         FDRE                                         r  u/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.856    -0.834    u/clk_out
    SLICE_X63Y30         FDRE                                         r  u/x_reg[5]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.107    -0.473    u/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.209ns (37.623%)  route 0.347ns (62.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.591    clk_out
    SLICE_X64Y33         FDRE                                         r  A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  A_reg[3]/Q
                         net (fo=10, routed)          0.347    -0.081    u/A_reg[0][0]
    SLICE_X63Y30         LUT4 (Prop_lut4_I0_O)        0.045    -0.036 r  u/x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.036    u/fn_product_return[123]
    SLICE_X63Y30         FDRE                                         r  u/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.856    -0.834    u/clk_out
    SLICE_X63Y30         FDRE                                         r  u/x_reg[4]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.092    -0.488    u/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.619%)  route 0.378ns (64.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.591    clk_out
    SLICE_X64Y33         FDRE                                         r  B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  B_reg[3]/Q
                         net (fo=23, routed)          0.378    -0.050    u/Q[1]
    SLICE_X64Y29         LUT6 (Prop_lut6_I0_O)        0.045    -0.005 r  u/x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.005    u/fn_product_return[118]
    SLICE_X64Y29         FDRE                                         r  u/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.855    -0.835    u/clk_out
    SLICE_X64Y29         FDRE                                         r  u/x_reg[9]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.120    -0.461    u/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.249ns (43.245%)  route 0.327ns (56.755%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.591    clk_out
    SLICE_X64Y33         FDRE                                         r  A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  A_reg[3]/Q
                         net (fo=10, routed)          0.327    -0.101    u/A_reg[0][0]
    SLICE_X62Y29         MUXF7 (Prop_muxf7_S_O)       0.085    -0.016 r  u/x_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    u/fn_product_return[117]
    SLICE_X62Y29         FDRE                                         r  u/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.855    -0.835    u/clk_out
    SLICE_X62Y29         FDRE                                         r  u/x_reg[10]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.105    -0.476    u/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.082%)  route 0.355ns (62.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.591    clk_out
    SLICE_X64Y33         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  A_reg[0]/Q
                         net (fo=18, routed)          0.355    -0.073    u/A_reg[0][3]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.028 r  u/x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    u/fn_product_return[127]
    SLICE_X63Y30         FDRE                                         r  u/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.856    -0.834    u/clk_out
    SLICE_X63Y30         FDRE                                         r  u/x_reg[0]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.091    -0.489    u/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.012%)  route 0.371ns (63.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.591    clk_out
    SLICE_X64Y33         FDRE                                         r  A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  A_reg[3]/Q
                         net (fo=10, routed)          0.371    -0.056    u/A_reg[0][0]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.011 r  u/x[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    u/fn_product_return[121]
    SLICE_X62Y30         FDRE                                         r  u/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.856    -0.834    u/clk_out
    SLICE_X62Y30         FDRE                                         r  u/x_reg[6]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.092    -0.488    u/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.209ns (32.272%)  route 0.439ns (67.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.591    clk_out
    SLICE_X64Y33         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  A_reg[0]/Q
                         net (fo=18, routed)          0.439     0.011    u/A_reg[0][3]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.056 r  u/x[14]_i_1/O
                         net (fo=1, routed)           0.000     0.056    u/fn_product_return[113]
    SLICE_X62Y30         FDRE                                         r  u/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.856    -0.834    u/clk_out
    SLICE_X62Y30         FDRE                                         r  u/x_reg[14]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.091    -0.489    u/x_reg[14]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.215ns (31.631%)  route 0.465ns (68.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.590    clk_out
    SLICE_X64Y35         FDRE                                         r  B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  B_reg[4]/Q
                         net (fo=24, routed)          0.465     0.038    u/Q[0]
    SLICE_X62Y29         LUT4 (Prop_lut4_I2_O)        0.051     0.089 r  u/x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.089    u/fn_product_return[125]
    SLICE_X62Y29         FDRE                                         r  u/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.855    -0.835    u/clk_out
    SLICE_X62Y29         FDRE                                         r  u/x_reg[2]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.107    -0.474    u/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.209ns (26.782%)  route 0.571ns (73.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.591    clk_out
    SLICE_X64Y33         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  A_reg[0]/Q
                         net (fo=18, routed)          0.571     0.144    u/A_reg[0][3]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.189 r  u/x[1]_i_1/O
                         net (fo=1, routed)           0.000     0.189    u/fn_product_return[126]
    SLICE_X62Y29         FDRE                                         r  u/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, routed)          0.855    -0.835    u/clk_out
    SLICE_X62Y29         FDRE                                         r  u/x_reg[1]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.092    -0.489    u/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.678    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.000      8.845      BUFGCTRL_X0Y0    clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.000      9.751      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y33     A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y37     A_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y35     A_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y33     A_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y35     B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y35     B_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y33     B_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y35     B_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y26     u/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y28     u/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y28     u/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y29     u/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y29     u/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y29     u/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y29     u/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y30     u/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y30     u/clkdiv_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y30     u/clkdiv_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y30     u/clkdiv_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y26     u/clkdiv_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y26     u/clkdiv_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y26     u/clkdiv_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y27     u/clkdiv_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y27     u/clkdiv_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y27     u/clkdiv_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y27     u/clkdiv_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y28     u/clkdiv_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y28     u/clkdiv_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X63Y30     u/x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X62Y29     u/x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y31     u/x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X63Y29     u/x_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X63Y31     u/x_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X62Y30     u/x_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X62Y29     u/x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X62Y29     u/x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y30     u/x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X63Y30     u/x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X63Y30     u/x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X62Y30     u/x_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y30     u/x_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X62Y31     u/x_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y29     u/x_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.000      202.360    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y27     u/clkdiv_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y27     u/clkdiv_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y27     u/clkdiv_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y27     u/clkdiv_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y33     A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y33     A_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y37     A_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     A_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     A_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y33     A_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y33     A_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     B_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     B_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     B_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     B_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y33     B_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y33     B_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     B_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     B_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y29     u/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y29     u/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y29     u/clkdiv_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y29     u/clkdiv_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y30     u/clkdiv_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y30     u/clkdiv_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y30     u/clkdiv_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y30     u/clkdiv_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X63Y30     u/x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X62Y29     u/x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y31     u/x_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X63Y29     u/x_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X63Y31     u/x_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X62Y30     u/x_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X62Y29     u/x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X62Y29     u/x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y30     u/x_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X63Y30     u/x_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X63Y30     u/x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X62Y30     u/x_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y30     u/x_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X62Y31     u/x_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y29     u/x_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y33     A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y33     A_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y33     B_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y33     A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y37     A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y37     A_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     A_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     A_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y33     A_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     B_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     B_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     B_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     B_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y33     B_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     B_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y35     B_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y26     u/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y26     u/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y29     u/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y29     u/clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y29     u/clkdiv_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y29     u/clkdiv_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y30     u/clkdiv_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y30     u/clkdiv_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y30     u/clkdiv_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y30     u/clkdiv_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y26     u/clkdiv_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y26     u/clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y26     u/clkdiv_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y26     u/clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y26     u/clkdiv_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y26     u/clkdiv_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y27     u/clkdiv_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y27     u/clkdiv_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y27     u/clkdiv_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y27     u/clkdiv_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y27     u/clkdiv_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y27     u/clkdiv_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y27     u/clkdiv_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y27     u/clkdiv_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y28     u/clkdiv_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X63Y30     u/x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X62Y29     u/x_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT



