{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573094191776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573094191782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 21:36:31 2019 " "Processing started: Wed Nov 06 21:36:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573094191782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573094191782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four_bit_bcd_rip_tff_cntr -c four_bit_bcd_rip_tff_cntr " "Command: quartus_map --read_settings_files=on --write_settings_files=off four_bit_bcd_rip_tff_cntr -c four_bit_bcd_rip_tff_cntr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573094191782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573094192629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573094192629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_bcd_rip_tff_cntr.v 2 2 " "Found 2 design units, including 2 entities, in source file four_bit_bcd_rip_tff_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_bcd_rip_tff_cntr " "Found entity 1: four_bit_bcd_rip_tff_cntr" {  } { { "four_bit_bcd_rip_tff_cntr.v" "" { Text "C:/Users/czhe/Downloads/digital_design/four_bit_bcd_rip_tff_cntr/four_bit_bcd_rip_tff_cntr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573094205830 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_ff " "Found entity 2: t_ff" {  } { { "four_bit_bcd_rip_tff_cntr.v" "" { Text "C:/Users/czhe/Downloads/digital_design/four_bit_bcd_rip_tff_cntr/four_bit_bcd_rip_tff_cntr.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573094205830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573094205830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn_in four_bit_bcd_rip_tff_cntr.v(34) " "Verilog HDL Implicit Net warning at four_bit_bcd_rip_tff_cntr.v(34): created implicit net for \"rstn_in\"" {  } { { "four_bit_bcd_rip_tff_cntr.v" "" { Text "C:/Users/czhe/Downloads/digital_design/four_bit_bcd_rip_tff_cntr/four_bit_bcd_rip_tff_cntr.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573094205831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_bcd_rip_tff_cntr " "Elaborating entity \"four_bit_bcd_rip_tff_cntr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573094205892 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rstn_in 0 four_bit_bcd_rip_tff_cntr.v(34) " "Net \"rstn_in\" at four_bit_bcd_rip_tff_cntr.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "four_bit_bcd_rip_tff_cntr.v" "" { Text "C:/Users/czhe/Downloads/digital_design/four_bit_bcd_rip_tff_cntr/four_bit_bcd_rip_tff_cntr.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573094205901 "|four_bit_bcd_rip_tff_cntr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_ff t_ff:tff_A0 " "Elaborating entity \"t_ff\" for hierarchy \"t_ff:tff_A0\"" {  } { { "four_bit_bcd_rip_tff_cntr.v" "tff_A0" { Text "C:/Users/czhe/Downloads/digital_design/four_bit_bcd_rip_tff_cntr/four_bit_bcd_rip_tff_cntr.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573094205936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573094206679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573094207291 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573094207291 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573094207514 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573094207514 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573094207514 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573094207514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573094207560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 21:36:47 2019 " "Processing ended: Wed Nov 06 21:36:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573094207560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573094207560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573094207560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573094207560 ""}
