#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Nov  7 01:13:59 2024
# Process ID: 10680
# Current directory: E:/Project/Capstone/Architecture/Architecture.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: E:/Project/Capstone/Architecture/Architecture.runs/synth_1/design_1_wrapper.vds
# Journal file: E:/Project/Capstone/Architecture/Architecture.runs/synth_1\vivado.jou
# Running On: DESKTOP-TDU015C, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 12, Host memory: 34306 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 473.434 ; gain = 179.617
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1 -directive AlternateRoutability -no_lc -shreg_min_size 10
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23604
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1349.367 ; gain = 437.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/Project/Capstone/Architecture/Architecture.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [e:/Project/Capstone/Architecture/Architecture.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_Motherboard_0_0' [E:/Project/Capstone/Architecture/Architecture.runs/synth_1/.Xil/Vivado-10680-DESKTOP-TDU015C/realtime/design_1_Motherboard_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Motherboard_0_0' (0#1) [E:/Project/Capstone/Architecture/Architecture.runs/synth_1/.Xil/Vivado-10680-DESKTOP-TDU015C/realtime/design_1_Motherboard_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [E:/Project/Capstone/Architecture/Architecture.runs/synth_1/.Xil/Vivado-10680-DESKTOP-TDU015C/realtime/design_1_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [E:/Project/Capstone/Architecture/Architecture.runs/synth_1/.Xil/Vivado-10680-DESKTOP-TDU015C/realtime/design_1_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [e:/Project/Capstone/Architecture/Architecture.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [E:/Project/Capstone/Architecture/Architecture.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1460.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Project/Capstone/Architecture/Architecture.gen/sources_1/bd/design_1/ip/design_1_Motherboard_0_0/design_1_Motherboard_0_0/design_1_Motherboard_0_0_in_context.xdc] for cell 'design_1_i/Motherboard_0'
Finished Parsing XDC File [e:/Project/Capstone/Architecture/Architecture.gen/sources_1/bd/design_1/ip/design_1_Motherboard_0_0/design_1_Motherboard_0_0/design_1_Motherboard_0_0_in_context.xdc] for cell 'design_1_i/Motherboard_0'
Parsing XDC File [e:/Project/Capstone/Architecture/Architecture.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [e:/Project/Capstone/Architecture/Architecture.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[19]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:49]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[0]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[9]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[12]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:52]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[31]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[20]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:54]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[21]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:55]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[24]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:56]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[26]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:57]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[29]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:58]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[10]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:59]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[2]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:60]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[30]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:61]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[7]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:62]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[11]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:63]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[13]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:64]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[14]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:65]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[16]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:66]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[18]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:67]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[28]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:68]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[1]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:69]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[5]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:70]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[15]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:71]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[17]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:72]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[23]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:73]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[25]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[3]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:75]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[4]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:76]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[6]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:77]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[8]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:78]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[22]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/Motherboard_0/inst/timer1/seconds_reg[27]'. [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc:80]
Finished Parsing XDC File [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Project/Capstone/Architecture/Architecture.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Project/Capstone/Architecture/Architecture.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1460.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1460.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  e:/Project/Capstone/Architecture/Architecture.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  e:/Project/Capstone/Architecture/Architecture.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property MARK_DEBUG = false for design_1_i/CLK. (constraint file  E:/Project/Capstone/Architecture/Architecture.srcs/constrs_1/new/pin_constraints.xdc, line 48).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Motherboard_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |design_1_Motherboard_0_0 |         1|
|2     |design_1_clk_wiz_0_0     |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |design_1_Motherboard_0 |     1|
|2     |design_1_clk_wiz_0     |     1|
|3     |IBUF                   |     3|
|4     |OBUF                   |    14|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1460.914 ; gain = 549.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1460.914 ; gain = 549.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1460.914 ; gain = 549.168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.164 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1475.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7f148f6f
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1475.785 ; gain = 984.477
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1475.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Project/Capstone/Architecture/Architecture.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 01:14:39 2024...
