// Seed: 1899517890
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  uwire id_16 = id_8;
  assign id_14 = (id_5);
  supply1 id_17;
  wire id_18 = id_2;
  wire id_19;
  assign id_1[1 : 1] = id_1;
  assign id_9 = 1'b0;
  id_20(
      .id_0(),
      .id_1(1'b0 - 1),
      .id_2(1),
      .id_3(id_1),
      .id_4(1),
      .id_5(1),
      .id_6(1'b0 ? id_16 : 1),
      .id_7(id_17 & 1'b0 + !1),
      .id_8(1),
      .id_9((""))
  );
  wire id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_21[1'h0] = 1;
  xor primCall (
      id_4,
      id_8,
      id_19,
      id_10,
      id_18,
      id_15,
      id_22,
      id_20,
      id_14,
      id_13,
      id_17,
      id_1,
      id_16,
      id_9,
      id_21
  );
  module_0 modCall_1 (
      id_21,
      id_17,
      id_10,
      id_2
  );
endmodule
