{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 4.30516,
	"cts__clock__skew__setup__pre_repair": 0.3625,
	"cts__clock__skew__hold__pre_repair": 0.3625,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.844721,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.847982,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 8,
	"cts__timing__drv__max_fanout__pre_repair": 72,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00654116,
	"cts__power__switching__total__pre_repair": 0.00157617,
	"cts__power__leakage__total__pre_repair": 1.71007e-06,
	"cts__power__total__pre_repair": 0.00811904,
	"cts__design__io__pre_repair": 165,
	"cts__design__die__area__pre_repair": 390856,
	"cts__design__core__area__pre_repair": 385937,
	"cts__design__instance__count__pre_repair": 8935,
	"cts__design__instance__area__pre_repair": 133738,
	"cts__design__instance__count__stdcell__pre_repair": 8935,
	"cts__design__instance__area__stdcell__pre_repair": 133738,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.346527,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.346527,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 4.30516,
	"cts__clock__skew__setup__post_repair": 0.3625,
	"cts__clock__skew__hold__post_repair": 0.3625,
	"cts__timing__drv__max_slew_limit__post_repair": 0.844721,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.847982,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 8,
	"cts__timing__drv__max_fanout__post_repair": 72,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.00654116,
	"cts__power__switching__total__post_repair": 0.00157617,
	"cts__power__leakage__total__post_repair": 1.71007e-06,
	"cts__power__total__post_repair": 0.00811904,
	"cts__design__io__post_repair": 165,
	"cts__design__die__area__post_repair": 390856,
	"cts__design__core__area__post_repair": 385937,
	"cts__design__instance__count__post_repair": 8935,
	"cts__design__instance__area__post_repair": 133738,
	"cts__design__instance__count__stdcell__post_repair": 8935,
	"cts__design__instance__area__stdcell__post_repair": 133738,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.346527,
	"cts__design__instance__utilization__stdcell__post_repair": 0.346527,
	"cts__design__instance__displacement__total": 360.86,
	"cts__design__instance__displacement__mean": 0.04,
	"cts__design__instance__displacement__max": 9.96,
	"cts__route__wirelength__estimated": 467240,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 467240,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 4.29992,
	"cts__clock__skew__setup": 0.357437,
	"cts__clock__skew__hold": 0.357437,
	"cts__timing__drv__max_slew_limit": 0.845559,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.848226,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 8,
	"cts__timing__drv__max_fanout": 72,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00654127,
	"cts__power__switching__total": 0.00157568,
	"cts__power__leakage__total": 1.71007e-06,
	"cts__power__total": 0.00811865,
	"cts__design__io": 165,
	"cts__design__die__area": 390856,
	"cts__design__core__area": 385937,
	"cts__design__instance__count": 8935,
	"cts__design__instance__area": 133738,
	"cts__design__instance__count__stdcell": 8935,
	"cts__design__instance__area__stdcell": 133738,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.346527,
	"cts__design__instance__utilization__stdcell": 0.346527
}