#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e7bada3850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e7baded470 .scope module, "axi_ram_tb" "axi_ram_tb" 3 1;
 .timescale 0 0;
P_000001e7bada1c70 .param/l "axi_addr_width" 0 3 2, +C4<00000000000000000000000000100000>;
P_000001e7bada1ca8 .param/l "axi_data_width" 0 3 3, +C4<00000000000000000000000000100000>;
P_000001e7bada1ce0 .param/l "img_bytes" 0 3 5, +C4<00000000000001000010101110000000>;
P_000001e7bada1d18 .param/l "ram_addr_width" 0 3 4, +C4<00000000000000000000000000010011>;
v000001e7bae51fc0_0 .var "axi_araddr", 31 0;
v000001e7bae51ac0_0 .net "axi_arready", 0 0, v000001e7bade7b90_0;  1 drivers
v000001e7bae530a0_0 .var "axi_arvalid", 0 0;
v000001e7bae526a0_0 .var "axi_awaddr", 31 0;
v000001e7bae51f20_0 .net "axi_awready", 0 0, v000001e7bade7eb0_0;  1 drivers
v000001e7bae53460_0 .var "axi_awvalid", 0 0;
v000001e7bae51840_0 .var "axi_bready", 0 0;
L_000001e7bae60118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e7bae51e80_0 .net "axi_bresp", 1 0, L_000001e7bae60118;  1 drivers
v000001e7bae521a0_0 .net "axi_bvalid", 0 0, v000001e7bae43a90_0;  1 drivers
v000001e7bae52740_0 .net "axi_rdata", 31 0, v000001e7bae43310_0;  1 drivers
v000001e7bae524c0_0 .var "axi_rready", 0 0;
L_000001e7bae60160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e7bae51c00_0 .net "axi_rresp", 1 0, L_000001e7bae60160;  1 drivers
v000001e7bae52380_0 .net "axi_rvalid", 0 0, v000001e7bae433b0_0;  1 drivers
v000001e7bae52ec0_0 .var "axi_wdata", 31 0;
v000001e7bae535a0_0 .net "axi_wready", 0 0, v000001e7bae44350_0;  1 drivers
v000001e7bae52a60_0 .var "axi_wstrb", 3 0;
v000001e7bae52920_0 .var "axi_wvalid", 0 0;
v000001e7bae51ca0_0 .var/i "chunk_size", 31 0;
v000001e7bae518e0_0 .var "clk", 0 0;
v000001e7bae51980_0 .var/i "fd", 31 0;
v000001e7bae51d40_0 .var/i "i", 31 0;
v000001e7bae51de0 .array "img_mem", 273279 0, 7 0;
v000001e7bae531e0_0 .var "rdata", 31 0;
v000001e7bae52ba0_0 .var "rst", 0 0;
E_000001e7bad99610 .event anyedge, v000001e7bae43590_0;
S_000001e7badf0740 .scope task, "axi_r32" "axi_r32" 3 119, 3 119 0, S_000001e7baded470;
 .timescale 0 0;
v000001e7bade77d0_0 .var "addr", 31 0;
v000001e7bade7870_0 .var "data", 31 0;
v000001e7bade79b0_0 .var/i "timeout", 31 0;
E_000001e7bad99090 .event posedge, v000001e7bae44b70_0;
TD_axi_ram_tb.axi_r32 ;
    %wait E_000001e7bad99090;
    %load/vec4 v000001e7bade77d0_0;
    %assign/vec4 v000001e7bae51fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7bae530a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7bade79b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001e7bae51ac0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v000001e7bade79b0_0;
    %cmpi/s 1000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_000001e7bad99090;
    %load/vec4 v000001e7bade79b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7bade79b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae530a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7bae524c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7bade79b0_0, 0, 32;
T_0.3 ;
    %load/vec4 v000001e7bae52380_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.5, 9;
    %load/vec4 v000001e7bade79b0_0;
    %cmpi/s 1000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.5;
    %flag_set/vec4 8;
    %jmp/0xz T_0.4, 8;
    %wait E_000001e7bad99090;
    %load/vec4 v000001e7bade79b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7bade79b0_0, 0, 32;
    %jmp T_0.3;
T_0.4 ;
    %load/vec4 v000001e7bae52740_0;
    %assign/vec4 v000001e7bade7870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae524c0_0, 0;
    %end;
S_000001e7badba640 .scope task, "axi_w32" "axi_w32" 3 80, 3 80 0, S_000001e7baded470;
 .timescale 0 0;
v000001e7bade72d0_0 .var "addr", 31 0;
v000001e7bade7f50_0 .var "data", 31 0;
v000001e7bade7d70_0 .var/i "timeout", 31 0;
TD_axi_ram_tb.axi_w32 ;
    %wait E_000001e7bad99090;
    %load/vec4 v000001e7bade72d0_0;
    %assign/vec4 v000001e7bae526a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7bae53460_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7bade7d70_0, 0, 32;
T_1.6 ;
    %load/vec4 v000001e7bae51f20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v000001e7bade7d70_0;
    %cmpi/s 1000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz T_1.7, 8;
    %wait E_000001e7bad99090;
    %load/vec4 v000001e7bade7d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7bade7d70_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae53460_0, 0;
    %wait E_000001e7bad99090;
    %load/vec4 v000001e7bade7f50_0;
    %assign/vec4 v000001e7bae52ec0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001e7bae52a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7bae52920_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7bade7d70_0, 0, 32;
T_1.9 ;
    %load/vec4 v000001e7bae535a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.11, 9;
    %load/vec4 v000001e7bade7d70_0;
    %cmpi/s 1000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0xz T_1.10, 8;
    %wait E_000001e7bad99090;
    %load/vec4 v000001e7bade7d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7bade7d70_0, 0, 32;
    %jmp T_1.9;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae52920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7bae51840_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7bade7d70_0, 0, 32;
T_1.12 ;
    %load/vec4 v000001e7bae521a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v000001e7bade7d70_0;
    %cmpi/s 1000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz T_1.13, 8;
    %wait E_000001e7bad99090;
    %load/vec4 v000001e7bade7d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7bade7d70_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae51840_0, 0;
    %end;
S_000001e7badba7d0 .scope module, "uut" "axi_ram_top" 3 43, 4 1 0, S_000001e7baded470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "axi_awaddr";
    .port_info 3 /INPUT 1 "axi_awvalid";
    .port_info 4 /OUTPUT 1 "axi_awready";
    .port_info 5 /INPUT 32 "axi_wdata";
    .port_info 6 /INPUT 4 "axi_wstrb";
    .port_info 7 /INPUT 1 "axi_wvalid";
    .port_info 8 /OUTPUT 1 "axi_wready";
    .port_info 9 /OUTPUT 2 "axi_bresp";
    .port_info 10 /OUTPUT 1 "axi_bvalid";
    .port_info 11 /INPUT 1 "axi_bready";
    .port_info 12 /INPUT 32 "axi_araddr";
    .port_info 13 /INPUT 1 "axi_arvalid";
    .port_info 14 /OUTPUT 1 "axi_arready";
    .port_info 15 /OUTPUT 32 "axi_rdata";
    .port_info 16 /OUTPUT 2 "axi_rresp";
    .port_info 17 /OUTPUT 1 "axi_rvalid";
    .port_info 18 /INPUT 1 "axi_rready";
    .port_info 19 /INPUT 1 "ram_b_en";
    .port_info 20 /INPUT 1 "ram_b_we";
    .port_info 21 /INPUT 19 "ram_b_addr";
    .port_info 22 /INPUT 8 "ram_b_wdata";
    .port_info 23 /OUTPUT 8 "ram_b_rdata";
P_000001e7baded600 .param/l "axi_addr_width" 0 4 2, +C4<00000000000000000000000000100000>;
P_000001e7baded638 .param/l "axi_data_width" 0 4 3, +C4<00000000000000000000000000100000>;
P_000001e7baded670 .param/l "ram_addr_width" 0 4 4, +C4<00000000000000000000000000010011>;
v000001e7bae43b30_0 .net "axi_araddr", 31 0, v000001e7bae51fc0_0;  1 drivers
v000001e7bae43bd0_0 .net "axi_arready", 0 0, v000001e7bade7b90_0;  alias, 1 drivers
v000001e7bae43d10_0 .net "axi_arvalid", 0 0, v000001e7bae530a0_0;  1 drivers
v000001e7bae44ad0_0 .net "axi_awaddr", 31 0, v000001e7bae526a0_0;  1 drivers
v000001e7bae44e90_0 .net "axi_awready", 0 0, v000001e7bade7eb0_0;  alias, 1 drivers
v000001e7bae44d50_0 .net "axi_awvalid", 0 0, v000001e7bae53460_0;  1 drivers
v000001e7bae44cb0_0 .net "axi_bready", 0 0, v000001e7bae51840_0;  1 drivers
v000001e7bae43770_0 .net "axi_bresp", 1 0, L_000001e7bae60118;  alias, 1 drivers
v000001e7bae43810_0 .net "axi_bvalid", 0 0, v000001e7bae43a90_0;  alias, 1 drivers
v000001e7bae438b0_0 .net "axi_rdata", 31 0, v000001e7bae43310_0;  alias, 1 drivers
v000001e7bae43950_0 .net "axi_rready", 0 0, v000001e7bae524c0_0;  1 drivers
v000001e7bae439f0_0 .net "axi_rresp", 1 0, L_000001e7bae60160;  alias, 1 drivers
v000001e7bae43db0_0 .net "axi_rvalid", 0 0, v000001e7bae433b0_0;  alias, 1 drivers
v000001e7bae440d0_0 .net "axi_wdata", 31 0, v000001e7bae52ec0_0;  1 drivers
v000001e7bae52560_0 .net "axi_wready", 0 0, v000001e7bae44350_0;  alias, 1 drivers
v000001e7bae51a20_0 .net "axi_wstrb", 3 0, v000001e7bae52a60_0;  1 drivers
v000001e7bae52240_0 .net "axi_wvalid", 0 0, v000001e7bae52920_0;  1 drivers
v000001e7bae527e0_0 .net "clk", 0 0, v000001e7bae518e0_0;  1 drivers
v000001e7bae52f60_0 .net "ram_a_addr", 18 0, v000001e7bae442b0_0;  1 drivers
v000001e7bae533c0_0 .net "ram_a_en", 0 0, v000001e7bae43130_0;  1 drivers
v000001e7bae522e0_0 .net "ram_a_rdata", 7 0, v000001e7bae43f90_0;  1 drivers
v000001e7bae529c0_0 .net "ram_a_wdata", 7 0, v000001e7bae44670_0;  1 drivers
v000001e7bae53500_0 .net "ram_a_we", 0 0, v000001e7bae431d0_0;  1 drivers
L_000001e7bae60238 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e7bae536e0_0 .net "ram_b_addr", 18 0, L_000001e7bae60238;  1 drivers
L_000001e7bae601a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e7bae53000_0 .net "ram_b_en", 0 0, L_000001e7bae601a8;  1 drivers
v000001e7bae52600_0 .net "ram_b_rdata", 7 0, v000001e7bae43270_0;  1 drivers
L_000001e7bae60280 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e7bae51b60_0 .net "ram_b_wdata", 7 0, L_000001e7bae60280;  1 drivers
L_000001e7bae601f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e7bae53640_0 .net "ram_b_we", 0 0, L_000001e7bae601f0;  1 drivers
v000001e7bae52420_0 .net "rst", 0 0, v000001e7bae52ba0_0;  1 drivers
S_000001e7badc5240 .scope module, "axi_lite_u" "axi_lite" 4 46, 5 1 0, S_000001e7badba7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "axi_awaddr";
    .port_info 3 /INPUT 1 "axi_awvalid";
    .port_info 4 /OUTPUT 1 "axi_awready";
    .port_info 5 /INPUT 32 "axi_wdata";
    .port_info 6 /INPUT 4 "axi_wstrb";
    .port_info 7 /INPUT 1 "axi_wvalid";
    .port_info 8 /OUTPUT 1 "axi_wready";
    .port_info 9 /OUTPUT 2 "axi_bresp";
    .port_info 10 /OUTPUT 1 "axi_bvalid";
    .port_info 11 /INPUT 1 "axi_bready";
    .port_info 12 /INPUT 32 "axi_araddr";
    .port_info 13 /INPUT 1 "axi_arvalid";
    .port_info 14 /OUTPUT 1 "axi_arready";
    .port_info 15 /OUTPUT 32 "axi_rdata";
    .port_info 16 /OUTPUT 2 "axi_rresp";
    .port_info 17 /OUTPUT 1 "axi_rvalid";
    .port_info 18 /INPUT 1 "axi_rready";
    .port_info 19 /OUTPUT 1 "ram_a_en";
    .port_info 20 /OUTPUT 1 "ram_a_we";
    .port_info 21 /OUTPUT 19 "ram_a_addr";
    .port_info 22 /OUTPUT 8 "ram_a_wdata";
    .port_info 23 /INPUT 8 "ram_a_rdata";
P_000001e7badcc6b0 .param/l "axi_addr_width" 0 5 2, +C4<00000000000000000000000000100000>;
P_000001e7badcc6e8 .param/l "axi_data_width" 0 5 3, +C4<00000000000000000000000000100000>;
P_000001e7badcc720 .param/l "ram_addr_width" 0 5 4, +C4<00000000000000000000000000010011>;
v000001e7bade7730_0 .net *"_ivl_1", 18 0, L_000001e7bae52b00;  1 drivers
v000001e7bade7370_0 .net *"_ivl_12", 16 0, L_000001e7bae52060;  1 drivers
L_000001e7bae600d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e7bade74b0_0 .net *"_ivl_14", 1 0, L_000001e7bae600d0;  1 drivers
v000001e7bade7550_0 .net *"_ivl_4", 16 0, L_000001e7bae52880;  1 drivers
L_000001e7bae60088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e7bade7910_0 .net *"_ivl_6", 1 0, L_000001e7bae60088;  1 drivers
v000001e7bade7e10_0 .net *"_ivl_9", 18 0, L_000001e7bae52ce0;  1 drivers
v000001e7bade7a50_0 .var "araddr_q", 31 0;
v000001e7bade7af0_0 .var "awaddr_q", 31 0;
v000001e7bade75f0_0 .net "axi_araddr", 31 0, v000001e7bae51fc0_0;  alias, 1 drivers
v000001e7bade7b90_0 .var "axi_arready", 0 0;
v000001e7bade7c30_0 .net "axi_arvalid", 0 0, v000001e7bae530a0_0;  alias, 1 drivers
v000001e7bade7cd0_0 .net "axi_awaddr", 31 0, v000001e7bae526a0_0;  alias, 1 drivers
v000001e7bade7eb0_0 .var "axi_awready", 0 0;
v000001e7bade70f0_0 .net "axi_awvalid", 0 0, v000001e7bae53460_0;  alias, 1 drivers
v000001e7bae445d0_0 .net "axi_bready", 0 0, v000001e7bae51840_0;  alias, 1 drivers
v000001e7bae44210_0 .net "axi_bresp", 1 0, L_000001e7bae60118;  alias, 1 drivers
v000001e7bae43a90_0 .var "axi_bvalid", 0 0;
v000001e7bae43310_0 .var "axi_rdata", 31 0;
v000001e7bae43e50_0 .net "axi_rready", 0 0, v000001e7bae524c0_0;  alias, 1 drivers
v000001e7bae44a30_0 .net "axi_rresp", 1 0, L_000001e7bae60160;  alias, 1 drivers
v000001e7bae433b0_0 .var "axi_rvalid", 0 0;
v000001e7bae447b0_0 .net "axi_wdata", 31 0, v000001e7bae52ec0_0;  alias, 1 drivers
v000001e7bae44350_0 .var "axi_wready", 0 0;
v000001e7bae43450_0 .net "axi_wstrb", 3 0, v000001e7bae52a60_0;  alias, 1 drivers
v000001e7bae44850_0 .net "axi_wvalid", 0 0, v000001e7bae52920_0;  alias, 1 drivers
v000001e7bae448f0_0 .net "base_r", 18 0, L_000001e7bae52100;  1 drivers
v000001e7bae434f0_0 .net "base_w", 18 0, L_000001e7bae52c40;  1 drivers
v000001e7bae44170_0 .var "byte_idx", 1 0;
v000001e7bae44b70_0 .net "clk", 0 0, v000001e7bae518e0_0;  alias, 1 drivers
v000001e7bae442b0_0 .var "ram_a_addr", 18 0;
v000001e7bae43130_0 .var "ram_a_en", 0 0;
v000001e7bae44c10_0 .net "ram_a_rdata", 7 0, v000001e7bae43f90_0;  alias, 1 drivers
v000001e7bae44670_0 .var "ram_a_wdata", 7 0;
v000001e7bae431d0_0 .var "ram_a_we", 0 0;
v000001e7bae43ef0_0 .var "read_active", 0 0;
v000001e7bae43590_0 .net "rst", 0 0, v000001e7bae52ba0_0;  alias, 1 drivers
v000001e7bae44530_0 .var "write_active", 0 0;
L_000001e7bae52b00 .part v000001e7bade7af0_0, 2, 19;
L_000001e7bae52880 .part L_000001e7bae52b00, 0, 17;
L_000001e7bae52c40 .concat [ 2 17 0 0], L_000001e7bae60088, L_000001e7bae52880;
L_000001e7bae52ce0 .part v000001e7bade7a50_0, 2, 19;
L_000001e7bae52060 .part L_000001e7bae52ce0, 0, 17;
L_000001e7bae52100 .concat [ 2 17 0 0], L_000001e7bae600d0, L_000001e7bae52060;
S_000001e7bada4a10 .scope module, "dpram_u" "dp_ram" 4 76, 6 1 0, S_000001e7badba7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "a_en";
    .port_info 3 /INPUT 1 "a_we";
    .port_info 4 /INPUT 19 "a_addr";
    .port_info 5 /INPUT 8 "a_wdata";
    .port_info 6 /OUTPUT 8 "a_rdata";
    .port_info 7 /INPUT 1 "b_en";
    .port_info 8 /INPUT 1 "b_we";
    .port_info 9 /INPUT 19 "b_addr";
    .port_info 10 /INPUT 8 "b_wdata";
    .port_info 11 /OUTPUT 8 "b_rdata";
P_000001e7baddf990 .param/l "addr_width" 0 6 3, +C4<00000000000000000000000000010011>;
P_000001e7baddf9c8 .param/l "data_width" 0 6 2, +C4<00000000000000000000000000001000>;
v000001e7bae443f0_0 .net "a_addr", 18 0, v000001e7bae442b0_0;  alias, 1 drivers
v000001e7bae44490_0 .net "a_en", 0 0, v000001e7bae43130_0;  alias, 1 drivers
v000001e7bae43f90_0 .var "a_rdata", 7 0;
v000001e7bae43630_0 .net "a_wdata", 7 0, v000001e7bae44670_0;  alias, 1 drivers
v000001e7bae44030_0 .net "a_we", 0 0, v000001e7bae431d0_0;  alias, 1 drivers
v000001e7bae43c70_0 .net "b_addr", 18 0, L_000001e7bae60238;  alias, 1 drivers
v000001e7bae44710_0 .net "b_en", 0 0, L_000001e7bae601a8;  alias, 1 drivers
v000001e7bae43270_0 .var "b_rdata", 7 0;
v000001e7bae436d0_0 .net "b_wdata", 7 0, L_000001e7bae60280;  alias, 1 drivers
v000001e7bae42ff0_0 .net "b_we", 0 0, L_000001e7bae601f0;  alias, 1 drivers
v000001e7bae44990_0 .net "clk", 0 0, v000001e7bae518e0_0;  alias, 1 drivers
v000001e7bae43090 .array "mem", 524287 0, 7 0;
v000001e7bae44df0_0 .net "rst", 0 0, v000001e7bae52ba0_0;  alias, 1 drivers
    .scope S_000001e7badc5240;
T_2 ;
    %wait E_000001e7bad99090;
    %load/vec4 v000001e7bae43590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bade7eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae44350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae43a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae43130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae431d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae44530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e7bae44170_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bade7eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae44350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae43130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae431d0_0, 0;
    %load/vec4 v000001e7bade70f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.5, 10;
    %load/vec4 v000001e7bae44530_0;
    %nor/r;
    %and;
T_2.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001e7bae43a90_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7bade7eb0_0, 0;
    %load/vec4 v000001e7bade7cd0_0;
    %assign/vec4 v000001e7bade7af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7bae44530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e7bae44170_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001e7bae44530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %load/vec4 v000001e7bae44850_0;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7bae44350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7bae43130_0, 0;
    %load/vec4 v000001e7bae43450_0;
    %load/vec4 v000001e7bae44170_0;
    %part/u 1;
    %assign/vec4 v000001e7bae431d0_0, 0;
    %load/vec4 v000001e7bae434f0_0;
    %load/vec4 v000001e7bae44170_0;
    %pad/u 19;
    %add;
    %assign/vec4 v000001e7bae442b0_0, 0;
    %load/vec4 v000001e7bae447b0_0;
    %load/vec4 v000001e7bae44170_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v000001e7bae44670_0, 0;
    %load/vec4 v000001e7bae44170_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae44530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7bae43a90_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000001e7bae44170_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001e7bae44170_0, 0;
T_2.10 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000001e7bae43a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v000001e7bae445d0_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae43a90_0, 0;
T_2.11 ;
T_2.7 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e7badc5240;
T_3 ;
    %wait E_000001e7bad99090;
    %load/vec4 v000001e7bae43590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bade7b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae433b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7bae43310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae43ef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e7bae44170_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bade7b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae43130_0, 0;
    %load/vec4 v000001e7bade7c30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.5, 10;
    %load/vec4 v000001e7bae43ef0_0;
    %nor/r;
    %and;
T_3.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001e7bae433b0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7bade7b90_0, 0;
    %load/vec4 v000001e7bade75f0_0;
    %assign/vec4 v000001e7bade7a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7bae43ef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e7bae44170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7bae43310_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001e7bae43ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7bae43130_0, 0;
    %load/vec4 v000001e7bae448f0_0;
    %load/vec4 v000001e7bae44170_0;
    %pad/u 19;
    %add;
    %assign/vec4 v000001e7bae442b0_0, 0;
    %load/vec4 v000001e7bae44c10_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001e7bae44170_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001e7bae43310_0, 4, 5;
    %load/vec4 v000001e7bae44170_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae43ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7bae433b0_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000001e7bae44170_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001e7bae44170_0, 0;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000001e7bae433b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v000001e7bae43e50_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7bae433b0_0, 0;
T_3.10 ;
T_3.7 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e7bada4a10;
T_4 ;
    %wait E_000001e7bad99090;
    %load/vec4 v000001e7bae44df0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7bae43f90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e7bae44490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001e7bae44030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e7bae43630_0;
    %load/vec4 v000001e7bae443f0_0;
    %pad/u 21;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7bae43090, 0, 4;
T_4.4 ;
    %load/vec4 v000001e7bae443f0_0;
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v000001e7bae43090, 4;
    %assign/vec4 v000001e7bae43f90_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e7bada4a10;
T_5 ;
    %wait E_000001e7bad99090;
    %load/vec4 v000001e7bae44df0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7bae43270_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e7bae44710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001e7bae42ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001e7bae436d0_0;
    %load/vec4 v000001e7bae43c70_0;
    %pad/u 21;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7bae43090, 0, 4;
T_5.4 ;
    %load/vec4 v000001e7bae43c70_0;
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v000001e7bae43090, 4;
    %assign/vec4 v000001e7bae43270_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e7baded470;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7bae518e0_0, 0, 1;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v000001e7bae518e0_0;
    %inv;
    %store/vec4 v000001e7bae518e0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001e7baded470;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7bae52ba0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e7bad99090;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7bae52ba0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001e7baded470;
T_8 ;
    %vpi_call/w 3 75 "$readmemh", "C:/Users/piyus/vlsi_lab/dpram_axi/verilog/image.hex", v000001e7bae51de0 {0 0 0};
    %vpi_call/w 3 76 "$display", "Loaded image.hex into memory (size = %0d bytes)", P_000001e7bada1ce0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001e7baded470;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7bae53460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7bae52920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7bae51840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7bae530a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7bae524c0_0, 0, 1;
T_9.0 ;
    %load/vec4 v000001e7bae52ba0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.1, 6;
    %wait E_000001e7bad99610;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 10, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e7bad99090;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %vpi_func 3 163 "$fopen" 32, "C:/Users/piyus/vlsi_lab/dpram_axi/verilog/ram_dump.bin", "wb" {0 0 0};
    %store/vec4 v000001e7bae51980_0, 0, 32;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v000001e7bae51ca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7bae51d40_0, 0, 32;
T_9.4 ;
    %load/vec4 v000001e7bae51d40_0;
    %cmpi/s 273280, 0, 32;
    %jmp/0xz T_9.5, 5;
    %load/vec4 v000001e7bae51d40_0;
    %store/vec4 v000001e7bade72d0_0, 0, 32;
    %load/vec4 v000001e7bae51d40_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001e7bae51de0, 4;
    %load/vec4 v000001e7bae51d40_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001e7bae51de0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e7bae51d40_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001e7bae51de0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v000001e7bae51d40_0;
    %load/vec4a v000001e7bae51de0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e7bade7f50_0, 0, 32;
    %fork TD_axi_ram_tb.axi_w32, S_000001e7badba640;
    %join;
    %load/vec4 v000001e7bae51d40_0;
    %load/vec4 v000001e7bae51ca0_0;
    %muli 4, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_call/w 3 170 "$display", "AXI write progress: %0d/%0d bytes", v000001e7bae51d40_0, P_000001e7bada1ce0 {0 0 0};
T_9.6 ;
    %load/vec4 v000001e7bae51d40_0;
    %addi 4, 0, 32;
    %store/vec4 v000001e7bae51d40_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7bae51d40_0, 0, 32;
T_9.8 ;
    %load/vec4 v000001e7bae51d40_0;
    %cmpi/s 273280, 0, 32;
    %jmp/0xz T_9.9, 5;
    %load/vec4 v000001e7bae51d40_0;
    %store/vec4 v000001e7bade77d0_0, 0, 32;
    %fork TD_axi_ram_tb.axi_r32, S_000001e7badf0740;
    %join;
    %load/vec4 v000001e7bade7870_0;
    %store/vec4 v000001e7bae531e0_0, 0, 32;
    %vpi_call/w 3 176 "$fwrite", v000001e7bae51980_0, "%c", &PV<v000001e7bae531e0_0, 0, 8> {0 0 0};
    %vpi_call/w 3 177 "$fwrite", v000001e7bae51980_0, "%c", &PV<v000001e7bae531e0_0, 8, 8> {0 0 0};
    %vpi_call/w 3 178 "$fwrite", v000001e7bae51980_0, "%c", &PV<v000001e7bae531e0_0, 16, 8> {0 0 0};
    %vpi_call/w 3 179 "$fwrite", v000001e7bae51980_0, "%c", &PV<v000001e7bae531e0_0, 24, 8> {0 0 0};
    %load/vec4 v000001e7bae51d40_0;
    %load/vec4 v000001e7bae51ca0_0;
    %muli 4, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_call/w 3 181 "$display", "AXI read progress: %0d/%0d bytes", v000001e7bae51d40_0, P_000001e7bada1ce0 {0 0 0};
T_9.10 ;
    %load/vec4 v000001e7bae51d40_0;
    %addi 4, 0, 32;
    %store/vec4 v000001e7bae51d40_0, 0, 32;
    %jmp T_9.8;
T_9.9 ;
    %vpi_call/w 3 184 "$fclose", v000001e7bae51980_0 {0 0 0};
    %vpi_call/w 3 185 "$display", "RAM dump written successfully to ram_dump.bin!" {0 0 0};
    %vpi_call/w 3 186 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "axi_ram_tb.v";
    "axi_ram_top.v";
    "axi_lite.v";
    "dp_ram.v";
