<profile>

<section name = "Vitis HLS Report for 'load_buffer_tile_c2'" level="0">
<item name = "Date">Wed Nov  1 18:49:28 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4710, 4710, 47.100 us, 47.100 us, 4710, 4710, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_load_buffer_tile_c2_Pipeline_1_fu_130">load_buffer_tile_c2_Pipeline_1, 2314, 2314, 23.140 us, 23.140 us, 2314, 2314, no</column>
<column name="grp_load_buffer_tile_c2_Pipeline_2_fu_136">load_buffer_tile_c2_Pipeline_2, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142">load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1, 2393, 2393, 23.930 us, 23.930 us, 2393, 2393, no</column>
<column name="grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190">load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4, 267, 267, 2.670 us, 2.670 us, 267, 267, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 484, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 29415, 34398, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 174, -</column>
<column name="Register">-, -, 264, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 21, 49, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_load_buffer_tile_c2_Pipeline_1_fu_130">load_buffer_tile_c2_Pipeline_1, 0, 0, 14, 65, 0</column>
<column name="grp_load_buffer_tile_c2_Pipeline_2_fu_136">load_buffer_tile_c2_Pipeline_2, 0, 0, 11, 60, 0</column>
<column name="grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142">load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1, 0, 1, 29255, 33978, 0</column>
<column name="grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190">load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4, 0, 0, 135, 295, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="xClamped_10_fu_286_p2">+, 0, 0, 15, 8, 4</column>
<column name="xClamped_11_fu_293_p2">+, 0, 0, 15, 8, 4</column>
<column name="xClamped_12_fu_300_p2">+, 0, 0, 15, 8, 4</column>
<column name="xClamped_13_fu_307_p2">+, 0, 0, 15, 8, 4</column>
<column name="xClamped_14_fu_314_p2">+, 0, 0, 15, 8, 4</column>
<column name="xClamped_15_fu_321_p2">+, 0, 0, 15, 8, 5</column>
<column name="xClamped_1_fu_223_p2">+, 0, 0, 15, 8, 2</column>
<column name="xClamped_2_fu_230_p2">+, 0, 0, 15, 8, 2</column>
<column name="xClamped_3_fu_237_p2">+, 0, 0, 15, 8, 3</column>
<column name="xClamped_4_fu_244_p2">+, 0, 0, 15, 8, 3</column>
<column name="xClamped_5_fu_251_p2">+, 0, 0, 15, 8, 3</column>
<column name="xClamped_6_fu_258_p2">+, 0, 0, 15, 8, 3</column>
<column name="xClamped_7_fu_265_p2">+, 0, 0, 15, 8, 4</column>
<column name="xClamped_8_fu_272_p2">+, 0, 0, 15, 8, 4</column>
<column name="xClamped_9_fu_279_p2">+, 0, 0, 15, 8, 4</column>
<column name="xClamped_fu_216_p2">+, 0, 0, 15, 8, 1</column>
<column name="yClamped_10_fu_398_p2">+, 0, 0, 15, 8, 4</column>
<column name="yClamped_11_fu_405_p2">+, 0, 0, 15, 8, 4</column>
<column name="yClamped_12_fu_412_p2">+, 0, 0, 15, 8, 4</column>
<column name="yClamped_13_fu_419_p2">+, 0, 0, 15, 8, 4</column>
<column name="yClamped_14_fu_426_p2">+, 0, 0, 15, 8, 4</column>
<column name="yClamped_15_fu_433_p2">+, 0, 0, 15, 8, 5</column>
<column name="yClamped_1_fu_335_p2">+, 0, 0, 15, 8, 2</column>
<column name="yClamped_2_fu_342_p2">+, 0, 0, 15, 8, 2</column>
<column name="yClamped_3_fu_349_p2">+, 0, 0, 15, 8, 3</column>
<column name="yClamped_4_fu_356_p2">+, 0, 0, 15, 8, 3</column>
<column name="yClamped_5_fu_363_p2">+, 0, 0, 15, 8, 3</column>
<column name="yClamped_6_fu_370_p2">+, 0, 0, 15, 8, 3</column>
<column name="yClamped_7_fu_377_p2">+, 0, 0, 15, 8, 4</column>
<column name="yClamped_8_fu_384_p2">+, 0, 0, 15, 8, 4</column>
<column name="yClamped_9_fu_391_p2">+, 0, 0, 15, 8, 4</column>
<column name="yClamped_fu_328_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="input_fm_buffer_1_address0">14, 3, 12, 36</column>
<column name="input_fm_buffer_1_ce0">14, 3, 1, 3</column>
<column name="input_fm_buffer_1_d0">14, 3, 32, 96</column>
<column name="input_fm_buffer_1_we0">14, 3, 1, 3</column>
<column name="m_axi_i2_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_i2_RREADY">9, 2, 1, 2</column>
<column name="m_axi_w2_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_w2_RREADY">9, 2, 1, 2</column>
<column name="weights_buffer_0_0_0_address0">14, 3, 5, 15</column>
<column name="weights_buffer_0_0_0_ce0">14, 3, 1, 3</column>
<column name="weights_buffer_0_0_0_d0">14, 3, 32, 96</column>
<column name="weights_buffer_0_0_0_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_start_reg">1, 0, 1, 0</column>
<column name="xClamped_10_reg_516">8, 0, 8, 0</column>
<column name="xClamped_11_reg_521">8, 0, 8, 0</column>
<column name="xClamped_12_reg_526">8, 0, 8, 0</column>
<column name="xClamped_13_reg_531">8, 0, 8, 0</column>
<column name="xClamped_14_reg_536">8, 0, 8, 0</column>
<column name="xClamped_15_reg_541">8, 0, 8, 0</column>
<column name="xClamped_1_reg_471">8, 0, 8, 0</column>
<column name="xClamped_2_reg_476">8, 0, 8, 0</column>
<column name="xClamped_3_reg_481">8, 0, 8, 0</column>
<column name="xClamped_4_reg_486">8, 0, 8, 0</column>
<column name="xClamped_5_reg_491">8, 0, 8, 0</column>
<column name="xClamped_6_reg_496">8, 0, 8, 0</column>
<column name="xClamped_7_reg_501">8, 0, 8, 0</column>
<column name="xClamped_8_reg_506">8, 0, 8, 0</column>
<column name="xClamped_9_reg_511">8, 0, 8, 0</column>
<column name="xClamped_reg_466">8, 0, 8, 0</column>
<column name="yClamped_10_reg_596">8, 0, 8, 0</column>
<column name="yClamped_11_reg_601">8, 0, 8, 0</column>
<column name="yClamped_12_reg_606">8, 0, 8, 0</column>
<column name="yClamped_13_reg_611">8, 0, 8, 0</column>
<column name="yClamped_14_reg_616">8, 0, 8, 0</column>
<column name="yClamped_15_reg_621">8, 0, 8, 0</column>
<column name="yClamped_1_reg_551">8, 0, 8, 0</column>
<column name="yClamped_2_reg_556">8, 0, 8, 0</column>
<column name="yClamped_3_reg_561">8, 0, 8, 0</column>
<column name="yClamped_4_reg_566">8, 0, 8, 0</column>
<column name="yClamped_5_reg_571">8, 0, 8, 0</column>
<column name="yClamped_6_reg_576">8, 0, 8, 0</column>
<column name="yClamped_7_reg_581">8, 0, 8, 0</column>
<column name="yClamped_8_reg_586">8, 0, 8, 0</column>
<column name="yClamped_9_reg_591">8, 0, 8, 0</column>
<column name="yClamped_reg_546">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_buffer_tile_c2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_buffer_tile_c2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_buffer_tile_c2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_buffer_tile_c2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_buffer_tile_c2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_buffer_tile_c2, return value</column>
<column name="m_axi_i2_AWVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWADDR">out, 64, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWLEN">out, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWSIZE">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWBURST">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWLOCK">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWCACHE">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWPROT">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWQOS">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWREGION">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WDATA">out, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_WSTRB">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_WLAST">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARADDR">out, 64, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARLEN">out, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARSIZE">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARBURST">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARLOCK">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARCACHE">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARPROT">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARQOS">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARREGION">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RVALID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RREADY">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RDATA">in, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_RLAST">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RFIFONUM">in, 13, m_axi, i2, pointer</column>
<column name="m_axi_i2_RUSER">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RRESP">in, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_BVALID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BREADY">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BRESP">in, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_BID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BUSER">in, 1, m_axi, i2, pointer</column>
<column name="input_fm">in, 64, ap_none, input_fm, scalar</column>
<column name="m_axi_w2_AWVALID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWREADY">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWADDR">out, 64, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWLEN">out, 32, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWSIZE">out, 3, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWBURST">out, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWLOCK">out, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWCACHE">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWPROT">out, 3, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWQOS">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWREGION">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWUSER">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WVALID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WREADY">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WDATA">out, 32, m_axi, w2, pointer</column>
<column name="m_axi_w2_WSTRB">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_WLAST">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WUSER">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARVALID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARREADY">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARADDR">out, 64, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARLEN">out, 32, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARSIZE">out, 3, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARBURST">out, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARLOCK">out, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARCACHE">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARPROT">out, 3, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARQOS">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARREGION">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARUSER">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RVALID">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RREADY">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RDATA">in, 32, m_axi, w2, pointer</column>
<column name="m_axi_w2_RLAST">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RID">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RFIFONUM">in, 13, m_axi, w2, pointer</column>
<column name="m_axi_w2_RUSER">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RRESP">in, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_BVALID">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_BREADY">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_BRESP">in, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_BID">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_BUSER">in, 1, m_axi, w2, pointer</column>
<column name="conv2_weights">in, 64, ap_none, conv2_weights, scalar</column>
<column name="tx0">in, 8, ap_none, tx0, scalar</column>
<column name="ty0">in, 8, ap_none, ty0, scalar</column>
<column name="tn0">in, 6, ap_none, tn0, scalar</column>
<column name="input_fm_buffer_1_address0">out, 12, ap_memory, input_fm_buffer_1, array</column>
<column name="input_fm_buffer_1_ce0">out, 1, ap_memory, input_fm_buffer_1, array</column>
<column name="input_fm_buffer_1_we0">out, 1, ap_memory, input_fm_buffer_1, array</column>
<column name="input_fm_buffer_1_d0">out, 32, ap_memory, input_fm_buffer_1, array</column>
<column name="weights_buffer_0_0_0_address0">out, 5, ap_memory, weights_buffer_0_0_0, array</column>
<column name="weights_buffer_0_0_0_ce0">out, 1, ap_memory, weights_buffer_0_0_0, array</column>
<column name="weights_buffer_0_0_0_we0">out, 1, ap_memory, weights_buffer_0_0_0, array</column>
<column name="weights_buffer_0_0_0_d0">out, 32, ap_memory, weights_buffer_0_0_0, array</column>
<column name="weights_buffer_0_0_1_address0">out, 5, ap_memory, weights_buffer_0_0_1, array</column>
<column name="weights_buffer_0_0_1_ce0">out, 1, ap_memory, weights_buffer_0_0_1, array</column>
<column name="weights_buffer_0_0_1_we0">out, 1, ap_memory, weights_buffer_0_0_1, array</column>
<column name="weights_buffer_0_0_1_d0">out, 32, ap_memory, weights_buffer_0_0_1, array</column>
<column name="weights_buffer_0_0_2_address0">out, 5, ap_memory, weights_buffer_0_0_2, array</column>
<column name="weights_buffer_0_0_2_ce0">out, 1, ap_memory, weights_buffer_0_0_2, array</column>
<column name="weights_buffer_0_0_2_we0">out, 1, ap_memory, weights_buffer_0_0_2, array</column>
<column name="weights_buffer_0_0_2_d0">out, 32, ap_memory, weights_buffer_0_0_2, array</column>
<column name="weights_buffer_0_0_3_address0">out, 5, ap_memory, weights_buffer_0_0_3, array</column>
<column name="weights_buffer_0_0_3_ce0">out, 1, ap_memory, weights_buffer_0_0_3, array</column>
<column name="weights_buffer_0_0_3_we0">out, 1, ap_memory, weights_buffer_0_0_3, array</column>
<column name="weights_buffer_0_0_3_d0">out, 32, ap_memory, weights_buffer_0_0_3, array</column>
<column name="weights_buffer_0_0_4_address0">out, 5, ap_memory, weights_buffer_0_0_4, array</column>
<column name="weights_buffer_0_0_4_ce0">out, 1, ap_memory, weights_buffer_0_0_4, array</column>
<column name="weights_buffer_0_0_4_we0">out, 1, ap_memory, weights_buffer_0_0_4, array</column>
<column name="weights_buffer_0_0_4_d0">out, 32, ap_memory, weights_buffer_0_0_4, array</column>
<column name="weights_buffer_0_0_5_address0">out, 5, ap_memory, weights_buffer_0_0_5, array</column>
<column name="weights_buffer_0_0_5_ce0">out, 1, ap_memory, weights_buffer_0_0_5, array</column>
<column name="weights_buffer_0_0_5_we0">out, 1, ap_memory, weights_buffer_0_0_5, array</column>
<column name="weights_buffer_0_0_5_d0">out, 32, ap_memory, weights_buffer_0_0_5, array</column>
<column name="weights_buffer_0_0_6_address0">out, 5, ap_memory, weights_buffer_0_0_6, array</column>
<column name="weights_buffer_0_0_6_ce0">out, 1, ap_memory, weights_buffer_0_0_6, array</column>
<column name="weights_buffer_0_0_6_we0">out, 1, ap_memory, weights_buffer_0_0_6, array</column>
<column name="weights_buffer_0_0_6_d0">out, 32, ap_memory, weights_buffer_0_0_6, array</column>
<column name="weights_buffer_0_0_7_address0">out, 5, ap_memory, weights_buffer_0_0_7, array</column>
<column name="weights_buffer_0_0_7_ce0">out, 1, ap_memory, weights_buffer_0_0_7, array</column>
<column name="weights_buffer_0_0_7_we0">out, 1, ap_memory, weights_buffer_0_0_7, array</column>
<column name="weights_buffer_0_0_7_d0">out, 32, ap_memory, weights_buffer_0_0_7, array</column>
</table>
</item>
</section>
</profile>
