// Seed: 1030268810
`default_nettype wire
module module_0 (
    output logic id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    input id_10,
    input id_11,
    input id_12,
    input logic id_13,
    input id_14
);
  assign id_5 = 1;
endmodule
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  output id_2;
  output id_1;
endmodule
