{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618931090549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618931090549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 23:04:50 2021 " "Processing started: Tue Apr 20 23:04:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618931090549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618931090549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VRLgit -c VRLgit " "Command: quartus_map --read_settings_files=on --write_settings_files=off VRLgit -c VRLgit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618931090550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618931091395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618931091395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 2 2 " "Found 2 design units, including 2 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VRLinterace " "Found entity 1: VRLinterace" {  } { { "VRLinterace.svh" "" { Text "C:/intelFPGA/18.1/VRLgit/VRLinterace.svh" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618931101197 ""} { "Info" "ISGN_ENTITY_NAME" "2 TOP " "Found entity 2: TOP" {  } { { "TOP.sv" "" { Text "C:/intelFPGA/18.1/VRLgit/TOP.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618931101197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618931101197 ""}
{ "Error" "EVRFX_SV_AGGREGATE_PORT_CONNECTION_REQUIRES_MODULE" "0 m TOP.sv(5) " "SystemVerilog error at TOP.sv(5): can't resolve aggregate expression in connection to port 0 on instance \"m\" because the instance has no module binding" {  } { { "TOP.sv" "" { Text "C:/intelFPGA/18.1/VRLgit/TOP.sv" 5 0 0 } }  } 0 10703 "SystemVerilog error at %3!s!: can't resolve aggregate expression in connection to port %1!d! on instance \"%2!s!\" because the instance has no module binding" 0 0 "Analysis & Synthesis" 0 -1 1618931101211 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618931101292 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 20 23:05:01 2021 " "Processing ended: Tue Apr 20 23:05:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618931101292 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618931101292 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618931101292 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618931101292 ""}
