
F405_FlightController_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015a48  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  08015bd8  08015bd8  00016bd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080160b4  080160b4  000182cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080160b4  080160b4  000170b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080160bc  080160bc  000182cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080160bc  080160bc  000170bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080160c0  080160c0  000170c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002cc  20000000  080160c4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000182cc  2**0
                  CONTENTS
 10 .bss          000069b8  200002cc  200002cc  000182cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20006c84  20006c84  000182cc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000182cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026501  00000000  00000000  000182fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006286  00000000  00000000  0003e7fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f80  00000000  00000000  00044a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001827  00000000  00000000  00046a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026cc6  00000000  00000000  0004822f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002841f  00000000  00000000  0006eef5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2ef4  00000000  00000000  00097314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016a208  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000092a4  00000000  00000000  0016a24c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  001734f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002cc 	.word	0x200002cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08015bc0 	.word	0x08015bc0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d0 	.word	0x200002d0
 80001cc:	08015bc0 	.word	0x08015bc0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <Check_valid_Frame>:
//    uint8_t data[MAX_PAYLOAD];
//    uint8_t CRC_val;
//}__attribute__((packed)) CrsF_Frame;


bool Check_valid_Frame(CrsF_Frame *frame){
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
    if(frame->header != CRSF_HEADER){
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2bc8      	cmp	r3, #200	@ 0xc8
 8000f82:	d001      	beq.n	8000f88 <Check_valid_Frame+0x14>
//        CDC_Transmit_FS((uint8_t *)"Invalid header", 16);
        return false;
 8000f84:	2300      	movs	r3, #0
 8000f86:	e01d      	b.n	8000fc4 <Check_valid_Frame+0x50>
    }
    if(frame ->length <2 || frame ->length > (MAX_PAYLOAD+2)){
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	785b      	ldrb	r3, [r3, #1]
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d903      	bls.n	8000f98 <Check_valid_Frame+0x24>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	785b      	ldrb	r3, [r3, #1]
 8000f94:	2b18      	cmp	r3, #24
 8000f96:	d901      	bls.n	8000f9c <Check_valid_Frame+0x28>
//        CDC_Transmit_FS((uint8_t *)"Invalid length", 14);
        return false;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	e013      	b.n	8000fc4 <Check_valid_Frame+0x50>
    }
    uint8_t calCRC = getCRC8(&frame->type , (frame->length)-1);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	1c9a      	adds	r2, r3, #2
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	785b      	ldrb	r3, [r3, #1]
 8000fa4:	3b01      	subs	r3, #1
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4610      	mov	r0, r2
 8000fac:	f000 f97a 	bl	80012a4 <getCRC8>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	73fb      	strb	r3, [r7, #15]
    if(calCRC != frame->CRC_val){
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	7e5b      	ldrb	r3, [r3, #25]
 8000fb8:	7bfa      	ldrb	r2, [r7, #15]
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	d001      	beq.n	8000fc2 <Check_valid_Frame+0x4e>
//        CDC_Transmit_FS((uint8_t *)"Invalid CRC", 12);
        return false;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	e000      	b.n	8000fc4 <Check_valid_Frame+0x50>
    }
    return true;
 8000fc2:	2301      	movs	r3, #1
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3710      	adds	r7, #16
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <Payload_CRsF>:
    }
    frame->CRC_val = getCRC8(&frame->type, (frame->length)-1);
}

//X l payload vi 16 knh iu khin
void Payload_CRsF(uint8_t* data){
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
    CRsFChannel[0] = ((data[0]    | data[1] <<8)                     & 0x07FF);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	b21a      	sxth	r2, r3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	021b      	lsls	r3, r3, #8
 8000fe4:	b21b      	sxth	r3, r3
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	b21b      	sxth	r3, r3
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000ff0:	b29a      	uxth	r2, r3
 8000ff2:	4b9a      	ldr	r3, [pc, #616]	@ (800125c <Payload_CRsF+0x290>)
 8000ff4:	801a      	strh	r2, [r3, #0]
    CRsFChannel[1] = ((data[1] >>3 | data[2] <<5)                     & 0x07FF);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	08db      	lsrs	r3, r3, #3
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	b21a      	sxth	r2, r3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	3302      	adds	r3, #2
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	b21b      	sxth	r3, r3
 800100a:	015b      	lsls	r3, r3, #5
 800100c:	b21b      	sxth	r3, r3
 800100e:	4313      	orrs	r3, r2
 8001010:	b21b      	sxth	r3, r3
 8001012:	b29b      	uxth	r3, r3
 8001014:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001018:	b29a      	uxth	r2, r3
 800101a:	4b90      	ldr	r3, [pc, #576]	@ (800125c <Payload_CRsF+0x290>)
 800101c:	805a      	strh	r2, [r3, #2]
    CRsFChannel[2] = ((data[2] >>6 | data[3] <<2 | data[4]<<10)      & 0x07FF);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	3302      	adds	r3, #2
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	099b      	lsrs	r3, r3, #6
 8001026:	b2db      	uxtb	r3, r3
 8001028:	b21a      	sxth	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	3303      	adds	r3, #3
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	b21b      	sxth	r3, r3
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	b21b      	sxth	r3, r3
 8001036:	4313      	orrs	r3, r2
 8001038:	b21a      	sxth	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3304      	adds	r3, #4
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	b21b      	sxth	r3, r3
 8001042:	029b      	lsls	r3, r3, #10
 8001044:	b21b      	sxth	r3, r3
 8001046:	4313      	orrs	r3, r2
 8001048:	b21b      	sxth	r3, r3
 800104a:	b29b      	uxth	r3, r3
 800104c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001050:	b29a      	uxth	r2, r3
 8001052:	4b82      	ldr	r3, [pc, #520]	@ (800125c <Payload_CRsF+0x290>)
 8001054:	809a      	strh	r2, [r3, #4]
    CRsFChannel[3] = ((data[4] >>1 | data[5] <<7)                     & 0x07FF);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	3304      	adds	r3, #4
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	085b      	lsrs	r3, r3, #1
 800105e:	b2db      	uxtb	r3, r3
 8001060:	b21a      	sxth	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	3305      	adds	r3, #5
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	b21b      	sxth	r3, r3
 800106a:	01db      	lsls	r3, r3, #7
 800106c:	b21b      	sxth	r3, r3
 800106e:	4313      	orrs	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	b29b      	uxth	r3, r3
 8001074:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001078:	b29a      	uxth	r2, r3
 800107a:	4b78      	ldr	r3, [pc, #480]	@ (800125c <Payload_CRsF+0x290>)
 800107c:	80da      	strh	r2, [r3, #6]
    CRsFChannel[4] = ((data[5] >>4 | data[6] <<4)                     & 0x07FF);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	3305      	adds	r3, #5
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	091b      	lsrs	r3, r3, #4
 8001086:	b2db      	uxtb	r3, r3
 8001088:	b21a      	sxth	r2, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	3306      	adds	r3, #6
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	b21b      	sxth	r3, r3
 8001092:	011b      	lsls	r3, r3, #4
 8001094:	b21b      	sxth	r3, r3
 8001096:	4313      	orrs	r3, r2
 8001098:	b21b      	sxth	r3, r3
 800109a:	b29b      	uxth	r3, r3
 800109c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010a0:	b29a      	uxth	r2, r3
 80010a2:	4b6e      	ldr	r3, [pc, #440]	@ (800125c <Payload_CRsF+0x290>)
 80010a4:	811a      	strh	r2, [r3, #8]
    CRsFChannel[5] = ((data[6] >>7 | data[7] <<1 | data[8]<<9)       & 0x07FF);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	3306      	adds	r3, #6
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	09db      	lsrs	r3, r3, #7
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	3307      	adds	r3, #7
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	b21b      	sxth	r3, r3
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	b21b      	sxth	r3, r3
 80010be:	4313      	orrs	r3, r2
 80010c0:	b21a      	sxth	r2, r3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	3308      	adds	r3, #8
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	025b      	lsls	r3, r3, #9
 80010cc:	b21b      	sxth	r3, r3
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010d8:	b29a      	uxth	r2, r3
 80010da:	4b60      	ldr	r3, [pc, #384]	@ (800125c <Payload_CRsF+0x290>)
 80010dc:	815a      	strh	r2, [r3, #10]
    CRsFChannel[6] = ((data[8] >>2 | data[9] <<6)                    & 0x07FF);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	3308      	adds	r3, #8
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	089b      	lsrs	r3, r3, #2
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	b21a      	sxth	r2, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	3309      	adds	r3, #9
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	019b      	lsls	r3, r3, #6
 80010f4:	b21b      	sxth	r3, r3
 80010f6:	4313      	orrs	r3, r2
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001100:	b29a      	uxth	r2, r3
 8001102:	4b56      	ldr	r3, [pc, #344]	@ (800125c <Payload_CRsF+0x290>)
 8001104:	819a      	strh	r2, [r3, #12]
    CRsFChannel[7] = ((data[9] >>5 | data[10] <<3)                   & 0x07FF);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	3309      	adds	r3, #9
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	095b      	lsrs	r3, r3, #5
 800110e:	b2db      	uxtb	r3, r3
 8001110:	b21a      	sxth	r2, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	330a      	adds	r3, #10
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	b21b      	sxth	r3, r3
 800111a:	00db      	lsls	r3, r3, #3
 800111c:	b21b      	sxth	r3, r3
 800111e:	4313      	orrs	r3, r2
 8001120:	b21b      	sxth	r3, r3
 8001122:	b29b      	uxth	r3, r3
 8001124:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001128:	b29a      	uxth	r2, r3
 800112a:	4b4c      	ldr	r3, [pc, #304]	@ (800125c <Payload_CRsF+0x290>)
 800112c:	81da      	strh	r2, [r3, #14]
    CRsFChannel[8] = ((data[11]   | data[12] <<8)                    & 0x07FF);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	330b      	adds	r3, #11
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	b21a      	sxth	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	330c      	adds	r3, #12
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	b21b      	sxth	r3, r3
 800113e:	021b      	lsls	r3, r3, #8
 8001140:	b21b      	sxth	r3, r3
 8001142:	4313      	orrs	r3, r2
 8001144:	b21b      	sxth	r3, r3
 8001146:	b29b      	uxth	r3, r3
 8001148:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800114c:	b29a      	uxth	r2, r3
 800114e:	4b43      	ldr	r3, [pc, #268]	@ (800125c <Payload_CRsF+0x290>)
 8001150:	821a      	strh	r2, [r3, #16]
    CRsFChannel[9] = ((data[12] >>3 | data[13] <<5)                  & 0x07FF);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	330c      	adds	r3, #12
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	08db      	lsrs	r3, r3, #3
 800115a:	b2db      	uxtb	r3, r3
 800115c:	b21a      	sxth	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	330d      	adds	r3, #13
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	b21b      	sxth	r3, r3
 8001166:	015b      	lsls	r3, r3, #5
 8001168:	b21b      	sxth	r3, r3
 800116a:	4313      	orrs	r3, r2
 800116c:	b21b      	sxth	r3, r3
 800116e:	b29b      	uxth	r3, r3
 8001170:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001174:	b29a      	uxth	r2, r3
 8001176:	4b39      	ldr	r3, [pc, #228]	@ (800125c <Payload_CRsF+0x290>)
 8001178:	825a      	strh	r2, [r3, #18]
    CRsFChannel[10] = ((data[13] >>6 | data[14] <<2 | data[15] <<10) & 0x07FF);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	330d      	adds	r3, #13
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	099b      	lsrs	r3, r3, #6
 8001182:	b2db      	uxtb	r3, r3
 8001184:	b21a      	sxth	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	330e      	adds	r3, #14
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	b21b      	sxth	r3, r3
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	b21b      	sxth	r3, r3
 8001192:	4313      	orrs	r3, r2
 8001194:	b21a      	sxth	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	330f      	adds	r3, #15
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	b21b      	sxth	r3, r3
 800119e:	029b      	lsls	r3, r3, #10
 80011a0:	b21b      	sxth	r3, r3
 80011a2:	4313      	orrs	r3, r2
 80011a4:	b21b      	sxth	r3, r3
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	4b2b      	ldr	r3, [pc, #172]	@ (800125c <Payload_CRsF+0x290>)
 80011b0:	829a      	strh	r2, [r3, #20]
    CRsFChannel[11] = ((data[15] >>1 | data[16] <<7)                 & 0x07FF);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	330f      	adds	r3, #15
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	085b      	lsrs	r3, r3, #1
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	b21a      	sxth	r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	3310      	adds	r3, #16
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	b21b      	sxth	r3, r3
 80011c6:	01db      	lsls	r3, r3, #7
 80011c8:	b21b      	sxth	r3, r3
 80011ca:	4313      	orrs	r3, r2
 80011cc:	b21b      	sxth	r3, r3
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011d4:	b29a      	uxth	r2, r3
 80011d6:	4b21      	ldr	r3, [pc, #132]	@ (800125c <Payload_CRsF+0x290>)
 80011d8:	82da      	strh	r2, [r3, #22]
    CRsFChannel[12] = ((data[16] >>4 | data[17] <<4)                 & 0x07FF);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3310      	adds	r3, #16
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	091b      	lsrs	r3, r3, #4
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	b21a      	sxth	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	3311      	adds	r3, #17
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	b21b      	sxth	r3, r3
 80011ee:	011b      	lsls	r3, r3, #4
 80011f0:	b21b      	sxth	r3, r3
 80011f2:	4313      	orrs	r3, r2
 80011f4:	b21b      	sxth	r3, r3
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	4b17      	ldr	r3, [pc, #92]	@ (800125c <Payload_CRsF+0x290>)
 8001200:	831a      	strh	r2, [r3, #24]
    CRsFChannel[13] = ((data[17] >>7 | data[18] <<1 | data[19] <<9)  & 0x07FF);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	3311      	adds	r3, #17
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	09db      	lsrs	r3, r3, #7
 800120a:	b2db      	uxtb	r3, r3
 800120c:	b21a      	sxth	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	3312      	adds	r3, #18
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	b21b      	sxth	r3, r3
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	b21b      	sxth	r3, r3
 800121a:	4313      	orrs	r3, r2
 800121c:	b21a      	sxth	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	3313      	adds	r3, #19
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b21b      	sxth	r3, r3
 8001226:	025b      	lsls	r3, r3, #9
 8001228:	b21b      	sxth	r3, r3
 800122a:	4313      	orrs	r3, r2
 800122c:	b21b      	sxth	r3, r3
 800122e:	b29b      	uxth	r3, r3
 8001230:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001234:	b29a      	uxth	r2, r3
 8001236:	4b09      	ldr	r3, [pc, #36]	@ (800125c <Payload_CRsF+0x290>)
 8001238:	835a      	strh	r2, [r3, #26]
    CRsFChannel[14] = ((data[19] >>2 | data[20] <<6)                 & 0x07FF);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	3313      	adds	r3, #19
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	089b      	lsrs	r3, r3, #2
 8001242:	b2db      	uxtb	r3, r3
 8001244:	b21a      	sxth	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	3314      	adds	r3, #20
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	b21b      	sxth	r3, r3
 800124e:	019b      	lsls	r3, r3, #6
 8001250:	b21b      	sxth	r3, r3
 8001252:	4313      	orrs	r3, r2
 8001254:	b21b      	sxth	r3, r3
 8001256:	b29b      	uxth	r3, r3
 8001258:	e002      	b.n	8001260 <Payload_CRsF+0x294>
 800125a:	bf00      	nop
 800125c:	200002e8 	.word	0x200002e8
 8001260:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001264:	b29a      	uxth	r2, r3
 8001266:	4b0e      	ldr	r3, [pc, #56]	@ (80012a0 <Payload_CRsF+0x2d4>)
 8001268:	839a      	strh	r2, [r3, #28]
    CRsFChannel[15] = ((data[20] >>5 | data[21] <<3)                 & 0x07FF);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	3314      	adds	r3, #20
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	095b      	lsrs	r3, r3, #5
 8001272:	b2db      	uxtb	r3, r3
 8001274:	b21a      	sxth	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	3315      	adds	r3, #21
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	b21b      	sxth	r3, r3
 800127e:	00db      	lsls	r3, r3, #3
 8001280:	b21b      	sxth	r3, r3
 8001282:	4313      	orrs	r3, r2
 8001284:	b21b      	sxth	r3, r3
 8001286:	b29b      	uxth	r3, r3
 8001288:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800128c:	b29a      	uxth	r2, r3
 800128e:	4b04      	ldr	r3, [pc, #16]	@ (80012a0 <Payload_CRsF+0x2d4>)
 8001290:	83da      	strh	r2, [r3, #30]
}
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	200002e8 	.word	0x200002e8

080012a4 <getCRC8>:

//CRC8
 uint8_t getCRC8(uint8_t *buf, uint8_t size)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b087      	sub	sp, #28
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	460b      	mov	r3, r1
 80012ae:	70fb      	strb	r3, [r7, #3]
    uint8_t crc8 = 0x00;
 80012b0:	2300      	movs	r3, #0
 80012b2:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < size; i++)
 80012b4:	2300      	movs	r3, #0
 80012b6:	613b      	str	r3, [r7, #16]
 80012b8:	e022      	b.n	8001300 <getCRC8+0x5c>
    {
        crc8 ^= buf[i];
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	4413      	add	r3, r2
 80012c0:	781a      	ldrb	r2, [r3, #0]
 80012c2:	7dfb      	ldrb	r3, [r7, #23]
 80012c4:	4053      	eors	r3, r2
 80012c6:	75fb      	strb	r3, [r7, #23]

        for (int j = 0; j < 8; j++)
 80012c8:	2300      	movs	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	e012      	b.n	80012f4 <getCRC8+0x50>
        {
            if (crc8 & 0x80)
 80012ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	da08      	bge.n	80012e8 <getCRC8+0x44>
            {
                crc8 <<= 1;
 80012d6:	7dfb      	ldrb	r3, [r7, #23]
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	75fb      	strb	r3, [r7, #23]
                crc8 ^= CRSF_CRC_POLY;
 80012dc:	7dfb      	ldrb	r3, [r7, #23]
 80012de:	f083 032a 	eor.w	r3, r3, #42	@ 0x2a
 80012e2:	43db      	mvns	r3, r3
 80012e4:	75fb      	strb	r3, [r7, #23]
 80012e6:	e002      	b.n	80012ee <getCRC8+0x4a>
            }
            else
            {
                crc8 <<= 1;
 80012e8:	7dfb      	ldrb	r3, [r7, #23]
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	75fb      	strb	r3, [r7, #23]
        for (int j = 0; j < 8; j++)
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	3301      	adds	r3, #1
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2b07      	cmp	r3, #7
 80012f8:	dde9      	ble.n	80012ce <getCRC8+0x2a>
    for (int i = 0; i < size; i++)
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	3301      	adds	r3, #1
 80012fe:	613b      	str	r3, [r7, #16]
 8001300:	78fb      	ldrb	r3, [r7, #3]
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	429a      	cmp	r2, r3
 8001306:	dbd8      	blt.n	80012ba <getCRC8+0x16>
            }
        }
    }
    return crc8;
 8001308:	7dfb      	ldrb	r3, [r7, #23]
}
 800130a:	4618      	mov	r0, r3
 800130c:	371c      	adds	r7, #28
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
	...

08001318 <Check_Status>:
//    Wait_CRC,
//}CRsF_Status;



bool Check_Status(uint8_t byte , CrsF_Frame* frame){
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	6039      	str	r1, [r7, #0]
 8001322:	71fb      	strb	r3, [r7, #7]
    switch(status){
 8001324:	4b3c      	ldr	r3, [pc, #240]	@ (8001418 <Check_Status+0x100>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b04      	cmp	r3, #4
 800132a:	d86f      	bhi.n	800140c <Check_Status+0xf4>
 800132c:	a201      	add	r2, pc, #4	@ (adr r2, 8001334 <Check_Status+0x1c>)
 800132e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001332:	bf00      	nop
 8001334:	08001349 	.word	0x08001349
 8001338:	08001363 	.word	0x08001363
 800133c:	08001391 	.word	0x08001391
 8001340:	080013b5 	.word	0x080013b5
 8001344:	080013e1 	.word	0x080013e1
        case Wait_Header:
            if(byte == CRSF_HEADER){
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	2bc8      	cmp	r3, #200	@ 0xc8
 800134c:	d15b      	bne.n	8001406 <Check_Status+0xee>
                frame_buff[0] = byte;
 800134e:	4a33      	ldr	r2, [pc, #204]	@ (800141c <Check_Status+0x104>)
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	7013      	strb	r3, [r2, #0]
                frame_index = 1;
 8001354:	4b32      	ldr	r3, [pc, #200]	@ (8001420 <Check_Status+0x108>)
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
                status = Wait_Length;
 800135a:	4b2f      	ldr	r3, [pc, #188]	@ (8001418 <Check_Status+0x100>)
 800135c:	2201      	movs	r2, #1
 800135e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001360:	e051      	b.n	8001406 <Check_Status+0xee>

        case Wait_Length:
            if(byte >=2 && byte <= (MAX_PAYLOAD+2)){
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	2b01      	cmp	r3, #1
 8001366:	d90f      	bls.n	8001388 <Check_Status+0x70>
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	2b18      	cmp	r3, #24
 800136c:	d80c      	bhi.n	8001388 <Check_Status+0x70>
                frame_buff[1] = byte;
 800136e:	4a2b      	ldr	r2, [pc, #172]	@ (800141c <Check_Status+0x104>)
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	7053      	strb	r3, [r2, #1]
                expected_length = byte;
 8001374:	4a2b      	ldr	r2, [pc, #172]	@ (8001424 <Check_Status+0x10c>)
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	7013      	strb	r3, [r2, #0]
                frame_index = 2;
 800137a:	4b29      	ldr	r3, [pc, #164]	@ (8001420 <Check_Status+0x108>)
 800137c:	2202      	movs	r2, #2
 800137e:	701a      	strb	r2, [r3, #0]
                status = Wait_Type;
 8001380:	4b25      	ldr	r3, [pc, #148]	@ (8001418 <Check_Status+0x100>)
 8001382:	2202      	movs	r2, #2
 8001384:	701a      	strb	r2, [r3, #0]
            }else{
                status = Wait_Header;
            }
            break;
 8001386:	e041      	b.n	800140c <Check_Status+0xf4>
                status = Wait_Header;
 8001388:	4b23      	ldr	r3, [pc, #140]	@ (8001418 <Check_Status+0x100>)
 800138a:	2200      	movs	r2, #0
 800138c:	701a      	strb	r2, [r3, #0]
            break;
 800138e:	e03d      	b.n	800140c <Check_Status+0xf4>

        case Wait_Type:
            frame_buff[2] = byte;
 8001390:	4a22      	ldr	r2, [pc, #136]	@ (800141c <Check_Status+0x104>)
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	7093      	strb	r3, [r2, #2]
            frame_index = 3;
 8001396:	4b22      	ldr	r3, [pc, #136]	@ (8001420 <Check_Status+0x108>)
 8001398:	2203      	movs	r2, #3
 800139a:	701a      	strb	r2, [r3, #0]
            if(expected_length ==2){
 800139c:	4b21      	ldr	r3, [pc, #132]	@ (8001424 <Check_Status+0x10c>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d103      	bne.n	80013ac <Check_Status+0x94>
                status = Wait_CRC;
 80013a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001418 <Check_Status+0x100>)
 80013a6:	2204      	movs	r2, #4
 80013a8:	701a      	strb	r2, [r3, #0]
            }else{
                status = Wait_PayLoad;
            }
            break;
 80013aa:	e02f      	b.n	800140c <Check_Status+0xf4>
                status = Wait_PayLoad;
 80013ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001418 <Check_Status+0x100>)
 80013ae:	2203      	movs	r2, #3
 80013b0:	701a      	strb	r2, [r3, #0]
            break;
 80013b2:	e02b      	b.n	800140c <Check_Status+0xf4>

        case Wait_PayLoad:
            frame_buff[frame_index] = byte;
 80013b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001420 <Check_Status+0x108>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	4619      	mov	r1, r3
 80013ba:	4a18      	ldr	r2, [pc, #96]	@ (800141c <Check_Status+0x104>)
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	5453      	strb	r3, [r2, r1]
            frame_index++;
 80013c0:	4b17      	ldr	r3, [pc, #92]	@ (8001420 <Check_Status+0x108>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	3301      	adds	r3, #1
 80013c6:	b2da      	uxtb	r2, r3
 80013c8:	4b15      	ldr	r3, [pc, #84]	@ (8001420 <Check_Status+0x108>)
 80013ca:	701a      	strb	r2, [r3, #0]
            if(frame_index >= (expected_length + 1)){
 80013cc:	4b15      	ldr	r3, [pc, #84]	@ (8001424 <Check_Status+0x10c>)
 80013ce:	781a      	ldrb	r2, [r3, #0]
 80013d0:	4b13      	ldr	r3, [pc, #76]	@ (8001420 <Check_Status+0x108>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d218      	bcs.n	800140a <Check_Status+0xf2>
                status = Wait_CRC;
 80013d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001418 <Check_Status+0x100>)
 80013da:	2204      	movs	r2, #4
 80013dc:	701a      	strb	r2, [r3, #0]
            }
            break;
 80013de:	e014      	b.n	800140a <Check_Status+0xf2>

        case Wait_CRC:
            frame_buff[frame_index] = byte;
 80013e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001420 <Check_Status+0x108>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	4619      	mov	r1, r3
 80013e6:	4a0d      	ldr	r2, [pc, #52]	@ (800141c <Check_Status+0x104>)
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	5453      	strb	r3, [r2, r1]
            memcpy(frame, frame_buff, (frame_index+1));
 80013ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <Check_Status+0x108>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	3301      	adds	r3, #1
 80013f2:	461a      	mov	r2, r3
 80013f4:	4909      	ldr	r1, [pc, #36]	@ (800141c <Check_Status+0x104>)
 80013f6:	6838      	ldr	r0, [r7, #0]
 80013f8:	f012 fa85 	bl	8013906 <memcpy>
            status = Wait_Header;
 80013fc:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <Check_Status+0x100>)
 80013fe:	2200      	movs	r2, #0
 8001400:	701a      	strb	r2, [r3, #0]
            return true;
 8001402:	2301      	movs	r3, #1
 8001404:	e003      	b.n	800140e <Check_Status+0xf6>
            break;
 8001406:	bf00      	nop
 8001408:	e000      	b.n	800140c <Check_Status+0xf4>
            break;
 800140a:	bf00      	nop
            break;
    }
    return false;
 800140c:	2300      	movs	r3, #0
}
 800140e:	4618      	mov	r0, r3
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	2000032e 	.word	0x2000032e
 800141c:	20000330 	.word	0x20000330
 8001420:	2000034a 	.word	0x2000034a
 8001424:	2000034b 	.word	0x2000034b

08001428 <map_float>:
float map_float(float x, float in_min, float in_max, float out_min, float out_max) {
 8001428:	b480      	push	{r7}
 800142a:	b087      	sub	sp, #28
 800142c:	af00      	add	r7, sp, #0
 800142e:	ed87 0a05 	vstr	s0, [r7, #20]
 8001432:	edc7 0a04 	vstr	s1, [r7, #16]
 8001436:	ed87 1a03 	vstr	s2, [r7, #12]
 800143a:	edc7 1a02 	vstr	s3, [r7, #8]
 800143e:	ed87 2a01 	vstr	s4, [r7, #4]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001442:	ed97 7a05 	vldr	s14, [r7, #20]
 8001446:	edd7 7a04 	vldr	s15, [r7, #16]
 800144a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800144e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001452:	edd7 7a02 	vldr	s15, [r7, #8]
 8001456:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800145a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800145e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001462:	edd7 7a04 	vldr	s15, [r7, #16]
 8001466:	ee77 7a67 	vsub.f32	s15, s14, s15
 800146a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800146e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001472:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001476:	eeb0 0a67 	vmov.f32	s0, s15
 800147a:	371c      	adds	r7, #28
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <CRsF_Process>:
void CRsF_Process(CrsF_Frame*frame){
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
    if(frame == NULL){
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2b00      	cmp	r3, #0
 8001490:	f000 80ad 	beq.w	80015ee <CRsF_Process+0x16a>
//        CDC_Transmit_FS((uint8_t*)"Frame NULL", 10);
        return;
    }

    if(!Check_valid_Frame(frame)){
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7ff fd6d 	bl	8000f74 <Check_valid_Frame>
 800149a:	4603      	mov	r3, r0
 800149c:	f083 0301 	eor.w	r3, r3, #1
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	f040 80a5 	bne.w	80015f2 <CRsF_Process+0x16e>
//        CDC_Transmit_FS((uint8_t*)"Frame Invalid", 12);
        return;
    }

    uint8_t total_length = frame->length + 2;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	785b      	ldrb	r3, [r3, #1]
 80014ac:	3302      	adds	r3, #2
 80014ae:	72fb      	strb	r3, [r7, #11]
    if(total_length > MAX_FRAME_SIZE){
 80014b0:	7afb      	ldrb	r3, [r7, #11]
 80014b2:	2b1a      	cmp	r3, #26
 80014b4:	f200 809f 	bhi.w	80015f6 <CRsF_Process+0x172>
//        CDC_Transmit_FS((uint8_t*)"Frame too long", 14);
        return;
    }

    Data_Frame[0] = frame->header;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	781a      	ldrb	r2, [r3, #0]
 80014bc:	4b50      	ldr	r3, [pc, #320]	@ (8001600 <CRsF_Process+0x17c>)
 80014be:	701a      	strb	r2, [r3, #0]
    Data_Frame[1] = frame->length;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	785a      	ldrb	r2, [r3, #1]
 80014c4:	4b4e      	ldr	r3, [pc, #312]	@ (8001600 <CRsF_Process+0x17c>)
 80014c6:	705a      	strb	r2, [r3, #1]
    Data_Frame[2] = frame->type;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	789a      	ldrb	r2, [r3, #2]
 80014cc:	4b4c      	ldr	r3, [pc, #304]	@ (8001600 <CRsF_Process+0x17c>)
 80014ce:	709a      	strb	r2, [r3, #2]
    uint8_t payload_length = frame->length - 2;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	785b      	ldrb	r3, [r3, #1]
 80014d4:	3b02      	subs	r3, #2
 80014d6:	72bb      	strb	r3, [r7, #10]
    for(int i = 0 ; i<payload_length ; i++){
 80014d8:	2300      	movs	r3, #0
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	e00b      	b.n	80014f6 <CRsF_Process+0x72>
        Data_Frame[i+3] = frame->data[i];
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	3303      	adds	r3, #3
 80014e2:	6879      	ldr	r1, [r7, #4]
 80014e4:	68fa      	ldr	r2, [r7, #12]
 80014e6:	440a      	add	r2, r1
 80014e8:	3203      	adds	r2, #3
 80014ea:	7811      	ldrb	r1, [r2, #0]
 80014ec:	4a44      	ldr	r2, [pc, #272]	@ (8001600 <CRsF_Process+0x17c>)
 80014ee:	54d1      	strb	r1, [r2, r3]
    for(int i = 0 ; i<payload_length ; i++){
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	3301      	adds	r3, #1
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	7abb      	ldrb	r3, [r7, #10]
 80014f8:	68fa      	ldr	r2, [r7, #12]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	dbef      	blt.n	80014de <CRsF_Process+0x5a>
    }
    Data_Frame[3+payload_length] = frame->CRC_val;
 80014fe:	7abb      	ldrb	r3, [r7, #10]
 8001500:	3303      	adds	r3, #3
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	7e51      	ldrb	r1, [r2, #25]
 8001506:	4a3e      	ldr	r2, [pc, #248]	@ (8001600 <CRsF_Process+0x17c>)
 8001508:	54d1      	strb	r1, [r2, r3]

    if(frame->type == RC_Channel && payload_length >= 22){
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	789b      	ldrb	r3, [r3, #2]
 800150e:	2b16      	cmp	r3, #22
 8001510:	d107      	bne.n	8001522 <CRsF_Process+0x9e>
 8001512:	7abb      	ldrb	r3, [r7, #10]
 8001514:	2b15      	cmp	r3, #21
 8001516:	d904      	bls.n	8001522 <CRsF_Process+0x9e>
        Payload_CRsF(frame->data);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	3303      	adds	r3, #3
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff fd55 	bl	8000fcc <Payload_CRsF>
//			CRsFChannel[CH_ROLL],
//			CRsFChannel[CH_PITCH],
//			CRsFChannel[CH_YAW],
//			CRsFChannel[CH_ARM]);
//    CDC_Transmit_FS((uint8_t*)logbuf, strlen(logbuf));
    ScaledControllerOutput[CH_THROTTLE] = map_float(CRsFChannel[CH_THROTTLE], 183, 1811, 0, 1600);
 8001522:	4b38      	ldr	r3, [pc, #224]	@ (8001604 <CRsF_Process+0x180>)
 8001524:	885b      	ldrh	r3, [r3, #2]
 8001526:	ee07 3a90 	vmov	s15, r3
 800152a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800152e:	ed9f 2a36 	vldr	s4, [pc, #216]	@ 8001608 <CRsF_Process+0x184>
 8001532:	eddf 1a36 	vldr	s3, [pc, #216]	@ 800160c <CRsF_Process+0x188>
 8001536:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8001610 <CRsF_Process+0x18c>
 800153a:	eddf 0a36 	vldr	s1, [pc, #216]	@ 8001614 <CRsF_Process+0x190>
 800153e:	eeb0 0a67 	vmov.f32	s0, s15
 8001542:	f7ff ff71 	bl	8001428 <map_float>
 8001546:	eef0 7a40 	vmov.f32	s15, s0
 800154a:	4b33      	ldr	r3, [pc, #204]	@ (8001618 <CRsF_Process+0x194>)
 800154c:	edc3 7a01 	vstr	s15, [r3, #4]
    ScaledControllerOutput[CH_ROLL] = map_float(CRsFChannel[CH_ROLL], 175, 1805, 1000, 2000);
 8001550:	4b2c      	ldr	r3, [pc, #176]	@ (8001604 <CRsF_Process+0x180>)
 8001552:	881b      	ldrh	r3, [r3, #0]
 8001554:	ee07 3a90 	vmov	s15, r3
 8001558:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800155c:	ed9f 2a2f 	vldr	s4, [pc, #188]	@ 800161c <CRsF_Process+0x198>
 8001560:	eddf 1a2f 	vldr	s3, [pc, #188]	@ 8001620 <CRsF_Process+0x19c>
 8001564:	ed9f 1a2f 	vldr	s2, [pc, #188]	@ 8001624 <CRsF_Process+0x1a0>
 8001568:	eddf 0a2f 	vldr	s1, [pc, #188]	@ 8001628 <CRsF_Process+0x1a4>
 800156c:	eeb0 0a67 	vmov.f32	s0, s15
 8001570:	f7ff ff5a 	bl	8001428 <map_float>
 8001574:	eef0 7a40 	vmov.f32	s15, s0
 8001578:	4b27      	ldr	r3, [pc, #156]	@ (8001618 <CRsF_Process+0x194>)
 800157a:	edc3 7a00 	vstr	s15, [r3]
    ScaledControllerOutput[CH_PITCH] = map_float(CRsFChannel[CH_PITCH], 174, 1811, 1000, 2000);
 800157e:	4b21      	ldr	r3, [pc, #132]	@ (8001604 <CRsF_Process+0x180>)
 8001580:	889b      	ldrh	r3, [r3, #4]
 8001582:	ee07 3a90 	vmov	s15, r3
 8001586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800158a:	ed9f 2a24 	vldr	s4, [pc, #144]	@ 800161c <CRsF_Process+0x198>
 800158e:	eddf 1a24 	vldr	s3, [pc, #144]	@ 8001620 <CRsF_Process+0x19c>
 8001592:	ed9f 1a1f 	vldr	s2, [pc, #124]	@ 8001610 <CRsF_Process+0x18c>
 8001596:	eddf 0a25 	vldr	s1, [pc, #148]	@ 800162c <CRsF_Process+0x1a8>
 800159a:	eeb0 0a67 	vmov.f32	s0, s15
 800159e:	f7ff ff43 	bl	8001428 <map_float>
 80015a2:	eef0 7a40 	vmov.f32	s15, s0
 80015a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001618 <CRsF_Process+0x194>)
 80015a8:	edc3 7a02 	vstr	s15, [r3, #8]
    ScaledControllerOutput[CH_YAW] = map_float(CRsFChannel[CH_YAW], 174, 1801, 1000, 2000);
 80015ac:	4b15      	ldr	r3, [pc, #84]	@ (8001604 <CRsF_Process+0x180>)
 80015ae:	88db      	ldrh	r3, [r3, #6]
 80015b0:	ee07 3a90 	vmov	s15, r3
 80015b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015b8:	ed9f 2a18 	vldr	s4, [pc, #96]	@ 800161c <CRsF_Process+0x198>
 80015bc:	eddf 1a18 	vldr	s3, [pc, #96]	@ 8001620 <CRsF_Process+0x19c>
 80015c0:	ed9f 1a1b 	vldr	s2, [pc, #108]	@ 8001630 <CRsF_Process+0x1ac>
 80015c4:	eddf 0a19 	vldr	s1, [pc, #100]	@ 800162c <CRsF_Process+0x1a8>
 80015c8:	eeb0 0a67 	vmov.f32	s0, s15
 80015cc:	f7ff ff2c 	bl	8001428 <map_float>
 80015d0:	eef0 7a40 	vmov.f32	s15, s0
 80015d4:	4b10      	ldr	r3, [pc, #64]	@ (8001618 <CRsF_Process+0x194>)
 80015d6:	edc3 7a03 	vstr	s15, [r3, #12]
    ScaledControllerOutput[CH_ARM] = CRsFChannel[CH_ARM];
 80015da:	4b0a      	ldr	r3, [pc, #40]	@ (8001604 <CRsF_Process+0x180>)
 80015dc:	891b      	ldrh	r3, [r3, #8]
 80015de:	ee07 3a90 	vmov	s15, r3
 80015e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001618 <CRsF_Process+0x194>)
 80015e8:	edc3 7a04 	vstr	s15, [r3, #16]
 80015ec:	e004      	b.n	80015f8 <CRsF_Process+0x174>
        return;
 80015ee:	bf00      	nop
 80015f0:	e002      	b.n	80015f8 <CRsF_Process+0x174>
        return;
 80015f2:	bf00      	nop
 80015f4:	e000      	b.n	80015f8 <CRsF_Process+0x174>
        return;
 80015f6:	bf00      	nop


}
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	20000314 	.word	0x20000314
 8001604:	200002e8 	.word	0x200002e8
 8001608:	44c80000 	.word	0x44c80000
 800160c:	00000000 	.word	0x00000000
 8001610:	44e26000 	.word	0x44e26000
 8001614:	43370000 	.word	0x43370000
 8001618:	20000cd8 	.word	0x20000cd8
 800161c:	44fa0000 	.word	0x44fa0000
 8001620:	447a0000 	.word	0x447a0000
 8001624:	44e1a000 	.word	0x44e1a000
 8001628:	432f0000 	.word	0x432f0000
 800162c:	432e0000 	.word	0x432e0000
 8001630:	44e12000 	.word	0x44e12000

08001634 <CRsF_Pack_Attitude>:
/* --- THM VO CUI FILE CRsF.c --- */

// Hm h tr tnh CRC8 (dng li hm c sn ca bn)
// m bo nh ngha CRSF_SYNC_BYTE l 0xC8 trong header

void CRsF_Pack_Attitude(uint8_t* buffer, float pitch, float roll, float yaw) {
 8001634:	b590      	push	{r4, r7, lr}
 8001636:	b087      	sub	sp, #28
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001640:	edc7 0a01 	vstr	s1, [r7, #4]
 8001644:	ed87 1a00 	vstr	s2, [r7]
    int16_t p = (int16_t)(pitch * 10000.0f); // Radian * 10000
 8001648:	edd7 7a02 	vldr	s15, [r7, #8]
 800164c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800170c <CRsF_Pack_Attitude+0xd8>
 8001650:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001654:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001658:	ee17 3a90 	vmov	r3, s15
 800165c:	82fb      	strh	r3, [r7, #22]
    int16_t r = (int16_t)(roll * 10000.0f);
 800165e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001662:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800170c <CRsF_Pack_Attitude+0xd8>
 8001666:	ee67 7a87 	vmul.f32	s15, s15, s14
 800166a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800166e:	ee17 3a90 	vmov	r3, s15
 8001672:	82bb      	strh	r3, [r7, #20]
    int16_t y = (int16_t)(yaw * 10000.0f);   // Radian * 10000
 8001674:	edd7 7a00 	vldr	s15, [r7]
 8001678:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800170c <CRsF_Pack_Attitude+0xd8>
 800167c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001680:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001684:	ee17 3a90 	vmov	r3, s15
 8001688:	827b      	strh	r3, [r7, #18]

    buffer[0] = 0xC8; // CRSF_SYNC_BYTE
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	22c8      	movs	r2, #200	@ 0xc8
 800168e:	701a      	strb	r2, [r3, #0]
    buffer[1] = 0x08; // Length
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	3301      	adds	r3, #1
 8001694:	2208      	movs	r2, #8
 8001696:	701a      	strb	r2, [r3, #0]
    buffer[2] = 0x1E; // Type: ATTITUDE
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	3302      	adds	r3, #2
 800169c:	221e      	movs	r2, #30
 800169e:	701a      	strb	r2, [r3, #0]

    // Big Endian Manual Packing
    buffer[3] = (p >> 8); buffer[4] = p;
 80016a0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016a4:	121b      	asrs	r3, r3, #8
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	3303      	adds	r3, #3
 80016ac:	b2d2      	uxtb	r2, r2
 80016ae:	701a      	strb	r2, [r3, #0]
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	3304      	adds	r3, #4
 80016b4:	8afa      	ldrh	r2, [r7, #22]
 80016b6:	b2d2      	uxtb	r2, r2
 80016b8:	701a      	strb	r2, [r3, #0]
    buffer[5] = (r >> 8); buffer[6] = r;
 80016ba:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80016be:	121b      	asrs	r3, r3, #8
 80016c0:	b21a      	sxth	r2, r3
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	3305      	adds	r3, #5
 80016c6:	b2d2      	uxtb	r2, r2
 80016c8:	701a      	strb	r2, [r3, #0]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	3306      	adds	r3, #6
 80016ce:	8aba      	ldrh	r2, [r7, #20]
 80016d0:	b2d2      	uxtb	r2, r2
 80016d2:	701a      	strb	r2, [r3, #0]
    buffer[7] = (y >> 8); buffer[8] = y;
 80016d4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80016d8:	121b      	asrs	r3, r3, #8
 80016da:	b21a      	sxth	r2, r3
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	3307      	adds	r3, #7
 80016e0:	b2d2      	uxtb	r2, r2
 80016e2:	701a      	strb	r2, [r3, #0]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	3308      	adds	r3, #8
 80016e8:	8a7a      	ldrh	r2, [r7, #18]
 80016ea:	b2d2      	uxtb	r2, r2
 80016ec:	701a      	strb	r2, [r3, #0]

    buffer[9] = getCRC8(&buffer[2], 7);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	1c9a      	adds	r2, r3, #2
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	f103 0409 	add.w	r4, r3, #9
 80016f8:	2107      	movs	r1, #7
 80016fa:	4610      	mov	r0, r2
 80016fc:	f7ff fdd2 	bl	80012a4 <getCRC8>
 8001700:	4603      	mov	r3, r0
 8001702:	7023      	strb	r3, [r4, #0]
}
 8001704:	bf00      	nop
 8001706:	371c      	adds	r7, #28
 8001708:	46bd      	mov	sp, r7
 800170a:	bd90      	pop	{r4, r7, pc}
 800170c:	461c4000 	.word	0x461c4000

08001710 <CRsF_Pack_Battery>:

void CRsF_Pack_Battery(uint8_t* buffer) {
 8001710:	b590      	push	{r4, r7, lr}
 8001712:	b087      	sub	sp, #28
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
    uint16_t voltage = 160; // 16.0V
 8001718:	23a0      	movs	r3, #160	@ 0xa0
 800171a:	82fb      	strh	r3, [r7, #22]
    uint16_t current = 10;  // 1.0A
 800171c:	230a      	movs	r3, #10
 800171e:	82bb      	strh	r3, [r7, #20]
    uint32_t capacity = 1000;
 8001720:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001724:	613b      	str	r3, [r7, #16]
    uint8_t remaining = 50;
 8001726:	2332      	movs	r3, #50	@ 0x32
 8001728:	73fb      	strb	r3, [r7, #15]

    buffer[0] = 0xC8;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	22c8      	movs	r2, #200	@ 0xc8
 800172e:	701a      	strb	r2, [r3, #0]
    buffer[1] = 0x0A;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	3301      	adds	r3, #1
 8001734:	220a      	movs	r2, #10
 8001736:	701a      	strb	r2, [r3, #0]
    buffer[2] = 0x08; // BATTERY
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	3302      	adds	r3, #2
 800173c:	2208      	movs	r2, #8
 800173e:	701a      	strb	r2, [r3, #0]

    buffer[3] = (voltage >> 8); buffer[4] = voltage;
 8001740:	8afb      	ldrh	r3, [r7, #22]
 8001742:	0a1b      	lsrs	r3, r3, #8
 8001744:	b29a      	uxth	r2, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	3303      	adds	r3, #3
 800174a:	b2d2      	uxtb	r2, r2
 800174c:	701a      	strb	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	3304      	adds	r3, #4
 8001752:	8afa      	ldrh	r2, [r7, #22]
 8001754:	b2d2      	uxtb	r2, r2
 8001756:	701a      	strb	r2, [r3, #0]
    buffer[5] = (current >> 8); buffer[6] = current;
 8001758:	8abb      	ldrh	r3, [r7, #20]
 800175a:	0a1b      	lsrs	r3, r3, #8
 800175c:	b29a      	uxth	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	3305      	adds	r3, #5
 8001762:	b2d2      	uxtb	r2, r2
 8001764:	701a      	strb	r2, [r3, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	3306      	adds	r3, #6
 800176a:	8aba      	ldrh	r2, [r7, #20]
 800176c:	b2d2      	uxtb	r2, r2
 800176e:	701a      	strb	r2, [r3, #0]
    buffer[7] = (capacity >> 16); buffer[8] = (capacity >> 8); buffer[9] = capacity;
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	0c1a      	lsrs	r2, r3, #16
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3307      	adds	r3, #7
 8001778:	b2d2      	uxtb	r2, r2
 800177a:	701a      	strb	r2, [r3, #0]
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	0a1a      	lsrs	r2, r3, #8
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3308      	adds	r3, #8
 8001784:	b2d2      	uxtb	r2, r2
 8001786:	701a      	strb	r2, [r3, #0]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	3309      	adds	r3, #9
 800178c:	693a      	ldr	r2, [r7, #16]
 800178e:	b2d2      	uxtb	r2, r2
 8001790:	701a      	strb	r2, [r3, #0]
    buffer[10] = remaining;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	330a      	adds	r3, #10
 8001796:	7bfa      	ldrb	r2, [r7, #15]
 8001798:	701a      	strb	r2, [r3, #0]

    buffer[11] = getCRC8(&buffer[2], 9);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	1c9a      	adds	r2, r3, #2
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	f103 040b 	add.w	r4, r3, #11
 80017a4:	2109      	movs	r1, #9
 80017a6:	4610      	mov	r0, r2
 80017a8:	f7ff fd7c 	bl	80012a4 <getCRC8>
 80017ac:	4603      	mov	r3, r0
 80017ae:	7023      	strb	r3, [r4, #0]
}
 80017b0:	bf00      	nop
 80017b2:	371c      	adds	r7, #28
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd90      	pop	{r4, r7, pc}

080017b8 <CRsF_Pack_FlightMode>:

void CRsF_Pack_FlightMode(uint8_t* buffer, const char* mode) {
 80017b8:	b590      	push	{r4, r7, lr}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
    uint8_t len = strlen(mode);
 80017c2:	6838      	ldr	r0, [r7, #0]
 80017c4:	f7fe fd54 	bl	8000270 <strlen>
 80017c8:	4603      	mov	r3, r0
 80017ca:	73fb      	strb	r3, [r7, #15]
    if(len > 14) len = 14;
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	2b0e      	cmp	r3, #14
 80017d0:	d901      	bls.n	80017d6 <CRsF_Pack_FlightMode+0x1e>
 80017d2:	230e      	movs	r3, #14
 80017d4:	73fb      	strb	r3, [r7, #15]

    buffer[0] = 0xC8;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	22c8      	movs	r2, #200	@ 0xc8
 80017da:	701a      	strb	r2, [r3, #0]
    buffer[1] = len + 2;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3301      	adds	r3, #1
 80017e0:	7bfa      	ldrb	r2, [r7, #15]
 80017e2:	3202      	adds	r2, #2
 80017e4:	b2d2      	uxtb	r2, r2
 80017e6:	701a      	strb	r2, [r3, #0]
    buffer[2] = 0x21; // FLIGHT_MODE
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	3302      	adds	r3, #2
 80017ec:	2221      	movs	r2, #33	@ 0x21
 80017ee:	701a      	strb	r2, [r3, #0]

    memcpy(&buffer[3], mode, len);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	3303      	adds	r3, #3
 80017f4:	7bfa      	ldrb	r2, [r7, #15]
 80017f6:	6839      	ldr	r1, [r7, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f012 f884 	bl	8013906 <memcpy>
    buffer[3+len] = 0x00; // Null terminator
 80017fe:	7bfb      	ldrb	r3, [r7, #15]
 8001800:	3303      	adds	r3, #3
 8001802:	461a      	mov	r2, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	4413      	add	r3, r2
 8001808:	2200      	movs	r2, #0
 800180a:	701a      	strb	r2, [r3, #0]

    buffer[3+len+1] = getCRC8(&buffer[2], len+2);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	1c98      	adds	r0, r3, #2
 8001810:	7bfb      	ldrb	r3, [r7, #15]
 8001812:	3302      	adds	r3, #2
 8001814:	b2d9      	uxtb	r1, r3
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	3304      	adds	r3, #4
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	18d4      	adds	r4, r2, r3
 800181e:	f7ff fd41 	bl	80012a4 <getCRC8>
 8001822:	4603      	mov	r3, r0
 8001824:	7023      	strb	r3, [r4, #0]
}
 8001826:	bf00      	nop
 8001828:	3714      	adds	r7, #20
 800182a:	46bd      	mov	sp, r7
 800182c:	bd90      	pop	{r4, r7, pc}
	...

08001830 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	607b      	str	r3, [r7, #4]
 800183a:	4b2f      	ldr	r3, [pc, #188]	@ (80018f8 <MX_DMA_Init+0xc8>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	4a2e      	ldr	r2, [pc, #184]	@ (80018f8 <MX_DMA_Init+0xc8>)
 8001840:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001844:	6313      	str	r3, [r2, #48]	@ 0x30
 8001846:	4b2c      	ldr	r3, [pc, #176]	@ (80018f8 <MX_DMA_Init+0xc8>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800184e:	607b      	str	r3, [r7, #4]
 8001850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	603b      	str	r3, [r7, #0]
 8001856:	4b28      	ldr	r3, [pc, #160]	@ (80018f8 <MX_DMA_Init+0xc8>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185a:	4a27      	ldr	r2, [pc, #156]	@ (80018f8 <MX_DMA_Init+0xc8>)
 800185c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001860:	6313      	str	r3, [r2, #48]	@ 0x30
 8001862:	4b25      	ldr	r3, [pc, #148]	@ (80018f8 <MX_DMA_Init+0xc8>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800186a:	603b      	str	r3, [r7, #0]
 800186c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800186e:	2200      	movs	r2, #0
 8001870:	2105      	movs	r1, #5
 8001872:	200b      	movs	r0, #11
 8001874:	f004 fc26 	bl	80060c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001878:	200b      	movs	r0, #11
 800187a:	f004 fc3f 	bl	80060fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800187e:	2200      	movs	r2, #0
 8001880:	2105      	movs	r1, #5
 8001882:	200d      	movs	r0, #13
 8001884:	f004 fc1e 	bl	80060c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001888:	200d      	movs	r0, #13
 800188a:	f004 fc37 	bl	80060fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	2105      	movs	r1, #5
 8001892:	200e      	movs	r0, #14
 8001894:	f004 fc16 	bl	80060c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001898:	200e      	movs	r0, #14
 800189a:	f004 fc2f 	bl	80060fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	2105      	movs	r1, #5
 80018a2:	200f      	movs	r0, #15
 80018a4:	f004 fc0e 	bl	80060c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80018a8:	200f      	movs	r0, #15
 80018aa:	f004 fc27 	bl	80060fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2105      	movs	r1, #5
 80018b2:	202f      	movs	r0, #47	@ 0x2f
 80018b4:	f004 fc06 	bl	80060c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80018b8:	202f      	movs	r0, #47	@ 0x2f
 80018ba:	f004 fc1f 	bl	80060fc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80018be:	2200      	movs	r2, #0
 80018c0:	2105      	movs	r1, #5
 80018c2:	2038      	movs	r0, #56	@ 0x38
 80018c4:	f004 fbfe 	bl	80060c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80018c8:	2038      	movs	r0, #56	@ 0x38
 80018ca:	f004 fc17 	bl	80060fc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80018ce:	2200      	movs	r2, #0
 80018d0:	2105      	movs	r1, #5
 80018d2:	2039      	movs	r0, #57	@ 0x39
 80018d4:	f004 fbf6 	bl	80060c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80018d8:	2039      	movs	r0, #57	@ 0x39
 80018da:	f004 fc0f 	bl	80060fc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80018de:	2200      	movs	r2, #0
 80018e0:	2105      	movs	r1, #5
 80018e2:	203b      	movs	r0, #59	@ 0x3b
 80018e4:	f004 fbee 	bl	80060c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80018e8:	203b      	movs	r0, #59	@ 0x3b
 80018ea:	f004 fc07 	bl	80060fc <HAL_NVIC_EnableIRQ>

}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40023800 	.word	0x40023800

080018fc <Dshot_CalculateCRCandTelemtryBit>:
#include "dshot.h"



uint16_t Dshot_CalculateCRCandTelemtryBit(uint16_t value) {
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	80fb      	strh	r3, [r7, #6]
    value = value << 1;
 8001906:	88fb      	ldrh	r3, [r7, #6]
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	80fb      	strh	r3, [r7, #6]
    return ((value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 800190c:	88fb      	ldrh	r3, [r7, #6]
 800190e:	091b      	lsrs	r3, r3, #4
 8001910:	b29a      	uxth	r2, r3
 8001912:	88fb      	ldrh	r3, [r7, #6]
 8001914:	4053      	eors	r3, r2
 8001916:	b29a      	uxth	r2, r3
 8001918:	88fb      	ldrh	r3, [r7, #6]
 800191a:	0a1b      	lsrs	r3, r3, #8
 800191c:	b29b      	uxth	r3, r3
 800191e:	4053      	eors	r3, r2
 8001920:	b29b      	uxth	r3, r3
 8001922:	f003 030f 	and.w	r3, r3, #15
 8001926:	b29b      	uxth	r3, r3
}
 8001928:	4618      	mov	r0, r3
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <Dshot_GetDshotFrame>:

uint16_t Dshot_GetDshotFrame(uint16_t value) {
 8001934:	b590      	push	{r4, r7, lr}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	80fb      	strh	r3, [r7, #6]
    return ((value << 5) | Dshot_CalculateCRCandTelemtryBit(value));
 800193e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001942:	015b      	lsls	r3, r3, #5
 8001944:	b21c      	sxth	r4, r3
 8001946:	88fb      	ldrh	r3, [r7, #6]
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff ffd7 	bl	80018fc <Dshot_CalculateCRCandTelemtryBit>
 800194e:	4603      	mov	r3, r0
 8001950:	b21b      	sxth	r3, r3
 8001952:	4323      	orrs	r3, r4
 8001954:	b21b      	sxth	r3, r3
 8001956:	b29b      	uxth	r3, r3
}
 8001958:	4618      	mov	r0, r3
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	bd90      	pop	{r4, r7, pc}

08001960 <Dshot_DMABuffer_init>:

void Dshot_DMABuffer_init(uint32_t *MemoryBuffer){
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < MEM_BUFFER_LENGTH ; i++){
 8001968:	2300      	movs	r3, #0
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	e008      	b.n	8001980 <Dshot_DMABuffer_init+0x20>
		MemoryBuffer[i] = BIT_0_CCR_REG_VALUE;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	4413      	add	r3, r2
 8001976:	2269      	movs	r2, #105	@ 0x69
 8001978:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < MEM_BUFFER_LENGTH ; i++){
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	3301      	adds	r3, #1
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2b0f      	cmp	r3, #15
 8001984:	ddf3      	ble.n	800196e <Dshot_DMABuffer_init+0xe>
	}

}
 8001986:	bf00      	nop
 8001988:	bf00      	nop
 800198a:	3714      	adds	r7, #20
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <Dshot_MemoryBuffer_init>:
void Dshot_MemoryBuffer_init(uint32_t *dmaBuffer){
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
	for (int i = MEM_BUFFER_LENGTH; i < DMA_BUFFER_LENGTH; i++){
 800199c:	2310      	movs	r3, #16
 800199e:	60fb      	str	r3, [r7, #12]
 80019a0:	e008      	b.n	80019b4 <Dshot_MemoryBuffer_init+0x20>
		dmaBuffer[i] = 0;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	4413      	add	r3, r2
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
	for (int i = MEM_BUFFER_LENGTH; i < DMA_BUFFER_LENGTH; i++){
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	3301      	adds	r3, #1
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	2b1f      	cmp	r3, #31
 80019b8:	ddf3      	ble.n	80019a2 <Dshot_MemoryBuffer_init+0xe>
	}

}
 80019ba:	bf00      	nop
 80019bc:	bf00      	nop
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <Dshot_Calibrate>:
            (DshotFrame & 0x01) ? BIT_1_CCR_REG_VALUE : BIT_0_CCR_REG_VALUE;
        DshotFrame >>= 1;
    }
}

void Dshot_Calibrate(uint32_t *mem_buffer) {
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 80019d0:	2300      	movs	r3, #0
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	e008      	b.n	80019e8 <Dshot_Calibrate+0x20>
        mem_buffer[i] = BIT_0_CCR_REG_VALUE;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	4413      	add	r3, r2
 80019de:	2269      	movs	r2, #105	@ 0x69
 80019e0:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	3301      	adds	r3, #1
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2b0f      	cmp	r3, #15
 80019ec:	ddf3      	ble.n	80019d6 <Dshot_Calibrate+0xe>
    }
}
 80019ee:	bf00      	nop
 80019f0:	bf00      	nop
 80019f2:	3714      	adds	r7, #20
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <Dshot_PrepareFrame>:

void Dshot_PrepareFrame(uint16_t throttleValue, uint32_t *mem_buffer) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	6039      	str	r1, [r7, #0]
 8001a06:	80fb      	strh	r3, [r7, #6]
	throttleValue += 48; //v Dshot i t 48 -> 2047
 8001a08:	88fb      	ldrh	r3, [r7, #6]
 8001a0a:	3330      	adds	r3, #48	@ 0x30
 8001a0c:	80fb      	strh	r3, [r7, #6]
    uint16_t frame = Dshot_GetDshotFrame(throttleValue);
 8001a0e:	88fb      	ldrh	r3, [r7, #6]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff ff8f 	bl	8001934 <Dshot_GetDshotFrame>
 8001a16:	4603      	mov	r3, r0
 8001a18:	81fb      	strh	r3, [r7, #14]

    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60bb      	str	r3, [r7, #8]
 8001a1e:	e014      	b.n	8001a4a <Dshot_PrepareFrame+0x4e>
        mem_buffer[MEM_BUFFER_LENGTH - 1 - i] =
            (frame & 0x01) ? BIT_1_CCR_REG_VALUE : BIT_0_CCR_REG_VALUE;
 8001a20:	89fb      	ldrh	r3, [r7, #14]
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <Dshot_PrepareFrame+0x32>
 8001a2a:	22d2      	movs	r2, #210	@ 0xd2
 8001a2c:	e000      	b.n	8001a30 <Dshot_PrepareFrame+0x34>
 8001a2e:	2269      	movs	r2, #105	@ 0x69
        mem_buffer[MEM_BUFFER_LENGTH - 1 - i] =
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	f1c3 030f 	rsb	r3, r3, #15
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	6839      	ldr	r1, [r7, #0]
 8001a3a:	440b      	add	r3, r1
 8001a3c:	601a      	str	r2, [r3, #0]
        frame >>= 1;
 8001a3e:	89fb      	ldrh	r3, [r7, #14]
 8001a40:	085b      	lsrs	r3, r3, #1
 8001a42:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	3301      	adds	r3, #1
 8001a48:	60bb      	str	r3, [r7, #8]
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	2b0f      	cmp	r3, #15
 8001a4e:	dde7      	ble.n	8001a20 <Dshot_PrepareFrame+0x24>
    }
}
 8001a50:	bf00      	nop
 8001a52:	bf00      	nop
 8001a54:	3710      	adds	r7, #16
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <quat_normalize>:
#include <string.h>
#include <math.h>


static inline void quat_normalize(float q[4])
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b084      	sub	sp, #16
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
    float n = sqrtf(
        q[0]*q[0] +
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	ed93 7a00 	vldr	s14, [r3]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	edd3 7a00 	vldr	s15, [r3]
 8001a6e:	ee27 7a27 	vmul.f32	s14, s14, s15
        q[1]*q[1] +
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	3304      	adds	r3, #4
 8001a76:	edd3 6a00 	vldr	s13, [r3]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	3304      	adds	r3, #4
 8001a7e:	edd3 7a00 	vldr	s15, [r3]
 8001a82:	ee66 7aa7 	vmul.f32	s15, s13, s15
        q[0]*q[0] +
 8001a86:	ee37 7a27 	vadd.f32	s14, s14, s15
        q[2]*q[2] +
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	3308      	adds	r3, #8
 8001a8e:	edd3 6a00 	vldr	s13, [r3]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	3308      	adds	r3, #8
 8001a96:	edd3 7a00 	vldr	s15, [r3]
 8001a9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
        q[1]*q[1] +
 8001a9e:	ee37 7a27 	vadd.f32	s14, s14, s15
        q[3]*q[3]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	330c      	adds	r3, #12
 8001aa6:	edd3 6a00 	vldr	s13, [r3]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	330c      	adds	r3, #12
 8001aae:	edd3 7a00 	vldr	s15, [r3]
 8001ab2:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float n = sqrtf(
 8001ab6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aba:	eeb0 0a67 	vmov.f32	s0, s15
 8001abe:	f013 fdf7 	bl	80156b0 <sqrtf>
 8001ac2:	ed87 0a03 	vstr	s0, [r7, #12]
    );

    if (n > 0.0f) {
 8001ac6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001aca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad2:	dc00      	bgt.n	8001ad6 <quat_normalize+0x7c>
        q[0] *= inv;
        q[1] *= inv;
        q[2] *= inv;
        q[3] *= inv;
    }
}
 8001ad4:	e035      	b.n	8001b42 <quat_normalize+0xe8>
        float inv = 1.0f / n;
 8001ad6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ada:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ade:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ae2:	edc7 7a02 	vstr	s15, [r7, #8]
        q[0] *= inv;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	ed93 7a00 	vldr	s14, [r3]
 8001aec:	edd7 7a02 	vldr	s15, [r7, #8]
 8001af0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	edc3 7a00 	vstr	s15, [r3]
        q[1] *= inv;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	3304      	adds	r3, #4
 8001afe:	ed93 7a00 	vldr	s14, [r3]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	3304      	adds	r3, #4
 8001b06:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b0e:	edc3 7a00 	vstr	s15, [r3]
        q[2] *= inv;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	3308      	adds	r3, #8
 8001b16:	ed93 7a00 	vldr	s14, [r3]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	3308      	adds	r3, #8
 8001b1e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b26:	edc3 7a00 	vstr	s15, [r3]
        q[3] *= inv;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	330c      	adds	r3, #12
 8001b2e:	ed93 7a00 	vldr	s14, [r3]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	330c      	adds	r3, #12
 8001b36:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b3e:	edc3 7a00 	vstr	s15, [r3]
}
 8001b42:	bf00      	nop
 8001b44:	3710      	adds	r7, #16
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <mat_transpose_3x6>:
static inline void mat_transpose_3x6(const float A[3][6], float At[6][3]){
 8001b4a:	b480      	push	{r7}
 8001b4c:	b087      	sub	sp, #28
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
 8001b52:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 3; i++){
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]
 8001b58:	e025      	b.n	8001ba6 <mat_transpose_3x6+0x5c>
        const float *Ai = A[i];
 8001b5a:	697a      	ldr	r2, [r7, #20]
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	4413      	add	r3, r2
 8001b62:	00db      	lsls	r3, r3, #3
 8001b64:	461a      	mov	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	60fb      	str	r3, [r7, #12]
		for (int j = 0; j < 6; j++){
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	613b      	str	r3, [r7, #16]
 8001b70:	e013      	b.n	8001b9a <mat_transpose_3x6+0x50>
            At[j][i] = Ai[j];
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	68fa      	ldr	r2, [r7, #12]
 8001b78:	18d0      	adds	r0, r2, r3
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	4413      	add	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	461a      	mov	r2, r3
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	1899      	adds	r1, r3, r2
 8001b8a:	6802      	ldr	r2, [r0, #0]
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	440b      	add	r3, r1
 8001b92:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < 6; j++){
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	3301      	adds	r3, #1
 8001b98:	613b      	str	r3, [r7, #16]
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	2b05      	cmp	r3, #5
 8001b9e:	dde8      	ble.n	8001b72 <mat_transpose_3x6+0x28>
	for (int i = 0; i < 3; i++){
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	617b      	str	r3, [r7, #20]
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	ddd6      	ble.n	8001b5a <mat_transpose_3x6+0x10>
		}
	}
}
 8001bac:	bf00      	nop
 8001bae:	bf00      	nop
 8001bb0:	371c      	adds	r7, #28
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr

08001bba <mat_transpose_6x3>:
static inline void mat_transpose_6x3(const float A[6][3], float At[3][6]){
 8001bba:	b480      	push	{r7}
 8001bbc:	b087      	sub	sp, #28
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
 8001bc2:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 6; i++){
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]
 8001bc8:	e025      	b.n	8001c16 <mat_transpose_6x3+0x5c>
        const float *Ai = A[i];
 8001bca:	697a      	ldr	r2, [r7, #20]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	4413      	add	r3, r2
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4413      	add	r3, r2
 8001bda:	60fb      	str	r3, [r7, #12]
		for (int j = 0; j < 3; j++){
 8001bdc:	2300      	movs	r3, #0
 8001bde:	613b      	str	r3, [r7, #16]
 8001be0:	e013      	b.n	8001c0a <mat_transpose_6x3+0x50>
            At[j][i] = Ai[j];
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	68fa      	ldr	r2, [r7, #12]
 8001be8:	18d0      	adds	r0, r2, r3
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	4613      	mov	r3, r2
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4413      	add	r3, r2
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	1899      	adds	r1, r3, r2
 8001bfa:	6802      	ldr	r2, [r0, #0]
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	440b      	add	r3, r1
 8001c02:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < 3; j++){
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	3301      	adds	r3, #1
 8001c08:	613b      	str	r3, [r7, #16]
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	dde8      	ble.n	8001be2 <mat_transpose_6x3+0x28>
	for (int i = 0; i < 6; i++){
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	3301      	adds	r3, #1
 8001c14:	617b      	str	r3, [r7, #20]
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	2b05      	cmp	r3, #5
 8001c1a:	ddd6      	ble.n	8001bca <mat_transpose_6x3+0x10>
		}
	}
}
 8001c1c:	bf00      	nop
 8001c1e:	bf00      	nop
 8001c20:	371c      	adds	r7, #28
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr

08001c2a <mat_transpose_6x6>:
static inline void mat_transpose_6x6(const float A[6][6], float At[6][6]){
 8001c2a:	b480      	push	{r7}
 8001c2c:	b087      	sub	sp, #28
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
 8001c32:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 6; i++){
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
 8001c38:	e025      	b.n	8001c86 <mat_transpose_6x6+0x5c>
        const float *Ai = A[i];
 8001c3a:	697a      	ldr	r2, [r7, #20]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	4413      	add	r3, r2
 8001c42:	00db      	lsls	r3, r3, #3
 8001c44:	461a      	mov	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4413      	add	r3, r2
 8001c4a:	60fb      	str	r3, [r7, #12]
		for (int j = 0; j < 6; j++){
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	613b      	str	r3, [r7, #16]
 8001c50:	e013      	b.n	8001c7a <mat_transpose_6x6+0x50>
            At[j][i] = Ai[j];
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	18d0      	adds	r0, r2, r3
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	4413      	add	r3, r2
 8001c62:	00db      	lsls	r3, r3, #3
 8001c64:	461a      	mov	r2, r3
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	1899      	adds	r1, r3, r2
 8001c6a:	6802      	ldr	r2, [r0, #0]
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	440b      	add	r3, r1
 8001c72:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < 6; j++){
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	3301      	adds	r3, #1
 8001c78:	613b      	str	r3, [r7, #16]
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	2b05      	cmp	r3, #5
 8001c7e:	dde8      	ble.n	8001c52 <mat_transpose_6x6+0x28>
	for (int i = 0; i < 6; i++){
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	3301      	adds	r3, #1
 8001c84:	617b      	str	r3, [r7, #20]
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	2b05      	cmp	r3, #5
 8001c8a:	ddd6      	ble.n	8001c3a <mat_transpose_6x6+0x10>
		}
	}
}
 8001c8c:	bf00      	nop
 8001c8e:	bf00      	nop
 8001c90:	371c      	adds	r7, #28
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <mat_mul_6x6X6x6>:
static inline void mat_mul_6x6X6x6(
    const float A[6][6],
    const float B[6][6],
    float C[6][6])
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b08b      	sub	sp, #44	@ 0x2c
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	60f8      	str	r0, [r7, #12]
 8001ca2:	60b9      	str	r1, [r7, #8]
 8001ca4:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 6; i++) {
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001caa:	e048      	b.n	8001d3e <mat_mul_6x6X6x6+0xa4>
        const float *Ai = A[i];
 8001cac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cae:	4613      	mov	r3, r2
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	4413      	add	r3, r2
 8001cb4:	00db      	lsls	r3, r3, #3
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	4413      	add	r3, r2
 8001cbc:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 6; j++) {
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	623b      	str	r3, [r7, #32]
 8001cc2:	e036      	b.n	8001d32 <mat_mul_6x6X6x6+0x98>
            float s = 0.0f;
 8001cc4:	f04f 0300 	mov.w	r3, #0
 8001cc8:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61bb      	str	r3, [r7, #24]
 8001cce:	e01d      	b.n	8001d0c <mat_mul_6x6X6x6+0x72>
                s += Ai[k] * B[k][j];
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	ed93 7a00 	vldr	s14, [r3]
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	4613      	mov	r3, r2
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	4413      	add	r3, r2
 8001ce4:	00db      	lsls	r3, r3, #3
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	441a      	add	r2, r3
 8001cec:	6a3b      	ldr	r3, [r7, #32]
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	4413      	add	r3, r2
 8001cf2:	edd3 7a00 	vldr	s15, [r3]
 8001cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cfa:	ed97 7a07 	vldr	s14, [r7, #28]
 8001cfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d02:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	61bb      	str	r3, [r7, #24]
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	2b05      	cmp	r3, #5
 8001d10:	ddde      	ble.n	8001cd0 <mat_mul_6x6X6x6+0x36>
            }
            C[i][j] = s;
 8001d12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d14:	4613      	mov	r3, r2
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	4413      	add	r3, r2
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	441a      	add	r2, r3
 8001d22:	6a3b      	ldr	r3, [r7, #32]
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	4413      	add	r3, r2
 8001d28:	69fa      	ldr	r2, [r7, #28]
 8001d2a:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 6; j++) {
 8001d2c:	6a3b      	ldr	r3, [r7, #32]
 8001d2e:	3301      	adds	r3, #1
 8001d30:	623b      	str	r3, [r7, #32]
 8001d32:	6a3b      	ldr	r3, [r7, #32]
 8001d34:	2b05      	cmp	r3, #5
 8001d36:	ddc5      	ble.n	8001cc4 <mat_mul_6x6X6x6+0x2a>
    for (int i = 0; i < 6; i++) {
 8001d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d40:	2b05      	cmp	r3, #5
 8001d42:	ddb3      	ble.n	8001cac <mat_mul_6x6X6x6+0x12>
        }
    }
}
 8001d44:	bf00      	nop
 8001d46:	bf00      	nop
 8001d48:	372c      	adds	r7, #44	@ 0x2c
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr

08001d52 <mat_mul_6x6X6x3>:
static inline void mat_mul_6x6X6x3(
    const float A[6][6],
    const float B[6][3],
    float C[6][3])
{
 8001d52:	b480      	push	{r7}
 8001d54:	b08b      	sub	sp, #44	@ 0x2c
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	60f8      	str	r0, [r7, #12]
 8001d5a:	60b9      	str	r1, [r7, #8]
 8001d5c:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 6; i++) {
 8001d5e:	2300      	movs	r3, #0
 8001d60:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d62:	e048      	b.n	8001df6 <mat_mul_6x6X6x3+0xa4>
        const float *Ai = A[i];
 8001d64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d66:	4613      	mov	r3, r2
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	4413      	add	r3, r2
 8001d6c:	00db      	lsls	r3, r3, #3
 8001d6e:	461a      	mov	r2, r3
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	4413      	add	r3, r2
 8001d74:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 3; j++) {
 8001d76:	2300      	movs	r3, #0
 8001d78:	623b      	str	r3, [r7, #32]
 8001d7a:	e036      	b.n	8001dea <mat_mul_6x6X6x3+0x98>
            float s = 0.0f;
 8001d7c:	f04f 0300 	mov.w	r3, #0
 8001d80:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001d82:	2300      	movs	r3, #0
 8001d84:	61bb      	str	r3, [r7, #24]
 8001d86:	e01d      	b.n	8001dc4 <mat_mul_6x6X6x3+0x72>
                s += Ai[k] * B[k][j];
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	697a      	ldr	r2, [r7, #20]
 8001d8e:	4413      	add	r3, r2
 8001d90:	ed93 7a00 	vldr	s14, [r3]
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	4613      	mov	r3, r2
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	4413      	add	r3, r2
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	461a      	mov	r2, r3
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	441a      	add	r2, r3
 8001da4:	6a3b      	ldr	r3, [r7, #32]
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	4413      	add	r3, r2
 8001daa:	edd3 7a00 	vldr	s15, [r3]
 8001dae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001db2:	ed97 7a07 	vldr	s14, [r7, #28]
 8001db6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dba:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	61bb      	str	r3, [r7, #24]
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	2b05      	cmp	r3, #5
 8001dc8:	ddde      	ble.n	8001d88 <mat_mul_6x6X6x3+0x36>
            }
            C[i][j] = s;
 8001dca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dcc:	4613      	mov	r3, r2
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	4413      	add	r3, r2
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	441a      	add	r2, r3
 8001dda:	6a3b      	ldr	r3, [r7, #32]
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	4413      	add	r3, r2
 8001de0:	69fa      	ldr	r2, [r7, #28]
 8001de2:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 3; j++) {
 8001de4:	6a3b      	ldr	r3, [r7, #32]
 8001de6:	3301      	adds	r3, #1
 8001de8:	623b      	str	r3, [r7, #32]
 8001dea:	6a3b      	ldr	r3, [r7, #32]
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	ddc5      	ble.n	8001d7c <mat_mul_6x6X6x3+0x2a>
    for (int i = 0; i < 6; i++) {
 8001df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df2:	3301      	adds	r3, #1
 8001df4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df8:	2b05      	cmp	r3, #5
 8001dfa:	ddb3      	ble.n	8001d64 <mat_mul_6x6X6x3+0x12>
        }
    }
}
 8001dfc:	bf00      	nop
 8001dfe:	bf00      	nop
 8001e00:	372c      	adds	r7, #44	@ 0x2c
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr

08001e0a <mat_mul_6x3X3x6>:
}
static inline void mat_mul_6x3X3x6(
    const float A[6][3],
    const float B[3][6],
    float C[6][6])
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b08b      	sub	sp, #44	@ 0x2c
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	60f8      	str	r0, [r7, #12]
 8001e12:	60b9      	str	r1, [r7, #8]
 8001e14:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 6; i++) {
 8001e16:	2300      	movs	r3, #0
 8001e18:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e1a:	e048      	b.n	8001eae <mat_mul_6x3X3x6+0xa4>
        const float *Ai = A[i];
 8001e1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e1e:	4613      	mov	r3, r2
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	4413      	add	r3, r2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	461a      	mov	r2, r3
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 6; j++) {
 8001e2e:	2300      	movs	r3, #0
 8001e30:	623b      	str	r3, [r7, #32]
 8001e32:	e036      	b.n	8001ea2 <mat_mul_6x3X3x6+0x98>
            float s = 0.0f;
 8001e34:	f04f 0300 	mov.w	r3, #0
 8001e38:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 3; k++) {
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61bb      	str	r3, [r7, #24]
 8001e3e:	e01d      	b.n	8001e7c <mat_mul_6x3X3x6+0x72>
                s += Ai[k] * B[k][j];
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	697a      	ldr	r2, [r7, #20]
 8001e46:	4413      	add	r3, r2
 8001e48:	ed93 7a00 	vldr	s14, [r3]
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	4413      	add	r3, r2
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	461a      	mov	r2, r3
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	441a      	add	r2, r3
 8001e5c:	6a3b      	ldr	r3, [r7, #32]
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4413      	add	r3, r2
 8001e62:	edd3 7a00 	vldr	s15, [r3]
 8001e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e6a:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e72:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 3; k++) {
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	61bb      	str	r3, [r7, #24]
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	ddde      	ble.n	8001e40 <mat_mul_6x3X3x6+0x36>
            }
            C[i][j] = s;
 8001e82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e84:	4613      	mov	r3, r2
 8001e86:	005b      	lsls	r3, r3, #1
 8001e88:	4413      	add	r3, r2
 8001e8a:	00db      	lsls	r3, r3, #3
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	441a      	add	r2, r3
 8001e92:	6a3b      	ldr	r3, [r7, #32]
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	4413      	add	r3, r2
 8001e98:	69fa      	ldr	r2, [r7, #28]
 8001e9a:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 6; j++) {
 8001e9c:	6a3b      	ldr	r3, [r7, #32]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	623b      	str	r3, [r7, #32]
 8001ea2:	6a3b      	ldr	r3, [r7, #32]
 8001ea4:	2b05      	cmp	r3, #5
 8001ea6:	ddc5      	ble.n	8001e34 <mat_mul_6x3X3x6+0x2a>
    for (int i = 0; i < 6; i++) {
 8001ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eaa:	3301      	adds	r3, #1
 8001eac:	627b      	str	r3, [r7, #36]	@ 0x24
 8001eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb0:	2b05      	cmp	r3, #5
 8001eb2:	ddb3      	ble.n	8001e1c <mat_mul_6x3X3x6+0x12>
        }
    }
}
 8001eb4:	bf00      	nop
 8001eb6:	bf00      	nop
 8001eb8:	372c      	adds	r7, #44	@ 0x2c
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <mat_mul_6x3X3x3>:
static inline void mat_mul_6x3X3x3(
    const float A[6][3],
    const float B[3][3],
    float C[6][3])
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b08b      	sub	sp, #44	@ 0x2c
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 6; i++) {
 8001ece:	2300      	movs	r3, #0
 8001ed0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ed2:	e048      	b.n	8001f66 <mat_mul_6x3X3x3+0xa4>
        const float *Ai = A[i];
 8001ed4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	4413      	add	r3, r2
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	461a      	mov	r2, r3
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 3; j++) {
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	623b      	str	r3, [r7, #32]
 8001eea:	e036      	b.n	8001f5a <mat_mul_6x3X3x3+0x98>
            float s = 0.0f;
 8001eec:	f04f 0300 	mov.w	r3, #0
 8001ef0:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 3; k++) {
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	61bb      	str	r3, [r7, #24]
 8001ef6:	e01d      	b.n	8001f34 <mat_mul_6x3X3x3+0x72>
                s += Ai[k] * B[k][j];
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	697a      	ldr	r2, [r7, #20]
 8001efe:	4413      	add	r3, r2
 8001f00:	ed93 7a00 	vldr	s14, [r3]
 8001f04:	69ba      	ldr	r2, [r7, #24]
 8001f06:	4613      	mov	r3, r2
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	4413      	add	r3, r2
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	461a      	mov	r2, r3
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	441a      	add	r2, r3
 8001f14:	6a3b      	ldr	r3, [r7, #32]
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	edd3 7a00 	vldr	s15, [r3]
 8001f1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f22:	ed97 7a07 	vldr	s14, [r7, #28]
 8001f26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f2a:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 3; k++) {
 8001f2e:	69bb      	ldr	r3, [r7, #24]
 8001f30:	3301      	adds	r3, #1
 8001f32:	61bb      	str	r3, [r7, #24]
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	ddde      	ble.n	8001ef8 <mat_mul_6x3X3x3+0x36>
            }
            C[i][j] = s;
 8001f3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	4413      	add	r3, r2
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	461a      	mov	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	441a      	add	r2, r3
 8001f4a:	6a3b      	ldr	r3, [r7, #32]
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	4413      	add	r3, r2
 8001f50:	69fa      	ldr	r2, [r7, #28]
 8001f52:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 3; j++) {
 8001f54:	6a3b      	ldr	r3, [r7, #32]
 8001f56:	3301      	adds	r3, #1
 8001f58:	623b      	str	r3, [r7, #32]
 8001f5a:	6a3b      	ldr	r3, [r7, #32]
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	ddc5      	ble.n	8001eec <mat_mul_6x3X3x3+0x2a>
    for (int i = 0; i < 6; i++) {
 8001f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f62:	3301      	adds	r3, #1
 8001f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f68:	2b05      	cmp	r3, #5
 8001f6a:	ddb3      	ble.n	8001ed4 <mat_mul_6x3X3x3+0x12>
        }
    }
}
 8001f6c:	bf00      	nop
 8001f6e:	bf00      	nop
 8001f70:	372c      	adds	r7, #44	@ 0x2c
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <mat_mul_3x6X6x6>:
}
static inline void mat_mul_3x6X6x6(
    const float A[3][6],
    const float B[6][6],
    float C[3][6])
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b08b      	sub	sp, #44	@ 0x2c
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	60f8      	str	r0, [r7, #12]
 8001f82:	60b9      	str	r1, [r7, #8]
 8001f84:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 3; i++) {
 8001f86:	2300      	movs	r3, #0
 8001f88:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f8a:	e048      	b.n	800201e <mat_mul_3x6X6x6+0xa4>
        const float *Ai = A[i];
 8001f8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f8e:	4613      	mov	r3, r2
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	4413      	add	r3, r2
 8001f94:	00db      	lsls	r3, r3, #3
 8001f96:	461a      	mov	r2, r3
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 6; j++) {
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	623b      	str	r3, [r7, #32]
 8001fa2:	e036      	b.n	8002012 <mat_mul_3x6X6x6+0x98>
            float s = 0.0f;
 8001fa4:	f04f 0300 	mov.w	r3, #0
 8001fa8:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001faa:	2300      	movs	r3, #0
 8001fac:	61bb      	str	r3, [r7, #24]
 8001fae:	e01d      	b.n	8001fec <mat_mul_3x6X6x6+0x72>
                s += Ai[k] * B[k][j];
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	697a      	ldr	r2, [r7, #20]
 8001fb6:	4413      	add	r3, r2
 8001fb8:	ed93 7a00 	vldr	s14, [r3]
 8001fbc:	69ba      	ldr	r2, [r7, #24]
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	4413      	add	r3, r2
 8001fc4:	00db      	lsls	r3, r3, #3
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	441a      	add	r2, r3
 8001fcc:	6a3b      	ldr	r3, [r7, #32]
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	4413      	add	r3, r2
 8001fd2:	edd3 7a00 	vldr	s15, [r3]
 8001fd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fda:	ed97 7a07 	vldr	s14, [r7, #28]
 8001fde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe2:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	3301      	adds	r3, #1
 8001fea:	61bb      	str	r3, [r7, #24]
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	2b05      	cmp	r3, #5
 8001ff0:	ddde      	ble.n	8001fb0 <mat_mul_3x6X6x6+0x36>
            }
            C[i][j] = s;
 8001ff2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	4413      	add	r3, r2
 8001ffa:	00db      	lsls	r3, r3, #3
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	441a      	add	r2, r3
 8002002:	6a3b      	ldr	r3, [r7, #32]
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	4413      	add	r3, r2
 8002008:	69fa      	ldr	r2, [r7, #28]
 800200a:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 6; j++) {
 800200c:	6a3b      	ldr	r3, [r7, #32]
 800200e:	3301      	adds	r3, #1
 8002010:	623b      	str	r3, [r7, #32]
 8002012:	6a3b      	ldr	r3, [r7, #32]
 8002014:	2b05      	cmp	r3, #5
 8002016:	ddc5      	ble.n	8001fa4 <mat_mul_3x6X6x6+0x2a>
    for (int i = 0; i < 3; i++) {
 8002018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201a:	3301      	adds	r3, #1
 800201c:	627b      	str	r3, [r7, #36]	@ 0x24
 800201e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002020:	2b02      	cmp	r3, #2
 8002022:	ddb3      	ble.n	8001f8c <mat_mul_3x6X6x6+0x12>
        }
    }
}
 8002024:	bf00      	nop
 8002026:	bf00      	nop
 8002028:	372c      	adds	r7, #44	@ 0x2c
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr

08002032 <mat_mul_3x6X6x3>:
static inline void mat_mul_3x6X6x3(
    const float A[3][6],
    const float B[6][3],
    float C[3][3])
{
 8002032:	b480      	push	{r7}
 8002034:	b08b      	sub	sp, #44	@ 0x2c
 8002036:	af00      	add	r7, sp, #0
 8002038:	60f8      	str	r0, [r7, #12]
 800203a:	60b9      	str	r1, [r7, #8]
 800203c:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 3; i++) {
 800203e:	2300      	movs	r3, #0
 8002040:	627b      	str	r3, [r7, #36]	@ 0x24
 8002042:	e048      	b.n	80020d6 <mat_mul_3x6X6x3+0xa4>
        const float *Ai = A[i];
 8002044:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002046:	4613      	mov	r3, r2
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	4413      	add	r3, r2
 800204c:	00db      	lsls	r3, r3, #3
 800204e:	461a      	mov	r2, r3
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	4413      	add	r3, r2
 8002054:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 3; j++) {
 8002056:	2300      	movs	r3, #0
 8002058:	623b      	str	r3, [r7, #32]
 800205a:	e036      	b.n	80020ca <mat_mul_3x6X6x3+0x98>
            float s = 0.0f;
 800205c:	f04f 0300 	mov.w	r3, #0
 8002060:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8002062:	2300      	movs	r3, #0
 8002064:	61bb      	str	r3, [r7, #24]
 8002066:	e01d      	b.n	80020a4 <mat_mul_3x6X6x3+0x72>
                s += Ai[k] * B[k][j];
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	697a      	ldr	r2, [r7, #20]
 800206e:	4413      	add	r3, r2
 8002070:	ed93 7a00 	vldr	s14, [r3]
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	4613      	mov	r3, r2
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	4413      	add	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	461a      	mov	r2, r3
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	441a      	add	r2, r3
 8002084:	6a3b      	ldr	r3, [r7, #32]
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	4413      	add	r3, r2
 800208a:	edd3 7a00 	vldr	s15, [r3]
 800208e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002092:	ed97 7a07 	vldr	s14, [r7, #28]
 8002096:	ee77 7a27 	vadd.f32	s15, s14, s15
 800209a:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 6; k++) {
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	3301      	adds	r3, #1
 80020a2:	61bb      	str	r3, [r7, #24]
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	2b05      	cmp	r3, #5
 80020a8:	ddde      	ble.n	8002068 <mat_mul_3x6X6x3+0x36>
            }
            C[i][j] = s;
 80020aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020ac:	4613      	mov	r3, r2
 80020ae:	005b      	lsls	r3, r3, #1
 80020b0:	4413      	add	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	461a      	mov	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	441a      	add	r2, r3
 80020ba:	6a3b      	ldr	r3, [r7, #32]
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	4413      	add	r3, r2
 80020c0:	69fa      	ldr	r2, [r7, #28]
 80020c2:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 3; j++) {
 80020c4:	6a3b      	ldr	r3, [r7, #32]
 80020c6:	3301      	adds	r3, #1
 80020c8:	623b      	str	r3, [r7, #32]
 80020ca:	6a3b      	ldr	r3, [r7, #32]
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	ddc5      	ble.n	800205c <mat_mul_3x6X6x3+0x2a>
    for (int i = 0; i < 3; i++) {
 80020d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d2:	3301      	adds	r3, #1
 80020d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80020d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d8:	2b02      	cmp	r3, #2
 80020da:	ddb3      	ble.n	8002044 <mat_mul_3x6X6x3+0x12>
        }
    }
}
 80020dc:	bf00      	nop
 80020de:	bf00      	nop
 80020e0:	372c      	adds	r7, #44	@ 0x2c
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr

080020ea <mat_symmetrize_6x6>:
static inline void mat_symmetrize_6x6(float P[6][6])
{
 80020ea:	b480      	push	{r7}
 80020ec:	b087      	sub	sp, #28
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 6; i++) {
 80020f2:	2300      	movs	r3, #0
 80020f4:	617b      	str	r3, [r7, #20]
 80020f6:	e048      	b.n	800218a <mat_symmetrize_6x6+0xa0>
        for (int j = i + 1; j < 6; j++) {
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	3301      	adds	r3, #1
 80020fc:	613b      	str	r3, [r7, #16]
 80020fe:	e03e      	b.n	800217e <mat_symmetrize_6x6+0x94>
            float v = 0.5f * (P[i][j] + P[j][i]);
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	4613      	mov	r3, r2
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	4413      	add	r3, r2
 8002108:	00db      	lsls	r3, r3, #3
 800210a:	461a      	mov	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	441a      	add	r2, r3
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	4413      	add	r3, r2
 8002116:	ed93 7a00 	vldr	s14, [r3]
 800211a:	693a      	ldr	r2, [r7, #16]
 800211c:	4613      	mov	r3, r2
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	4413      	add	r3, r2
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	461a      	mov	r2, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	441a      	add	r2, r3
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	edd3 7a00 	vldr	s15, [r3]
 8002134:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002138:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800213c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002140:	edc7 7a03 	vstr	s15, [r7, #12]
            P[i][j] = v;
 8002144:	697a      	ldr	r2, [r7, #20]
 8002146:	4613      	mov	r3, r2
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	4413      	add	r3, r2
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	461a      	mov	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	441a      	add	r2, r3
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	4413      	add	r3, r2
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	601a      	str	r2, [r3, #0]
            P[j][i] = v;
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	4613      	mov	r3, r2
 8002162:	005b      	lsls	r3, r3, #1
 8002164:	4413      	add	r3, r2
 8002166:	00db      	lsls	r3, r3, #3
 8002168:	461a      	mov	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	441a      	add	r2, r3
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	68fa      	ldr	r2, [r7, #12]
 8002176:	601a      	str	r2, [r3, #0]
        for (int j = i + 1; j < 6; j++) {
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	3301      	adds	r3, #1
 800217c:	613b      	str	r3, [r7, #16]
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	2b05      	cmp	r3, #5
 8002182:	ddbd      	ble.n	8002100 <mat_symmetrize_6x6+0x16>
    for (int i = 0; i < 6; i++) {
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	3301      	adds	r3, #1
 8002188:	617b      	str	r3, [r7, #20]
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	2b05      	cmp	r3, #5
 800218e:	ddb3      	ble.n	80020f8 <mat_symmetrize_6x6+0xe>
        }
    }
}
 8002190:	bf00      	nop
 8002192:	bf00      	nop
 8002194:	371c      	adds	r7, #28
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <EKF_get_dynamics_matrices>:

    for (int i=0;i<3;i++)
        ekf->R[i][i] = 0.01f;
}

void EKF_get_dynamics_matrices(const float X[6], float gyro_rad[3], float A[6][6], float f[6]){
 800219e:	b580      	push	{r7, lr}
 80021a0:	b08e      	sub	sp, #56	@ 0x38
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	60f8      	str	r0, [r7, #12]
 80021a6:	60b9      	str	r1, [r7, #8]
 80021a8:	607a      	str	r2, [r7, #4]
 80021aa:	603b      	str	r3, [r7, #0]
	float q0 = X[0];
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	637b      	str	r3, [r7, #52]	@ 0x34
	float q1 = X[1];
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	3304      	adds	r3, #4
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	633b      	str	r3, [r7, #48]	@ 0x30
	float q2 = X[2];
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	3308      	adds	r3, #8
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float q3 = X[3];
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	330c      	adds	r3, #12
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	62bb      	str	r3, [r7, #40]	@ 0x28
	float bp = X[4];
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	3310      	adds	r3, #16
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	627b      	str	r3, [r7, #36]	@ 0x24
	float bq = X[5];
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	3314      	adds	r3, #20
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	623b      	str	r3, [r7, #32]

	float wx = gyro_rad[0] - bp;
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	ed93 7a00 	vldr	s14, [r3]
 80021e0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80021e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021e8:	edc7 7a07 	vstr	s15, [r7, #28]
	float wy = gyro_rad[1] - bq;
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	3304      	adds	r3, #4
 80021f0:	ed93 7a00 	vldr	s14, [r3]
 80021f4:	edd7 7a08 	vldr	s15, [r7, #32]
 80021f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021fc:	edc7 7a06 	vstr	s15, [r7, #24]
	float wz = gyro_rad[2];
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	617b      	str	r3, [r7, #20]

	f[0] = 0.5*(-q1*wx - q2*wy - q3*wz);
 8002206:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800220a:	eeb1 7a67 	vneg.f32	s14, s15
 800220e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002212:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002216:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 800221a:	edd7 7a06 	vldr	s15, [r7, #24]
 800221e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002222:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002226:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800222a:	edd7 7a05 	vldr	s15, [r7, #20]
 800222e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002232:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002236:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800223a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	edc3 7a00 	vstr	s15, [r3]
	f[1] = 0.5*(q0*wx + q3*wy - q2*wz);
 8002244:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002248:	edd7 7a07 	vldr	s15, [r7, #28]
 800224c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002250:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8002254:	edd7 7a06 	vldr	s15, [r7, #24]
 8002258:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800225c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002260:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8002264:	edd7 7a05 	vldr	s15, [r7, #20]
 8002268:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800226c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	3304      	adds	r3, #4
 8002274:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002278:	ee67 7a87 	vmul.f32	s15, s15, s14
 800227c:	edc3 7a00 	vstr	s15, [r3]
	f[2] = 0.5*(-q3*wx + q0*wy - q1*wz);
 8002280:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002284:	eeb1 7a67 	vneg.f32	s14, s15
 8002288:	edd7 7a07 	vldr	s15, [r7, #28]
 800228c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002290:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8002294:	edd7 7a06 	vldr	s15, [r7, #24]
 8002298:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800229c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022a0:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 80022a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80022a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	3308      	adds	r3, #8
 80022b4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80022b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022bc:	edc3 7a00 	vstr	s15, [r3]
	f[3] = 0.5*(q2*wx - q1*wy + q0*wz);
 80022c0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80022c4:	edd7 7a07 	vldr	s15, [r7, #28]
 80022c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022cc:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 80022d0:	edd7 7a06 	vldr	s15, [r7, #24]
 80022d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022dc:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 80022e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80022e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	330c      	adds	r3, #12
 80022f0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80022f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022f8:	edc3 7a00 	vstr	s15, [r3]
	f[4] = 0;
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	3310      	adds	r3, #16
 8002300:	f04f 0200 	mov.w	r2, #0
 8002304:	601a      	str	r2, [r3, #0]
	f[5] = 0;
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	3314      	adds	r3, #20
 800230a:	f04f 0200 	mov.w	r2, #0
 800230e:	601a      	str	r2, [r3, #0]

    memset(A, 0, sizeof(float)*36);
 8002310:	2290      	movs	r2, #144	@ 0x90
 8002312:	2100      	movs	r1, #0
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f011 fa76 	bl	8013806 <memset>

    A[0][1] = -0.5f*wx;  A[0][2] = -0.5f*wy;  A[0][3] = -0.5f*wz;
 800231a:	edd7 7a07 	vldr	s15, [r7, #28]
 800231e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002322:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	edc3 7a01 	vstr	s15, [r3, #4]
 800232c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002330:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002334:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	edc3 7a02 	vstr	s15, [r3, #8]
 800233e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002342:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002346:	ee67 7a87 	vmul.f32	s15, s15, s14
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	edc3 7a03 	vstr	s15, [r3, #12]
    A[0][4] =  0.5f*q1;  A[0][5] =  0.5f*q2;
 8002350:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002354:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002358:	ee67 7a87 	vmul.f32	s15, s15, s14
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	edc3 7a04 	vstr	s15, [r3, #16]
 8002362:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002366:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800236a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	edc3 7a05 	vstr	s15, [r3, #20]

    A[1][0] =  0.5f*wx;  A[1][2] = -0.5f*wz;  A[1][3] =  0.5f*wy;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3318      	adds	r3, #24
 8002378:	edd7 7a07 	vldr	s15, [r7, #28]
 800237c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002380:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002384:	edc3 7a00 	vstr	s15, [r3]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3318      	adds	r3, #24
 800238c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002390:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002394:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002398:	edc3 7a02 	vstr	s15, [r3, #8]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3318      	adds	r3, #24
 80023a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80023a4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80023a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ac:	edc3 7a03 	vstr	s15, [r3, #12]
    A[1][4] = -0.5f*q0;  A[1][5] = -0.5f*q3;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	3318      	adds	r3, #24
 80023b4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80023b8:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80023bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023c0:	edc3 7a04 	vstr	s15, [r3, #16]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3318      	adds	r3, #24
 80023c8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80023cc:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80023d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023d4:	edc3 7a05 	vstr	s15, [r3, #20]

    A[2][0] =  0.5f*wy;  A[2][1] =  0.5f*wz;  A[2][3] = -0.5f*wx;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	3330      	adds	r3, #48	@ 0x30
 80023dc:	edd7 7a06 	vldr	s15, [r7, #24]
 80023e0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80023e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023e8:	edc3 7a00 	vstr	s15, [r3]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3330      	adds	r3, #48	@ 0x30
 80023f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80023f4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80023f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023fc:	edc3 7a01 	vstr	s15, [r3, #4]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	3330      	adds	r3, #48	@ 0x30
 8002404:	edd7 7a07 	vldr	s15, [r7, #28]
 8002408:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800240c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002410:	edc3 7a03 	vstr	s15, [r3, #12]
    A[2][4] =  0.5f*q3;  A[2][5] = -0.5f*q0;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	3330      	adds	r3, #48	@ 0x30
 8002418:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800241c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002420:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002424:	edc3 7a04 	vstr	s15, [r3, #16]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	3330      	adds	r3, #48	@ 0x30
 800242c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002430:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002434:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002438:	edc3 7a05 	vstr	s15, [r3, #20]

    A[3][0] =  0.5f*wz;  A[3][1] = -0.5f*wy;  A[3][2] =  0.5f*wx;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3348      	adds	r3, #72	@ 0x48
 8002440:	edd7 7a05 	vldr	s15, [r7, #20]
 8002444:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002448:	ee67 7a87 	vmul.f32	s15, s15, s14
 800244c:	edc3 7a00 	vstr	s15, [r3]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	3348      	adds	r3, #72	@ 0x48
 8002454:	edd7 7a06 	vldr	s15, [r7, #24]
 8002458:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800245c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002460:	edc3 7a01 	vstr	s15, [r3, #4]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3348      	adds	r3, #72	@ 0x48
 8002468:	edd7 7a07 	vldr	s15, [r7, #28]
 800246c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002470:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002474:	edc3 7a02 	vstr	s15, [r3, #8]
    A[3][4] = -0.5f*q2;  A[3][5] =  0.5f*q1;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3348      	adds	r3, #72	@ 0x48
 800247c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002480:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002484:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002488:	edc3 7a04 	vstr	s15, [r3, #16]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3348      	adds	r3, #72	@ 0x48
 8002490:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002494:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002498:	ee67 7a87 	vmul.f32	s15, s15, s14
 800249c:	edc3 7a05 	vstr	s15, [r3, #20]
}
 80024a0:	bf00      	nop
 80024a2:	3738      	adds	r7, #56	@ 0x38
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <EKF_Predict>:
/*
 * EKF predict step
 * X = X + f*dt;
 * P = P + (A*P + P*A' + Q)*dt;
 */
void EKF_Predict(EKF_t *ekf, float gyro_rad[3], float dt){
 80024a8:	b580      	push	{r7, lr}
 80024aa:	f5ad 7d1e 	sub.w	sp, sp, #632	@ 0x278
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80024b4:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80024b8:	6018      	str	r0, [r3, #0]
 80024ba:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80024be:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 80024c2:	6019      	str	r1, [r3, #0]
 80024c4:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80024c8:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80024cc:	ed83 0a00 	vstr	s0, [r3]
	float A[6][6];
	float f[6];

	if (dt <= 0.0f || dt > 0.1f)
 80024d0:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80024d4:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80024d8:	edd3 7a00 	vldr	s15, [r3]
 80024dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024e4:	f240 811c 	bls.w	8002720 <EKF_Predict+0x278>
 80024e8:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80024ec:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80024f0:	edd3 7a00 	vldr	s15, [r3]
 80024f4:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 800272c <EKF_Predict+0x284>
 80024f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002500:	f300 810e 	bgt.w	8002720 <EKF_Predict+0x278>
	    return;

	//Normalize quaternion in X before using it
	quat_normalize(ekf->X);
 8002504:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002508:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff faa3 	bl	8001a5a <quat_normalize>

	//Compute f and A_cont
	EKF_get_dynamics_matrices(ekf->X, gyro_rad, A, f);
 8002514:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002518:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800251c:	6818      	ldr	r0, [r3, #0]
 800251e:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 8002522:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 8002526:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 800252a:	f5a1 711c 	sub.w	r1, r1, #624	@ 0x270
 800252e:	6809      	ldr	r1, [r1, #0]
 8002530:	f7ff fe35 	bl	800219e <EKF_get_dynamics_matrices>

	//X = X + f*dt;
	for (int i = 0; i < 6; i++){
 8002534:	2300      	movs	r3, #0
 8002536:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 800253a:	e02d      	b.n	8002598 <EKF_Predict+0xf0>
		ekf->X[i] += f[i] * dt;
 800253c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002540:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	4413      	add	r3, r2
 800254e:	ed93 7a00 	vldr	s14, [r3]
 8002552:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800255c:	443b      	add	r3, r7
 800255e:	3bb4      	subs	r3, #180	@ 0xb4
 8002560:	edd3 6a00 	vldr	s13, [r3]
 8002564:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002568:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 800256c:	edd3 7a00 	vldr	s15, [r3]
 8002570:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002574:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002578:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800257c:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4413      	add	r3, r2
 800258a:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 6; i++){
 800258e:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 8002592:	3301      	adds	r3, #1
 8002594:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8002598:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 800259c:	2b05      	cmp	r3, #5
 800259e:	ddcd      	ble.n	800253c <EKF_Predict+0x94>
	}
	quat_normalize(ekf->X);
 80025a0:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80025a4:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff fa55 	bl	8001a5a <quat_normalize>
	//P = P + (A*P + P*A' + Q)*dt
    float AP[6][6];
    float At[6][6];
    float PAt[6][6];

    memset(AP, 0, sizeof(AP));
 80025b0:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 80025b4:	2290      	movs	r2, #144	@ 0x90
 80025b6:	2100      	movs	r1, #0
 80025b8:	4618      	mov	r0, r3
 80025ba:	f011 f924 	bl	8013806 <memset>
    mat_transpose_6x6(A, At);
 80025be:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 80025c2:	f507 73ee 	add.w	r3, r7, #476	@ 0x1dc
 80025c6:	4611      	mov	r1, r2
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff fb2e 	bl	8001c2a <mat_transpose_6x6>
    memset(PAt, 0, sizeof(PAt));
 80025ce:	f107 0314 	add.w	r3, r7, #20
 80025d2:	2290      	movs	r2, #144	@ 0x90
 80025d4:	2100      	movs	r1, #0
 80025d6:	4618      	mov	r0, r3
 80025d8:	f011 f915 	bl	8013806 <memset>

    mat_mul_6x6X6x6(A, ekf->P, AP);
 80025dc:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80025e0:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f103 01cc 	add.w	r1, r3, #204	@ 0xcc
 80025ea:	f507 729a 	add.w	r2, r7, #308	@ 0x134
 80025ee:	f507 73ee 	add.w	r3, r7, #476	@ 0x1dc
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff fb51 	bl	8001c9a <mat_mul_6x6X6x6>
    mat_mul_6x6X6x6(ekf->P, At, PAt);
 80025f8:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80025fc:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	33cc      	adds	r3, #204	@ 0xcc
 8002604:	f107 0214 	add.w	r2, r7, #20
 8002608:	f107 01a4 	add.w	r1, r7, #164	@ 0xa4
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff fb44 	bl	8001c9a <mat_mul_6x6X6x6>

    for (int i = 0; i < 6; i++)
 8002612:	2300      	movs	r3, #0
 8002614:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 8002618:	e07c      	b.n	8002714 <EKF_Predict+0x26c>
        for (int j = 0; j < 6; j++)
 800261a:	2300      	movs	r3, #0
 800261c:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 8002620:	e06f      	b.n	8002702 <EKF_Predict+0x25a>
            ekf->P[i][j] += (AP[i][j] + PAt[i][j] + ekf->Q[i][j]) * dt;
 8002622:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002626:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800262a:	6819      	ldr	r1, [r3, #0]
 800262c:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 8002630:	4613      	mov	r3, r2
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	4413      	add	r3, r2
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 800263c:	4413      	add	r3, r2
 800263e:	3332      	adds	r3, #50	@ 0x32
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	440b      	add	r3, r1
 8002644:	3304      	adds	r3, #4
 8002646:	ed93 7a00 	vldr	s14, [r3]
 800264a:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800264e:	f5a3 71a2 	sub.w	r1, r3, #324	@ 0x144
 8002652:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 8002656:	4613      	mov	r3, r2
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	4413      	add	r3, r2
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 8002662:	4413      	add	r3, r2
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	440b      	add	r3, r1
 8002668:	edd3 6a00 	vldr	s13, [r3]
 800266c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002670:	f5a3 7119 	sub.w	r1, r3, #612	@ 0x264
 8002674:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 8002678:	4613      	mov	r3, r2
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	4413      	add	r3, r2
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 8002684:	4413      	add	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	440b      	add	r3, r1
 800268a:	edd3 7a00 	vldr	s15, [r3]
 800268e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002692:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002696:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800269a:	6819      	ldr	r1, [r3, #0]
 800269c:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 80026a0:	4613      	mov	r3, r2
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	4413      	add	r3, r2
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80026ac:	4413      	add	r3, r2
 80026ae:	3306      	adds	r3, #6
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	440b      	add	r3, r1
 80026b4:	edd3 7a00 	vldr	s15, [r3]
 80026b8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80026bc:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80026c0:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80026c4:	edd3 7a00 	vldr	s15, [r3]
 80026c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026d0:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80026d4:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80026d8:	6819      	ldr	r1, [r3, #0]
 80026da:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 80026de:	4613      	mov	r3, r2
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	4413      	add	r3, r2
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80026ea:	4413      	add	r3, r2
 80026ec:	3332      	adds	r3, #50	@ 0x32
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	440b      	add	r3, r1
 80026f2:	3304      	adds	r3, #4
 80026f4:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < 6; j++)
 80026f8:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 80026fc:	3301      	adds	r3, #1
 80026fe:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 8002702:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 8002706:	2b05      	cmp	r3, #5
 8002708:	dd8b      	ble.n	8002622 <EKF_Predict+0x17a>
    for (int i = 0; i < 6; i++)
 800270a:	f8d7 3270 	ldr.w	r3, [r7, #624]	@ 0x270
 800270e:	3301      	adds	r3, #1
 8002710:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 8002714:	f8d7 3270 	ldr.w	r3, [r7, #624]	@ 0x270
 8002718:	2b05      	cmp	r3, #5
 800271a:	f77f af7e 	ble.w	800261a <EKF_Predict+0x172>
 800271e:	e000      	b.n	8002722 <EKF_Predict+0x27a>
	    return;
 8002720:	bf00      	nop
}
 8002722:	f507 771e 	add.w	r7, r7, #632	@ 0x278
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	3dcccccd 	.word	0x3dcccccd

08002730 <EKF_AccelModel>:

void EKF_AccelModel(const float X[6], float h[3], float C[3][6]){
 8002730:	b580      	push	{r7, lr}
 8002732:	b088      	sub	sp, #32
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	607a      	str	r2, [r7, #4]
	float q0 = X[0];
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	61fb      	str	r3, [r7, #28]
    float q1 = X[1];
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	3304      	adds	r3, #4
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	61bb      	str	r3, [r7, #24]
    float q2 = X[2];
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	3308      	adds	r3, #8
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	617b      	str	r3, [r7, #20]
    float q3 = X[3];
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	330c      	adds	r3, #12
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	613b      	str	r3, [r7, #16]


    h[0] = G * (2*(q1*q3 - q0*q2));
 800275a:	ed97 7a06 	vldr	s14, [r7, #24]
 800275e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002762:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002766:	edd7 6a07 	vldr	s13, [r7, #28]
 800276a:	edd7 7a05 	vldr	s15, [r7, #20]
 800276e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002772:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002776:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800277a:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 80028f0 <EKF_AccelModel+0x1c0>
 800277e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	edc3 7a00 	vstr	s15, [r3]
    h[1] = G * (2*(q2*q3 + q0*q1));
 8002788:	ed97 7a05 	vldr	s14, [r7, #20]
 800278c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002790:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002794:	edd7 6a07 	vldr	s13, [r7, #28]
 8002798:	edd7 7a06 	vldr	s15, [r7, #24]
 800279c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	3304      	adds	r3, #4
 80027ac:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 80028f0 <EKF_AccelModel+0x1c0>
 80027b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027b4:	edc3 7a00 	vstr	s15, [r3]
    h[2] = G * (q0*q0 - q1*q1 - q2*q2 + q3*q3);
 80027b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80027bc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80027c0:	edd7 7a06 	vldr	s15, [r7, #24]
 80027c4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80027c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80027d0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80027d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80027dc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80027e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	3308      	adds	r3, #8
 80027e8:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80028f0 <EKF_AccelModel+0x1c0>
 80027ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027f0:	edc3 7a00 	vstr	s15, [r3]

    memset(C, 0, sizeof(float)*18);
 80027f4:	2248      	movs	r2, #72	@ 0x48
 80027f6:	2100      	movs	r1, #0
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f011 f804 	bl	8013806 <memset>

    C[0][0] = -2*G*q2;  C[0][1] =  2*G*q3;  C[0][2] = -2*G*q0;  C[0][3] =  2*G*q1;
 80027fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8002802:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80028f4 <EKF_AccelModel+0x1c4>
 8002806:	ee67 7a87 	vmul.f32	s15, s15, s14
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	edc3 7a00 	vstr	s15, [r3]
 8002810:	edd7 7a04 	vldr	s15, [r7, #16]
 8002814:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80028f8 <EKF_AccelModel+0x1c8>
 8002818:	ee67 7a87 	vmul.f32	s15, s15, s14
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	edc3 7a01 	vstr	s15, [r3, #4]
 8002822:	edd7 7a07 	vldr	s15, [r7, #28]
 8002826:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80028f4 <EKF_AccelModel+0x1c4>
 800282a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	edc3 7a02 	vstr	s15, [r3, #8]
 8002834:	edd7 7a06 	vldr	s15, [r7, #24]
 8002838:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80028f8 <EKF_AccelModel+0x1c8>
 800283c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	edc3 7a03 	vstr	s15, [r3, #12]
    C[1][0] =  2*G*q1;  C[1][1] =  2*G*q0;  C[1][2] =  2*G*q3;  C[1][3] =  2*G*q2;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	3318      	adds	r3, #24
 800284a:	edd7 7a06 	vldr	s15, [r7, #24]
 800284e:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80028f8 <EKF_AccelModel+0x1c8>
 8002852:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002856:	edc3 7a00 	vstr	s15, [r3]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	3318      	adds	r3, #24
 800285e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002862:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80028f8 <EKF_AccelModel+0x1c8>
 8002866:	ee67 7a87 	vmul.f32	s15, s15, s14
 800286a:	edc3 7a01 	vstr	s15, [r3, #4]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	3318      	adds	r3, #24
 8002872:	edd7 7a04 	vldr	s15, [r7, #16]
 8002876:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80028f8 <EKF_AccelModel+0x1c8>
 800287a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800287e:	edc3 7a02 	vstr	s15, [r3, #8]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	3318      	adds	r3, #24
 8002886:	edd7 7a05 	vldr	s15, [r7, #20]
 800288a:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80028f8 <EKF_AccelModel+0x1c8>
 800288e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002892:	edc3 7a03 	vstr	s15, [r3, #12]
    C[2][0] =  2*G*q0;  C[2][1] = -2*G*q1;  C[2][2] = -2*G*q2;  C[2][3] =  2*G*q3;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	3330      	adds	r3, #48	@ 0x30
 800289a:	edd7 7a07 	vldr	s15, [r7, #28]
 800289e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80028f8 <EKF_AccelModel+0x1c8>
 80028a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028a6:	edc3 7a00 	vstr	s15, [r3]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	3330      	adds	r3, #48	@ 0x30
 80028ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80028b2:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80028f4 <EKF_AccelModel+0x1c4>
 80028b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028ba:	edc3 7a01 	vstr	s15, [r3, #4]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	3330      	adds	r3, #48	@ 0x30
 80028c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80028c6:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80028f4 <EKF_AccelModel+0x1c4>
 80028ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028ce:	edc3 7a02 	vstr	s15, [r3, #8]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	3330      	adds	r3, #48	@ 0x30
 80028d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80028da:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80028f8 <EKF_AccelModel+0x1c8>
 80028de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028e2:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80028e6:	bf00      	nop
 80028e8:	3720      	adds	r7, #32
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	411cf5c3 	.word	0x411cf5c3
 80028f4:	c19cf5c3 	.word	0xc19cf5c3
 80028f8:	419cf5c3 	.word	0x419cf5c3

080028fc <EKF_UpdateAccel>:

void EKF_UpdateAccel(EKF_t *ekf, float accel[3])
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	f5ad 6dbe 	sub.w	sp, sp, #1520	@ 0x5f0
 8002902:	af00      	add	r7, sp, #0
 8002904:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002908:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 800290c:	6018      	str	r0, [r3, #0]
 800290e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002912:	f5a3 63be 	sub.w	r3, r3, #1520	@ 0x5f0
 8002916:	6019      	str	r1, [r3, #0]
    float APA[6][6];

    float KR[6][3];
    float KRKt[6][6];

    EKF_AccelModel(ekf->X, h, C);
 8002918:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 800291c:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f207 5264 	addw	r2, r7, #1380	@ 0x564
 8002926:	f507 61b7 	add.w	r1, r7, #1464	@ 0x5b8
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff ff00 	bl	8002730 <EKF_AccelModel>

    // Y = Z - h
    for (int i=0;i<3;i++)
 8002930:	2300      	movs	r3, #0
 8002932:	f8c7 35ec 	str.w	r3, [r7, #1516]	@ 0x5ec
 8002936:	e023      	b.n	8002980 <EKF_UpdateAccel+0x84>
        y[i] = accel[i] - h[i];
 8002938:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	f507 62be 	add.w	r2, r7, #1520	@ 0x5f0
 8002942:	f5a2 62be 	sub.w	r2, r2, #1520	@ 0x5f0
 8002946:	6812      	ldr	r2, [r2, #0]
 8002948:	4413      	add	r3, r2
 800294a:	ed93 7a00 	vldr	s14, [r3]
 800294e:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 8002958:	443b      	add	r3, r7
 800295a:	3b38      	subs	r3, #56	@ 0x38
 800295c:	edd3 7a00 	vldr	s15, [r3]
 8002960:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002964:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 800296e:	443b      	add	r3, r7
 8002970:	3b44      	subs	r3, #68	@ 0x44
 8002972:	edc3 7a00 	vstr	s15, [r3]
    for (int i=0;i<3;i++)
 8002976:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 800297a:	3301      	adds	r3, #1
 800297c:	f8c7 35ec 	str.w	r3, [r7, #1516]	@ 0x5ec
 8002980:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 8002984:	2b02      	cmp	r3, #2
 8002986:	ddd7      	ble.n	8002938 <EKF_UpdateAccel+0x3c>

    // S = C * P_pred * C' + R;
    mat_mul_3x6X6x6(C, ekf->P, CP);
 8002988:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 800298c:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f103 01cc 	add.w	r1, r3, #204	@ 0xcc
 8002996:	f207 521c 	addw	r2, r7, #1308	@ 0x51c
 800299a:	f207 5364 	addw	r3, r7, #1380	@ 0x564
 800299e:	4618      	mov	r0, r3
 80029a0:	f7ff faeb 	bl	8001f7a <mat_mul_3x6X6x6>
    mat_transpose_3x6(C, Ct);
 80029a4:	f207 42d4 	addw	r2, r7, #1236	@ 0x4d4
 80029a8:	f207 5364 	addw	r3, r7, #1380	@ 0x564
 80029ac:	4611      	mov	r1, r2
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff f8cb 	bl	8001b4a <mat_transpose_3x6>
    mat_mul_3x6X6x3(CP, Ct, S);
 80029b4:	f507 6296 	add.w	r2, r7, #1200	@ 0x4b0
 80029b8:	f207 41d4 	addw	r1, r7, #1236	@ 0x4d4
 80029bc:	f207 531c 	addw	r3, r7, #1308	@ 0x51c
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7ff fb36 	bl	8002032 <mat_mul_3x6X6x3>
    for (int i=0;i<3;i++)
 80029c6:	2300      	movs	r3, #0
 80029c8:	f8c7 35e8 	str.w	r3, [r7, #1512]	@ 0x5e8
 80029cc:	e045      	b.n	8002a5a <EKF_UpdateAccel+0x15e>
        for (int j=0;j<3;j++)
 80029ce:	2300      	movs	r3, #0
 80029d0:	f8c7 35e4 	str.w	r3, [r7, #1508]	@ 0x5e4
 80029d4:	e038      	b.n	8002a48 <EKF_UpdateAccel+0x14c>
            S[i][j] += ekf->R[i][j];
 80029d6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80029da:	f5a3 71a0 	sub.w	r1, r3, #320	@ 0x140
 80029de:	f8d7 25e8 	ldr.w	r2, [r7, #1512]	@ 0x5e8
 80029e2:	4613      	mov	r3, r2
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	4413      	add	r3, r2
 80029e8:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	@ 0x5e4
 80029ec:	4413      	add	r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	440b      	add	r3, r1
 80029f2:	ed93 7a00 	vldr	s14, [r3]
 80029f6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80029fa:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 80029fe:	6819      	ldr	r1, [r3, #0]
 8002a00:	f8d7 25e8 	ldr.w	r2, [r7, #1512]	@ 0x5e8
 8002a04:	4613      	mov	r3, r2
 8002a06:	005b      	lsls	r3, r3, #1
 8002a08:	4413      	add	r3, r2
 8002a0a:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	@ 0x5e4
 8002a0e:	4413      	add	r3, r2
 8002a10:	332a      	adds	r3, #42	@ 0x2a
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	440b      	add	r3, r1
 8002a16:	edd3 7a00 	vldr	s15, [r3]
 8002a1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a1e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002a22:	f5a3 71a0 	sub.w	r1, r3, #320	@ 0x140
 8002a26:	f8d7 25e8 	ldr.w	r2, [r7, #1512]	@ 0x5e8
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	4413      	add	r3, r2
 8002a30:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	@ 0x5e4
 8002a34:	4413      	add	r3, r2
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	440b      	add	r3, r1
 8002a3a:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0;j<3;j++)
 8002a3e:	f8d7 35e4 	ldr.w	r3, [r7, #1508]	@ 0x5e4
 8002a42:	3301      	adds	r3, #1
 8002a44:	f8c7 35e4 	str.w	r3, [r7, #1508]	@ 0x5e4
 8002a48:	f8d7 35e4 	ldr.w	r3, [r7, #1508]	@ 0x5e4
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	ddc2      	ble.n	80029d6 <EKF_UpdateAccel+0xda>
    for (int i=0;i<3;i++)
 8002a50:	f8d7 35e8 	ldr.w	r3, [r7, #1512]	@ 0x5e8
 8002a54:	3301      	adds	r3, #1
 8002a56:	f8c7 35e8 	str.w	r3, [r7, #1512]	@ 0x5e8
 8002a5a:	f8d7 35e8 	ldr.w	r3, [r7, #1512]	@ 0x5e8
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	ddb5      	ble.n	80029ce <EKF_UpdateAccel+0xd2>

    // invert S (analytic 3x3)
    float det =
        S[0][0]*(S[1][1]*S[2][2]-S[1][2]*S[2][1]) -
 8002a62:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002a66:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002a6a:	ed93 7a00 	vldr	s14, [r3]
 8002a6e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002a72:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002a76:	edd3 6a04 	vldr	s13, [r3, #16]
 8002a7a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002a7e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002a82:	edd3 7a08 	vldr	s15, [r3, #32]
 8002a86:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a8a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002a8e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002a92:	ed93 6a05 	vldr	s12, [r3, #20]
 8002a96:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002a9a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002a9e:	edd3 7a07 	vldr	s15, [r3, #28]
 8002aa2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002aa6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002aaa:	ee27 7a27 	vmul.f32	s14, s14, s15
        S[0][1]*(S[1][0]*S[2][2]-S[1][2]*S[2][0]) +
 8002aae:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ab2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ab6:	edd3 6a01 	vldr	s13, [r3, #4]
 8002aba:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002abe:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ac2:	ed93 6a03 	vldr	s12, [r3, #12]
 8002ac6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002aca:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ace:	edd3 7a08 	vldr	s15, [r3, #32]
 8002ad2:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002ad6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ada:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ade:	edd3 5a05 	vldr	s11, [r3, #20]
 8002ae2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ae6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002aea:	edd3 7a06 	vldr	s15, [r3, #24]
 8002aee:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002af2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002af6:	ee66 7aa7 	vmul.f32	s15, s13, s15
        S[0][0]*(S[1][1]*S[2][2]-S[1][2]*S[2][1]) -
 8002afa:	ee37 7a67 	vsub.f32	s14, s14, s15
        S[0][2]*(S[1][0]*S[2][1]-S[1][1]*S[2][0]);
 8002afe:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b02:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b06:	edd3 6a02 	vldr	s13, [r3, #8]
 8002b0a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b0e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b12:	ed93 6a03 	vldr	s12, [r3, #12]
 8002b16:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b1a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b1e:	edd3 7a07 	vldr	s15, [r3, #28]
 8002b22:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002b26:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b2a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b2e:	edd3 5a04 	vldr	s11, [r3, #16]
 8002b32:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b36:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b3a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b3e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002b42:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b46:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float det =
 8002b4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b4e:	f507 63b9 	add.w	r3, r7, #1480	@ 0x5c8
 8002b52:	edc3 7a00 	vstr	s15, [r3]

    if (fabsf(det) < 1e-6f)
 8002b56:	f507 63b9 	add.w	r3, r7, #1480	@ 0x5c8
 8002b5a:	edd3 7a00 	vldr	s15, [r3]
 8002b5e:	eef0 7ae7 	vabs.f32	s15, s15
 8002b62:	ed9f 7ad6 	vldr	s14, [pc, #856]	@ 8002ebc <EKF_UpdateAccel+0x5c0>
 8002b66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b6e:	f100 82e2 	bmi.w	8003136 <EKF_UpdateAccel+0x83a>
        return;

    float invdet = 1.0f / det;
 8002b72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b76:	f507 63b9 	add.w	r3, r7, #1480	@ 0x5c8
 8002b7a:	ed93 7a00 	vldr	s14, [r3]
 8002b7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b82:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002b86:	edc3 7a00 	vstr	s15, [r3]

    S_inv[0][0]=(S[1][1]*S[2][2]-S[1][2]*S[2][1])*invdet;
 8002b8a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b8e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b92:	ed93 7a04 	vldr	s14, [r3, #16]
 8002b96:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b9a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b9e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002ba2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ba6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002baa:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002bae:	edd3 6a05 	vldr	s13, [r3, #20]
 8002bb2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002bb6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002bba:	edd3 7a07 	vldr	s15, [r3, #28]
 8002bbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bc2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002bc6:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002bca:	edd3 7a00 	vldr	s15, [r3]
 8002bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bd2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002bd6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002bda:	edc3 7a00 	vstr	s15, [r3]
    S_inv[0][1]=(S[0][2]*S[2][1]-S[0][1]*S[2][2])*invdet;
 8002bde:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002be2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002be6:	ed93 7a02 	vldr	s14, [r3, #8]
 8002bea:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002bee:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002bf2:	edd3 7a07 	vldr	s15, [r3, #28]
 8002bf6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bfa:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002bfe:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c02:	edd3 6a01 	vldr	s13, [r3, #4]
 8002c06:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c0a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c0e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002c12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c16:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c1a:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002c1e:	edd3 7a00 	vldr	s15, [r3]
 8002c22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c26:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c2a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002c2e:	edc3 7a01 	vstr	s15, [r3, #4]
    S_inv[0][2]=(S[0][1]*S[1][2]-S[0][2]*S[1][1])*invdet;
 8002c32:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c36:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c3a:	ed93 7a01 	vldr	s14, [r3, #4]
 8002c3e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c42:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c46:	edd3 7a05 	vldr	s15, [r3, #20]
 8002c4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c4e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c52:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c56:	edd3 6a02 	vldr	s13, [r3, #8]
 8002c5a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c5e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c62:	edd3 7a04 	vldr	s15, [r3, #16]
 8002c66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c6a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c6e:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002c72:	edd3 7a00 	vldr	s15, [r3]
 8002c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c7a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c7e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002c82:	edc3 7a02 	vstr	s15, [r3, #8]
    S_inv[1][0]=(S[1][2]*S[2][0]-S[1][0]*S[2][2])*invdet;
 8002c86:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c8a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c8e:	ed93 7a05 	vldr	s14, [r3, #20]
 8002c92:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c96:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c9a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002c9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ca2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ca6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002caa:	edd3 6a03 	vldr	s13, [r3, #12]
 8002cae:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002cb2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002cb6:	edd3 7a08 	vldr	s15, [r3, #32]
 8002cba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cbe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cc2:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002cc6:	edd3 7a00 	vldr	s15, [r3]
 8002cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cce:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002cd2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002cd6:	edc3 7a03 	vstr	s15, [r3, #12]
    S_inv[1][1]=(S[0][0]*S[2][2]-S[0][2]*S[2][0])*invdet;
 8002cda:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002cde:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ce2:	ed93 7a00 	vldr	s14, [r3]
 8002ce6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002cea:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002cee:	edd3 7a08 	vldr	s15, [r3, #32]
 8002cf2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cf6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002cfa:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002cfe:	edd3 6a02 	vldr	s13, [r3, #8]
 8002d02:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d06:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d0a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d12:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d16:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002d1a:	edd3 7a00 	vldr	s15, [r3]
 8002d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d22:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d26:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002d2a:	edc3 7a04 	vstr	s15, [r3, #16]
    S_inv[1][2]=(S[0][2]*S[1][0]-S[0][0]*S[1][2])*invdet;
 8002d2e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d32:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d36:	ed93 7a02 	vldr	s14, [r3, #8]
 8002d3a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d3e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d42:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d4a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d4e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d52:	edd3 6a00 	vldr	s13, [r3]
 8002d56:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d5a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d5e:	edd3 7a05 	vldr	s15, [r3, #20]
 8002d62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d66:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d6a:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002d6e:	edd3 7a00 	vldr	s15, [r3]
 8002d72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d76:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d7a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002d7e:	edc3 7a05 	vstr	s15, [r3, #20]
    S_inv[2][0]=(S[1][0]*S[2][1]-S[1][1]*S[2][0])*invdet;
 8002d82:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d86:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d8a:	ed93 7a03 	vldr	s14, [r3, #12]
 8002d8e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d92:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d96:	edd3 7a07 	vldr	s15, [r3, #28]
 8002d9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d9e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002da2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002da6:	edd3 6a04 	vldr	s13, [r3, #16]
 8002daa:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002dae:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002db2:	edd3 7a06 	vldr	s15, [r3, #24]
 8002db6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dba:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002dbe:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002dc2:	edd3 7a00 	vldr	s15, [r3]
 8002dc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dca:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002dce:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002dd2:	edc3 7a06 	vstr	s15, [r3, #24]
    S_inv[2][1]=(S[0][1]*S[2][0]-S[0][0]*S[2][1])*invdet;
 8002dd6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002dda:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002dde:	ed93 7a01 	vldr	s14, [r3, #4]
 8002de2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002de6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002dea:	edd3 7a06 	vldr	s15, [r3, #24]
 8002dee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002df2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002df6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002dfa:	edd3 6a00 	vldr	s13, [r3]
 8002dfe:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e02:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e06:	edd3 7a07 	vldr	s15, [r3, #28]
 8002e0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e0e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e12:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002e16:	edd3 7a00 	vldr	s15, [r3]
 8002e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e1e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e22:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002e26:	edc3 7a07 	vstr	s15, [r3, #28]
    S_inv[2][2]=(S[0][0]*S[1][1]-S[0][1]*S[1][0])*invdet;
 8002e2a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e2e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e32:	ed93 7a00 	vldr	s14, [r3]
 8002e36:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e3a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e3e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002e42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e46:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e4a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e4e:	edd3 6a01 	vldr	s13, [r3, #4]
 8002e52:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e56:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e5a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002e5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e62:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e66:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002e6a:	edd3 7a00 	vldr	s15, [r3]
 8002e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e72:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e76:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002e7a:	edc3 7a08 	vstr	s15, [r3, #32]

    // K = (P_pred * C') / S;
    mat_mul_6x6X6x3(ekf->P, Ct, PCt);
 8002e7e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e82:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	33cc      	adds	r3, #204	@ 0xcc
 8002e8a:	f207 4244 	addw	r2, r7, #1092	@ 0x444
 8002e8e:	f207 41d4 	addw	r1, r7, #1236	@ 0x4d4
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7fe ff5d 	bl	8001d52 <mat_mul_6x6X6x3>
    mat_mul_6x3X3x3(PCt, S_inv, K);
 8002e98:	f507 727f 	add.w	r2, r7, #1020	@ 0x3fc
 8002e9c:	f207 418c 	addw	r1, r7, #1164	@ 0x48c
 8002ea0:	f207 4344 	addw	r3, r7, #1092	@ 0x444
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff f80c 	bl	8001ec2 <mat_mul_6x3X3x3>

    // X = X + K*y
    for (int i=0;i<6;i++)
 8002eaa:	2300      	movs	r3, #0
 8002eac:	f8c7 35e0 	str.w	r3, [r7, #1504]	@ 0x5e0
 8002eb0:	e049      	b.n	8002f46 <EKF_UpdateAccel+0x64a>
        for (int j=0;j<3;j++)
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	f8c7 35dc 	str.w	r3, [r7, #1500]	@ 0x5dc
 8002eb8:	e03c      	b.n	8002f34 <EKF_UpdateAccel+0x638>
 8002eba:	bf00      	nop
 8002ebc:	358637bd 	.word	0x358637bd
 8002ec0:	00000000 	.word	0x00000000
            ekf->X[i] += K[i][j]*y[j];
 8002ec4:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ec8:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	f8d7 35e0 	ldr.w	r3, [r7, #1504]	@ 0x5e0
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	4413      	add	r3, r2
 8002ed6:	ed93 7a00 	vldr	s14, [r3]
 8002eda:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ede:	f5a3 71fa 	sub.w	r1, r3, #500	@ 0x1f4
 8002ee2:	f8d7 25e0 	ldr.w	r2, [r7, #1504]	@ 0x5e0
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	005b      	lsls	r3, r3, #1
 8002eea:	4413      	add	r3, r2
 8002eec:	f8d7 25dc 	ldr.w	r2, [r7, #1500]	@ 0x5dc
 8002ef0:	4413      	add	r3, r2
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	edd3 6a00 	vldr	s13, [r3]
 8002efa:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 8002f04:	443b      	add	r3, r7
 8002f06:	3b44      	subs	r3, #68	@ 0x44
 8002f08:	edd3 7a00 	vldr	s15, [r3]
 8002f0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f14:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002f18:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	f8d7 35e0 	ldr.w	r3, [r7, #1504]	@ 0x5e0
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	4413      	add	r3, r2
 8002f26:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0;j<3;j++)
 8002f2a:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002f2e:	3301      	adds	r3, #1
 8002f30:	f8c7 35dc 	str.w	r3, [r7, #1500]	@ 0x5dc
 8002f34:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	ddc3      	ble.n	8002ec4 <EKF_UpdateAccel+0x5c8>
    for (int i=0;i<6;i++)
 8002f3c:	f8d7 35e0 	ldr.w	r3, [r7, #1504]	@ 0x5e0
 8002f40:	3301      	adds	r3, #1
 8002f42:	f8c7 35e0 	str.w	r3, [r7, #1504]	@ 0x5e0
 8002f46:	f8d7 35e0 	ldr.w	r3, [r7, #1504]	@ 0x5e0
 8002f4a:	2b05      	cmp	r3, #5
 8002f4c:	ddb1      	ble.n	8002eb2 <EKF_UpdateAccel+0x5b6>

    // P_corr = (I - K*C) * P_pred * (I - K*C)' + K * R * K';
    quat_normalize(ekf->X);
 8002f4e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002f52:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7fe fd7e 	bl	8001a5a <quat_normalize>

    mat_mul_6x3X3x6(K, C, KC); //K*C
 8002f5e:	f507 725b 	add.w	r2, r7, #876	@ 0x36c
 8002f62:	f207 5164 	addw	r1, r7, #1380	@ 0x564
 8002f66:	f507 737f 	add.w	r3, r7, #1020	@ 0x3fc
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7fe ff4d 	bl	8001e0a <mat_mul_6x3X3x6>
    for (int i=0;i<6;i++)
 8002f70:	2300      	movs	r3, #0
 8002f72:	f8c7 35d8 	str.w	r3, [r7, #1496]	@ 0x5d8
 8002f76:	e040      	b.n	8002ffa <EKF_UpdateAccel+0x6fe>
        for (int j=0;j<6;j++)
 8002f78:	2300      	movs	r3, #0
 8002f7a:	f8c7 35d4 	str.w	r3, [r7, #1492]	@ 0x5d4
 8002f7e:	e033      	b.n	8002fe8 <EKF_UpdateAccel+0x6ec>
            A[i][j] = (i==j ? 1.0f : 0.0f) - KC[i][j]; //(I - K*C)
 8002f80:	f8d7 25d8 	ldr.w	r2, [r7, #1496]	@ 0x5d8
 8002f84:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d102      	bne.n	8002f92 <EKF_UpdateAccel+0x696>
 8002f8c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002f90:	e001      	b.n	8002f96 <EKF_UpdateAccel+0x69a>
 8002f92:	ed1f 7a35 	vldr	s14, [pc, #-212]	@ 8002ec0 <EKF_UpdateAccel+0x5c4>
 8002f96:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002f9a:	f5a3 7121 	sub.w	r1, r3, #644	@ 0x284
 8002f9e:	f8d7 25d8 	ldr.w	r2, [r7, #1496]	@ 0x5d8
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	005b      	lsls	r3, r3, #1
 8002fa6:	4413      	add	r3, r2
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	f8d7 25d4 	ldr.w	r2, [r7, #1492]	@ 0x5d4
 8002fae:	4413      	add	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	440b      	add	r3, r1
 8002fb4:	edd3 7a00 	vldr	s15, [r3]
 8002fb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fbc:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002fc0:	f5a3 7145 	sub.w	r1, r3, #788	@ 0x314
 8002fc4:	f8d7 25d8 	ldr.w	r2, [r7, #1496]	@ 0x5d8
 8002fc8:	4613      	mov	r3, r2
 8002fca:	005b      	lsls	r3, r3, #1
 8002fcc:	4413      	add	r3, r2
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	f8d7 25d4 	ldr.w	r2, [r7, #1492]	@ 0x5d4
 8002fd4:	4413      	add	r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	440b      	add	r3, r1
 8002fda:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0;j<6;j++)
 8002fde:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	f8c7 35d4 	str.w	r3, [r7, #1492]	@ 0x5d4
 8002fe8:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8002fec:	2b05      	cmp	r3, #5
 8002fee:	ddc7      	ble.n	8002f80 <EKF_UpdateAccel+0x684>
    for (int i=0;i<6;i++)
 8002ff0:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	f8c7 35d8 	str.w	r3, [r7, #1496]	@ 0x5d8
 8002ffa:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002ffe:	2b05      	cmp	r3, #5
 8003000:	ddba      	ble.n	8002f78 <EKF_UpdateAccel+0x67c>

    mat_mul_6x6X6x6(A, ekf->P, AP); //(I - K*C) * P_pred
 8003002:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8003006:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f103 01cc 	add.w	r1, r3, #204	@ 0xcc
 8003010:	f507 7213 	add.w	r2, r7, #588	@ 0x24c
 8003014:	f507 7337 	add.w	r3, r7, #732	@ 0x2dc
 8003018:	4618      	mov	r0, r3
 800301a:	f7fe fe3e 	bl	8001c9a <mat_mul_6x6X6x6>
    float At[6][6];
    mat_transpose_6x6(A, At);
 800301e:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8003022:	f507 7337 	add.w	r3, r7, #732	@ 0x2dc
 8003026:	4611      	mov	r1, r2
 8003028:	4618      	mov	r0, r3
 800302a:	f7fe fdfe 	bl	8001c2a <mat_transpose_6x6>
    mat_mul_6x6X6x6(AP, At, APA); // (I - K*C) * P_pred * (I - K*C)'
 800302e:	f507 72de 	add.w	r2, r7, #444	@ 0x1bc
 8003032:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8003036:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 800303a:	4618      	mov	r0, r3
 800303c:	f7fe fe2d 	bl	8001c9a <mat_mul_6x6X6x6>

    //K * R * K'
    mat_mul_6x3X3x3(K, ekf->R, KR);
 8003040:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8003044:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 800304e:	f507 72ba 	add.w	r2, r7, #372	@ 0x174
 8003052:	f507 737f 	add.w	r3, r7, #1020	@ 0x3fc
 8003056:	4618      	mov	r0, r3
 8003058:	f7fe ff33 	bl	8001ec2 <mat_mul_6x3X3x3>
    float Kt[3][6];
    mat_transpose_6x3(K, Kt);
 800305c:	f107 020c 	add.w	r2, r7, #12
 8003060:	f507 737f 	add.w	r3, r7, #1020	@ 0x3fc
 8003064:	4611      	mov	r1, r2
 8003066:	4618      	mov	r0, r3
 8003068:	f7fe fda7 	bl	8001bba <mat_transpose_6x3>
    mat_mul_6x3X3x6(KR, Kt, KRKt);
 800306c:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 8003070:	f107 010c 	add.w	r1, r7, #12
 8003074:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8003078:	4618      	mov	r0, r3
 800307a:	f7fe fec6 	bl	8001e0a <mat_mul_6x3X3x6>

    for (int i=0;i<6;i++)
 800307e:	2300      	movs	r3, #0
 8003080:	f8c7 35d0 	str.w	r3, [r7, #1488]	@ 0x5d0
 8003084:	e049      	b.n	800311a <EKF_UpdateAccel+0x81e>
        for (int j=0;j<6;j++)
 8003086:	2300      	movs	r3, #0
 8003088:	f8c7 35cc 	str.w	r3, [r7, #1484]	@ 0x5cc
 800308c:	e03c      	b.n	8003108 <EKF_UpdateAccel+0x80c>
            ekf->P[i][j] = APA[i][j] + KRKt[i][j];
 800308e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8003092:	f2a3 4134 	subw	r1, r3, #1076	@ 0x434
 8003096:	f8d7 25d0 	ldr.w	r2, [r7, #1488]	@ 0x5d0
 800309a:	4613      	mov	r3, r2
 800309c:	005b      	lsls	r3, r3, #1
 800309e:	4413      	add	r3, r2
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 80030a6:	4413      	add	r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	440b      	add	r3, r1
 80030ac:	ed93 7a00 	vldr	s14, [r3]
 80030b0:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80030b4:	f2a3 510c 	subw	r1, r3, #1292	@ 0x50c
 80030b8:	f8d7 25d0 	ldr.w	r2, [r7, #1488]	@ 0x5d0
 80030bc:	4613      	mov	r3, r2
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	4413      	add	r3, r2
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 80030c8:	4413      	add	r3, r2
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	440b      	add	r3, r1
 80030ce:	edd3 7a00 	vldr	s15, [r3]
 80030d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030d6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80030da:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 80030de:	6819      	ldr	r1, [r3, #0]
 80030e0:	f8d7 25d0 	ldr.w	r2, [r7, #1488]	@ 0x5d0
 80030e4:	4613      	mov	r3, r2
 80030e6:	005b      	lsls	r3, r3, #1
 80030e8:	4413      	add	r3, r2
 80030ea:	005b      	lsls	r3, r3, #1
 80030ec:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 80030f0:	4413      	add	r3, r2
 80030f2:	3332      	adds	r3, #50	@ 0x32
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	440b      	add	r3, r1
 80030f8:	3304      	adds	r3, #4
 80030fa:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0;j<6;j++)
 80030fe:	f8d7 35cc 	ldr.w	r3, [r7, #1484]	@ 0x5cc
 8003102:	3301      	adds	r3, #1
 8003104:	f8c7 35cc 	str.w	r3, [r7, #1484]	@ 0x5cc
 8003108:	f8d7 35cc 	ldr.w	r3, [r7, #1484]	@ 0x5cc
 800310c:	2b05      	cmp	r3, #5
 800310e:	ddbe      	ble.n	800308e <EKF_UpdateAccel+0x792>
    for (int i=0;i<6;i++)
 8003110:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 8003114:	3301      	adds	r3, #1
 8003116:	f8c7 35d0 	str.w	r3, [r7, #1488]	@ 0x5d0
 800311a:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 800311e:	2b05      	cmp	r3, #5
 8003120:	ddb1      	ble.n	8003086 <EKF_UpdateAccel+0x78a>

    mat_symmetrize_6x6(ekf->P);
 8003122:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8003126:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	33cc      	adds	r3, #204	@ 0xcc
 800312e:	4618      	mov	r0, r3
 8003130:	f7fe ffdb 	bl	80020ea <mat_symmetrize_6x6>
 8003134:	e000      	b.n	8003138 <EKF_UpdateAccel+0x83c>
        return;
 8003136:	bf00      	nop

}
 8003138:	f507 67be 	add.w	r7, r7, #1520	@ 0x5f0
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <quad_to_euler>:

void quad_to_euler(EKF_t *ekf, float *roll, float *pitch){
 8003140:	b580      	push	{r7, lr}
 8003142:	b088      	sub	sp, #32
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	60b9      	str	r1, [r7, #8]
 800314a:	607a      	str	r2, [r7, #4]
	float q0 = ekf->X[0];
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	61fb      	str	r3, [r7, #28]
	float q1 = ekf->X[1];
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	61bb      	str	r3, [r7, #24]
	float q2 = ekf->X[2];
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	617b      	str	r3, [r7, #20]
	float q3 = ekf->X[3];
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	613b      	str	r3, [r7, #16]

	*roll = atan2f(2*(q0 * q1 + q2 * q3), 1 - 2*(q1 * q1 + q2 * q2));
 8003164:	ed97 7a07 	vldr	s14, [r7, #28]
 8003168:	edd7 7a06 	vldr	s15, [r7, #24]
 800316c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003170:	edd7 6a05 	vldr	s13, [r7, #20]
 8003174:	edd7 7a04 	vldr	s15, [r7, #16]
 8003178:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800317c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003180:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003184:	edd7 7a06 	vldr	s15, [r7, #24]
 8003188:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800318c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003190:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003194:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003198:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800319c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031a4:	eef0 0a67 	vmov.f32	s1, s15
 80031a8:	eeb0 0a66 	vmov.f32	s0, s13
 80031ac:	f012 fa7e 	bl	80156ac <atan2f>
 80031b0:	eef0 7a40 	vmov.f32	s15, s0
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	edc3 7a00 	vstr	s15, [r3]
	*pitch = asinf(2*(q0 * q2 - q3 * q1));
 80031ba:	ed97 7a07 	vldr	s14, [r7, #28]
 80031be:	edd7 7a05 	vldr	s15, [r7, #20]
 80031c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031c6:	edd7 6a04 	vldr	s13, [r7, #16]
 80031ca:	edd7 7a06 	vldr	s15, [r7, #24]
 80031ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031d6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80031da:	eeb0 0a67 	vmov.f32	s0, s15
 80031de:	f012 fa39 	bl	8015654 <asinf>
 80031e2:	eef0 7a40 	vmov.f32	s15, s0
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	edc3 7a00 	vstr	s15, [r3]

}
 80031ec:	bf00      	nop
 80031ee:	3720      	adds	r7, #32
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <IIR_Filter_1D_Init>:
#include "filter.h"

void IIR_Filter_1D_Init(IIR_Filter_1D *f, float alpha, float beta){
 80031f4:	b480      	push	{r7}
 80031f6:	b085      	sub	sp, #20
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8003200:	edc7 0a01 	vstr	s1, [r7, #4]
    f->alpha = alpha;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	68ba      	ldr	r2, [r7, #8]
 8003208:	601a      	str	r2, [r3, #0]
    f->beta = beta;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	605a      	str	r2, [r3, #4]
    f->prev_input = 0.0f;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f04f 0200 	mov.w	r2, #0
 8003216:	60da      	str	r2, [r3, #12]
    f->prev_output = 0.0f;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f04f 0200 	mov.w	r2, #0
 800321e:	609a      	str	r2, [r3, #8]
}
 8003220:	bf00      	nop
 8003222:	3714      	adds	r7, #20
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr

0800322c <IIR_Filter_1D_Update>:
float IIR_Filter_1D_Update(IIR_Filter_1D *f, float input){
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	ed87 0a00 	vstr	s0, [r7]
    float output = f->alpha * f->prev_output + f->beta * input + f->beta * f->prev_input;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	ed93 7a00 	vldr	s14, [r3]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	edd3 7a02 	vldr	s15, [r3, #8]
 8003244:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	edd3 6a01 	vldr	s13, [r3, #4]
 800324e:	edd7 7a00 	vldr	s15, [r7]
 8003252:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003256:	ee37 7a27 	vadd.f32	s14, s14, s15
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	edd3 6a01 	vldr	s13, [r3, #4]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	edd3 7a03 	vldr	s15, [r3, #12]
 8003266:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800326a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800326e:	edc7 7a03 	vstr	s15, [r7, #12]
    f->prev_input = input;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	683a      	ldr	r2, [r7, #0]
 8003276:	60da      	str	r2, [r3, #12]
    f->prev_output = output;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	609a      	str	r2, [r3, #8]
    return output;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	ee07 3a90 	vmov	s15, r3
}
 8003284:	eeb0 0a67 	vmov.f32	s0, s15
 8003288:	3714      	adds	r7, #20
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr

08003292 <IIR_Filter_3D_Init>:
void IIR_Filter_3D_Init(IIR_Filter_3D *f, float alpha, float beta){
 8003292:	b580      	push	{r7, lr}
 8003294:	b084      	sub	sp, #16
 8003296:	af00      	add	r7, sp, #0
 8003298:	60f8      	str	r0, [r7, #12]
 800329a:	ed87 0a02 	vstr	s0, [r7, #8]
 800329e:	edc7 0a01 	vstr	s1, [r7, #4]
	IIR_Filter_1D_Init(&f->x, alpha, beta);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	edd7 0a01 	vldr	s1, [r7, #4]
 80032a8:	ed97 0a02 	vldr	s0, [r7, #8]
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7ff ffa1 	bl	80031f4 <IIR_Filter_1D_Init>
	IIR_Filter_1D_Init(&f->y, alpha, beta);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	3310      	adds	r3, #16
 80032b6:	edd7 0a01 	vldr	s1, [r7, #4]
 80032ba:	ed97 0a02 	vldr	s0, [r7, #8]
 80032be:	4618      	mov	r0, r3
 80032c0:	f7ff ff98 	bl	80031f4 <IIR_Filter_1D_Init>
	IIR_Filter_1D_Init(&f->z, alpha, beta);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	3320      	adds	r3, #32
 80032c8:	edd7 0a01 	vldr	s1, [r7, #4]
 80032cc:	ed97 0a02 	vldr	s0, [r7, #8]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7ff ff8f 	bl	80031f4 <IIR_Filter_1D_Init>
}
 80032d6:	bf00      	nop
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <IIR_Filter_3D_Update>:
void IIR_Filter_3D_Update(IIR_Filter_3D *f, float x_in, float y_in, float z_in, float *x_out, float *y_out, float *z_out){
 80032de:	b580      	push	{r7, lr}
 80032e0:	b088      	sub	sp, #32
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	61f8      	str	r0, [r7, #28]
 80032e6:	ed87 0a06 	vstr	s0, [r7, #24]
 80032ea:	edc7 0a05 	vstr	s1, [r7, #20]
 80032ee:	ed87 1a04 	vstr	s2, [r7, #16]
 80032f2:	60f9      	str	r1, [r7, #12]
 80032f4:	60ba      	str	r2, [r7, #8]
 80032f6:	607b      	str	r3, [r7, #4]
    *x_out = IIR_Filter_1D_Update(&f->x, x_in);
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	ed97 0a06 	vldr	s0, [r7, #24]
 80032fe:	4618      	mov	r0, r3
 8003300:	f7ff ff94 	bl	800322c <IIR_Filter_1D_Update>
 8003304:	eef0 7a40 	vmov.f32	s15, s0
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	edc3 7a00 	vstr	s15, [r3]
    *y_out = IIR_Filter_1D_Update(&f->y, y_in);
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	3310      	adds	r3, #16
 8003312:	ed97 0a05 	vldr	s0, [r7, #20]
 8003316:	4618      	mov	r0, r3
 8003318:	f7ff ff88 	bl	800322c <IIR_Filter_1D_Update>
 800331c:	eef0 7a40 	vmov.f32	s15, s0
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	edc3 7a00 	vstr	s15, [r3]
    *z_out = IIR_Filter_1D_Update(&f->z, z_in);
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	3320      	adds	r3, #32
 800332a:	ed97 0a04 	vldr	s0, [r7, #16]
 800332e:	4618      	mov	r0, r3
 8003330:	f7ff ff7c 	bl	800322c <IIR_Filter_1D_Update>
 8003334:	eef0 7a40 	vmov.f32	s15, s0
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	edc3 7a00 	vstr	s15, [r3]
}
 800333e:	bf00      	nop
 8003340:	3720      	adds	r7, #32
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}

08003346 <constrain>:
/* USER CODE END PTD */

/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN PD */
static inline float constrain(float value, float min_val, float max_val)
{
 8003346:	b480      	push	{r7}
 8003348:	b085      	sub	sp, #20
 800334a:	af00      	add	r7, sp, #0
 800334c:	ed87 0a03 	vstr	s0, [r7, #12]
 8003350:	edc7 0a02 	vstr	s1, [r7, #8]
 8003354:	ed87 1a01 	vstr	s2, [r7, #4]
    if (value < min_val) return min_val;
 8003358:	ed97 7a03 	vldr	s14, [r7, #12]
 800335c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003360:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003368:	d501      	bpl.n	800336e <constrain+0x28>
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	e00b      	b.n	8003386 <constrain+0x40>
    else if (value > max_val) return max_val;
 800336e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003372:	edd7 7a01 	vldr	s15, [r7, #4]
 8003376:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800337a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800337e:	dd01      	ble.n	8003384 <constrain+0x3e>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	e000      	b.n	8003386 <constrain+0x40>
    else return value;
 8003384:	68fb      	ldr	r3, [r7, #12]
}
 8003386:	ee07 3a90 	vmov	s15, r3
 800338a:	eeb0 0a67 	vmov.f32	s0, s15
 800338e:	3714      	adds	r7, #20
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8003398:	b480      	push	{r7}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	4a07      	ldr	r2, [pc, #28]	@ (80033c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80033a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	4a06      	ldr	r2, [pc, #24]	@ (80033c8 <vApplicationGetIdleTaskMemory+0x30>)
 80033ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2280      	movs	r2, #128	@ 0x80
 80033b4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80033b6:	bf00      	nop
 80033b8:	3714      	adds	r7, #20
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	20000a64 	.word	0x20000a64
 80033c8:	20000ab8 	.word	0x20000ab8

080033cc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80033cc:	b5b0      	push	{r4, r5, r7, lr}
 80033ce:	b09e      	sub	sp, #120	@ 0x78
 80033d0:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of rc_ready_semHandle */
  osSemaphoreDef(rc_ready_semHandle);
 80033d2:	2300      	movs	r3, #0
 80033d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80033d6:	2300      	movs	r3, #0
 80033d8:	677b      	str	r3, [r7, #116]	@ 0x74
  rc_ready_semHandleHandle = osSemaphoreCreate(osSemaphore(rc_ready_semHandle), 1);
 80033da:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80033de:	2101      	movs	r1, #1
 80033e0:	4618      	mov	r0, r3
 80033e2:	f00c fad7 	bl	800f994 <osSemaphoreCreate>
 80033e6:	4603      	mov	r3, r0
 80033e8:	4a27      	ldr	r2, [pc, #156]	@ (8003488 <MX_FREERTOS_Init+0xbc>)
 80033ea:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of sensor_fusion_t */
  osThreadDef(sensor_fusion_t, sensor_fusion_func, osPriorityRealtime, 0, 512);
 80033ec:	4b27      	ldr	r3, [pc, #156]	@ (800348c <MX_FREERTOS_Init+0xc0>)
 80033ee:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80033f2:	461d      	mov	r5, r3
 80033f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80033fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sensor_fusion_tHandle = osThreadCreate(osThread(sensor_fusion_t), NULL);
 8003400:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003404:	2100      	movs	r1, #0
 8003406:	4618      	mov	r0, r3
 8003408:	f00c fa64 	bl	800f8d4 <osThreadCreate>
 800340c:	4603      	mov	r3, r0
 800340e:	4a20      	ldr	r2, [pc, #128]	@ (8003490 <MX_FREERTOS_Init+0xc4>)
 8003410:	6013      	str	r3, [r2, #0]

  /* definition and creation of control_task */
  osThreadDef(control_task, control_func, osPriorityHigh, 0, 512);
 8003412:	4b20      	ldr	r3, [pc, #128]	@ (8003494 <MX_FREERTOS_Init+0xc8>)
 8003414:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8003418:	461d      	mov	r5, r3
 800341a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800341c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800341e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003422:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  control_taskHandle = osThreadCreate(osThread(control_task), NULL);
 8003426:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800342a:	2100      	movs	r1, #0
 800342c:	4618      	mov	r0, r3
 800342e:	f00c fa51 	bl	800f8d4 <osThreadCreate>
 8003432:	4603      	mov	r3, r0
 8003434:	4a18      	ldr	r2, [pc, #96]	@ (8003498 <MX_FREERTOS_Init+0xcc>)
 8003436:	6013      	str	r3, [r2, #0]

  /* definition and creation of rc_input_task */
  osThreadDef(rc_input_task, rc_input_func, osPriorityHigh, 0, 256);
 8003438:	4b18      	ldr	r3, [pc, #96]	@ (800349c <MX_FREERTOS_Init+0xd0>)
 800343a:	f107 041c 	add.w	r4, r7, #28
 800343e:	461d      	mov	r5, r3
 8003440:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003442:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003444:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003448:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  rc_input_taskHandle = osThreadCreate(osThread(rc_input_task), NULL);
 800344c:	f107 031c 	add.w	r3, r7, #28
 8003450:	2100      	movs	r1, #0
 8003452:	4618      	mov	r0, r3
 8003454:	f00c fa3e 	bl	800f8d4 <osThreadCreate>
 8003458:	4603      	mov	r3, r0
 800345a:	4a11      	ldr	r2, [pc, #68]	@ (80034a0 <MX_FREERTOS_Init+0xd4>)
 800345c:	6013      	str	r3, [r2, #0]

  /* definition and creation of telemetry_task */
  osThreadDef(telemetry_task, telemetry_func, osPriorityLow, 0, 384);
 800345e:	4b11      	ldr	r3, [pc, #68]	@ (80034a4 <MX_FREERTOS_Init+0xd8>)
 8003460:	463c      	mov	r4, r7
 8003462:	461d      	mov	r5, r3
 8003464:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003466:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003468:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800346c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  telemetry_taskHandle = osThreadCreate(osThread(telemetry_task), NULL);
 8003470:	463b      	mov	r3, r7
 8003472:	2100      	movs	r1, #0
 8003474:	4618      	mov	r0, r3
 8003476:	f00c fa2d 	bl	800f8d4 <osThreadCreate>
 800347a:	4603      	mov	r3, r0
 800347c:	4a0a      	ldr	r2, [pc, #40]	@ (80034a8 <MX_FREERTOS_Init+0xdc>)
 800347e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8003480:	bf00      	nop
 8003482:	3778      	adds	r7, #120	@ 0x78
 8003484:	46bd      	mov	sp, r7
 8003486:	bdb0      	pop	{r4, r5, r7, pc}
 8003488:	20000a60 	.word	0x20000a60
 800348c:	08015be8 	.word	0x08015be8
 8003490:	20000a50 	.word	0x20000a50
 8003494:	08015c14 	.word	0x08015c14
 8003498:	20000a54 	.word	0x20000a54
 800349c:	08015c40 	.word	0x08015c40
 80034a0:	20000a58 	.word	0x20000a58
 80034a4:	08015c6c 	.word	0x08015c6c
 80034a8:	20000a5c 	.word	0x20000a5c
 80034ac:	00000000 	.word	0x00000000

080034b0 <sensor_fusion_func>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_sensor_fusion_func */
void sensor_fusion_func(void const * argument)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b088      	sub	sp, #32
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80034b8:	f00e ff56 	bl	8012368 <MX_USB_DEVICE_Init>
	  global_counter++;
	  PID_outer_loop_activation_flag = (global_counter % 4 == 0);
	  xTaskNotifyGive(control_taskHandle);

	  #else
	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80034bc:	f04f 31ff 	mov.w	r1, #4294967295
 80034c0:	2001      	movs	r0, #1
 80034c2:	f00e f913 	bl	80116ec <ulTaskNotifyTake>
	  HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 80034c6:	2201      	movs	r2, #1
 80034c8:	2110      	movs	r1, #16
 80034ca:	48a3      	ldr	r0, [pc, #652]	@ (8003758 <sensor_fusion_func+0x2a8>)
 80034cc:	f003 fbc2 	bl	8006c54 <HAL_GPIO_WritePin>
	  MPU6000_Process_DMA(&mpu);
 80034d0:	48a2      	ldr	r0, [pc, #648]	@ (800375c <sensor_fusion_func+0x2ac>)
 80034d2:	f001 f825 	bl	8004520 <MPU6000_Process_DMA>
	  mpu.state = 0;
 80034d6:	4ba1      	ldr	r3, [pc, #644]	@ (800375c <sensor_fusion_func+0x2ac>)
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

	  acc_x = mpu.acc[0];
 80034de:	4b9f      	ldr	r3, [pc, #636]	@ (800375c <sensor_fusion_func+0x2ac>)
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	4a9f      	ldr	r2, [pc, #636]	@ (8003760 <sensor_fusion_func+0x2b0>)
 80034e4:	6013      	str	r3, [r2, #0]
	  acc_y = mpu.acc[1];
 80034e6:	4b9d      	ldr	r3, [pc, #628]	@ (800375c <sensor_fusion_func+0x2ac>)
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	4a9e      	ldr	r2, [pc, #632]	@ (8003764 <sensor_fusion_func+0x2b4>)
 80034ec:	6013      	str	r3, [r2, #0]
	  acc_z = mpu.acc[2];
 80034ee:	4b9b      	ldr	r3, [pc, #620]	@ (800375c <sensor_fusion_func+0x2ac>)
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	4a9d      	ldr	r2, [pc, #628]	@ (8003768 <sensor_fusion_func+0x2b8>)
 80034f4:	6013      	str	r3, [r2, #0]
	  mpu.gyro[0] += mpu.gyro_offset[0];
 80034f6:	4b99      	ldr	r3, [pc, #612]	@ (800375c <sensor_fusion_func+0x2ac>)
 80034f8:	ed93 7a04 	vldr	s14, [r3, #16]
 80034fc:	4b97      	ldr	r3, [pc, #604]	@ (800375c <sensor_fusion_func+0x2ac>)
 80034fe:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003502:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003506:	4b95      	ldr	r3, [pc, #596]	@ (800375c <sensor_fusion_func+0x2ac>)
 8003508:	edc3 7a04 	vstr	s15, [r3, #16]
	  mpu.gyro[1] += mpu.gyro_offset[1];
 800350c:	4b93      	ldr	r3, [pc, #588]	@ (800375c <sensor_fusion_func+0x2ac>)
 800350e:	ed93 7a05 	vldr	s14, [r3, #20]
 8003512:	4b92      	ldr	r3, [pc, #584]	@ (800375c <sensor_fusion_func+0x2ac>)
 8003514:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003518:	ee77 7a27 	vadd.f32	s15, s14, s15
 800351c:	4b8f      	ldr	r3, [pc, #572]	@ (800375c <sensor_fusion_func+0x2ac>)
 800351e:	edc3 7a05 	vstr	s15, [r3, #20]

	  IIR_Filter_3D_Update(&gyro_filtered, mpu.gyro[0], mpu.gyro[1], mpu.gyro[2], &gyro_p, &gyro_q, &gyro_r);
 8003522:	4b8e      	ldr	r3, [pc, #568]	@ (800375c <sensor_fusion_func+0x2ac>)
 8003524:	edd3 7a04 	vldr	s15, [r3, #16]
 8003528:	4b8c      	ldr	r3, [pc, #560]	@ (800375c <sensor_fusion_func+0x2ac>)
 800352a:	ed93 7a05 	vldr	s14, [r3, #20]
 800352e:	4b8b      	ldr	r3, [pc, #556]	@ (800375c <sensor_fusion_func+0x2ac>)
 8003530:	edd3 6a06 	vldr	s13, [r3, #24]
 8003534:	4b8d      	ldr	r3, [pc, #564]	@ (800376c <sensor_fusion_func+0x2bc>)
 8003536:	4a8e      	ldr	r2, [pc, #568]	@ (8003770 <sensor_fusion_func+0x2c0>)
 8003538:	498e      	ldr	r1, [pc, #568]	@ (8003774 <sensor_fusion_func+0x2c4>)
 800353a:	eeb0 1a66 	vmov.f32	s2, s13
 800353e:	eef0 0a47 	vmov.f32	s1, s14
 8003542:	eeb0 0a67 	vmov.f32	s0, s15
 8003546:	488c      	ldr	r0, [pc, #560]	@ (8003778 <sensor_fusion_func+0x2c8>)
 8003548:	f7ff fec9 	bl	80032de <IIR_Filter_3D_Update>
	  float gyro_rad_s[3];
	  gyro_rad_s[0] = gyro_p * M_PI / 180.0f;
 800354c:	4b89      	ldr	r3, [pc, #548]	@ (8003774 <sensor_fusion_func+0x2c4>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4618      	mov	r0, r3
 8003552:	f7fc fff9 	bl	8000548 <__aeabi_f2d>
 8003556:	a37c      	add	r3, pc, #496	@ (adr r3, 8003748 <sensor_fusion_func+0x298>)
 8003558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800355c:	f7fd f84c 	bl	80005f8 <__aeabi_dmul>
 8003560:	4602      	mov	r2, r0
 8003562:	460b      	mov	r3, r1
 8003564:	4610      	mov	r0, r2
 8003566:	4619      	mov	r1, r3
 8003568:	f04f 0200 	mov.w	r2, #0
 800356c:	4b83      	ldr	r3, [pc, #524]	@ (800377c <sensor_fusion_func+0x2cc>)
 800356e:	f7fd f96d 	bl	800084c <__aeabi_ddiv>
 8003572:	4602      	mov	r2, r0
 8003574:	460b      	mov	r3, r1
 8003576:	4610      	mov	r0, r2
 8003578:	4619      	mov	r1, r3
 800357a:	f7fd fb15 	bl	8000ba8 <__aeabi_d2f>
 800357e:	4603      	mov	r3, r0
 8003580:	617b      	str	r3, [r7, #20]
	  gyro_rad_s[1] = gyro_q * M_PI / 180.0f;
 8003582:	4b7b      	ldr	r3, [pc, #492]	@ (8003770 <sensor_fusion_func+0x2c0>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4618      	mov	r0, r3
 8003588:	f7fc ffde 	bl	8000548 <__aeabi_f2d>
 800358c:	a36e      	add	r3, pc, #440	@ (adr r3, 8003748 <sensor_fusion_func+0x298>)
 800358e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003592:	f7fd f831 	bl	80005f8 <__aeabi_dmul>
 8003596:	4602      	mov	r2, r0
 8003598:	460b      	mov	r3, r1
 800359a:	4610      	mov	r0, r2
 800359c:	4619      	mov	r1, r3
 800359e:	f04f 0200 	mov.w	r2, #0
 80035a2:	4b76      	ldr	r3, [pc, #472]	@ (800377c <sensor_fusion_func+0x2cc>)
 80035a4:	f7fd f952 	bl	800084c <__aeabi_ddiv>
 80035a8:	4602      	mov	r2, r0
 80035aa:	460b      	mov	r3, r1
 80035ac:	4610      	mov	r0, r2
 80035ae:	4619      	mov	r1, r3
 80035b0:	f7fd fafa 	bl	8000ba8 <__aeabi_d2f>
 80035b4:	4603      	mov	r3, r0
 80035b6:	61bb      	str	r3, [r7, #24]
	  gyro_rad_s[2] = gyro_r * M_PI / 180.0f;
 80035b8:	4b6c      	ldr	r3, [pc, #432]	@ (800376c <sensor_fusion_func+0x2bc>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4618      	mov	r0, r3
 80035be:	f7fc ffc3 	bl	8000548 <__aeabi_f2d>
 80035c2:	a361      	add	r3, pc, #388	@ (adr r3, 8003748 <sensor_fusion_func+0x298>)
 80035c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c8:	f7fd f816 	bl	80005f8 <__aeabi_dmul>
 80035cc:	4602      	mov	r2, r0
 80035ce:	460b      	mov	r3, r1
 80035d0:	4610      	mov	r0, r2
 80035d2:	4619      	mov	r1, r3
 80035d4:	f04f 0200 	mov.w	r2, #0
 80035d8:	4b68      	ldr	r3, [pc, #416]	@ (800377c <sensor_fusion_func+0x2cc>)
 80035da:	f7fd f937 	bl	800084c <__aeabi_ddiv>
 80035de:	4602      	mov	r2, r0
 80035e0:	460b      	mov	r3, r1
 80035e2:	4610      	mov	r0, r2
 80035e4:	4619      	mov	r1, r3
 80035e6:	f7fd fadf 	bl	8000ba8 <__aeabi_d2f>
 80035ea:	4603      	mov	r3, r0
 80035ec:	61fb      	str	r3, [r7, #28]

	  float acc_m_s2[3];
	  acc_m_s2[0] = acc_x * 9.81f;
 80035ee:	4b5c      	ldr	r3, [pc, #368]	@ (8003760 <sensor_fusion_func+0x2b0>)
 80035f0:	edd3 7a00 	vldr	s15, [r3]
 80035f4:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8003780 <sensor_fusion_func+0x2d0>
 80035f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035fc:	edc7 7a02 	vstr	s15, [r7, #8]
	  acc_m_s2[1] = acc_y * 9.81f;
 8003600:	4b58      	ldr	r3, [pc, #352]	@ (8003764 <sensor_fusion_func+0x2b4>)
 8003602:	edd3 7a00 	vldr	s15, [r3]
 8003606:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8003780 <sensor_fusion_func+0x2d0>
 800360a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800360e:	edc7 7a03 	vstr	s15, [r7, #12]
	  acc_m_s2[2] = acc_z * 9.81f;
 8003612:	4b55      	ldr	r3, [pc, #340]	@ (8003768 <sensor_fusion_func+0x2b8>)
 8003614:	edd3 7a00 	vldr	s15, [r3]
 8003618:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8003780 <sensor_fusion_func+0x2d0>
 800361c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003620:	edc7 7a04 	vstr	s15, [r7, #16]

	  EKF_Predict(&ekf, gyro_rad_s, dt);
 8003624:	4b57      	ldr	r3, [pc, #348]	@ (8003784 <sensor_fusion_func+0x2d4>)
 8003626:	edd3 7a00 	vldr	s15, [r3]
 800362a:	f107 0314 	add.w	r3, r7, #20
 800362e:	eeb0 0a67 	vmov.f32	s0, s15
 8003632:	4619      	mov	r1, r3
 8003634:	4854      	ldr	r0, [pc, #336]	@ (8003788 <sensor_fusion_func+0x2d8>)
 8003636:	f7fe ff37 	bl	80024a8 <EKF_Predict>
	  EKF_UpdateAccel(&ekf, acc_m_s2);
 800363a:	f107 0308 	add.w	r3, r7, #8
 800363e:	4619      	mov	r1, r3
 8003640:	4851      	ldr	r0, [pc, #324]	@ (8003788 <sensor_fusion_func+0x2d8>)
 8003642:	f7ff f95b 	bl	80028fc <EKF_UpdateAccel>
	  yawDot = gyro_r;
 8003646:	4b49      	ldr	r3, [pc, #292]	@ (800376c <sensor_fusion_func+0x2bc>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a50      	ldr	r2, [pc, #320]	@ (800378c <sensor_fusion_func+0x2dc>)
 800364c:	6013      	str	r3, [r2, #0]

	  quad_to_euler(&ekf, &roll_rad, &pitch_rad);
 800364e:	4a50      	ldr	r2, [pc, #320]	@ (8003790 <sensor_fusion_func+0x2e0>)
 8003650:	4950      	ldr	r1, [pc, #320]	@ (8003794 <sensor_fusion_func+0x2e4>)
 8003652:	484d      	ldr	r0, [pc, #308]	@ (8003788 <sensor_fusion_func+0x2d8>)
 8003654:	f7ff fd74 	bl	8003140 <quad_to_euler>
	  roll = roll_rad * (180.0f / M_PI);
 8003658:	4b4e      	ldr	r3, [pc, #312]	@ (8003794 <sensor_fusion_func+0x2e4>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4618      	mov	r0, r3
 800365e:	f7fc ff73 	bl	8000548 <__aeabi_f2d>
 8003662:	a33b      	add	r3, pc, #236	@ (adr r3, 8003750 <sensor_fusion_func+0x2a0>)
 8003664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003668:	f7fc ffc6 	bl	80005f8 <__aeabi_dmul>
 800366c:	4602      	mov	r2, r0
 800366e:	460b      	mov	r3, r1
 8003670:	4610      	mov	r0, r2
 8003672:	4619      	mov	r1, r3
 8003674:	f7fd fa98 	bl	8000ba8 <__aeabi_d2f>
 8003678:	4603      	mov	r3, r0
 800367a:	4a47      	ldr	r2, [pc, #284]	@ (8003798 <sensor_fusion_func+0x2e8>)
 800367c:	6013      	str	r3, [r2, #0]
	  pitch = pitch_rad * (180.0f / M_PI);
 800367e:	4b44      	ldr	r3, [pc, #272]	@ (8003790 <sensor_fusion_func+0x2e0>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4618      	mov	r0, r3
 8003684:	f7fc ff60 	bl	8000548 <__aeabi_f2d>
 8003688:	a331      	add	r3, pc, #196	@ (adr r3, 8003750 <sensor_fusion_func+0x2a0>)
 800368a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800368e:	f7fc ffb3 	bl	80005f8 <__aeabi_dmul>
 8003692:	4602      	mov	r2, r0
 8003694:	460b      	mov	r3, r1
 8003696:	4610      	mov	r0, r2
 8003698:	4619      	mov	r1, r3
 800369a:	f7fd fa85 	bl	8000ba8 <__aeabi_d2f>
 800369e:	4603      	mov	r3, r0
 80036a0:	4a3e      	ldr	r2, [pc, #248]	@ (800379c <sensor_fusion_func+0x2ec>)
 80036a2:	6013      	str	r3, [r2, #0]
	  yaw = yaw + yawDot * dt;
 80036a4:	4b39      	ldr	r3, [pc, #228]	@ (800378c <sensor_fusion_func+0x2dc>)
 80036a6:	ed93 7a00 	vldr	s14, [r3]
 80036aa:	4b36      	ldr	r3, [pc, #216]	@ (8003784 <sensor_fusion_func+0x2d4>)
 80036ac:	edd3 7a00 	vldr	s15, [r3]
 80036b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80036b4:	4b3a      	ldr	r3, [pc, #232]	@ (80037a0 <sensor_fusion_func+0x2f0>)
 80036b6:	edd3 7a00 	vldr	s15, [r3]
 80036ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036be:	4b38      	ldr	r3, [pc, #224]	@ (80037a0 <sensor_fusion_func+0x2f0>)
 80036c0:	edc3 7a00 	vstr	s15, [r3]
	  while (yaw>= 360.0f) yaw -= 360.0f;
 80036c4:	e009      	b.n	80036da <sensor_fusion_func+0x22a>
 80036c6:	4b36      	ldr	r3, [pc, #216]	@ (80037a0 <sensor_fusion_func+0x2f0>)
 80036c8:	edd3 7a00 	vldr	s15, [r3]
 80036cc:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80037a4 <sensor_fusion_func+0x2f4>
 80036d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80036d4:	4b32      	ldr	r3, [pc, #200]	@ (80037a0 <sensor_fusion_func+0x2f0>)
 80036d6:	edc3 7a00 	vstr	s15, [r3]
 80036da:	4b31      	ldr	r3, [pc, #196]	@ (80037a0 <sensor_fusion_func+0x2f0>)
 80036dc:	edd3 7a00 	vldr	s15, [r3]
 80036e0:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80037a4 <sensor_fusion_func+0x2f4>
 80036e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ec:	daeb      	bge.n	80036c6 <sensor_fusion_func+0x216>
	  while (yaw < 0.0f)         yaw += 360.0f;
 80036ee:	e009      	b.n	8003704 <sensor_fusion_func+0x254>
 80036f0:	4b2b      	ldr	r3, [pc, #172]	@ (80037a0 <sensor_fusion_func+0x2f0>)
 80036f2:	edd3 7a00 	vldr	s15, [r3]
 80036f6:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80037a4 <sensor_fusion_func+0x2f4>
 80036fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80036fe:	4b28      	ldr	r3, [pc, #160]	@ (80037a0 <sensor_fusion_func+0x2f0>)
 8003700:	edc3 7a00 	vstr	s15, [r3]
 8003704:	4b26      	ldr	r3, [pc, #152]	@ (80037a0 <sensor_fusion_func+0x2f0>)
 8003706:	edd3 7a00 	vldr	s15, [r3]
 800370a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800370e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003712:	d4ed      	bmi.n	80036f0 <sensor_fusion_func+0x240>

	  global_counter++;
 8003714:	4b24      	ldr	r3, [pc, #144]	@ (80037a8 <sensor_fusion_func+0x2f8>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	3301      	adds	r3, #1
 800371a:	4a23      	ldr	r2, [pc, #140]	@ (80037a8 <sensor_fusion_func+0x2f8>)
 800371c:	6013      	str	r3, [r2, #0]
	  PID_outer_loop_activation_flag = (global_counter % 4 == 0);
 800371e:	4b22      	ldr	r3, [pc, #136]	@ (80037a8 <sensor_fusion_func+0x2f8>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0303 	and.w	r3, r3, #3
 8003726:	2b00      	cmp	r3, #0
 8003728:	bf0c      	ite	eq
 800372a:	2301      	moveq	r3, #1
 800372c:	2300      	movne	r3, #0
 800372e:	b2da      	uxtb	r2, r3
 8003730:	4b1e      	ldr	r3, [pc, #120]	@ (80037ac <sensor_fusion_func+0x2fc>)
 8003732:	701a      	strb	r2, [r3, #0]
	  xTaskNotifyGive(control_taskHandle);
 8003734:	4b1e      	ldr	r3, [pc, #120]	@ (80037b0 <sensor_fusion_func+0x300>)
 8003736:	6818      	ldr	r0, [r3, #0]
 8003738:	2300      	movs	r3, #0
 800373a:	2202      	movs	r2, #2
 800373c:	2100      	movs	r1, #0
 800373e:	f00e f81d 	bl	801177c <xTaskGenericNotify>
  {
 8003742:	e6bb      	b.n	80034bc <sensor_fusion_func+0xc>
 8003744:	f3af 8000 	nop.w
 8003748:	54442d18 	.word	0x54442d18
 800374c:	400921fb 	.word	0x400921fb
 8003750:	1a63c1f8 	.word	0x1a63c1f8
 8003754:	404ca5dc 	.word	0x404ca5dc
 8003758:	40020000 	.word	0x40020000
 800375c:	2000034c 	.word	0x2000034c
 8003760:	200003d8 	.word	0x200003d8
 8003764:	200003dc 	.word	0x200003dc
 8003768:	200003e0 	.word	0x200003e0
 800376c:	200003ec 	.word	0x200003ec
 8003770:	200003e8 	.word	0x200003e8
 8003774:	200003e4 	.word	0x200003e4
 8003778:	200003a8 	.word	0x200003a8
 800377c:	40668000 	.word	0x40668000
 8003780:	411cf5c3 	.word	0x411cf5c3
 8003784:	20000000 	.word	0x20000000
 8003788:	200008f4 	.word	0x200008f4
 800378c:	2000041c 	.word	0x2000041c
 8003790:	20000400 	.word	0x20000400
 8003794:	200003fc 	.word	0x200003fc
 8003798:	200003f4 	.word	0x200003f4
 800379c:	200003f0 	.word	0x200003f0
 80037a0:	200003f8 	.word	0x200003f8
 80037a4:	43b40000 	.word	0x43b40000
 80037a8:	20000404 	.word	0x20000404
 80037ac:	20000cee 	.word	0x20000cee
 80037b0:	20000a54 	.word	0x20000a54

080037b4 <control_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_control_func */
void control_func(void const * argument)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN control_func */

  /* Infinite loop */
  for(;;)
  {
	    ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80037bc:	f04f 31ff 	mov.w	r1, #4294967295
 80037c0:	2001      	movs	r0, #1
 80037c2:	f00d ff93 	bl	80116ec <ulTaskNotifyTake>
		roll_target = (ScaledControllerOutput[CH_ROLL]- 1500.0f) * 0.08f;
 80037c6:	4bcc      	ldr	r3, [pc, #816]	@ (8003af8 <control_func+0x344>)
 80037c8:	edd3 7a00 	vldr	s15, [r3]
 80037cc:	ed9f 7acb 	vldr	s14, [pc, #812]	@ 8003afc <control_func+0x348>
 80037d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80037d4:	ed9f 7aca 	vldr	s14, [pc, #808]	@ 8003b00 <control_func+0x34c>
 80037d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037dc:	4bc9      	ldr	r3, [pc, #804]	@ (8003b04 <control_func+0x350>)
 80037de:	edc3 7a00 	vstr	s15, [r3]
		pitch_target = (ScaledControllerOutput[CH_PITCH]- 1500.0f) * -0.08f;
 80037e2:	4bc5      	ldr	r3, [pc, #788]	@ (8003af8 <control_func+0x344>)
 80037e4:	edd3 7a02 	vldr	s15, [r3, #8]
 80037e8:	ed9f 7ac4 	vldr	s14, [pc, #784]	@ 8003afc <control_func+0x348>
 80037ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80037f0:	ed9f 7ac5 	vldr	s14, [pc, #788]	@ 8003b08 <control_func+0x354>
 80037f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037f8:	4bc4      	ldr	r3, [pc, #784]	@ (8003b0c <control_func+0x358>)
 80037fa:	edc3 7a00 	vstr	s15, [r3]
		roll_out = PID_Double_Calculation(&PID_Controller_Roll, roll_target, roll, rollDot, dt);
 80037fe:	4bc1      	ldr	r3, [pc, #772]	@ (8003b04 <control_func+0x350>)
 8003800:	edd3 7a00 	vldr	s15, [r3]
 8003804:	4bc2      	ldr	r3, [pc, #776]	@ (8003b10 <control_func+0x35c>)
 8003806:	ed93 7a00 	vldr	s14, [r3]
 800380a:	4bc2      	ldr	r3, [pc, #776]	@ (8003b14 <control_func+0x360>)
 800380c:	edd3 6a00 	vldr	s13, [r3]
 8003810:	4bc1      	ldr	r3, [pc, #772]	@ (8003b18 <control_func+0x364>)
 8003812:	ed93 6a00 	vldr	s12, [r3]
 8003816:	eef0 1a46 	vmov.f32	s3, s12
 800381a:	eeb0 1a66 	vmov.f32	s2, s13
 800381e:	eef0 0a47 	vmov.f32	s1, s14
 8003822:	eeb0 0a67 	vmov.f32	s0, s15
 8003826:	48bd      	ldr	r0, [pc, #756]	@ (8003b1c <control_func+0x368>)
 8003828:	f001 f954 	bl	8004ad4 <PID_Double_Calculation>
 800382c:	eef0 7a40 	vmov.f32	s15, s0
 8003830:	4bbb      	ldr	r3, [pc, #748]	@ (8003b20 <control_func+0x36c>)
 8003832:	edc3 7a00 	vstr	s15, [r3]
		pitch_out = PID_Double_Calculation(&PID_Controller_Pitch, pitch_target, pitch, pitchDot, dt);
 8003836:	4bb5      	ldr	r3, [pc, #724]	@ (8003b0c <control_func+0x358>)
 8003838:	edd3 7a00 	vldr	s15, [r3]
 800383c:	4bb9      	ldr	r3, [pc, #740]	@ (8003b24 <control_func+0x370>)
 800383e:	ed93 7a00 	vldr	s14, [r3]
 8003842:	4bb9      	ldr	r3, [pc, #740]	@ (8003b28 <control_func+0x374>)
 8003844:	edd3 6a00 	vldr	s13, [r3]
 8003848:	4bb3      	ldr	r3, [pc, #716]	@ (8003b18 <control_func+0x364>)
 800384a:	ed93 6a00 	vldr	s12, [r3]
 800384e:	eef0 1a46 	vmov.f32	s3, s12
 8003852:	eeb0 1a66 	vmov.f32	s2, s13
 8003856:	eef0 0a47 	vmov.f32	s1, s14
 800385a:	eeb0 0a67 	vmov.f32	s0, s15
 800385e:	48b3      	ldr	r0, [pc, #716]	@ (8003b2c <control_func+0x378>)
 8003860:	f001 f938 	bl	8004ad4 <PID_Double_Calculation>
 8003864:	eef0 7a40 	vmov.f32	s15, s0
 8003868:	4bb1      	ldr	r3, [pc, #708]	@ (8003b30 <control_func+0x37c>)
 800386a:	edc3 7a00 	vstr	s15, [r3]

		if (ScaledControllerOutput[CH_YAW] < 1485 || ScaledControllerOutput[CH_YAW] > 1515){
 800386e:	4ba2      	ldr	r3, [pc, #648]	@ (8003af8 <control_func+0x344>)
 8003870:	edd3 7a03 	vldr	s15, [r3, #12]
 8003874:	ed9f 7aaf 	vldr	s14, [pc, #700]	@ 8003b34 <control_func+0x380>
 8003878:	eef4 7ac7 	vcmpe.f32	s15, s14
 800387c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003880:	d409      	bmi.n	8003896 <control_func+0xe2>
 8003882:	4b9d      	ldr	r3, [pc, #628]	@ (8003af8 <control_func+0x344>)
 8003884:	edd3 7a03 	vldr	s15, [r3, #12]
 8003888:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 8003b38 <control_func+0x384>
 800388c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003894:	dd23      	ble.n	80038de <control_func+0x12a>
			yaw_heading_reference = yaw;
 8003896:	4ba9      	ldr	r3, [pc, #676]	@ (8003b3c <control_func+0x388>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4aa9      	ldr	r2, [pc, #676]	@ (8003b40 <control_func+0x38c>)
 800389c:	6013      	str	r3, [r2, #0]
			yaw_out = PID_Yaw_Rate_Calculation(&PID_Controller_Yaw_Rate, (ScaledControllerOutput[CH_YAW] - 1500.0f) * 0.08f , yawDot, dt);
 800389e:	4b96      	ldr	r3, [pc, #600]	@ (8003af8 <control_func+0x344>)
 80038a0:	edd3 7a03 	vldr	s15, [r3, #12]
 80038a4:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8003afc <control_func+0x348>
 80038a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80038ac:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8003b00 <control_func+0x34c>
 80038b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038b4:	4ba3      	ldr	r3, [pc, #652]	@ (8003b44 <control_func+0x390>)
 80038b6:	ed93 7a00 	vldr	s14, [r3]
 80038ba:	4b97      	ldr	r3, [pc, #604]	@ (8003b18 <control_func+0x364>)
 80038bc:	edd3 6a00 	vldr	s13, [r3]
 80038c0:	eeb0 1a66 	vmov.f32	s2, s13
 80038c4:	eef0 0a47 	vmov.f32	s1, s14
 80038c8:	eeb0 0a67 	vmov.f32	s0, s15
 80038cc:	489e      	ldr	r0, [pc, #632]	@ (8003b48 <control_func+0x394>)
 80038ce:	f001 fab5 	bl	8004e3c <PID_Yaw_Rate_Calculation>
 80038d2:	eef0 7a40 	vmov.f32	s15, s0
 80038d6:	4b9d      	ldr	r3, [pc, #628]	@ (8003b4c <control_func+0x398>)
 80038d8:	edc3 7a00 	vstr	s15, [r3]
 80038dc:	e01b      	b.n	8003916 <control_func+0x162>
		}
		else{
			yaw_out = PID_Yaw_Angle_Calculation(&PID_Controller_Yaw, yaw_heading_reference , yaw, yawDot, dt);
 80038de:	4b98      	ldr	r3, [pc, #608]	@ (8003b40 <control_func+0x38c>)
 80038e0:	edd3 7a00 	vldr	s15, [r3]
 80038e4:	4b95      	ldr	r3, [pc, #596]	@ (8003b3c <control_func+0x388>)
 80038e6:	ed93 7a00 	vldr	s14, [r3]
 80038ea:	4b96      	ldr	r3, [pc, #600]	@ (8003b44 <control_func+0x390>)
 80038ec:	edd3 6a00 	vldr	s13, [r3]
 80038f0:	4b89      	ldr	r3, [pc, #548]	@ (8003b18 <control_func+0x364>)
 80038f2:	ed93 6a00 	vldr	s12, [r3]
 80038f6:	eef0 1a46 	vmov.f32	s3, s12
 80038fa:	eeb0 1a66 	vmov.f32	s2, s13
 80038fe:	eef0 0a47 	vmov.f32	s1, s14
 8003902:	eeb0 0a67 	vmov.f32	s0, s15
 8003906:	4892      	ldr	r0, [pc, #584]	@ (8003b50 <control_func+0x39c>)
 8003908:	f001 fa0c 	bl	8004d24 <PID_Yaw_Angle_Calculation>
 800390c:	eef0 7a40 	vmov.f32	s15, s0
 8003910:	4b8e      	ldr	r3, [pc, #568]	@ (8003b4c <control_func+0x398>)
 8003912:	edc3 7a00 	vstr	s15, [r3]
		}

		// 3. === LOGIC MOTOR MIX (CNG T MAIN.C) ===
		m1 = 100 + ScaledControllerOutput[CH_THROTTLE] - pitch_out - roll_out + yaw_out;
 8003916:	4b78      	ldr	r3, [pc, #480]	@ (8003af8 <control_func+0x344>)
 8003918:	edd3 7a01 	vldr	s15, [r3, #4]
 800391c:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8003b54 <control_func+0x3a0>
 8003920:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003924:	4b82      	ldr	r3, [pc, #520]	@ (8003b30 <control_func+0x37c>)
 8003926:	edd3 7a00 	vldr	s15, [r3]
 800392a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800392e:	4b7c      	ldr	r3, [pc, #496]	@ (8003b20 <control_func+0x36c>)
 8003930:	edd3 7a00 	vldr	s15, [r3]
 8003934:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003938:	4b84      	ldr	r3, [pc, #528]	@ (8003b4c <control_func+0x398>)
 800393a:	edd3 7a00 	vldr	s15, [r3]
 800393e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003942:	4b85      	ldr	r3, [pc, #532]	@ (8003b58 <control_func+0x3a4>)
 8003944:	edc3 7a00 	vstr	s15, [r3]
		m2 = 100 + ScaledControllerOutput[CH_THROTTLE] + pitch_out - roll_out - yaw_out;
 8003948:	4b6b      	ldr	r3, [pc, #428]	@ (8003af8 <control_func+0x344>)
 800394a:	edd3 7a01 	vldr	s15, [r3, #4]
 800394e:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 8003b54 <control_func+0x3a0>
 8003952:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003956:	4b76      	ldr	r3, [pc, #472]	@ (8003b30 <control_func+0x37c>)
 8003958:	edd3 7a00 	vldr	s15, [r3]
 800395c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003960:	4b6f      	ldr	r3, [pc, #444]	@ (8003b20 <control_func+0x36c>)
 8003962:	edd3 7a00 	vldr	s15, [r3]
 8003966:	ee37 7a67 	vsub.f32	s14, s14, s15
 800396a:	4b78      	ldr	r3, [pc, #480]	@ (8003b4c <control_func+0x398>)
 800396c:	edd3 7a00 	vldr	s15, [r3]
 8003970:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003974:	4b79      	ldr	r3, [pc, #484]	@ (8003b5c <control_func+0x3a8>)
 8003976:	edc3 7a00 	vstr	s15, [r3]
		m3 = 100 + ScaledControllerOutput[CH_THROTTLE] - pitch_out + roll_out - yaw_out;
 800397a:	4b5f      	ldr	r3, [pc, #380]	@ (8003af8 <control_func+0x344>)
 800397c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003980:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8003b54 <control_func+0x3a0>
 8003984:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003988:	4b69      	ldr	r3, [pc, #420]	@ (8003b30 <control_func+0x37c>)
 800398a:	edd3 7a00 	vldr	s15, [r3]
 800398e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003992:	4b63      	ldr	r3, [pc, #396]	@ (8003b20 <control_func+0x36c>)
 8003994:	edd3 7a00 	vldr	s15, [r3]
 8003998:	ee37 7a27 	vadd.f32	s14, s14, s15
 800399c:	4b6b      	ldr	r3, [pc, #428]	@ (8003b4c <control_func+0x398>)
 800399e:	edd3 7a00 	vldr	s15, [r3]
 80039a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039a6:	4b6e      	ldr	r3, [pc, #440]	@ (8003b60 <control_func+0x3ac>)
 80039a8:	edc3 7a00 	vstr	s15, [r3]
		m4 = 100 + ScaledControllerOutput[CH_THROTTLE] + pitch_out + roll_out + yaw_out;
 80039ac:	4b52      	ldr	r3, [pc, #328]	@ (8003af8 <control_func+0x344>)
 80039ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80039b2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8003b54 <control_func+0x3a0>
 80039b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80039ba:	4b5d      	ldr	r3, [pc, #372]	@ (8003b30 <control_func+0x37c>)
 80039bc:	edd3 7a00 	vldr	s15, [r3]
 80039c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80039c4:	4b56      	ldr	r3, [pc, #344]	@ (8003b20 <control_func+0x36c>)
 80039c6:	edd3 7a00 	vldr	s15, [r3]
 80039ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80039ce:	4b5f      	ldr	r3, [pc, #380]	@ (8003b4c <control_func+0x398>)
 80039d0:	edd3 7a00 	vldr	s15, [r3]
 80039d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039d8:	4b62      	ldr	r3, [pc, #392]	@ (8003b64 <control_func+0x3b0>)
 80039da:	edc3 7a00 	vstr	s15, [r3]

		// 4. === LOGIC CLAMP (CNG T MAIN.C) ===
		m1 = constrain(m1, 0, 1999);
 80039de:	4b5e      	ldr	r3, [pc, #376]	@ (8003b58 <control_func+0x3a4>)
 80039e0:	edd3 7a00 	vldr	s15, [r3]
 80039e4:	ed9f 1a60 	vldr	s2, [pc, #384]	@ 8003b68 <control_func+0x3b4>
 80039e8:	eddf 0a60 	vldr	s1, [pc, #384]	@ 8003b6c <control_func+0x3b8>
 80039ec:	eeb0 0a67 	vmov.f32	s0, s15
 80039f0:	f7ff fca9 	bl	8003346 <constrain>
 80039f4:	eef0 7a40 	vmov.f32	s15, s0
 80039f8:	4b57      	ldr	r3, [pc, #348]	@ (8003b58 <control_func+0x3a4>)
 80039fa:	edc3 7a00 	vstr	s15, [r3]
		m2 = constrain(m2, 0, 1999);
 80039fe:	4b57      	ldr	r3, [pc, #348]	@ (8003b5c <control_func+0x3a8>)
 8003a00:	edd3 7a00 	vldr	s15, [r3]
 8003a04:	ed9f 1a58 	vldr	s2, [pc, #352]	@ 8003b68 <control_func+0x3b4>
 8003a08:	eddf 0a58 	vldr	s1, [pc, #352]	@ 8003b6c <control_func+0x3b8>
 8003a0c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a10:	f7ff fc99 	bl	8003346 <constrain>
 8003a14:	eef0 7a40 	vmov.f32	s15, s0
 8003a18:	4b50      	ldr	r3, [pc, #320]	@ (8003b5c <control_func+0x3a8>)
 8003a1a:	edc3 7a00 	vstr	s15, [r3]
		m3 = constrain(m3, 0, 1999);
 8003a1e:	4b50      	ldr	r3, [pc, #320]	@ (8003b60 <control_func+0x3ac>)
 8003a20:	edd3 7a00 	vldr	s15, [r3]
 8003a24:	ed9f 1a50 	vldr	s2, [pc, #320]	@ 8003b68 <control_func+0x3b4>
 8003a28:	eddf 0a50 	vldr	s1, [pc, #320]	@ 8003b6c <control_func+0x3b8>
 8003a2c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a30:	f7ff fc89 	bl	8003346 <constrain>
 8003a34:	eef0 7a40 	vmov.f32	s15, s0
 8003a38:	4b49      	ldr	r3, [pc, #292]	@ (8003b60 <control_func+0x3ac>)
 8003a3a:	edc3 7a00 	vstr	s15, [r3]
		m4 = constrain(m4, 0, 1999);
 8003a3e:	4b49      	ldr	r3, [pc, #292]	@ (8003b64 <control_func+0x3b0>)
 8003a40:	edd3 7a00 	vldr	s15, [r3]
 8003a44:	ed9f 1a48 	vldr	s2, [pc, #288]	@ 8003b68 <control_func+0x3b4>
 8003a48:	eddf 0a48 	vldr	s1, [pc, #288]	@ 8003b6c <control_func+0x3b8>
 8003a4c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a50:	f7ff fc79 	bl	8003346 <constrain>
 8003a54:	eef0 7a40 	vmov.f32	s15, s0
 8003a58:	4b42      	ldr	r3, [pc, #264]	@ (8003b64 <control_func+0x3b0>)
 8003a5a:	edc3 7a00 	vstr	s15, [r3]

		// 5. === CHUN B DSHOT (T MAIN.C WHILE(1)) ===
		// Logic ny chun b d liu cho ngt DShot DMA s dng
		if (ScaledControllerOutput[CH_ARM] < 1500){
 8003a5e:	4b26      	ldr	r3, [pc, #152]	@ (8003af8 <control_func+0x344>)
 8003a60:	edd3 7a04 	vldr	s15, [r3, #16]
 8003a64:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8003afc <control_func+0x348>
 8003a68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a70:	d510      	bpl.n	8003a94 <control_func+0x2e0>
			Dshot_PrepareFrame(0, DShot_MemoryBufferMotor1);
 8003a72:	493f      	ldr	r1, [pc, #252]	@ (8003b70 <control_func+0x3bc>)
 8003a74:	2000      	movs	r0, #0
 8003a76:	f7fd ffc1 	bl	80019fc <Dshot_PrepareFrame>
			Dshot_PrepareFrame(0, DShot_MemoryBufferMotor2);
 8003a7a:	493e      	ldr	r1, [pc, #248]	@ (8003b74 <control_func+0x3c0>)
 8003a7c:	2000      	movs	r0, #0
 8003a7e:	f7fd ffbd 	bl	80019fc <Dshot_PrepareFrame>
			Dshot_PrepareFrame(0, DShot_MemoryBufferMotor3);
 8003a82:	493d      	ldr	r1, [pc, #244]	@ (8003b78 <control_func+0x3c4>)
 8003a84:	2000      	movs	r0, #0
 8003a86:	f7fd ffb9 	bl	80019fc <Dshot_PrepareFrame>
			Dshot_PrepareFrame(0, DShot_MemoryBufferMotor4);
 8003a8a:	493c      	ldr	r1, [pc, #240]	@ (8003b7c <control_func+0x3c8>)
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	f7fd ffb5 	bl	80019fc <Dshot_PrepareFrame>
 8003a92:	e693      	b.n	80037bc <control_func+0x8>
		}
		else{
			Dshot_PrepareFrame(m1, DShot_MemoryBufferMotor1);
 8003a94:	4b30      	ldr	r3, [pc, #192]	@ (8003b58 <control_func+0x3a4>)
 8003a96:	edd3 7a00 	vldr	s15, [r3]
 8003a9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a9e:	ee17 3a90 	vmov	r3, s15
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	4932      	ldr	r1, [pc, #200]	@ (8003b70 <control_func+0x3bc>)
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f7fd ffa8 	bl	80019fc <Dshot_PrepareFrame>
			Dshot_PrepareFrame(m2, DShot_MemoryBufferMotor2);
 8003aac:	4b2b      	ldr	r3, [pc, #172]	@ (8003b5c <control_func+0x3a8>)
 8003aae:	edd3 7a00 	vldr	s15, [r3]
 8003ab2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ab6:	ee17 3a90 	vmov	r3, s15
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	492d      	ldr	r1, [pc, #180]	@ (8003b74 <control_func+0x3c0>)
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f7fd ff9c 	bl	80019fc <Dshot_PrepareFrame>
			Dshot_PrepareFrame(m3, DShot_MemoryBufferMotor3);
 8003ac4:	4b26      	ldr	r3, [pc, #152]	@ (8003b60 <control_func+0x3ac>)
 8003ac6:	edd3 7a00 	vldr	s15, [r3]
 8003aca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ace:	ee17 3a90 	vmov	r3, s15
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	4928      	ldr	r1, [pc, #160]	@ (8003b78 <control_func+0x3c4>)
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7fd ff90 	bl	80019fc <Dshot_PrepareFrame>
			Dshot_PrepareFrame(m4, DShot_MemoryBufferMotor4);
 8003adc:	4b21      	ldr	r3, [pc, #132]	@ (8003b64 <control_func+0x3b0>)
 8003ade:	edd3 7a00 	vldr	s15, [r3]
 8003ae2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ae6:	ee17 3a90 	vmov	r3, s15
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	4923      	ldr	r1, [pc, #140]	@ (8003b7c <control_func+0x3c8>)
 8003aee:	4618      	mov	r0, r3
 8003af0:	f7fd ff84 	bl	80019fc <Dshot_PrepareFrame>
	    ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8003af4:	e662      	b.n	80037bc <control_func+0x8>
 8003af6:	bf00      	nop
 8003af8:	20000cd8 	.word	0x20000cd8
 8003afc:	44bb8000 	.word	0x44bb8000
 8003b00:	3da3d70a 	.word	0x3da3d70a
 8003b04:	200008f0 	.word	0x200008f0
 8003b08:	bda3d70a 	.word	0xbda3d70a
 8003b0c:	200008ec 	.word	0x200008ec
 8003b10:	200003f4 	.word	0x200003f4
 8003b14:	20000408 	.word	0x20000408
 8003b18:	20000000 	.word	0x20000000
 8003b1c:	20000420 	.word	0x20000420
 8003b20:	20000410 	.word	0x20000410
 8003b24:	200003f0 	.word	0x200003f0
 8003b28:	2000040c 	.word	0x2000040c
 8003b2c:	20000488 	.word	0x20000488
 8003b30:	20000414 	.word	0x20000414
 8003b34:	44b9a000 	.word	0x44b9a000
 8003b38:	44bd6000 	.word	0x44bd6000
 8003b3c:	200003f8 	.word	0x200003f8
 8003b40:	20000568 	.word	0x20000568
 8003b44:	2000041c 	.word	0x2000041c
 8003b48:	20000524 	.word	0x20000524
 8003b4c:	20000418 	.word	0x20000418
 8003b50:	200004f0 	.word	0x200004f0
 8003b54:	42c80000 	.word	0x42c80000
 8003b58:	20000558 	.word	0x20000558
 8003b5c:	2000055c 	.word	0x2000055c
 8003b60:	20000560 	.word	0x20000560
 8003b64:	20000564 	.word	0x20000564
 8003b68:	44f9e000 	.word	0x44f9e000
 8003b6c:	00000000 	.word	0x00000000
 8003b70:	200005ec 	.word	0x200005ec
 8003b74:	200006ac 	.word	0x200006ac
 8003b78:	2000076c 	.word	0x2000076c
 8003b7c:	2000082c 	.word	0x2000082c

08003b80 <rc_input_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_rc_input_func */
void rc_input_func(void const * argument)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN rc_input_func */
  /* Infinite loop */
  for(;;)
  {
	  if(osSemaphoreWait(rc_ready_semHandleHandle, 100) == osOK)
 8003b88:	4b05      	ldr	r3, [pc, #20]	@ (8003ba0 <rc_input_func+0x20>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2164      	movs	r1, #100	@ 0x64
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f00b ff32 	bl	800f9f8 <osSemaphoreWait>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1f6      	bne.n	8003b88 <rc_input_func+0x8>
	  {
	     CRSF_IdleHandler();
 8003b9a:	f000 f9ed 	bl	8003f78 <CRSF_IdleHandler>
	  if(osSemaphoreWait(rc_ready_semHandleHandle, 100) == osOK)
 8003b9e:	e7f3      	b.n	8003b88 <rc_input_func+0x8>
 8003ba0:	20000a60 	.word	0x20000a60

08003ba4 <telemetry_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_telemetry_func */
void telemetry_func(void const * argument)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b090      	sub	sp, #64	@ 0x40
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN telemetry_func */
	 uint8_t tx_buf[32];
	 TickType_t xLastWakeTime = xTaskGetTickCount();
 8003bac:	f00d f8d2 	bl	8010d54 <xTaskGetTickCount>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	60fb      	str	r3, [r7, #12]
	 uint8_t counter = 0;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  /* Infinite loop */
  for(;;)
  {
	  float yaw_rad_val = yaw * 0.01745329f;
 8003bba:	4b33      	ldr	r3, [pc, #204]	@ (8003c88 <telemetry_func+0xe4>)
 8003bbc:	edd3 7a00 	vldr	s15, [r3]
 8003bc0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8003c8c <telemetry_func+0xe8>
 8003bc4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bc8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	  CRsF_Pack_Attitude(tx_buf, pitch_rad, roll_rad, yaw_rad_val);
 8003bcc:	4b30      	ldr	r3, [pc, #192]	@ (8003c90 <telemetry_func+0xec>)
 8003bce:	edd3 7a00 	vldr	s15, [r3]
 8003bd2:	4b30      	ldr	r3, [pc, #192]	@ (8003c94 <telemetry_func+0xf0>)
 8003bd4:	ed93 7a00 	vldr	s14, [r3]
 8003bd8:	f107 0310 	add.w	r3, r7, #16
 8003bdc:	ed97 1a0e 	vldr	s2, [r7, #56]	@ 0x38
 8003be0:	eef0 0a47 	vmov.f32	s1, s14
 8003be4:	eeb0 0a67 	vmov.f32	s0, s15
 8003be8:	4618      	mov	r0, r3
 8003bea:	f7fd fd23 	bl	8001634 <CRsF_Pack_Attitude>
	  HAL_UART_Transmit_DMA(&huart3, tx_buf, 10);
 8003bee:	f107 0310 	add.w	r3, r7, #16
 8003bf2:	220a      	movs	r2, #10
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	4828      	ldr	r0, [pc, #160]	@ (8003c98 <telemetry_func+0xf4>)
 8003bf8:	f007 f97e 	bl	800aef8 <HAL_UART_Transmit_DMA>
	  counter++;
 8003bfc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003c00:	3301      	adds	r3, #1
 8003c02:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	  if(counter >= 10) {
 8003c06:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003c0a:	2b09      	cmp	r3, #9
 8003c0c:	d935      	bls.n	8003c7a <telemetry_func+0xd6>
	     counter = 0;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	     osDelay(10); // N xung t DMA
 8003c14:	200a      	movs	r0, #10
 8003c16:	f00b fea9 	bl	800f96c <osDelay>

	            // Gi Battery
	     CRsF_Pack_Battery(tx_buf);
 8003c1a:	f107 0310 	add.w	r3, r7, #16
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fd fd76 	bl	8001710 <CRsF_Pack_Battery>
	     HAL_UART_Transmit_DMA(&huart3, tx_buf, 12);
 8003c24:	f107 0310 	add.w	r3, r7, #16
 8003c28:	220c      	movs	r2, #12
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	481a      	ldr	r0, [pc, #104]	@ (8003c98 <telemetry_func+0xf4>)
 8003c2e:	f007 f963 	bl	800aef8 <HAL_UART_Transmit_DMA>

	     osDelay(10);
 8003c32:	200a      	movs	r0, #10
 8003c34:	f00b fe9a 	bl	800f96c <osDelay>
	     // Gi Flight Mode
	     const char* mode = ScaledControllerOutput[CH_ARM] > 1500 ? "ARMED" : "STAB";
 8003c38:	4b18      	ldr	r3, [pc, #96]	@ (8003c9c <telemetry_func+0xf8>)
 8003c3a:	edd3 7a04 	vldr	s15, [r3, #16]
 8003c3e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8003ca0 <telemetry_func+0xfc>
 8003c42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c4a:	dd01      	ble.n	8003c50 <telemetry_func+0xac>
 8003c4c:	4b15      	ldr	r3, [pc, #84]	@ (8003ca4 <telemetry_func+0x100>)
 8003c4e:	e000      	b.n	8003c52 <telemetry_func+0xae>
 8003c50:	4b15      	ldr	r3, [pc, #84]	@ (8003ca8 <telemetry_func+0x104>)
 8003c52:	637b      	str	r3, [r7, #52]	@ 0x34
	     CRsF_Pack_FlightMode(tx_buf, mode);
 8003c54:	f107 0310 	add.w	r3, r7, #16
 8003c58:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7fd fdac 	bl	80017b8 <CRsF_Pack_FlightMode>
	     // Tnh  di gi tin Flight Mode
	     uint8_t len = tx_buf[1] + 2;
 8003c60:	7c7b      	ldrb	r3, [r7, #17]
 8003c62:	3302      	adds	r3, #2
 8003c64:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	     HAL_UART_Transmit_DMA(&huart3, tx_buf, len);
 8003c68:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	f107 0310 	add.w	r3, r7, #16
 8003c72:	4619      	mov	r1, r3
 8003c74:	4808      	ldr	r0, [pc, #32]	@ (8003c98 <telemetry_func+0xf4>)
 8003c76:	f007 f93f 	bl	800aef8 <HAL_UART_Transmit_DMA>
	  }

	  osDelayUntil(&xLastWakeTime, 100);
 8003c7a:	f107 030c 	add.w	r3, r7, #12
 8003c7e:	2164      	movs	r1, #100	@ 0x64
 8003c80:	4618      	mov	r0, r3
 8003c82:	f00b ff3d 	bl	800fb00 <osDelayUntil>
  {
 8003c86:	e798      	b.n	8003bba <telemetry_func+0x16>
 8003c88:	200003f8 	.word	0x200003f8
 8003c8c:	3c8efa34 	.word	0x3c8efa34
 8003c90:	20000400 	.word	0x20000400
 8003c94:	200003fc 	.word	0x200003fc
 8003c98:	200010ac 	.word	0x200010ac
 8003c9c:	20000cd8 	.word	0x20000cd8
 8003ca0:	44bb8000 	.word	0x44bb8000
 8003ca4:	08015c88 	.word	0x08015c88
 8003ca8:	08015c90 	.word	0x08015c90

08003cac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b08a      	sub	sp, #40	@ 0x28
 8003cb0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb2:	f107 0314 	add.w	r3, r7, #20
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	601a      	str	r2, [r3, #0]
 8003cba:	605a      	str	r2, [r3, #4]
 8003cbc:	609a      	str	r2, [r3, #8]
 8003cbe:	60da      	str	r2, [r3, #12]
 8003cc0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	613b      	str	r3, [r7, #16]
 8003cc6:	4b26      	ldr	r3, [pc, #152]	@ (8003d60 <MX_GPIO_Init+0xb4>)
 8003cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cca:	4a25      	ldr	r2, [pc, #148]	@ (8003d60 <MX_GPIO_Init+0xb4>)
 8003ccc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cd2:	4b23      	ldr	r3, [pc, #140]	@ (8003d60 <MX_GPIO_Init+0xb4>)
 8003cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cda:	613b      	str	r3, [r7, #16]
 8003cdc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cde:	2300      	movs	r3, #0
 8003ce0:	60fb      	str	r3, [r7, #12]
 8003ce2:	4b1f      	ldr	r3, [pc, #124]	@ (8003d60 <MX_GPIO_Init+0xb4>)
 8003ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce6:	4a1e      	ldr	r2, [pc, #120]	@ (8003d60 <MX_GPIO_Init+0xb4>)
 8003ce8:	f043 0301 	orr.w	r3, r3, #1
 8003cec:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cee:	4b1c      	ldr	r3, [pc, #112]	@ (8003d60 <MX_GPIO_Init+0xb4>)
 8003cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf2:	f003 0301 	and.w	r3, r3, #1
 8003cf6:	60fb      	str	r3, [r7, #12]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	60bb      	str	r3, [r7, #8]
 8003cfe:	4b18      	ldr	r3, [pc, #96]	@ (8003d60 <MX_GPIO_Init+0xb4>)
 8003d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d02:	4a17      	ldr	r2, [pc, #92]	@ (8003d60 <MX_GPIO_Init+0xb4>)
 8003d04:	f043 0302 	orr.w	r3, r3, #2
 8003d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d0a:	4b15      	ldr	r3, [pc, #84]	@ (8003d60 <MX_GPIO_Init+0xb4>)
 8003d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	60bb      	str	r3, [r7, #8]
 8003d14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d16:	2300      	movs	r3, #0
 8003d18:	607b      	str	r3, [r7, #4]
 8003d1a:	4b11      	ldr	r3, [pc, #68]	@ (8003d60 <MX_GPIO_Init+0xb4>)
 8003d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d1e:	4a10      	ldr	r2, [pc, #64]	@ (8003d60 <MX_GPIO_Init+0xb4>)
 8003d20:	f043 0304 	orr.w	r3, r3, #4
 8003d24:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d26:	4b0e      	ldr	r3, [pc, #56]	@ (8003d60 <MX_GPIO_Init+0xb4>)
 8003d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d2a:	f003 0304 	and.w	r3, r3, #4
 8003d2e:	607b      	str	r3, [r7, #4]
 8003d30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8003d32:	2201      	movs	r2, #1
 8003d34:	2110      	movs	r1, #16
 8003d36:	480b      	ldr	r0, [pc, #44]	@ (8003d64 <MX_GPIO_Init+0xb8>)
 8003d38:	f002 ff8c 	bl	8006c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003d3c:	2310      	movs	r3, #16
 8003d3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d40:	2301      	movs	r3, #1
 8003d42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d44:	2300      	movs	r3, #0
 8003d46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003d48:	2302      	movs	r3, #2
 8003d4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d4c:	f107 0314 	add.w	r3, r7, #20
 8003d50:	4619      	mov	r1, r3
 8003d52:	4804      	ldr	r0, [pc, #16]	@ (8003d64 <MX_GPIO_Init+0xb8>)
 8003d54:	f002 fde2 	bl	800691c <HAL_GPIO_Init>

}
 8003d58:	bf00      	nop
 8003d5a:	3728      	adds	r7, #40	@ 0x28
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	40023800 	.word	0x40023800
 8003d64:	40020000 	.word	0x40020000

08003d68 <HAL_SPI_TxRxCpltCallback>:
/* USER CODE BEGIN PFP */



void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1) {
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a0d      	ldr	r2, [pc, #52]	@ (8003dac <HAL_SPI_TxRxCpltCallback+0x44>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d114      	bne.n	8003da4 <HAL_SPI_TxRxCpltCallback+0x3c>
    	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60fb      	str	r3, [r7, #12]
    	vTaskNotifyGiveFromISR(sensor_fusion_tHandle, &xHigherPriorityTaskWoken);
 8003d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8003db0 <HAL_SPI_TxRxCpltCallback+0x48>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f107 020c 	add.w	r2, r7, #12
 8003d86:	4611      	mov	r1, r2
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f00d fdaf 	bl	80118ec <vTaskNotifyGiveFromISR>

    	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d007      	beq.n	8003da4 <HAL_SPI_TxRxCpltCallback+0x3c>
 8003d94:	4b07      	ldr	r3, [pc, #28]	@ (8003db4 <HAL_SPI_TxRxCpltCallback+0x4c>)
 8003d96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d9a:	601a      	str	r2, [r3, #0]
 8003d9c:	f3bf 8f4f 	dsb	sy
 8003da0:	f3bf 8f6f 	isb	sy
    }
}
 8003da4:	bf00      	nop
 8003da6:	3710      	adds	r7, #16
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	40013000 	.word	0x40013000
 8003db0:	20000a50 	.word	0x20000a50
 8003db4:	e000ed04 	.word	0xe000ed04

08003db8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

//Hm call back gi DSHOT cho ng c
void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003db8:	b4b0      	push	{r4, r5, r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]

    if (htim->Instance == TIM5)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a2b      	ldr	r2, [pc, #172]	@ (8003e74 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xbc>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d125      	bne.n	8003e16 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x5e>
    {
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	7f1b      	ldrb	r3, [r3, #28]
 8003dce:	2b04      	cmp	r3, #4
 8003dd0:	d10e      	bne.n	8003df0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x38>
        {
            memcpy(DShot_DMABufferMotor2, DShot_MemoryBufferMotor2,
 8003dd2:	4a29      	ldr	r2, [pc, #164]	@ (8003e78 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc0>)
 8003dd4:	4b29      	ldr	r3, [pc, #164]	@ (8003e7c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc4>)
 8003dd6:	4614      	mov	r4, r2
 8003dd8:	461d      	mov	r5, r3
 8003dda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ddc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003dde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003de0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003de2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003de4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003de6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003dea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            memcpy(DShot_DMABufferMotor4, DShot_MemoryBufferMotor4,
                   MEM_BUFFER_LENGTH * sizeof(DShot_DMABufferMotor4[0]));
        }
    }

}
 8003dee:	e03c      	b.n	8003e6a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	7f1b      	ldrb	r3, [r3, #28]
 8003df4:	2b08      	cmp	r3, #8
 8003df6:	d138      	bne.n	8003e6a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
            memcpy(DShot_DMABufferMotor3, DShot_MemoryBufferMotor3,
 8003df8:	4a21      	ldr	r2, [pc, #132]	@ (8003e80 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc8>)
 8003dfa:	4b22      	ldr	r3, [pc, #136]	@ (8003e84 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xcc>)
 8003dfc:	4614      	mov	r4, r2
 8003dfe:	461d      	mov	r5, r3
 8003e00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e0c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003e10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8003e14:	e029      	b.n	8003e6a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
    else if (htim->Instance == TIM3){
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8003e88 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd0>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d124      	bne.n	8003e6a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	7f1b      	ldrb	r3, [r3, #28]
 8003e24:	2b08      	cmp	r3, #8
 8003e26:	d10e      	bne.n	8003e46 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x8e>
            memcpy(DShot_DMABufferMotor1, DShot_MemoryBufferMotor1,
 8003e28:	4a18      	ldr	r2, [pc, #96]	@ (8003e8c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd4>)
 8003e2a:	4b19      	ldr	r3, [pc, #100]	@ (8003e90 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd8>)
 8003e2c:	4614      	mov	r4, r2
 8003e2e:	461d      	mov	r5, r3
 8003e30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e3c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003e40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8003e44:	e011      	b.n	8003e6a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	7f1b      	ldrb	r3, [r3, #28]
 8003e4a:	2b04      	cmp	r3, #4
 8003e4c:	d10d      	bne.n	8003e6a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
            memcpy(DShot_DMABufferMotor4, DShot_MemoryBufferMotor4,
 8003e4e:	4a11      	ldr	r2, [pc, #68]	@ (8003e94 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xdc>)
 8003e50:	4b11      	ldr	r3, [pc, #68]	@ (8003e98 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe0>)
 8003e52:	4614      	mov	r4, r2
 8003e54:	461d      	mov	r5, r3
 8003e56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e58:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e62:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003e66:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bcb0      	pop	{r4, r5, r7}
 8003e72:	4770      	bx	lr
 8003e74:	40000c00 	.word	0x40000c00
 8003e78:	200006ec 	.word	0x200006ec
 8003e7c:	200006ac 	.word	0x200006ac
 8003e80:	200007ac 	.word	0x200007ac
 8003e84:	2000076c 	.word	0x2000076c
 8003e88:	40000400 	.word	0x40000400
 8003e8c:	2000062c 	.word	0x2000062c
 8003e90:	200005ec 	.word	0x200005ec
 8003e94:	2000086c 	.word	0x2000086c
 8003e98:	2000082c 	.word	0x2000082c

08003e9c <init_PIDs>:
float get_roll(float Ax, float Az) {
    return atan2f(-Ax, Az) * 180.0f / M_PI;
}

void init_PIDs(void)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	af00      	add	r7, sp, #0
//    PID_Init(&pid_roll,  1.5f, 0.0f, 0.05f, 400.0f, 100.0f);
//    PID_Init(&pid_pitch, 1.5f, 0.0f, 0.05f, 400.0f, 100.0f);
//    PID_Init(&pid_yaw,   2.0f, 0.0f, 0.10f, 400.0f, 100.0f);
	PID_Init(&PID_Controller_Pitch.inner_loop, PID_KP_PITCH_INNER, PID_KI_PITCH_INNER, PID_KD_PITCH_INNER, 200.0f, 100.0f);
 8003ea0:	ed9f 2a27 	vldr	s4, [pc, #156]	@ 8003f40 <init_PIDs+0xa4>
 8003ea4:	eddf 1a27 	vldr	s3, [pc, #156]	@ 8003f44 <init_PIDs+0xa8>
 8003ea8:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 8003f48 <init_PIDs+0xac>
 8003eac:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8003f4c <init_PIDs+0xb0>
 8003eb0:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8003f50 <init_PIDs+0xb4>
 8003eb4:	4827      	ldr	r0, [pc, #156]	@ (8003f54 <init_PIDs+0xb8>)
 8003eb6:	f000 fdca 	bl	8004a4e <PID_Init>
	PID_Init(&PID_Controller_Roll.inner_loop, PID_KP_ROLL_INNER, PID_KI_ROLL_INNER, PID_KD_ROLL_INNER, 200.0f, 100.0f);
 8003eba:	ed9f 2a21 	vldr	s4, [pc, #132]	@ 8003f40 <init_PIDs+0xa4>
 8003ebe:	eddf 1a21 	vldr	s3, [pc, #132]	@ 8003f44 <init_PIDs+0xa8>
 8003ec2:	ed9f 1a21 	vldr	s2, [pc, #132]	@ 8003f48 <init_PIDs+0xac>
 8003ec6:	eddf 0a21 	vldr	s1, [pc, #132]	@ 8003f4c <init_PIDs+0xb0>
 8003eca:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 8003f50 <init_PIDs+0xb4>
 8003ece:	4822      	ldr	r0, [pc, #136]	@ (8003f58 <init_PIDs+0xbc>)
 8003ed0:	f000 fdbd 	bl	8004a4e <PID_Init>
	PID_Init(&PID_Controller_Yaw, PID_KP_YAW, PID_KI_YAW, PID_KD_YAW, 400.0f, 100.0f);
 8003ed4:	ed9f 2a1a 	vldr	s4, [pc, #104]	@ 8003f40 <init_PIDs+0xa4>
 8003ed8:	eddf 1a20 	vldr	s3, [pc, #128]	@ 8003f5c <init_PIDs+0xc0>
 8003edc:	ed9f 1a20 	vldr	s2, [pc, #128]	@ 8003f60 <init_PIDs+0xc4>
 8003ee0:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8003f60 <init_PIDs+0xc4>
 8003ee4:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8003ee8:	481e      	ldr	r0, [pc, #120]	@ (8003f64 <init_PIDs+0xc8>)
 8003eea:	f000 fdb0 	bl	8004a4e <PID_Init>

	PID_Init(&PID_Controller_Pitch.outer_loop, PID_KP_PITCH_OUTER, PID_KI_PITCH_OUTER, PID_KD_PITCH_OUTER, 200.0f, 50.0f);
 8003eee:	ed9f 2a1e 	vldr	s4, [pc, #120]	@ 8003f68 <init_PIDs+0xcc>
 8003ef2:	eddf 1a14 	vldr	s3, [pc, #80]	@ 8003f44 <init_PIDs+0xa8>
 8003ef6:	ed9f 1a1a 	vldr	s2, [pc, #104]	@ 8003f60 <init_PIDs+0xc4>
 8003efa:	eddf 0a19 	vldr	s1, [pc, #100]	@ 8003f60 <init_PIDs+0xc4>
 8003efe:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8003f02:	481a      	ldr	r0, [pc, #104]	@ (8003f6c <init_PIDs+0xd0>)
 8003f04:	f000 fda3 	bl	8004a4e <PID_Init>
	PID_Init(&PID_Controller_Roll.outer_loop, PID_KP_ROLL_OUTER, PID_KI_ROLL_OUTER, PID_KD_ROLL_OUTER, 200.0f, 50.0f);
 8003f08:	ed9f 2a17 	vldr	s4, [pc, #92]	@ 8003f68 <init_PIDs+0xcc>
 8003f0c:	eddf 1a0d 	vldr	s3, [pc, #52]	@ 8003f44 <init_PIDs+0xa8>
 8003f10:	ed9f 1a13 	vldr	s2, [pc, #76]	@ 8003f60 <init_PIDs+0xc4>
 8003f14:	eddf 0a12 	vldr	s1, [pc, #72]	@ 8003f60 <init_PIDs+0xc4>
 8003f18:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8003f1c:	4814      	ldr	r0, [pc, #80]	@ (8003f70 <init_PIDs+0xd4>)
 8003f1e:	f000 fd96 	bl	8004a4e <PID_Init>
	PID_Init(&PID_Controller_Yaw_Rate, PID_KP_YAW_RATE, PID_KI_YAW_RATE, PID_KD_YAW_RATE, 200.0f, 50.0f);
 8003f22:	ed9f 2a11 	vldr	s4, [pc, #68]	@ 8003f68 <init_PIDs+0xcc>
 8003f26:	eddf 1a07 	vldr	s3, [pc, #28]	@ 8003f44 <init_PIDs+0xa8>
 8003f2a:	ed9f 1a0d 	vldr	s2, [pc, #52]	@ 8003f60 <init_PIDs+0xc4>
 8003f2e:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 8003f60 <init_PIDs+0xc4>
 8003f32:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8003f36:	480f      	ldr	r0, [pc, #60]	@ (8003f74 <init_PIDs+0xd8>)
 8003f38:	f000 fd89 	bl	8004a4e <PID_Init>

}
 8003f3c:	bf00      	nop
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	42c80000 	.word	0x42c80000
 8003f44:	43480000 	.word	0x43480000
 8003f48:	3ba3d70a 	.word	0x3ba3d70a
 8003f4c:	3e4ccccd 	.word	0x3e4ccccd
 8003f50:	3f4ccccd 	.word	0x3f4ccccd
 8003f54:	200004bc 	.word	0x200004bc
 8003f58:	20000454 	.word	0x20000454
 8003f5c:	43c80000 	.word	0x43c80000
 8003f60:	00000000 	.word	0x00000000
 8003f64:	200004f0 	.word	0x200004f0
 8003f68:	42480000 	.word	0x42480000
 8003f6c:	20000488 	.word	0x20000488
 8003f70:	20000420 	.word	0x20000420
 8003f74:	20000524 	.word	0x20000524

08003f78 <CRSF_IdleHandler>:

void CRSF_IdleHandler(void) {
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
    uint16_t dma_remaining = __HAL_DMA_GET_COUNTER(&hdma_usart6_rx);
 8003f7e:	4b2d      	ldr	r3, [pc, #180]	@ (8004034 <CRSF_IdleHandler+0xbc>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	813b      	strh	r3, [r7, #8]
    uint16_t new_pos = CRSF_DMA_BUF_SIZE - dma_remaining;
 8003f86:	893b      	ldrh	r3, [r7, #8]
 8003f88:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8003f8c:	80fb      	strh	r3, [r7, #6]

    if(new_pos >= old_pos) {
 8003f8e:	4b2a      	ldr	r3, [pc, #168]	@ (8004038 <CRSF_IdleHandler+0xc0>)
 8003f90:	881b      	ldrh	r3, [r3, #0]
 8003f92:	88fa      	ldrh	r2, [r7, #6]
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d318      	bcc.n	8003fca <CRSF_IdleHandler+0x52>
        for(uint16_t i = old_pos; i < new_pos; i++) {
 8003f98:	4b27      	ldr	r3, [pc, #156]	@ (8004038 <CRSF_IdleHandler+0xc0>)
 8003f9a:	881b      	ldrh	r3, [r3, #0]
 8003f9c:	81fb      	strh	r3, [r7, #14]
 8003f9e:	e00f      	b.n	8003fc0 <CRSF_IdleHandler+0x48>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 8003fa0:	89fb      	ldrh	r3, [r7, #14]
 8003fa2:	4a26      	ldr	r2, [pc, #152]	@ (800403c <CRSF_IdleHandler+0xc4>)
 8003fa4:	5cd3      	ldrb	r3, [r2, r3]
 8003fa6:	4926      	ldr	r1, [pc, #152]	@ (8004040 <CRSF_IdleHandler+0xc8>)
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f7fd f9b5 	bl	8001318 <Check_Status>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d002      	beq.n	8003fba <CRSF_IdleHandler+0x42>
                CRsF_Process(&receive_frame);
 8003fb4:	4822      	ldr	r0, [pc, #136]	@ (8004040 <CRSF_IdleHandler+0xc8>)
 8003fb6:	f7fd fa65 	bl	8001484 <CRsF_Process>
        for(uint16_t i = old_pos; i < new_pos; i++) {
 8003fba:	89fb      	ldrh	r3, [r7, #14]
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	81fb      	strh	r3, [r7, #14]
 8003fc0:	89fa      	ldrh	r2, [r7, #14]
 8003fc2:	88fb      	ldrh	r3, [r7, #6]
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d3eb      	bcc.n	8003fa0 <CRSF_IdleHandler+0x28>
 8003fc8:	e02d      	b.n	8004026 <CRSF_IdleHandler+0xae>
            }
        }
    } else {
        for(uint16_t i = old_pos; i < CRSF_DMA_BUF_SIZE; i++) {
 8003fca:	4b1b      	ldr	r3, [pc, #108]	@ (8004038 <CRSF_IdleHandler+0xc0>)
 8003fcc:	881b      	ldrh	r3, [r3, #0]
 8003fce:	81bb      	strh	r3, [r7, #12]
 8003fd0:	e00f      	b.n	8003ff2 <CRSF_IdleHandler+0x7a>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 8003fd2:	89bb      	ldrh	r3, [r7, #12]
 8003fd4:	4a19      	ldr	r2, [pc, #100]	@ (800403c <CRSF_IdleHandler+0xc4>)
 8003fd6:	5cd3      	ldrb	r3, [r2, r3]
 8003fd8:	4919      	ldr	r1, [pc, #100]	@ (8004040 <CRSF_IdleHandler+0xc8>)
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7fd f99c 	bl	8001318 <Check_Status>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d002      	beq.n	8003fec <CRSF_IdleHandler+0x74>
                CRsF_Process(&receive_frame);
 8003fe6:	4816      	ldr	r0, [pc, #88]	@ (8004040 <CRSF_IdleHandler+0xc8>)
 8003fe8:	f7fd fa4c 	bl	8001484 <CRsF_Process>
        for(uint16_t i = old_pos; i < CRSF_DMA_BUF_SIZE; i++) {
 8003fec:	89bb      	ldrh	r3, [r7, #12]
 8003fee:	3301      	adds	r3, #1
 8003ff0:	81bb      	strh	r3, [r7, #12]
 8003ff2:	89bb      	ldrh	r3, [r7, #12]
 8003ff4:	2b7f      	cmp	r3, #127	@ 0x7f
 8003ff6:	d9ec      	bls.n	8003fd2 <CRSF_IdleHandler+0x5a>
            }
        }
        for(uint16_t i = 0; i < new_pos; i++) {
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	817b      	strh	r3, [r7, #10]
 8003ffc:	e00f      	b.n	800401e <CRSF_IdleHandler+0xa6>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 8003ffe:	897b      	ldrh	r3, [r7, #10]
 8004000:	4a0e      	ldr	r2, [pc, #56]	@ (800403c <CRSF_IdleHandler+0xc4>)
 8004002:	5cd3      	ldrb	r3, [r2, r3]
 8004004:	490e      	ldr	r1, [pc, #56]	@ (8004040 <CRSF_IdleHandler+0xc8>)
 8004006:	4618      	mov	r0, r3
 8004008:	f7fd f986 	bl	8001318 <Check_Status>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d002      	beq.n	8004018 <CRSF_IdleHandler+0xa0>
                CRsF_Process(&receive_frame);
 8004012:	480b      	ldr	r0, [pc, #44]	@ (8004040 <CRSF_IdleHandler+0xc8>)
 8004014:	f7fd fa36 	bl	8001484 <CRsF_Process>
        for(uint16_t i = 0; i < new_pos; i++) {
 8004018:	897b      	ldrh	r3, [r7, #10]
 800401a:	3301      	adds	r3, #1
 800401c:	817b      	strh	r3, [r7, #10]
 800401e:	897a      	ldrh	r2, [r7, #10]
 8004020:	88fb      	ldrh	r3, [r7, #6]
 8004022:	429a      	cmp	r2, r3
 8004024:	d3eb      	bcc.n	8003ffe <CRSF_IdleHandler+0x86>
            }
        }
    }

    old_pos = new_pos;
 8004026:	4a04      	ldr	r2, [pc, #16]	@ (8004038 <CRSF_IdleHandler+0xc0>)
 8004028:	88fb      	ldrh	r3, [r7, #6]
 800402a:	8013      	strh	r3, [r2, #0]
}
 800402c:	bf00      	nop
 800402e:	3710      	adds	r7, #16
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}
 8004034:	2000119c 	.word	0x2000119c
 8004038:	20000cec 	.word	0x20000cec
 800403c:	2000056c 	.word	0x2000056c
 8004040:	20000cbc 	.word	0x20000cbc

08004044 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800404a:	f001 ff1d 	bl	8005e88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800404e:	f000 f8c3 	bl	80041d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004052:	f7ff fe2b 	bl	8003cac <MX_GPIO_Init>
  MX_DMA_Init();
 8004056:	f7fd fbeb 	bl	8001830 <MX_DMA_Init>
  MX_SPI1_Init();
 800405a:	f000 ff59 	bl	8004f10 <MX_SPI1_Init>
  MX_TIM2_Init();
 800405e:	f001 fa8d 	bl	800557c <MX_TIM2_Init>
  MX_TIM3_Init();
 8004062:	f001 fad7 	bl	8005614 <MX_TIM3_Init>
  MX_TIM5_Init();
 8004066:	f001 fb59 	bl	800571c <MX_TIM5_Init>
  MX_USART6_UART_Init();
 800406a:	f001 fdc9 	bl	8005c00 <MX_USART6_UART_Init>
  MX_USART3_UART_Init();
 800406e:	f001 fd9d 	bl	8005bac <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  //IIR_Filter_3D_Init(&acc_filtered, IIR_ACC_ALPHA, IIR_ACC_BETA);
  IIR_Filter_3D_Init(&gyro_filtered, IIR_GYR_ALPHA, IIR_GYR_BETA);
 8004072:	eddf 0a46 	vldr	s1, [pc, #280]	@ 800418c <main+0x148>
 8004076:	ed9f 0a46 	vldr	s0, [pc, #280]	@ 8004190 <main+0x14c>
 800407a:	4846      	ldr	r0, [pc, #280]	@ (8004194 <main+0x150>)
 800407c:	f7ff f909 	bl	8003292 <IIR_Filter_3D_Init>
  MPU6000_Init(&mpu, &hspi1);
 8004080:	4945      	ldr	r1, [pc, #276]	@ (8004198 <main+0x154>)
 8004082:	4846      	ldr	r0, [pc, #280]	@ (800419c <main+0x158>)
 8004084:	f000 f992 	bl	80043ac <MPU6000_Init>

  mpu.state=0;
 8004088:	4b44      	ldr	r3, [pc, #272]	@ (800419c <main+0x158>)
 800408a:	2200      	movs	r2, #0
 800408c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
  for(int i=0;i<=14;i++) mpu.tx_buffer[i]=0xFF;
 8004090:	2300      	movs	r3, #0
 8004092:	607b      	str	r3, [r7, #4]
 8004094:	e008      	b.n	80040a8 <main+0x64>
 8004096:	4a41      	ldr	r2, [pc, #260]	@ (800419c <main+0x158>)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	4413      	add	r3, r2
 800409c:	3338      	adds	r3, #56	@ 0x38
 800409e:	22ff      	movs	r2, #255	@ 0xff
 80040a0:	701a      	strb	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	3301      	adds	r3, #1
 80040a6:	607b      	str	r3, [r7, #4]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2b0e      	cmp	r3, #14
 80040ac:	ddf3      	ble.n	8004096 <main+0x52>
  init_PIDs();
 80040ae:	f7ff fef5 	bl	8003e9c <init_PIDs>
  MPU6000_Calibrate(&mpu);
 80040b2:	483a      	ldr	r0, [pc, #232]	@ (800419c <main+0x158>)
 80040b4:	f000 fc08 	bl	80048c8 <MPU6000_Calibrate>

  Dshot_DMABuffer_init(DShot_DMABufferMotor1);
 80040b8:	4839      	ldr	r0, [pc, #228]	@ (80041a0 <main+0x15c>)
 80040ba:	f7fd fc51 	bl	8001960 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor2);
 80040be:	4839      	ldr	r0, [pc, #228]	@ (80041a4 <main+0x160>)
 80040c0:	f7fd fc4e 	bl	8001960 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor3);
 80040c4:	4838      	ldr	r0, [pc, #224]	@ (80041a8 <main+0x164>)
 80040c6:	f7fd fc4b 	bl	8001960 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor4);
 80040ca:	4838      	ldr	r0, [pc, #224]	@ (80041ac <main+0x168>)
 80040cc:	f7fd fc48 	bl	8001960 <Dshot_DMABuffer_init>

  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor1);
 80040d0:	4837      	ldr	r0, [pc, #220]	@ (80041b0 <main+0x16c>)
 80040d2:	f7fd fc5f 	bl	8001994 <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor2);
 80040d6:	4837      	ldr	r0, [pc, #220]	@ (80041b4 <main+0x170>)
 80040d8:	f7fd fc5c 	bl	8001994 <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor3);
 80040dc:	4836      	ldr	r0, [pc, #216]	@ (80041b8 <main+0x174>)
 80040de:	f7fd fc59 	bl	8001994 <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor4);
 80040e2:	4836      	ldr	r0, [pc, #216]	@ (80041bc <main+0x178>)
 80040e4:	f7fd fc56 	bl	8001994 <Dshot_MemoryBuffer_init>

  Dshot_Calibrate(DShot_DMABufferMotor1);
 80040e8:	482d      	ldr	r0, [pc, #180]	@ (80041a0 <main+0x15c>)
 80040ea:	f7fd fc6d 	bl	80019c8 <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor2);
 80040ee:	482d      	ldr	r0, [pc, #180]	@ (80041a4 <main+0x160>)
 80040f0:	f7fd fc6a 	bl	80019c8 <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor3);
 80040f4:	482c      	ldr	r0, [pc, #176]	@ (80041a8 <main+0x164>)
 80040f6:	f7fd fc67 	bl	80019c8 <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor4);
 80040fa:	482c      	ldr	r0, [pc, #176]	@ (80041ac <main+0x168>)
 80040fc:	f7fd fc64 	bl	80019c8 <Dshot_Calibrate>

  //HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_1, DShot_DMABufferMotor1, DMA_BUFFER_LENGTH);
  HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_4, DShot_DMABufferMotor1, DMA_BUFFER_LENGTH);
 8004100:	2320      	movs	r3, #32
 8004102:	4a27      	ldr	r2, [pc, #156]	@ (80041a0 <main+0x15c>)
 8004104:	210c      	movs	r1, #12
 8004106:	482e      	ldr	r0, [pc, #184]	@ (80041c0 <main+0x17c>)
 8004108:	f005 fdbc 	bl	8009c84 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_3, DShot_DMABufferMotor2, DMA_BUFFER_LENGTH);
 800410c:	2320      	movs	r3, #32
 800410e:	4a25      	ldr	r2, [pc, #148]	@ (80041a4 <main+0x160>)
 8004110:	2108      	movs	r1, #8
 8004112:	482c      	ldr	r0, [pc, #176]	@ (80041c4 <main+0x180>)
 8004114:	f005 fdb6 	bl	8009c84 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_4, DShot_DMABufferMotor3, DMA_BUFFER_LENGTH);
 8004118:	2320      	movs	r3, #32
 800411a:	4a23      	ldr	r2, [pc, #140]	@ (80041a8 <main+0x164>)
 800411c:	210c      	movs	r1, #12
 800411e:	4829      	ldr	r0, [pc, #164]	@ (80041c4 <main+0x180>)
 8004120:	f005 fdb0 	bl	8009c84 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_3, DShot_DMABufferMotor4, DMA_BUFFER_LENGTH);
 8004124:	2320      	movs	r3, #32
 8004126:	4a21      	ldr	r2, [pc, #132]	@ (80041ac <main+0x168>)
 8004128:	2108      	movs	r1, #8
 800412a:	4825      	ldr	r0, [pc, #148]	@ (80041c0 <main+0x17c>)
 800412c:	f005 fdaa 	bl	8009c84 <HAL_TIM_PWM_Start_DMA>
  motor_armed = true;
 8004130:	4b25      	ldr	r3, [pc, #148]	@ (80041c8 <main+0x184>)
 8004132:	2201      	movs	r2, #1
 8004134:	701a      	strb	r2, [r3, #0]

  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor1);
 8004136:	491e      	ldr	r1, [pc, #120]	@ (80041b0 <main+0x16c>)
 8004138:	2000      	movs	r0, #0
 800413a:	f7fd fc5f 	bl	80019fc <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor2);
 800413e:	491d      	ldr	r1, [pc, #116]	@ (80041b4 <main+0x170>)
 8004140:	2000      	movs	r0, #0
 8004142:	f7fd fc5b 	bl	80019fc <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor3);
 8004146:	491c      	ldr	r1, [pc, #112]	@ (80041b8 <main+0x174>)
 8004148:	2000      	movs	r0, #0
 800414a:	f7fd fc57 	bl	80019fc <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor4);
 800414e:	491b      	ldr	r1, [pc, #108]	@ (80041bc <main+0x178>)
 8004150:	2000      	movs	r0, #0
 8004152:	f7fd fc53 	bl	80019fc <Dshot_PrepareFrame>

  HAL_Delay(3000);
 8004156:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800415a:	f001 fed7 	bl	8005f0c <HAL_Delay>
  //__HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);  // enable IDLE interrupt
  //HAL_TIM_Base_Start_IT(&htim2);
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800415e:	f7ff f935 	bl	80033cc <MX_FREERTOS_Init>
  HAL_UART_Receive_DMA(&huart6, crsf_dma_buf, CRSF_DMA_BUF_SIZE);
 8004162:	2280      	movs	r2, #128	@ 0x80
 8004164:	4919      	ldr	r1, [pc, #100]	@ (80041cc <main+0x188>)
 8004166:	481a      	ldr	r0, [pc, #104]	@ (80041d0 <main+0x18c>)
 8004168:	f006 ff42 	bl	800aff0 <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);  // enable IDLE interrupt
 800416c:	4b18      	ldr	r3, [pc, #96]	@ (80041d0 <main+0x18c>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68da      	ldr	r2, [r3, #12]
 8004172:	4b17      	ldr	r3, [pc, #92]	@ (80041d0 <main+0x18c>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f042 0210 	orr.w	r2, r2, #16
 800417a:	60da      	str	r2, [r3, #12]
  HAL_TIM_Base_Start_IT(&htim2);
 800417c:	4815      	ldr	r0, [pc, #84]	@ (80041d4 <main+0x190>)
 800417e:	f005 fcb7 	bl	8009af0 <HAL_TIM_Base_Start_IT>
  /* Start scheduler */
  osKernelStart();
 8004182:	f00b fba0 	bl	800f8c6 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004186:	bf00      	nop
 8004188:	e7fd      	b.n	8004186 <main+0x142>
 800418a:	bf00      	nop
 800418c:	3e3b15b5 	.word	0x3e3b15b5
 8004190:	3f227525 	.word	0x3f227525
 8004194:	200003a8 	.word	0x200003a8
 8004198:	20000cf0 	.word	0x20000cf0
 800419c:	2000034c 	.word	0x2000034c
 80041a0:	2000062c 	.word	0x2000062c
 80041a4:	200006ec 	.word	0x200006ec
 80041a8:	200007ac 	.word	0x200007ac
 80041ac:	2000086c 	.word	0x2000086c
 80041b0:	200005ec 	.word	0x200005ec
 80041b4:	200006ac 	.word	0x200006ac
 80041b8:	2000076c 	.word	0x2000076c
 80041bc:	2000082c 	.word	0x2000082c
 80041c0:	20000ee4 	.word	0x20000ee4
 80041c4:	20000e9c 	.word	0x20000e9c
 80041c8:	20000cb8 	.word	0x20000cb8
 80041cc:	2000056c 	.word	0x2000056c
 80041d0:	200010f4 	.word	0x200010f4
 80041d4:	20000e54 	.word	0x20000e54

080041d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b094      	sub	sp, #80	@ 0x50
 80041dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80041de:	f107 0320 	add.w	r3, r7, #32
 80041e2:	2230      	movs	r2, #48	@ 0x30
 80041e4:	2100      	movs	r1, #0
 80041e6:	4618      	mov	r0, r3
 80041e8:	f00f fb0d 	bl	8013806 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80041ec:	f107 030c 	add.w	r3, r7, #12
 80041f0:	2200      	movs	r2, #0
 80041f2:	601a      	str	r2, [r3, #0]
 80041f4:	605a      	str	r2, [r3, #4]
 80041f6:	609a      	str	r2, [r3, #8]
 80041f8:	60da      	str	r2, [r3, #12]
 80041fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80041fc:	2300      	movs	r3, #0
 80041fe:	60bb      	str	r3, [r7, #8]
 8004200:	4b28      	ldr	r3, [pc, #160]	@ (80042a4 <SystemClock_Config+0xcc>)
 8004202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004204:	4a27      	ldr	r2, [pc, #156]	@ (80042a4 <SystemClock_Config+0xcc>)
 8004206:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800420a:	6413      	str	r3, [r2, #64]	@ 0x40
 800420c:	4b25      	ldr	r3, [pc, #148]	@ (80042a4 <SystemClock_Config+0xcc>)
 800420e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004210:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004214:	60bb      	str	r3, [r7, #8]
 8004216:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004218:	2300      	movs	r3, #0
 800421a:	607b      	str	r3, [r7, #4]
 800421c:	4b22      	ldr	r3, [pc, #136]	@ (80042a8 <SystemClock_Config+0xd0>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a21      	ldr	r2, [pc, #132]	@ (80042a8 <SystemClock_Config+0xd0>)
 8004222:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004226:	6013      	str	r3, [r2, #0]
 8004228:	4b1f      	ldr	r3, [pc, #124]	@ (80042a8 <SystemClock_Config+0xd0>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004230:	607b      	str	r3, [r7, #4]
 8004232:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004234:	2301      	movs	r3, #1
 8004236:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004238:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800423c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800423e:	2302      	movs	r3, #2
 8004240:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004242:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004246:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004248:	2304      	movs	r3, #4
 800424a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800424c:	23a8      	movs	r3, #168	@ 0xa8
 800424e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004250:	2302      	movs	r3, #2
 8004252:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004254:	2307      	movs	r3, #7
 8004256:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004258:	f107 0320 	add.w	r3, r7, #32
 800425c:	4618      	mov	r0, r3
 800425e:	f003 ff65 	bl	800812c <HAL_RCC_OscConfig>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d001      	beq.n	800426c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004268:	f000 f846 	bl	80042f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800426c:	230f      	movs	r3, #15
 800426e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004270:	2302      	movs	r3, #2
 8004272:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004274:	2300      	movs	r3, #0
 8004276:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004278:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800427c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800427e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004282:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004284:	f107 030c 	add.w	r3, r7, #12
 8004288:	2105      	movs	r1, #5
 800428a:	4618      	mov	r0, r3
 800428c:	f004 f9c6 	bl	800861c <HAL_RCC_ClockConfig>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8004296:	f000 f82f 	bl	80042f8 <Error_Handler>
  }
}
 800429a:	bf00      	nop
 800429c:	3750      	adds	r7, #80	@ 0x50
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	40023800 	.word	0x40023800
 80042a8:	40007000 	.word	0x40007000

080042ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM2)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042bc:	d10c      	bne.n	80042d8 <HAL_TIM_PeriodElapsedCallback+0x2c>
   { // <--- CH KIM TRA TIM2
	   if (mpu.state == 0) {
 80042be:	4b0c      	ldr	r3, [pc, #48]	@ (80042f0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80042c0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d106      	bne.n	80042d8 <HAL_TIM_PeriodElapsedCallback+0x2c>
	   mpu.state = 1; // request new transfer
 80042ca:	4b09      	ldr	r3, [pc, #36]	@ (80042f0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80042cc:	2201      	movs	r2, #1
 80042ce:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
	   MPU6000_Start_DMA(&mpu);
 80042d2:	4807      	ldr	r0, [pc, #28]	@ (80042f0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80042d4:	f000 f8b6 	bl	8004444 <MPU6000_Start_DMA>
     }
   }
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a05      	ldr	r2, [pc, #20]	@ (80042f4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d101      	bne.n	80042e6 <HAL_TIM_PeriodElapsedCallback+0x3a>
  {
    HAL_IncTick();
 80042e2:	f001 fdf3 	bl	8005ecc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80042e6:	bf00      	nop
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	2000034c 	.word	0x2000034c
 80042f4:	40000800 	.word	0x40000800

080042f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80042f8:	b480      	push	{r7}
 80042fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80042fc:	b672      	cpsid	i
}
 80042fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004300:	bf00      	nop
 8004302:	e7fd      	b.n	8004300 <Error_Handler+0x8>

08004304 <MPU6000_Read>:
#include "mpu6000.h"
uint16_t MPU6000_Read(MPU6000 *dev, uint8_t reg) {
 8004304:	b580      	push	{r7, lr}
 8004306:	b086      	sub	sp, #24
 8004308:	af02      	add	r7, sp, #8
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	460b      	mov	r3, r1
 800430e:	70fb      	strb	r3, [r7, #3]
    uint8_t tx[2] = {reg | 0x80, 0x00}; // reg addr + dummy
 8004310:	78fb      	ldrb	r3, [r7, #3]
 8004312:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004316:	b2db      	uxtb	r3, r3
 8004318:	733b      	strb	r3, [r7, #12]
 800431a:	2300      	movs	r3, #0
 800431c:	737b      	strb	r3, [r7, #13]
    uint8_t rx[2] = {0};
 800431e:	2300      	movs	r3, #0
 8004320:	813b      	strh	r3, [r7, #8]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 8004322:	2200      	movs	r2, #0
 8004324:	2110      	movs	r1, #16
 8004326:	480c      	ldr	r0, [pc, #48]	@ (8004358 <MPU6000_Read+0x54>)
 8004328:	f002 fc94 	bl	8006c54 <HAL_GPIO_WritePin>

    HAL_SPI_TransmitReceive(dev->hspi, tx, rx, 2, HAL_MAX_DELAY);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6818      	ldr	r0, [r3, #0]
 8004330:	f107 0208 	add.w	r2, r7, #8
 8004334:	f107 010c 	add.w	r1, r7, #12
 8004338:	f04f 33ff 	mov.w	r3, #4294967295
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	2302      	movs	r3, #2
 8004340:	f004 fd8b 	bl	8008e5a <HAL_SPI_TransmitReceive>

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8004344:	2201      	movs	r2, #1
 8004346:	2110      	movs	r1, #16
 8004348:	4803      	ldr	r0, [pc, #12]	@ (8004358 <MPU6000_Read+0x54>)
 800434a:	f002 fc83 	bl	8006c54 <HAL_GPIO_WritePin>

    return rx[1]; // the second byte is the register value
 800434e:	7a7b      	ldrb	r3, [r7, #9]
}
 8004350:	4618      	mov	r0, r3
 8004352:	3710      	adds	r7, #16
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}
 8004358:	40020000 	.word	0x40020000

0800435c <MPU6000_Write>:

void MPU6000_Write(MPU6000 *dev, uint8_t reg, uint8_t data) {
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	460b      	mov	r3, r1
 8004366:	70fb      	strb	r3, [r7, #3]
 8004368:	4613      	mov	r3, r2
 800436a:	70bb      	strb	r3, [r7, #2]
    uint8_t tx[2] = {reg & 0x7F, data};
 800436c:	78fb      	ldrb	r3, [r7, #3]
 800436e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004372:	b2db      	uxtb	r3, r3
 8004374:	733b      	strb	r3, [r7, #12]
 8004376:	78bb      	ldrb	r3, [r7, #2]
 8004378:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 800437a:	2200      	movs	r2, #0
 800437c:	2110      	movs	r1, #16
 800437e:	480a      	ldr	r0, [pc, #40]	@ (80043a8 <MPU6000_Write+0x4c>)
 8004380:	f002 fc68 	bl	8006c54 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(dev->hspi, tx, 2, HAL_MAX_DELAY);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6818      	ldr	r0, [r3, #0]
 8004388:	f107 010c 	add.w	r1, r7, #12
 800438c:	f04f 33ff 	mov.w	r3, #4294967295
 8004390:	2202      	movs	r2, #2
 8004392:	f004 fc1e 	bl	8008bd2 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8004396:	2201      	movs	r2, #1
 8004398:	2110      	movs	r1, #16
 800439a:	4803      	ldr	r0, [pc, #12]	@ (80043a8 <MPU6000_Write+0x4c>)
 800439c:	f002 fc5a 	bl	8006c54 <HAL_GPIO_WritePin>
}
 80043a0:	bf00      	nop
 80043a2:	3710      	adds	r7, #16
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	40020000 	.word	0x40020000

080043ac <MPU6000_Init>:

void MPU6000_Init(MPU6000 *dev, SPI_HandleTypeDef *hspi) {
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
    dev->hspi = hspi;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	601a      	str	r2, [r3, #0]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 80043bc:	2201      	movs	r2, #1
 80043be:	2110      	movs	r1, #16
 80043c0:	481f      	ldr	r0, [pc, #124]	@ (8004440 <MPU6000_Init+0x94>)
 80043c2:	f002 fc47 	bl	8006c54 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80043c6:	2064      	movs	r0, #100	@ 0x64
 80043c8:	f001 fda0 	bl	8005f0c <HAL_Delay>

    // Reset device
    MPU6000_Write(dev, MPU6000_PWR_MGMT_1, 0x80);
 80043cc:	2280      	movs	r2, #128	@ 0x80
 80043ce:	216b      	movs	r1, #107	@ 0x6b
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f7ff ffc3 	bl	800435c <MPU6000_Write>
    HAL_Delay(100);
 80043d6:	2064      	movs	r0, #100	@ 0x64
 80043d8:	f001 fd98 	bl	8005f0c <HAL_Delay>

    // Wake up with PLL
    MPU6000_Write(dev, MPU6000_PWR_MGMT_1, 0x01);
 80043dc:	2201      	movs	r2, #1
 80043de:	216b      	movs	r1, #107	@ 0x6b
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f7ff ffbb 	bl	800435c <MPU6000_Write>
    HAL_Delay(10);
 80043e6:	200a      	movs	r0, #10
 80043e8:	f001 fd90 	bl	8005f0c <HAL_Delay>

    uint8_t reg = MPU6000_Read(dev, MPU6000_GYRO_CONFIG);
 80043ec:	211b      	movs	r1, #27
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7ff ff88 	bl	8004304 <MPU6000_Read>
 80043f4:	4603      	mov	r3, r0
 80043f6:	73fb      	strb	r3, [r7, #15]
    reg &= ~0x18; // clear FS_SEL
 80043f8:	7bfb      	ldrb	r3, [r7, #15]
 80043fa:	f023 0318 	bic.w	r3, r3, #24
 80043fe:	73fb      	strb	r3, [r7, #15]
    reg |= (0 << 3);
    MPU6000_Write(dev, MPU6000_GYRO_CONFIG, reg);
 8004400:	7bfb      	ldrb	r3, [r7, #15]
 8004402:	461a      	mov	r2, r3
 8004404:	211b      	movs	r1, #27
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f7ff ffa8 	bl	800435c <MPU6000_Write>

    reg = MPU6000_Read(dev, MPU6000_ACCEL_CONFIG);
 800440c:	211c      	movs	r1, #28
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f7ff ff78 	bl	8004304 <MPU6000_Read>
 8004414:	4603      	mov	r3, r0
 8004416:	73fb      	strb	r3, [r7, #15]
    reg &= ~0x18; // clear AFS_SEL
 8004418:	7bfb      	ldrb	r3, [r7, #15]
 800441a:	f023 0318 	bic.w	r3, r3, #24
 800441e:	73fb      	strb	r3, [r7, #15]
    reg |= (0 << 3);
    MPU6000_Write(dev, MPU6000_ACCEL_CONFIG, reg);
 8004420:	7bfb      	ldrb	r3, [r7, #15]
 8004422:	461a      	mov	r2, r3
 8004424:	211c      	movs	r1, #28
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f7ff ff98 	bl	800435c <MPU6000_Write>

    // Verify WHO_AM_I
    uint8_t whoami = MPU6000_Read(dev, MPU6000_WHO_AM_I);
 800442c:	2175      	movs	r1, #117	@ 0x75
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f7ff ff68 	bl	8004304 <MPU6000_Read>
 8004434:	4603      	mov	r3, r0
 8004436:	73bb      	strb	r3, [r7, #14]
    if (whoami != 0x68) {
        // handle error
    }
}
 8004438:	bf00      	nop
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	40020000 	.word	0x40020000

08004444 <MPU6000_Start_DMA>:



void MPU6000_Start_DMA(MPU6000 *dev) {
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
    // Prepare TX buffer: [reg|0x80, dummy...]
    dev->tx_buffer[0] = 0x3B | 0x80; // ACCEL_XOUT_H
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	22bb      	movs	r2, #187	@ 0xbb
 8004450:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    for (int i = 1; i < 15; i++) {
 8004454:	2301      	movs	r3, #1
 8004456:	60fb      	str	r3, [r7, #12]
 8004458:	e008      	b.n	800446c <MPU6000_Start_DMA+0x28>
        dev->tx_buffer[i] = 0xFF; // dummy bytes
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4413      	add	r3, r2
 8004460:	3338      	adds	r3, #56	@ 0x38
 8004462:	22ff      	movs	r2, #255	@ 0xff
 8004464:	701a      	strb	r2, [r3, #0]
    for (int i = 1; i < 15; i++) {
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	3301      	adds	r3, #1
 800446a:	60fb      	str	r3, [r7, #12]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2b0e      	cmp	r3, #14
 8004470:	ddf3      	ble.n	800445a <MPU6000_Start_DMA+0x16>
    }

    // Pull CS low before starting transfer
    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 8004472:	2200      	movs	r2, #0
 8004474:	2110      	movs	r1, #16
 8004476:	480f      	ldr	r0, [pc, #60]	@ (80044b4 <MPU6000_Start_DMA+0x70>)
 8004478:	f002 fbec 	bl	8006c54 <HAL_GPIO_WritePin>

    // Start DMA (15 bytes total: 1 addr + 14 data)
    if (HAL_SPI_TransmitReceive_DMA(dev->hspi, dev->tx_buffer, dev->dma_buffer, 15) != HAL_OK) {
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6818      	ldr	r0, [r3, #0]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 800448c:	230f      	movs	r3, #15
 800448e:	f004 fe8d 	bl	80091ac <HAL_SPI_TransmitReceive_DMA>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d008      	beq.n	80044aa <MPU6000_Start_DMA+0x66>
        // Handle error if needed
        HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8004498:	2201      	movs	r2, #1
 800449a:	2110      	movs	r1, #16
 800449c:	4805      	ldr	r0, [pc, #20]	@ (80044b4 <MPU6000_Start_DMA+0x70>)
 800449e:	f002 fbd9 	bl	8006c54 <HAL_GPIO_WritePin>
        dev->state = 0; // <-- THM DNG NY  T RESET
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    }
}
 80044aa:	bf00      	nop
 80044ac:	3710      	adds	r7, #16
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	40020000 	.word	0x40020000

080044b8 <MPU6000_Read_Blocking>:

void MPU6000_Read_Blocking(MPU6000 *dev, uint8_t *spi_rx_buffer) {
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b086      	sub	sp, #24
 80044bc:	af02      	add	r7, sp, #8
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
    // 1. Prepare TX buffer: [register address, dummy bytes...]
    dev->tx_buffer[0] = 0x3B | 0x80; // ACCEL_XOUT_H | Read bit (0x80)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	22bb      	movs	r2, #187	@ 0xbb
 80044c6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    for (int i = 1; i < 15; i++) {
 80044ca:	2301      	movs	r3, #1
 80044cc:	60fb      	str	r3, [r7, #12]
 80044ce:	e008      	b.n	80044e2 <MPU6000_Read_Blocking+0x2a>
        dev->tx_buffer[i] = 0xFF; // dummy bytes for clocking out data
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	4413      	add	r3, r2
 80044d6:	3338      	adds	r3, #56	@ 0x38
 80044d8:	22ff      	movs	r2, #255	@ 0xff
 80044da:	701a      	strb	r2, [r3, #0]
    for (int i = 1; i < 15; i++) {
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	3301      	adds	r3, #1
 80044e0:	60fb      	str	r3, [r7, #12]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2b0e      	cmp	r3, #14
 80044e6:	ddf3      	ble.n	80044d0 <MPU6000_Read_Blocking+0x18>
    }

    // 2. Pull CS low before starting transfer
    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 80044e8:	2200      	movs	r2, #0
 80044ea:	2110      	movs	r1, #16
 80044ec:	480b      	ldr	r0, [pc, #44]	@ (800451c <MPU6000_Read_Blocking+0x64>)
 80044ee:	f002 fbb1 	bl	8006c54 <HAL_GPIO_WritePin>

    // 3. Blocking SPI Transfer (Replaces DMA)
    // The task will block (halt) here until the transfer of 15 bytes is complete.
    if (HAL_SPI_TransmitReceive(dev->hspi,
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6818      	ldr	r0, [r3, #0]
                                dev->tx_buffer,
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
    if (HAL_SPI_TransmitReceive(dev->hspi,
 80044fc:	f04f 33ff 	mov.w	r3, #4294967295
 8004500:	9300      	str	r3, [sp, #0]
 8004502:	230f      	movs	r3, #15
 8004504:	683a      	ldr	r2, [r7, #0]
 8004506:	f004 fca8 	bl	8008e5a <HAL_SPI_TransmitReceive>
    {
        // Handle SPI error here (e.g., logging, infinite loop, or return)
    }

    // 4. Pull CS high after transfer is complete
    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 800450a:	2201      	movs	r2, #1
 800450c:	2110      	movs	r1, #16
 800450e:	4803      	ldr	r0, [pc, #12]	@ (800451c <MPU6000_Read_Blocking+0x64>)
 8004510:	f002 fba0 	bl	8006c54 <HAL_GPIO_WritePin>
}
 8004514:	bf00      	nop
 8004516:	3710      	adds	r7, #16
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}
 800451c:	40020000 	.word	0x40020000

08004520 <MPU6000_Process_DMA>:


void MPU6000_Process_DMA(MPU6000 *dev) {
 8004520:	b480      	push	{r7}
 8004522:	b087      	sub	sp, #28
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
    int16_t raw_acc_x = (dev->dma_buffer[1] << 8) | dev->dma_buffer[2];
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800452e:	b21b      	sxth	r3, r3
 8004530:	021b      	lsls	r3, r3, #8
 8004532:	b21a      	sxth	r2, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800453a:	b21b      	sxth	r3, r3
 800453c:	4313      	orrs	r3, r2
 800453e:	82bb      	strh	r3, [r7, #20]
    int16_t raw_acc_y = (dev->dma_buffer[3] << 8) | dev->dma_buffer[4];
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8004546:	b21b      	sxth	r3, r3
 8004548:	021b      	lsls	r3, r3, #8
 800454a:	b21a      	sxth	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004552:	b21b      	sxth	r3, r3
 8004554:	4313      	orrs	r3, r2
 8004556:	827b      	strh	r3, [r7, #18]
    int16_t raw_acc_z = (dev->dma_buffer[5] << 8) | dev->dma_buffer[6];
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800455e:	b21b      	sxth	r3, r3
 8004560:	021b      	lsls	r3, r3, #8
 8004562:	b21a      	sxth	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800456a:	b21b      	sxth	r3, r3
 800456c:	4313      	orrs	r3, r2
 800456e:	823b      	strh	r3, [r7, #16]

    int16_t raw_temp  = (dev->dma_buffer[7] << 8) | dev->dma_buffer[8];
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 8004576:	b21b      	sxth	r3, r3
 8004578:	021b      	lsls	r3, r3, #8
 800457a:	b21a      	sxth	r2, r3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004582:	b21b      	sxth	r3, r3
 8004584:	4313      	orrs	r3, r2
 8004586:	81fb      	strh	r3, [r7, #14]

    int16_t raw_gyro_x = (dev->dma_buffer[9] << 8) | dev->dma_buffer[10];
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800458e:	b21b      	sxth	r3, r3
 8004590:	021b      	lsls	r3, r3, #8
 8004592:	b21a      	sxth	r2, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800459a:	b21b      	sxth	r3, r3
 800459c:	4313      	orrs	r3, r2
 800459e:	81bb      	strh	r3, [r7, #12]
    int16_t raw_gyro_y = (dev->dma_buffer[11] << 8) | dev->dma_buffer[12];
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 80045a6:	b21b      	sxth	r3, r3
 80045a8:	021b      	lsls	r3, r3, #8
 80045aa:	b21a      	sxth	r2, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80045b2:	b21b      	sxth	r3, r3
 80045b4:	4313      	orrs	r3, r2
 80045b6:	817b      	strh	r3, [r7, #10]
    int16_t raw_gyro_z = (dev->dma_buffer[13] << 8) | dev->dma_buffer[14];
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80045be:	b21b      	sxth	r3, r3
 80045c0:	021b      	lsls	r3, r3, #8
 80045c2:	b21a      	sxth	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80045ca:	b21b      	sxth	r3, r3
 80045cc:	4313      	orrs	r3, r2
 80045ce:	813b      	strh	r3, [r7, #8]

    dev->acc[0] = (float)raw_acc_x / ACCEL_SCALE;
 80045d0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80045d4:	ee07 3a90 	vmov	s15, r3
 80045d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80045dc:	eddf 6a50 	vldr	s13, [pc, #320]	@ 8004720 <MPU6000_Process_DMA+0x200>
 80045e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	edc3 7a01 	vstr	s15, [r3, #4]
    dev->acc[1] = -(float)raw_acc_y / ACCEL_SCALE;
 80045ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80045ee:	ee07 3a90 	vmov	s15, r3
 80045f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80045f6:	eeb1 7a67 	vneg.f32	s14, s15
 80045fa:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8004720 <MPU6000_Process_DMA+0x200>
 80045fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	edc3 7a02 	vstr	s15, [r3, #8]
    dev->acc[2] = (float)raw_acc_z / ACCEL_SCALE;
 8004608:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800460c:	ee07 3a90 	vmov	s15, r3
 8004610:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004614:	eddf 6a42 	vldr	s13, [pc, #264]	@ 8004720 <MPU6000_Process_DMA+0x200>
 8004618:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	edc3 7a03 	vstr	s15, [r3, #12]

    dev->temp = ((float)raw_temp) / 340.0f + 36.53f;
 8004622:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004626:	ee07 3a90 	vmov	s15, r3
 800462a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800462e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004724 <MPU6000_Process_DMA+0x204>
 8004632:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004636:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8004728 <MPU6000_Process_DMA+0x208>
 800463a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    dev->gyro[0] = -(float)raw_gyro_x / GYRO_SCALE;
 8004644:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004648:	ee07 3a90 	vmov	s15, r3
 800464c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004650:	eeb1 7a67 	vneg.f32	s14, s15
 8004654:	eddf 6a35 	vldr	s13, [pc, #212]	@ 800472c <MPU6000_Process_DMA+0x20c>
 8004658:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	edc3 7a04 	vstr	s15, [r3, #16]
    dev->gyro[1] = (float)raw_gyro_y / GYRO_SCALE;
 8004662:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004666:	ee07 3a90 	vmov	s15, r3
 800466a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800466e:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 800472c <MPU6000_Process_DMA+0x20c>
 8004672:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	edc3 7a05 	vstr	s15, [r3, #20]
    dev->gyro[2] = -(float)raw_gyro_z / GYRO_SCALE;
 800467c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004680:	ee07 3a90 	vmov	s15, r3
 8004684:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004688:	eeb1 7a67 	vneg.f32	s14, s15
 800468c:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800472c <MPU6000_Process_DMA+0x20c>
 8004690:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	edc3 7a06 	vstr	s15, [r3, #24]

    if (dev->calibrated){
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d037      	beq.n	8004714 <MPU6000_Process_DMA+0x1f4>
        for (uint8_t i = 0; i < 3; i++){
 80046a4:	2300      	movs	r3, #0
 80046a6:	75fb      	strb	r3, [r7, #23]
 80046a8:	e031      	b.n	800470e <MPU6000_Process_DMA+0x1ee>
        	dev->acc[i] -= dev->acc_offset[i];
 80046aa:	7dfb      	ldrb	r3, [r7, #23]
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	4413      	add	r3, r2
 80046b2:	3304      	adds	r3, #4
 80046b4:	ed93 7a00 	vldr	s14, [r3]
 80046b8:	7dfb      	ldrb	r3, [r7, #23]
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	3306      	adds	r3, #6
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	4413      	add	r3, r2
 80046c2:	3304      	adds	r3, #4
 80046c4:	edd3 7a00 	vldr	s15, [r3]
 80046c8:	7dfb      	ldrb	r3, [r7, #23]
 80046ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	4413      	add	r3, r2
 80046d4:	3304      	adds	r3, #4
 80046d6:	edc3 7a00 	vstr	s15, [r3]
        	dev->gyro[i] -= dev->gyro_offset[i];
 80046da:	7dfb      	ldrb	r3, [r7, #23]
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	3304      	adds	r3, #4
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	4413      	add	r3, r2
 80046e4:	ed93 7a00 	vldr	s14, [r3]
 80046e8:	7dfb      	ldrb	r3, [r7, #23]
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	330a      	adds	r3, #10
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	4413      	add	r3, r2
 80046f2:	edd3 7a00 	vldr	s15, [r3]
 80046f6:	7dfb      	ldrb	r3, [r7, #23]
 80046f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	3304      	adds	r3, #4
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	4413      	add	r3, r2
 8004704:	edc3 7a00 	vstr	s15, [r3]
        for (uint8_t i = 0; i < 3; i++){
 8004708:	7dfb      	ldrb	r3, [r7, #23]
 800470a:	3301      	adds	r3, #1
 800470c:	75fb      	strb	r3, [r7, #23]
 800470e:	7dfb      	ldrb	r3, [r7, #23]
 8004710:	2b02      	cmp	r3, #2
 8004712:	d9ca      	bls.n	80046aa <MPU6000_Process_DMA+0x18a>
        }
    }
}
 8004714:	bf00      	nop
 8004716:	371c      	adds	r7, #28
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr
 8004720:	46800000 	.word	0x46800000
 8004724:	43aa0000 	.word	0x43aa0000
 8004728:	42121eb8 	.word	0x42121eb8
 800472c:	43030000 	.word	0x43030000

08004730 <MPU6000_Process>:

void MPU6000_Process(MPU6000 *dev, uint8_t* spi_rx_buffer) {
 8004730:	b480      	push	{r7}
 8004732:	b087      	sub	sp, #28
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]
    int16_t raw_acc_x = (spi_rx_buffer[1] << 8) | spi_rx_buffer[2];
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	3301      	adds	r3, #1
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	b21b      	sxth	r3, r3
 8004742:	021b      	lsls	r3, r3, #8
 8004744:	b21a      	sxth	r2, r3
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	3302      	adds	r3, #2
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	b21b      	sxth	r3, r3
 800474e:	4313      	orrs	r3, r2
 8004750:	82fb      	strh	r3, [r7, #22]
    int16_t raw_acc_y = (spi_rx_buffer[3] << 8) | spi_rx_buffer[4];
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	3303      	adds	r3, #3
 8004756:	781b      	ldrb	r3, [r3, #0]
 8004758:	b21b      	sxth	r3, r3
 800475a:	021b      	lsls	r3, r3, #8
 800475c:	b21a      	sxth	r2, r3
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	3304      	adds	r3, #4
 8004762:	781b      	ldrb	r3, [r3, #0]
 8004764:	b21b      	sxth	r3, r3
 8004766:	4313      	orrs	r3, r2
 8004768:	82bb      	strh	r3, [r7, #20]
    int16_t raw_acc_z = (spi_rx_buffer[5] << 8) | spi_rx_buffer[6];
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	3305      	adds	r3, #5
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	b21b      	sxth	r3, r3
 8004772:	021b      	lsls	r3, r3, #8
 8004774:	b21a      	sxth	r2, r3
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	3306      	adds	r3, #6
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	b21b      	sxth	r3, r3
 800477e:	4313      	orrs	r3, r2
 8004780:	827b      	strh	r3, [r7, #18]

    int16_t raw_temp  = (spi_rx_buffer[7] << 8) | spi_rx_buffer[8];
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	3307      	adds	r3, #7
 8004786:	781b      	ldrb	r3, [r3, #0]
 8004788:	b21b      	sxth	r3, r3
 800478a:	021b      	lsls	r3, r3, #8
 800478c:	b21a      	sxth	r2, r3
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	3308      	adds	r3, #8
 8004792:	781b      	ldrb	r3, [r3, #0]
 8004794:	b21b      	sxth	r3, r3
 8004796:	4313      	orrs	r3, r2
 8004798:	823b      	strh	r3, [r7, #16]

    int16_t raw_gyro_x = (spi_rx_buffer[9] << 8) | spi_rx_buffer[10];
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	3309      	adds	r3, #9
 800479e:	781b      	ldrb	r3, [r3, #0]
 80047a0:	b21b      	sxth	r3, r3
 80047a2:	021b      	lsls	r3, r3, #8
 80047a4:	b21a      	sxth	r2, r3
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	330a      	adds	r3, #10
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	b21b      	sxth	r3, r3
 80047ae:	4313      	orrs	r3, r2
 80047b0:	81fb      	strh	r3, [r7, #14]
    int16_t raw_gyro_y = (spi_rx_buffer[11] << 8) | spi_rx_buffer[12];
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	330b      	adds	r3, #11
 80047b6:	781b      	ldrb	r3, [r3, #0]
 80047b8:	b21b      	sxth	r3, r3
 80047ba:	021b      	lsls	r3, r3, #8
 80047bc:	b21a      	sxth	r2, r3
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	330c      	adds	r3, #12
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	b21b      	sxth	r3, r3
 80047c6:	4313      	orrs	r3, r2
 80047c8:	81bb      	strh	r3, [r7, #12]
    int16_t raw_gyro_z = (spi_rx_buffer[13] << 8) | spi_rx_buffer[14];
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	330d      	adds	r3, #13
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	b21b      	sxth	r3, r3
 80047d2:	021b      	lsls	r3, r3, #8
 80047d4:	b21a      	sxth	r2, r3
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	330e      	adds	r3, #14
 80047da:	781b      	ldrb	r3, [r3, #0]
 80047dc:	b21b      	sxth	r3, r3
 80047de:	4313      	orrs	r3, r2
 80047e0:	817b      	strh	r3, [r7, #10]

    dev->acc[0] = (float)raw_acc_x / ACCEL_SCALE;
 80047e2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80047e6:	ee07 3a90 	vmov	s15, r3
 80047ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80047ee:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80048b8 <MPU6000_Process+0x188>
 80047f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	edc3 7a01 	vstr	s15, [r3, #4]
    dev->acc[1] = -(float)raw_acc_y / ACCEL_SCALE;
 80047fc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004800:	ee07 3a90 	vmov	s15, r3
 8004804:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004808:	eeb1 7a67 	vneg.f32	s14, s15
 800480c:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80048b8 <MPU6000_Process+0x188>
 8004810:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	edc3 7a02 	vstr	s15, [r3, #8]
    dev->acc[2] = (float)raw_acc_z / ACCEL_SCALE;
 800481a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800481e:	ee07 3a90 	vmov	s15, r3
 8004822:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004826:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80048b8 <MPU6000_Process+0x188>
 800482a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	edc3 7a03 	vstr	s15, [r3, #12]

    dev->temp = ((float)raw_temp) / 340.0f + 36.53f;
 8004834:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004838:	ee07 3a90 	vmov	s15, r3
 800483c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004840:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80048bc <MPU6000_Process+0x18c>
 8004844:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004848:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80048c0 <MPU6000_Process+0x190>
 800484c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    dev->gyro[0] = -(float)raw_gyro_x / GYRO_SCALE;
 8004856:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800485a:	ee07 3a90 	vmov	s15, r3
 800485e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004862:	eeb1 7a67 	vneg.f32	s14, s15
 8004866:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80048c4 <MPU6000_Process+0x194>
 800486a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	edc3 7a04 	vstr	s15, [r3, #16]
    dev->gyro[1] = (float)raw_gyro_y / GYRO_SCALE;
 8004874:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004878:	ee07 3a90 	vmov	s15, r3
 800487c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004880:	eddf 6a10 	vldr	s13, [pc, #64]	@ 80048c4 <MPU6000_Process+0x194>
 8004884:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	edc3 7a05 	vstr	s15, [r3, #20]
    dev->gyro[2] = -(float)raw_gyro_z / GYRO_SCALE;
 800488e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004892:	ee07 3a90 	vmov	s15, r3
 8004896:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800489a:	eeb1 7a67 	vneg.f32	s14, s15
 800489e:	eddf 6a09 	vldr	s13, [pc, #36]	@ 80048c4 <MPU6000_Process+0x194>
 80048a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	edc3 7a06 	vstr	s15, [r3, #24]

}
 80048ac:	bf00      	nop
 80048ae:	371c      	adds	r7, #28
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr
 80048b8:	46800000 	.word	0x46800000
 80048bc:	43aa0000 	.word	0x43aa0000
 80048c0:	42121eb8 	.word	0x42121eb8
 80048c4:	43030000 	.word	0x43030000

080048c8 <MPU6000_Calibrate>:

void MPU6000_Calibrate(MPU6000 *dev) {
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b08c      	sub	sp, #48	@ 0x30
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
    const uint16_t samples = 1000;
 80048d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80048d4:	857b      	strh	r3, [r7, #42]	@ 0x2a
    float acc_sum[3] = {0}, gyro_sum[3] = {0};
 80048d6:	f107 031c 	add.w	r3, r7, #28
 80048da:	2200      	movs	r2, #0
 80048dc:	601a      	str	r2, [r3, #0]
 80048de:	605a      	str	r2, [r3, #4]
 80048e0:	609a      	str	r2, [r3, #8]
 80048e2:	f107 0310 	add.w	r3, r7, #16
 80048e6:	2200      	movs	r2, #0
 80048e8:	601a      	str	r2, [r3, #0]
 80048ea:	605a      	str	r2, [r3, #4]
 80048ec:	609a      	str	r2, [r3, #8]

    dev->calibrated = false;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    uint8_t spi_rx_buffer[8];

    for (uint16_t i = 0; i < samples; i++) {
 80048f6:	2300      	movs	r3, #0
 80048f8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80048fa:	e052      	b.n	80049a2 <MPU6000_Calibrate+0xda>
        // Start a DMA read
        MPU6000_Read_Blocking(dev, spi_rx_buffer);
 80048fc:	f107 0308 	add.w	r3, r7, #8
 8004900:	4619      	mov	r1, r3
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f7ff fdd8 	bl	80044b8 <MPU6000_Read_Blocking>
        // Process latest sample
        MPU6000_Process(dev, spi_rx_buffer);
 8004908:	f107 0308 	add.w	r3, r7, #8
 800490c:	4619      	mov	r1, r3
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f7ff ff0e 	bl	8004730 <MPU6000_Process>

        for (uint8_t axis = 0; axis < 3; axis++) {
 8004914:	2300      	movs	r3, #0
 8004916:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800491a:	e038      	b.n	800498e <MPU6000_Calibrate+0xc6>
            acc_sum[axis]  += dev->acc[axis];
 800491c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	3330      	adds	r3, #48	@ 0x30
 8004924:	443b      	add	r3, r7
 8004926:	3b14      	subs	r3, #20
 8004928:	ed93 7a00 	vldr	s14, [r3]
 800492c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	4413      	add	r3, r2
 8004936:	3304      	adds	r3, #4
 8004938:	edd3 7a00 	vldr	s15, [r3]
 800493c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004940:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	3330      	adds	r3, #48	@ 0x30
 8004948:	443b      	add	r3, r7
 800494a:	3b14      	subs	r3, #20
 800494c:	edc3 7a00 	vstr	s15, [r3]
            gyro_sum[axis] += dev->gyro[axis];
 8004950:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	3330      	adds	r3, #48	@ 0x30
 8004958:	443b      	add	r3, r7
 800495a:	3b20      	subs	r3, #32
 800495c:	ed93 7a00 	vldr	s14, [r3]
 8004960:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	3304      	adds	r3, #4
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	4413      	add	r3, r2
 800496c:	edd3 7a00 	vldr	s15, [r3]
 8004970:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004974:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	3330      	adds	r3, #48	@ 0x30
 800497c:	443b      	add	r3, r7
 800497e:	3b20      	subs	r3, #32
 8004980:	edc3 7a00 	vstr	s15, [r3]
        for (uint8_t axis = 0; axis < 3; axis++) {
 8004984:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004988:	3301      	adds	r3, #1
 800498a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800498e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004992:	2b02      	cmp	r3, #2
 8004994:	d9c2      	bls.n	800491c <MPU6000_Calibrate+0x54>

        }

        HAL_Delay(1); // ~1 kHz sample rate
 8004996:	2001      	movs	r0, #1
 8004998:	f001 fab8 	bl	8005f0c <HAL_Delay>
    for (uint16_t i = 0; i < samples; i++) {
 800499c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800499e:	3301      	adds	r3, #1
 80049a0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80049a2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80049a4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d3a8      	bcc.n	80048fc <MPU6000_Calibrate+0x34>
    }

    for (uint8_t axis = 0; axis < 3; axis++) {
 80049aa:	2300      	movs	r3, #0
 80049ac:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80049b0:	e033      	b.n	8004a1a <MPU6000_Calibrate+0x152>
        dev->acc_offset[axis]  = acc_sum[axis] / samples;
 80049b2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	3330      	adds	r3, #48	@ 0x30
 80049ba:	443b      	add	r3, r7
 80049bc:	3b14      	subs	r3, #20
 80049be:	edd3 6a00 	vldr	s13, [r3]
 80049c2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80049c4:	ee07 3a90 	vmov	s15, r3
 80049c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80049cc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80049d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	3306      	adds	r3, #6
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	4413      	add	r3, r2
 80049dc:	3304      	adds	r3, #4
 80049de:	edc3 7a00 	vstr	s15, [r3]
        dev->gyro_offset[axis] = gyro_sum[axis] / samples;
 80049e2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	3330      	adds	r3, #48	@ 0x30
 80049ea:	443b      	add	r3, r7
 80049ec:	3b20      	subs	r3, #32
 80049ee:	edd3 6a00 	vldr	s13, [r3]
 80049f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80049f4:	ee07 3a90 	vmov	s15, r3
 80049f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80049fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004a00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	330a      	adds	r3, #10
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	4413      	add	r3, r2
 8004a0c:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t axis = 0; axis < 3; axis++) {
 8004a10:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004a14:	3301      	adds	r3, #1
 8004a16:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8004a1a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d9c7      	bls.n	80049b2 <MPU6000_Calibrate+0xea>
    }

    // Subtract gravity on Z axis
    dev->acc_offset[2] -= 1;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8004a28:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a2c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    dev->state = 0;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    dev->calibrated = true;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2201      	movs	r2, #1
 8004a42:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8004a46:	bf00      	nop
 8004a48:	3730      	adds	r7, #48	@ 0x30
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <PID_Init>:
#include "pid.h"

void PID_Init(PID_Controller *pid, float Kp, float Ki, float Kd, float output_limit, float integral_limit)
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b087      	sub	sp, #28
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6178      	str	r0, [r7, #20]
 8004a56:	ed87 0a04 	vstr	s0, [r7, #16]
 8004a5a:	edc7 0a03 	vstr	s1, [r7, #12]
 8004a5e:	ed87 1a02 	vstr	s2, [r7, #8]
 8004a62:	edc7 1a01 	vstr	s3, [r7, #4]
 8004a66:	ed87 2a00 	vstr	s4, [r7]
    pid->Kp = Kp;
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	601a      	str	r2, [r3, #0]
    pid->Ki = Ki;
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	605a      	str	r2, [r3, #4]
    pid->Kd = Kd;
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	68ba      	ldr	r2, [r7, #8]
 8004a7a:	609a      	str	r2, [r3, #8]

    pid->target_value = 0.0f;
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	f04f 0200 	mov.w	r2, #0
 8004a82:	60da      	str	r2, [r3, #12]
    pid->measured_value = 0.0f;
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	f04f 0200 	mov.w	r2, #0
 8004a8a:	611a      	str	r2, [r3, #16]
    pid->measured_value_prev = 0.0f;
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f04f 0200 	mov.w	r2, #0
 8004a92:	615a      	str	r2, [r3, #20]

    pid->error = 0.0f;
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	f04f 0200 	mov.w	r2, #0
 8004a9a:	619a      	str	r2, [r3, #24]
    pid->error_sum = 0.0f;
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	f04f 0200 	mov.w	r2, #0
 8004aa2:	61da      	str	r2, [r3, #28]
    pid->error_deriv = 0.0f;
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	f04f 0200 	mov.w	r2, #0
 8004aaa:	621a      	str	r2, [r3, #32]
    pid->error_deriv_filtered = 0.0f;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	f04f 0200 	mov.w	r2, #0
 8004ab2:	625a      	str	r2, [r3, #36]	@ 0x24

    pid->output = 0.0f;
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f04f 0200 	mov.w	r2, #0
 8004aba:	631a      	str	r2, [r3, #48]	@ 0x30

    pid->output_limit = output_limit;
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->integral_limit = integral_limit;
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	683a      	ldr	r2, [r7, #0]
 8004ac6:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004ac8:	bf00      	nop
 8004aca:	371c      	adds	r7, #28
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <PID_Double_Calculation>:
        pid->output = -pid->output_limit;

    return pid->output;
}

float PID_Double_Calculation(Double_PID_Controller *axis, float target_angle, float measured_angle, float measured_rate, float dt){
 8004ad4:	b480      	push	{r7}
 8004ad6:	b087      	sub	sp, #28
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6178      	str	r0, [r7, #20]
 8004adc:	ed87 0a04 	vstr	s0, [r7, #16]
 8004ae0:	edc7 0a03 	vstr	s1, [r7, #12]
 8004ae4:	ed87 1a02 	vstr	s2, [r7, #8]
 8004ae8:	edc7 1a01 	vstr	s3, [r7, #4]
	/*Double PID outer loop calculation */
	if (PID_outer_loop_activation_flag){
 8004aec:	4b8c      	ldr	r3, [pc, #560]	@ (8004d20 <PID_Double_Calculation+0x24c>)
 8004aee:	781b      	ldrb	r3, [r3, #0]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f000 8090 	beq.w	8004c16 <PID_Double_Calculation+0x142>
		axis->outer_loop.target_value = target_angle;
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	60da      	str	r2, [r3, #12]
		axis->outer_loop.measured_value = measured_angle;
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	611a      	str	r2, [r3, #16]

		axis->outer_loop.error = axis->outer_loop.target_value - axis->outer_loop.measured_value;
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	ed93 7a03 	vldr	s14, [r3, #12]
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	edd3 7a04 	vldr	s15, [r3, #16]
 8004b0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	edc3 7a06 	vstr	s15, [r3, #24]
		axis->outer_loop.error_sum += axis->outer_loop.error * dt;
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	ed93 7a07 	vldr	s14, [r3, #28]
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	edd3 6a06 	vldr	s13, [r3, #24]
 8004b24:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	edc3 7a07 	vstr	s15, [r3, #28]

		if (axis->outer_loop.error_sum > axis->outer_loop.integral_limit) axis->outer_loop.error_sum = axis->outer_loop.integral_limit;
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	ed93 7a07 	vldr	s14, [r3, #28]
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8004b42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b4a:	dd04      	ble.n	8004b56 <PID_Double_Calculation+0x82>
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	61da      	str	r2, [r3, #28]
 8004b54:	e014      	b.n	8004b80 <PID_Double_Calculation+0xac>
		else if (axis->outer_loop.error_sum < -axis->outer_loop.integral_limit) axis->outer_loop.error_sum = -axis->outer_loop.integral_limit;
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	ed93 7a07 	vldr	s14, [r3, #28]
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8004b62:	eef1 7a67 	vneg.f32	s15, s15
 8004b66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b6e:	d507      	bpl.n	8004b80 <PID_Double_Calculation+0xac>
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8004b76:	eef1 7a67 	vneg.f32	s15, s15
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	edc3 7a07 	vstr	s15, [r3, #28]

		axis->outer_loop.error_deriv = -measured_rate;
 8004b80:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b84:	eef1 7a67 	vneg.f32	s15, s15
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	edc3 7a08 	vstr	s15, [r3, #32]

		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	ed93 7a00 	vldr	s14, [r3]
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	edd3 7a06 	vldr	s15, [r3, #24]
 8004b9a:	ee27 7a27 	vmul.f32	s14, s14, s15
								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	edd3 6a01 	vldr	s13, [r3, #4]
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	edd3 7a07 	vldr	s15, [r3, #28]
 8004baa:	ee66 7aa7 	vmul.f32	s15, s13, s15
		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 8004bae:	ee37 7a27 	vadd.f32	s14, s14, s15
								  axis->outer_loop.Kd * axis->outer_loop.error_deriv;
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	edd3 6a02 	vldr	s13, [r3, #8]
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	edd3 7a08 	vldr	s15, [r3, #32]
 8004bbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
 8004bc2:	ee77 7a27 	vadd.f32	s15, s14, s15
		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
//		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
//								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
//								  axis->outer_loop.Kd * axis->outer_loop.error_deriv_filtered;


	if (axis->outer_loop.output > axis->outer_loop.output_limit) axis->outer_loop.output = axis->outer_loop.output_limit;
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004bd8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004be0:	dd04      	ble.n	8004bec <PID_Double_Calculation+0x118>
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	631a      	str	r2, [r3, #48]	@ 0x30
 8004bea:	e014      	b.n	8004c16 <PID_Double_Calculation+0x142>
	else if (axis->outer_loop.output < -axis->outer_loop.output_limit) axis->outer_loop.output = -axis->outer_loop.output_limit;
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004bf8:	eef1 7a67 	vneg.f32	s15, s15
 8004bfc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c04:	d507      	bpl.n	8004c16 <PID_Double_Calculation+0x142>
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004c0c:	eef1 7a67 	vneg.f32	s15, s15
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	}

	/*Double PID inner loop calculation*/
	axis->inner_loop.target_value = axis->outer_loop.output;
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	641a      	str	r2, [r3, #64]	@ 0x40
	axis->inner_loop.measured_value = measured_rate;
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	68ba      	ldr	r2, [r7, #8]
 8004c22:	645a      	str	r2, [r3, #68]	@ 0x44

	axis->inner_loop.error = axis->inner_loop.target_value - axis->inner_loop.measured_value;
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8004c30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
	axis->inner_loop.error_sum += axis->inner_loop.error * dt;
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 8004c46:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004c4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	if (axis->inner_loop.error_sum > axis->inner_loop.integral_limit) axis->inner_loop.error_sum = axis->inner_loop.integral_limit;
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8004c64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c6c:	dd04      	ble.n	8004c78 <PID_Double_Calculation+0x1a4>
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	651a      	str	r2, [r3, #80]	@ 0x50
 8004c76:	e014      	b.n	8004ca2 <PID_Double_Calculation+0x1ce>
	else if (axis->inner_loop.error_sum < -axis->inner_loop.integral_limit) axis->inner_loop.error_sum = -axis->inner_loop.integral_limit;
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8004c84:	eef1 7a67 	vneg.f32	s15, s15
 8004c88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c90:	d507      	bpl.n	8004ca2 <PID_Double_Calculation+0x1ce>
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8004c98:	eef1 7a67 	vneg.f32	s15, s15
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

	axis->inner_loop.error_deriv = -(axis->inner_loop.measured_value - axis->inner_loop.measured_value_prev) / dt;
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004cae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cb2:	eef1 6a67 	vneg.f32	s13, s15
 8004cb6:	ed97 7a01 	vldr	s14, [r7, #4]
 8004cba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54

	axis->inner_loop.measured_value_prev = axis->inner_loop.measured_value;
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	649a      	str	r2, [r3, #72]	@ 0x48
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8004cd8:	ee27 7a27 	vmul.f32	s14, s14, s15
			  	  	  	  	  axis->inner_loop.Ki * axis->inner_loop.error_sum +
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8004ce8:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 8004cec:	ee37 7a27 	vadd.f32	s14, s14, s15
							  axis->inner_loop.Kd * axis->inner_loop.error_deriv;
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8004cfc:	ee66 7aa7 	vmul.f32	s15, s13, s15
			  	  	  	  	  axis->inner_loop.Ki * axis->inner_loop.error_sum +
 8004d00:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
//	axis->inner_loop.error_deriv_filtered = (1 - INNER_DERIVATIVE_FILTER_ALPHA)*axis->inner_loop.error_deriv_filtered + INNER_DERIVATIVE_FILTER_ALPHA*axis->inner_loop.error_deriv;
//	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
//							  axis->inner_loop.Ki * axis->inner_loop.error_sum +
//							  axis->inner_loop.Kd * axis->inner_loop.error_deriv_filtered;

	return axis->inner_loop.output;
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d0e:	ee07 3a90 	vmov	s15, r3
}
 8004d12:	eeb0 0a67 	vmov.f32	s0, s15
 8004d16:	371c      	adds	r7, #28
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr
 8004d20:	20000cee 	.word	0x20000cee

08004d24 <PID_Yaw_Angle_Calculation>:

/*
 * Yaw angle duoc dung khi throttle chinh yaw duoc giu nguyen -> giu cho heading khong thay doi
 * Yaw rate duoc dung khi throttle di chuyen -> dung pid dieu chinh toc do
 */
float PID_Yaw_Angle_Calculation(PID_Controller *axis, float target_angle, float measured_angle, float measured_rate, float dt){
 8004d24:	b480      	push	{r7}
 8004d26:	b087      	sub	sp, #28
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6178      	str	r0, [r7, #20]
 8004d2c:	ed87 0a04 	vstr	s0, [r7, #16]
 8004d30:	edc7 0a03 	vstr	s1, [r7, #12]
 8004d34:	ed87 1a02 	vstr	s2, [r7, #8]
 8004d38:	edc7 1a01 	vstr	s3, [r7, #4]
	axis->target_value = target_angle;
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	60da      	str	r2, [r3, #12]
	axis->measured_value = measured_angle;
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	611a      	str	r2, [r3, #16]

	axis->error = axis->target_value - axis->measured_value;
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	ed93 7a03 	vldr	s14, [r3, #12]
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	edd3 7a04 	vldr	s15, [r3, #16]
 8004d54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	edc3 7a06 	vstr	s15, [r3, #24]
	//Deal voi truong hop di tu 10 do quay sang 350 do chang han
	if (axis->error > 180.f) axis->error -= 360.f;
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	edd3 7a06 	vldr	s15, [r3, #24]
 8004d64:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8004e30 <PID_Yaw_Angle_Calculation+0x10c>
 8004d68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d70:	dd0a      	ble.n	8004d88 <PID_Yaw_Angle_Calculation+0x64>
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	edd3 7a06 	vldr	s15, [r3, #24]
 8004d78:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8004e34 <PID_Yaw_Angle_Calculation+0x110>
 8004d7c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	edc3 7a06 	vstr	s15, [r3, #24]
 8004d86:	e013      	b.n	8004db0 <PID_Yaw_Angle_Calculation+0x8c>
	else if (axis->error < -180.f) axis->error += 360.f;
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	edd3 7a06 	vldr	s15, [r3, #24]
 8004d8e:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8004e38 <PID_Yaw_Angle_Calculation+0x114>
 8004d92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d9a:	d509      	bpl.n	8004db0 <PID_Yaw_Angle_Calculation+0x8c>
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004da2:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8004e34 <PID_Yaw_Angle_Calculation+0x110>
 8004da6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	edc3 7a06 	vstr	s15, [r3, #24]

	axis->error_sum += axis->error * dt;
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	ed93 7a07 	vldr	s14, [r3, #28]
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	edd3 6a06 	vldr	s13, [r3, #24]
 8004dbc:	edd7 7a01 	vldr	s15, [r7, #4]
 8004dc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004dc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	edc3 7a07 	vstr	s15, [r3, #28]

	axis->error_deriv = -measured_rate;
 8004dce:	edd7 7a02 	vldr	s15, [r7, #8]
 8004dd2:	eef1 7a67 	vneg.f32	s15, s15
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	edc3 7a08 	vstr	s15, [r3, #32]

	axis->output = axis->Kp * axis->error +
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	ed93 7a00 	vldr	s14, [r3]
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	edd3 7a06 	vldr	s15, [r3, #24]
 8004de8:	ee27 7a27 	vmul.f32	s14, s14, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	edd3 6a01 	vldr	s13, [r3, #4]
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	edd3 7a07 	vldr	s15, [r3, #28]
 8004df8:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->output = axis->Kp * axis->error +
 8004dfc:	ee37 7a27 	vadd.f32	s14, s14, s15
				   axis->Kd * axis->error_deriv;
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	edd3 6a02 	vldr	s13, [r3, #8]
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	edd3 7a08 	vldr	s15, [r3, #32]
 8004e0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8004e10:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->output = axis->Kp * axis->error +
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	return axis->output;
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e1e:	ee07 3a90 	vmov	s15, r3
}
 8004e22:	eeb0 0a67 	vmov.f32	s0, s15
 8004e26:	371c      	adds	r7, #28
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr
 8004e30:	43340000 	.word	0x43340000
 8004e34:	43b40000 	.word	0x43b40000
 8004e38:	c3340000 	.word	0xc3340000

08004e3c <PID_Yaw_Rate_Calculation>:

float PID_Yaw_Rate_Calculation(PID_Controller *axis, float target_rate, float measured_rate, float dt){
 8004e3c:	b480      	push	{r7}
 8004e3e:	b085      	sub	sp, #20
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	ed87 0a02 	vstr	s0, [r7, #8]
 8004e48:	edc7 0a01 	vstr	s1, [r7, #4]
 8004e4c:	ed87 1a00 	vstr	s2, [r7]
	axis->target_value = target_rate;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	68ba      	ldr	r2, [r7, #8]
 8004e54:	60da      	str	r2, [r3, #12]
	axis->measured_value = measured_rate;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	611a      	str	r2, [r3, #16]

	axis->error = axis->target_value - axis->measured_value;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	ed93 7a03 	vldr	s14, [r3, #12]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	edd3 7a04 	vldr	s15, [r3, #16]
 8004e68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	edc3 7a06 	vstr	s15, [r3, #24]

	axis->error_sum += axis->error * dt;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	ed93 7a07 	vldr	s14, [r3, #28]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	edd3 6a06 	vldr	s13, [r3, #24]
 8004e7e:	edd7 7a00 	vldr	s15, [r7]
 8004e82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	edc3 7a07 	vstr	s15, [r3, #28]

	axis->error_deriv = -(axis->measured_value - axis->measured_value_prev) / dt;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	ed93 7a04 	vldr	s14, [r3, #16]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	edd3 7a05 	vldr	s15, [r3, #20]
 8004e9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ea0:	eef1 6a67 	vneg.f32	s13, s15
 8004ea4:	ed97 7a00 	vldr	s14, [r7]
 8004ea8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	edc3 7a08 	vstr	s15, [r3, #32]
	axis->measured_value_prev = axis->measured_value;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	691a      	ldr	r2, [r3, #16]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	615a      	str	r2, [r3, #20]

	axis->output = axis->Kp * axis->error +
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	ed93 7a00 	vldr	s14, [r3]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	edd3 7a06 	vldr	s15, [r3, #24]
 8004ec6:	ee27 7a27 	vmul.f32	s14, s14, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	edd3 6a01 	vldr	s13, [r3, #4]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	edd3 7a07 	vldr	s15, [r3, #28]
 8004ed6:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->output = axis->Kp * axis->error +
 8004eda:	ee37 7a27 	vadd.f32	s14, s14, s15
				   axis->Kd * axis->error_deriv;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	edd3 6a02 	vldr	s13, [r3, #8]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	edd3 7a08 	vldr	s15, [r3, #32]
 8004eea:	ee66 7aa7 	vmul.f32	s15, s13, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8004eee:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->output = axis->Kp * axis->error +
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	return axis->output;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004efc:	ee07 3a90 	vmov	s15, r3
}
 8004f00:	eeb0 0a67 	vmov.f32	s0, s15
 8004f04:	3714      	adds	r7, #20
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
	...

08004f10 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8004f14:	4b17      	ldr	r3, [pc, #92]	@ (8004f74 <MX_SPI1_Init+0x64>)
 8004f16:	4a18      	ldr	r2, [pc, #96]	@ (8004f78 <MX_SPI1_Init+0x68>)
 8004f18:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004f1a:	4b16      	ldr	r3, [pc, #88]	@ (8004f74 <MX_SPI1_Init+0x64>)
 8004f1c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004f20:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004f22:	4b14      	ldr	r3, [pc, #80]	@ (8004f74 <MX_SPI1_Init+0x64>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004f28:	4b12      	ldr	r3, [pc, #72]	@ (8004f74 <MX_SPI1_Init+0x64>)
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f2e:	4b11      	ldr	r3, [pc, #68]	@ (8004f74 <MX_SPI1_Init+0x64>)
 8004f30:	2200      	movs	r2, #0
 8004f32:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004f34:	4b0f      	ldr	r3, [pc, #60]	@ (8004f74 <MX_SPI1_Init+0x64>)
 8004f36:	2200      	movs	r2, #0
 8004f38:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8004f74 <MX_SPI1_Init+0x64>)
 8004f3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f40:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004f42:	4b0c      	ldr	r3, [pc, #48]	@ (8004f74 <MX_SPI1_Init+0x64>)
 8004f44:	2210      	movs	r2, #16
 8004f46:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004f48:	4b0a      	ldr	r3, [pc, #40]	@ (8004f74 <MX_SPI1_Init+0x64>)
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004f4e:	4b09      	ldr	r3, [pc, #36]	@ (8004f74 <MX_SPI1_Init+0x64>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f54:	4b07      	ldr	r3, [pc, #28]	@ (8004f74 <MX_SPI1_Init+0x64>)
 8004f56:	2200      	movs	r2, #0
 8004f58:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004f5a:	4b06      	ldr	r3, [pc, #24]	@ (8004f74 <MX_SPI1_Init+0x64>)
 8004f5c:	220a      	movs	r2, #10
 8004f5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004f60:	4804      	ldr	r0, [pc, #16]	@ (8004f74 <MX_SPI1_Init+0x64>)
 8004f62:	f003 fdad 	bl	8008ac0 <HAL_SPI_Init>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d001      	beq.n	8004f70 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004f6c:	f7ff f9c4 	bl	80042f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004f70:	bf00      	nop
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	20000cf0 	.word	0x20000cf0
 8004f78:	40013000 	.word	0x40013000

08004f7c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b08a      	sub	sp, #40	@ 0x28
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f84:	f107 0314 	add.w	r3, r7, #20
 8004f88:	2200      	movs	r2, #0
 8004f8a:	601a      	str	r2, [r3, #0]
 8004f8c:	605a      	str	r2, [r3, #4]
 8004f8e:	609a      	str	r2, [r3, #8]
 8004f90:	60da      	str	r2, [r3, #12]
 8004f92:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a4c      	ldr	r2, [pc, #304]	@ (80050cc <HAL_SPI_MspInit+0x150>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	f040 8092 	bne.w	80050c4 <HAL_SPI_MspInit+0x148>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	613b      	str	r3, [r7, #16]
 8004fa4:	4b4a      	ldr	r3, [pc, #296]	@ (80050d0 <HAL_SPI_MspInit+0x154>)
 8004fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fa8:	4a49      	ldr	r2, [pc, #292]	@ (80050d0 <HAL_SPI_MspInit+0x154>)
 8004faa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004fae:	6453      	str	r3, [r2, #68]	@ 0x44
 8004fb0:	4b47      	ldr	r3, [pc, #284]	@ (80050d0 <HAL_SPI_MspInit+0x154>)
 8004fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fb8:	613b      	str	r3, [r7, #16]
 8004fba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	60fb      	str	r3, [r7, #12]
 8004fc0:	4b43      	ldr	r3, [pc, #268]	@ (80050d0 <HAL_SPI_MspInit+0x154>)
 8004fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fc4:	4a42      	ldr	r2, [pc, #264]	@ (80050d0 <HAL_SPI_MspInit+0x154>)
 8004fc6:	f043 0301 	orr.w	r3, r3, #1
 8004fca:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fcc:	4b40      	ldr	r3, [pc, #256]	@ (80050d0 <HAL_SPI_MspInit+0x154>)
 8004fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd0:	f003 0301 	and.w	r3, r3, #1
 8004fd4:	60fb      	str	r3, [r7, #12]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004fd8:	23e0      	movs	r3, #224	@ 0xe0
 8004fda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fdc:	2302      	movs	r3, #2
 8004fde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004fe8:	2305      	movs	r3, #5
 8004fea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fec:	f107 0314 	add.w	r3, r7, #20
 8004ff0:	4619      	mov	r1, r3
 8004ff2:	4838      	ldr	r0, [pc, #224]	@ (80050d4 <HAL_SPI_MspInit+0x158>)
 8004ff4:	f001 fc92 	bl	800691c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8004ff8:	4b37      	ldr	r3, [pc, #220]	@ (80050d8 <HAL_SPI_MspInit+0x15c>)
 8004ffa:	4a38      	ldr	r2, [pc, #224]	@ (80050dc <HAL_SPI_MspInit+0x160>)
 8004ffc:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8004ffe:	4b36      	ldr	r3, [pc, #216]	@ (80050d8 <HAL_SPI_MspInit+0x15c>)
 8005000:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8005004:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005006:	4b34      	ldr	r3, [pc, #208]	@ (80050d8 <HAL_SPI_MspInit+0x15c>)
 8005008:	2200      	movs	r2, #0
 800500a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800500c:	4b32      	ldr	r3, [pc, #200]	@ (80050d8 <HAL_SPI_MspInit+0x15c>)
 800500e:	2200      	movs	r2, #0
 8005010:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005012:	4b31      	ldr	r3, [pc, #196]	@ (80050d8 <HAL_SPI_MspInit+0x15c>)
 8005014:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005018:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800501a:	4b2f      	ldr	r3, [pc, #188]	@ (80050d8 <HAL_SPI_MspInit+0x15c>)
 800501c:	2200      	movs	r2, #0
 800501e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005020:	4b2d      	ldr	r3, [pc, #180]	@ (80050d8 <HAL_SPI_MspInit+0x15c>)
 8005022:	2200      	movs	r2, #0
 8005024:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8005026:	4b2c      	ldr	r3, [pc, #176]	@ (80050d8 <HAL_SPI_MspInit+0x15c>)
 8005028:	2200      	movs	r2, #0
 800502a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800502c:	4b2a      	ldr	r3, [pc, #168]	@ (80050d8 <HAL_SPI_MspInit+0x15c>)
 800502e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005032:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005034:	4b28      	ldr	r3, [pc, #160]	@ (80050d8 <HAL_SPI_MspInit+0x15c>)
 8005036:	2200      	movs	r2, #0
 8005038:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800503a:	4827      	ldr	r0, [pc, #156]	@ (80050d8 <HAL_SPI_MspInit+0x15c>)
 800503c:	f001 f86c 	bl	8006118 <HAL_DMA_Init>
 8005040:	4603      	mov	r3, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d001      	beq.n	800504a <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8005046:	f7ff f957 	bl	80042f8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a22      	ldr	r2, [pc, #136]	@ (80050d8 <HAL_SPI_MspInit+0x15c>)
 800504e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005050:	4a21      	ldr	r2, [pc, #132]	@ (80050d8 <HAL_SPI_MspInit+0x15c>)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8005056:	4b22      	ldr	r3, [pc, #136]	@ (80050e0 <HAL_SPI_MspInit+0x164>)
 8005058:	4a22      	ldr	r2, [pc, #136]	@ (80050e4 <HAL_SPI_MspInit+0x168>)
 800505a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800505c:	4b20      	ldr	r3, [pc, #128]	@ (80050e0 <HAL_SPI_MspInit+0x164>)
 800505e:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8005062:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005064:	4b1e      	ldr	r3, [pc, #120]	@ (80050e0 <HAL_SPI_MspInit+0x164>)
 8005066:	2240      	movs	r2, #64	@ 0x40
 8005068:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800506a:	4b1d      	ldr	r3, [pc, #116]	@ (80050e0 <HAL_SPI_MspInit+0x164>)
 800506c:	2200      	movs	r2, #0
 800506e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005070:	4b1b      	ldr	r3, [pc, #108]	@ (80050e0 <HAL_SPI_MspInit+0x164>)
 8005072:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005076:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005078:	4b19      	ldr	r3, [pc, #100]	@ (80050e0 <HAL_SPI_MspInit+0x164>)
 800507a:	2200      	movs	r2, #0
 800507c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800507e:	4b18      	ldr	r3, [pc, #96]	@ (80050e0 <HAL_SPI_MspInit+0x164>)
 8005080:	2200      	movs	r2, #0
 8005082:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8005084:	4b16      	ldr	r3, [pc, #88]	@ (80050e0 <HAL_SPI_MspInit+0x164>)
 8005086:	2200      	movs	r2, #0
 8005088:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800508a:	4b15      	ldr	r3, [pc, #84]	@ (80050e0 <HAL_SPI_MspInit+0x164>)
 800508c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005090:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005092:	4b13      	ldr	r3, [pc, #76]	@ (80050e0 <HAL_SPI_MspInit+0x164>)
 8005094:	2200      	movs	r2, #0
 8005096:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8005098:	4811      	ldr	r0, [pc, #68]	@ (80050e0 <HAL_SPI_MspInit+0x164>)
 800509a:	f001 f83d 	bl	8006118 <HAL_DMA_Init>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 80050a4:	f7ff f928 	bl	80042f8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4a0d      	ldr	r2, [pc, #52]	@ (80050e0 <HAL_SPI_MspInit+0x164>)
 80050ac:	649a      	str	r2, [r3, #72]	@ 0x48
 80050ae:	4a0c      	ldr	r2, [pc, #48]	@ (80050e0 <HAL_SPI_MspInit+0x164>)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80050b4:	2200      	movs	r2, #0
 80050b6:	2105      	movs	r1, #5
 80050b8:	2023      	movs	r0, #35	@ 0x23
 80050ba:	f001 f803 	bl	80060c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80050be:	2023      	movs	r0, #35	@ 0x23
 80050c0:	f001 f81c 	bl	80060fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80050c4:	bf00      	nop
 80050c6:	3728      	adds	r7, #40	@ 0x28
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	40013000 	.word	0x40013000
 80050d0:	40023800 	.word	0x40023800
 80050d4:	40020000 	.word	0x40020000
 80050d8:	20000d48 	.word	0x20000d48
 80050dc:	40026410 	.word	0x40026410
 80050e0:	20000da8 	.word	0x20000da8
 80050e4:	40026458 	.word	0x40026458

080050e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b082      	sub	sp, #8
 80050ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050ee:	2300      	movs	r3, #0
 80050f0:	607b      	str	r3, [r7, #4]
 80050f2:	4b12      	ldr	r3, [pc, #72]	@ (800513c <HAL_MspInit+0x54>)
 80050f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050f6:	4a11      	ldr	r2, [pc, #68]	@ (800513c <HAL_MspInit+0x54>)
 80050f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80050fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80050fe:	4b0f      	ldr	r3, [pc, #60]	@ (800513c <HAL_MspInit+0x54>)
 8005100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005102:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005106:	607b      	str	r3, [r7, #4]
 8005108:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800510a:	2300      	movs	r3, #0
 800510c:	603b      	str	r3, [r7, #0]
 800510e:	4b0b      	ldr	r3, [pc, #44]	@ (800513c <HAL_MspInit+0x54>)
 8005110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005112:	4a0a      	ldr	r2, [pc, #40]	@ (800513c <HAL_MspInit+0x54>)
 8005114:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005118:	6413      	str	r3, [r2, #64]	@ 0x40
 800511a:	4b08      	ldr	r3, [pc, #32]	@ (800513c <HAL_MspInit+0x54>)
 800511c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005122:	603b      	str	r3, [r7, #0]
 8005124:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005126:	2200      	movs	r2, #0
 8005128:	210f      	movs	r1, #15
 800512a:	f06f 0001 	mvn.w	r0, #1
 800512e:	f000 ffc9 	bl	80060c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005132:	bf00      	nop
 8005134:	3708      	adds	r7, #8
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	40023800 	.word	0x40023800

08005140 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b08e      	sub	sp, #56	@ 0x38
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8005148:	2300      	movs	r3, #0
 800514a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800514c:	2300      	movs	r3, #0
 800514e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8005150:	2300      	movs	r3, #0
 8005152:	60fb      	str	r3, [r7, #12]
 8005154:	4b33      	ldr	r3, [pc, #204]	@ (8005224 <HAL_InitTick+0xe4>)
 8005156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005158:	4a32      	ldr	r2, [pc, #200]	@ (8005224 <HAL_InitTick+0xe4>)
 800515a:	f043 0304 	orr.w	r3, r3, #4
 800515e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005160:	4b30      	ldr	r3, [pc, #192]	@ (8005224 <HAL_InitTick+0xe4>)
 8005162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005164:	f003 0304 	and.w	r3, r3, #4
 8005168:	60fb      	str	r3, [r7, #12]
 800516a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800516c:	f107 0210 	add.w	r2, r7, #16
 8005170:	f107 0314 	add.w	r3, r7, #20
 8005174:	4611      	mov	r1, r2
 8005176:	4618      	mov	r0, r3
 8005178:	f003 fc70 	bl	8008a5c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800517c:	6a3b      	ldr	r3, [r7, #32]
 800517e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8005180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005182:	2b00      	cmp	r3, #0
 8005184:	d103      	bne.n	800518e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8005186:	f003 fc41 	bl	8008a0c <HAL_RCC_GetPCLK1Freq>
 800518a:	6378      	str	r0, [r7, #52]	@ 0x34
 800518c:	e004      	b.n	8005198 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800518e:	f003 fc3d 	bl	8008a0c <HAL_RCC_GetPCLK1Freq>
 8005192:	4603      	mov	r3, r0
 8005194:	005b      	lsls	r3, r3, #1
 8005196:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800519a:	4a23      	ldr	r2, [pc, #140]	@ (8005228 <HAL_InitTick+0xe8>)
 800519c:	fba2 2303 	umull	r2, r3, r2, r3
 80051a0:	0c9b      	lsrs	r3, r3, #18
 80051a2:	3b01      	subs	r3, #1
 80051a4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80051a6:	4b21      	ldr	r3, [pc, #132]	@ (800522c <HAL_InitTick+0xec>)
 80051a8:	4a21      	ldr	r2, [pc, #132]	@ (8005230 <HAL_InitTick+0xf0>)
 80051aa:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80051ac:	4b1f      	ldr	r3, [pc, #124]	@ (800522c <HAL_InitTick+0xec>)
 80051ae:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80051b2:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80051b4:	4a1d      	ldr	r2, [pc, #116]	@ (800522c <HAL_InitTick+0xec>)
 80051b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b8:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80051ba:	4b1c      	ldr	r3, [pc, #112]	@ (800522c <HAL_InitTick+0xec>)
 80051bc:	2200      	movs	r2, #0
 80051be:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051c0:	4b1a      	ldr	r3, [pc, #104]	@ (800522c <HAL_InitTick+0xec>)
 80051c2:	2200      	movs	r2, #0
 80051c4:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051c6:	4b19      	ldr	r3, [pc, #100]	@ (800522c <HAL_InitTick+0xec>)
 80051c8:	2200      	movs	r2, #0
 80051ca:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80051cc:	4817      	ldr	r0, [pc, #92]	@ (800522c <HAL_InitTick+0xec>)
 80051ce:	f004 fc3f 	bl	8009a50 <HAL_TIM_Base_Init>
 80051d2:	4603      	mov	r3, r0
 80051d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80051d8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d11b      	bne.n	8005218 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80051e0:	4812      	ldr	r0, [pc, #72]	@ (800522c <HAL_InitTick+0xec>)
 80051e2:	f004 fc85 	bl	8009af0 <HAL_TIM_Base_Start_IT>
 80051e6:	4603      	mov	r3, r0
 80051e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80051ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d111      	bne.n	8005218 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80051f4:	201e      	movs	r0, #30
 80051f6:	f000 ff81 	bl	80060fc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2b0f      	cmp	r3, #15
 80051fe:	d808      	bhi.n	8005212 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8005200:	2200      	movs	r2, #0
 8005202:	6879      	ldr	r1, [r7, #4]
 8005204:	201e      	movs	r0, #30
 8005206:	f000 ff5d 	bl	80060c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800520a:	4a0a      	ldr	r2, [pc, #40]	@ (8005234 <HAL_InitTick+0xf4>)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6013      	str	r3, [r2, #0]
 8005210:	e002      	b.n	8005218 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8005218:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800521c:	4618      	mov	r0, r3
 800521e:	3738      	adds	r7, #56	@ 0x38
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}
 8005224:	40023800 	.word	0x40023800
 8005228:	431bde83 	.word	0x431bde83
 800522c:	20000e08 	.word	0x20000e08
 8005230:	40000800 	.word	0x40000800
 8005234:	20000008 	.word	0x20000008

08005238 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005238:	b480      	push	{r7}
 800523a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800523c:	bf00      	nop
 800523e:	e7fd      	b.n	800523c <NMI_Handler+0x4>

08005240 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005240:	b480      	push	{r7}
 8005242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005244:	bf00      	nop
 8005246:	e7fd      	b.n	8005244 <HardFault_Handler+0x4>

08005248 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005248:	b480      	push	{r7}
 800524a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800524c:	bf00      	nop
 800524e:	e7fd      	b.n	800524c <MemManage_Handler+0x4>

08005250 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005250:	b480      	push	{r7}
 8005252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005254:	bf00      	nop
 8005256:	e7fd      	b.n	8005254 <BusFault_Handler+0x4>

08005258 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005258:	b480      	push	{r7}
 800525a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800525c:	bf00      	nop
 800525e:	e7fd      	b.n	800525c <UsageFault_Handler+0x4>

08005260 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005260:	b480      	push	{r7}
 8005262:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005264:	bf00      	nop
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
	...

08005270 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch3_up);
 8005274:	4802      	ldr	r0, [pc, #8]	@ (8005280 <DMA1_Stream0_IRQHandler+0x10>)
 8005276:	f001 f8e7 	bl	8006448 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800527a:	bf00      	nop
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	20000fec 	.word	0x20000fec

08005284 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 8005288:	4802      	ldr	r0, [pc, #8]	@ (8005294 <DMA1_Stream2_IRQHandler+0x10>)
 800528a:	f001 f8dd 	bl	8006448 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800528e:	bf00      	nop
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	20000f8c 	.word	0x20000f8c

08005298 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4_trig);
 800529c:	4802      	ldr	r0, [pc, #8]	@ (80052a8 <DMA1_Stream3_IRQHandler+0x10>)
 800529e:	f001 f8d3 	bl	8006448 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80052a2:	bf00      	nop
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	2000104c 	.word	0x2000104c

080052ac <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80052b0:	4802      	ldr	r0, [pc, #8]	@ (80052bc <DMA1_Stream4_IRQHandler+0x10>)
 80052b2:	f001 f8c9 	bl	8006448 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80052b6:	bf00      	nop
 80052b8:	bd80      	pop	{r7, pc}
 80052ba:	bf00      	nop
 80052bc:	2000113c 	.word	0x2000113c

080052c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80052c4:	4802      	ldr	r0, [pc, #8]	@ (80052d0 <TIM2_IRQHandler+0x10>)
 80052c6:	f004 fea5 	bl	800a014 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80052ca:	bf00      	nop
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	20000e54 	.word	0x20000e54

080052d4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80052d8:	4802      	ldr	r0, [pc, #8]	@ (80052e4 <TIM4_IRQHandler+0x10>)
 80052da:	f004 fe9b 	bl	800a014 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80052de:	bf00      	nop
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	20000e08 	.word	0x20000e08

080052e8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80052ec:	4802      	ldr	r0, [pc, #8]	@ (80052f8 <SPI1_IRQHandler+0x10>)
 80052ee:	f004 f859 	bl	80093a4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80052f2:	bf00      	nop
 80052f4:	bd80      	pop	{r7, pc}
 80052f6:	bf00      	nop
 80052f8:	20000cf0 	.word	0x20000cf0

080052fc <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 8005300:	4802      	ldr	r0, [pc, #8]	@ (800530c <DMA1_Stream7_IRQHandler+0x10>)
 8005302:	f001 f8a1 	bl	8006448 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8005306:	bf00      	nop
 8005308:	bd80      	pop	{r7, pc}
 800530a:	bf00      	nop
 800530c:	20000f2c 	.word	0x20000f2c

08005310 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8005314:	4802      	ldr	r0, [pc, #8]	@ (8005320 <DMA2_Stream0_IRQHandler+0x10>)
 8005316:	f001 f897 	bl	8006448 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800531a:	bf00      	nop
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	20000d48 	.word	0x20000d48

08005324 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8005328:	4802      	ldr	r0, [pc, #8]	@ (8005334 <DMA2_Stream1_IRQHandler+0x10>)
 800532a:	f001 f88d 	bl	8006448 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800532e:	bf00      	nop
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	2000119c 	.word	0x2000119c

08005338 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800533c:	4802      	ldr	r0, [pc, #8]	@ (8005348 <DMA2_Stream3_IRQHandler+0x10>)
 800533e:	f001 f883 	bl	8006448 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8005342:	bf00      	nop
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	20000da8 	.word	0x20000da8

0800534c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005350:	4802      	ldr	r0, [pc, #8]	@ (800535c <OTG_FS_IRQHandler+0x10>)
 8005352:	f001 fddc 	bl	8006f0e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005356:	bf00      	nop
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	20006434 	.word	0x20006434

08005360 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
    if(__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE)) {
 8005366:	4b16      	ldr	r3, [pc, #88]	@ (80053c0 <USART6_IRQHandler+0x60>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0310 	and.w	r3, r3, #16
 8005370:	2b10      	cmp	r3, #16
 8005372:	d11d      	bne.n	80053b0 <USART6_IRQHandler+0x50>
        __HAL_UART_CLEAR_IDLEFLAG(&huart6);
 8005374:	2300      	movs	r3, #0
 8005376:	603b      	str	r3, [r7, #0]
 8005378:	4b11      	ldr	r3, [pc, #68]	@ (80053c0 <USART6_IRQHandler+0x60>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	603b      	str	r3, [r7, #0]
 8005380:	4b0f      	ldr	r3, [pc, #60]	@ (80053c0 <USART6_IRQHandler+0x60>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	603b      	str	r3, [r7, #0]
 8005388:	683b      	ldr	r3, [r7, #0]


        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800538a:	2300      	movs	r3, #0
 800538c:	607b      	str	r3, [r7, #4]
        osSemaphoreRelease(rc_ready_semHandleHandle);
 800538e:	4b0d      	ldr	r3, [pc, #52]	@ (80053c4 <USART6_IRQHandler+0x64>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4618      	mov	r0, r3
 8005394:	f00a fb7e 	bl	800fa94 <osSemaphoreRelease>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00c      	beq.n	80053b8 <USART6_IRQHandler+0x58>
 800539e:	4b0a      	ldr	r3, [pc, #40]	@ (80053c8 <USART6_IRQHandler+0x68>)
 80053a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053a4:	601a      	str	r2, [r3, #0]
 80053a6:	f3bf 8f4f 	dsb	sy
 80053aa:	f3bf 8f6f 	isb	sy

        return;
 80053ae:	e003      	b.n	80053b8 <USART6_IRQHandler+0x58>

    }
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80053b0:	4803      	ldr	r0, [pc, #12]	@ (80053c0 <USART6_IRQHandler+0x60>)
 80053b2:	f005 fe43 	bl	800b03c <HAL_UART_IRQHandler>
 80053b6:	e000      	b.n	80053ba <USART6_IRQHandler+0x5a>
        return;
 80053b8:	bf00      	nop
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80053ba:	3708      	adds	r7, #8
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}
 80053c0:	200010f4 	.word	0x200010f4
 80053c4:	20000a60 	.word	0x20000a60
 80053c8:	e000ed04 	.word	0xe000ed04

080053cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80053cc:	b480      	push	{r7}
 80053ce:	af00      	add	r7, sp, #0
  return 1;
 80053d0:	2301      	movs	r3, #1
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr

080053dc <_kill>:

int _kill(int pid, int sig)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b082      	sub	sp, #8
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80053e6:	f00e fa61 	bl	80138ac <__errno>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2216      	movs	r2, #22
 80053ee:	601a      	str	r2, [r3, #0]
  return -1;
 80053f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3708      	adds	r7, #8
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <_exit>:

void _exit (int status)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005404:	f04f 31ff 	mov.w	r1, #4294967295
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f7ff ffe7 	bl	80053dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800540e:	bf00      	nop
 8005410:	e7fd      	b.n	800540e <_exit+0x12>

08005412 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005412:	b580      	push	{r7, lr}
 8005414:	b086      	sub	sp, #24
 8005416:	af00      	add	r7, sp, #0
 8005418:	60f8      	str	r0, [r7, #12]
 800541a:	60b9      	str	r1, [r7, #8]
 800541c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800541e:	2300      	movs	r3, #0
 8005420:	617b      	str	r3, [r7, #20]
 8005422:	e00a      	b.n	800543a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005424:	f3af 8000 	nop.w
 8005428:	4601      	mov	r1, r0
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	1c5a      	adds	r2, r3, #1
 800542e:	60ba      	str	r2, [r7, #8]
 8005430:	b2ca      	uxtb	r2, r1
 8005432:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	3301      	adds	r3, #1
 8005438:	617b      	str	r3, [r7, #20]
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	429a      	cmp	r2, r3
 8005440:	dbf0      	blt.n	8005424 <_read+0x12>
  }

  return len;
 8005442:	687b      	ldr	r3, [r7, #4]
}
 8005444:	4618      	mov	r0, r3
 8005446:	3718      	adds	r7, #24
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}

0800544c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b086      	sub	sp, #24
 8005450:	af00      	add	r7, sp, #0
 8005452:	60f8      	str	r0, [r7, #12]
 8005454:	60b9      	str	r1, [r7, #8]
 8005456:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005458:	2300      	movs	r3, #0
 800545a:	617b      	str	r3, [r7, #20]
 800545c:	e009      	b.n	8005472 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	1c5a      	adds	r2, r3, #1
 8005462:	60ba      	str	r2, [r7, #8]
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	4618      	mov	r0, r3
 8005468:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	3301      	adds	r3, #1
 8005470:	617b      	str	r3, [r7, #20]
 8005472:	697a      	ldr	r2, [r7, #20]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	429a      	cmp	r2, r3
 8005478:	dbf1      	blt.n	800545e <_write+0x12>
  }
  return len;
 800547a:	687b      	ldr	r3, [r7, #4]
}
 800547c:	4618      	mov	r0, r3
 800547e:	3718      	adds	r7, #24
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <_close>:

int _close(int file)
{
 8005484:	b480      	push	{r7}
 8005486:	b083      	sub	sp, #12
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800548c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005490:	4618      	mov	r0, r3
 8005492:	370c      	adds	r7, #12
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr

0800549c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80054ac:	605a      	str	r2, [r3, #4]
  return 0;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <_isatty>:

int _isatty(int file)
{
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80054c4:	2301      	movs	r3, #1
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	370c      	adds	r7, #12
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr

080054d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80054d2:	b480      	push	{r7}
 80054d4:	b085      	sub	sp, #20
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	60f8      	str	r0, [r7, #12]
 80054da:	60b9      	str	r1, [r7, #8]
 80054dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80054de:	2300      	movs	r3, #0
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3714      	adds	r7, #20
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr

080054ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b086      	sub	sp, #24
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80054f4:	4a14      	ldr	r2, [pc, #80]	@ (8005548 <_sbrk+0x5c>)
 80054f6:	4b15      	ldr	r3, [pc, #84]	@ (800554c <_sbrk+0x60>)
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005500:	4b13      	ldr	r3, [pc, #76]	@ (8005550 <_sbrk+0x64>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d102      	bne.n	800550e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005508:	4b11      	ldr	r3, [pc, #68]	@ (8005550 <_sbrk+0x64>)
 800550a:	4a12      	ldr	r2, [pc, #72]	@ (8005554 <_sbrk+0x68>)
 800550c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800550e:	4b10      	ldr	r3, [pc, #64]	@ (8005550 <_sbrk+0x64>)
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4413      	add	r3, r2
 8005516:	693a      	ldr	r2, [r7, #16]
 8005518:	429a      	cmp	r2, r3
 800551a:	d207      	bcs.n	800552c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800551c:	f00e f9c6 	bl	80138ac <__errno>
 8005520:	4603      	mov	r3, r0
 8005522:	220c      	movs	r2, #12
 8005524:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005526:	f04f 33ff 	mov.w	r3, #4294967295
 800552a:	e009      	b.n	8005540 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800552c:	4b08      	ldr	r3, [pc, #32]	@ (8005550 <_sbrk+0x64>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005532:	4b07      	ldr	r3, [pc, #28]	@ (8005550 <_sbrk+0x64>)
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4413      	add	r3, r2
 800553a:	4a05      	ldr	r2, [pc, #20]	@ (8005550 <_sbrk+0x64>)
 800553c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800553e:	68fb      	ldr	r3, [r7, #12]
}
 8005540:	4618      	mov	r0, r3
 8005542:	3718      	adds	r7, #24
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	20020000 	.word	0x20020000
 800554c:	00000400 	.word	0x00000400
 8005550:	20000e50 	.word	0x20000e50
 8005554:	20006c88 	.word	0x20006c88

08005558 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005558:	b480      	push	{r7}
 800555a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800555c:	4b06      	ldr	r3, [pc, #24]	@ (8005578 <SystemInit+0x20>)
 800555e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005562:	4a05      	ldr	r2, [pc, #20]	@ (8005578 <SystemInit+0x20>)
 8005564:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005568:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800556c:	bf00      	nop
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr
 8005576:	bf00      	nop
 8005578:	e000ed00 	.word	0xe000ed00

0800557c <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim5_ch3_up;
DMA_HandleTypeDef hdma_tim5_ch4_trig;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b086      	sub	sp, #24
 8005580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005582:	f107 0308 	add.w	r3, r7, #8
 8005586:	2200      	movs	r2, #0
 8005588:	601a      	str	r2, [r3, #0]
 800558a:	605a      	str	r2, [r3, #4]
 800558c:	609a      	str	r2, [r3, #8]
 800558e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005590:	463b      	mov	r3, r7
 8005592:	2200      	movs	r2, #0
 8005594:	601a      	str	r2, [r3, #0]
 8005596:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005598:	4b1d      	ldr	r3, [pc, #116]	@ (8005610 <MX_TIM2_Init+0x94>)
 800559a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800559e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80055a0:	4b1b      	ldr	r3, [pc, #108]	@ (8005610 <MX_TIM2_Init+0x94>)
 80055a2:	2253      	movs	r2, #83	@ 0x53
 80055a4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055a6:	4b1a      	ldr	r3, [pc, #104]	@ (8005610 <MX_TIM2_Init+0x94>)
 80055a8:	2200      	movs	r2, #0
 80055aa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80055ac:	4b18      	ldr	r3, [pc, #96]	@ (8005610 <MX_TIM2_Init+0x94>)
 80055ae:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80055b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055b4:	4b16      	ldr	r3, [pc, #88]	@ (8005610 <MX_TIM2_Init+0x94>)
 80055b6:	2200      	movs	r2, #0
 80055b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80055ba:	4b15      	ldr	r3, [pc, #84]	@ (8005610 <MX_TIM2_Init+0x94>)
 80055bc:	2200      	movs	r2, #0
 80055be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80055c0:	4813      	ldr	r0, [pc, #76]	@ (8005610 <MX_TIM2_Init+0x94>)
 80055c2:	f004 fa45 	bl	8009a50 <HAL_TIM_Base_Init>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d001      	beq.n	80055d0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80055cc:	f7fe fe94 	bl	80042f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80055d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80055d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80055d6:	f107 0308 	add.w	r3, r7, #8
 80055da:	4619      	mov	r1, r3
 80055dc:	480c      	ldr	r0, [pc, #48]	@ (8005610 <MX_TIM2_Init+0x94>)
 80055de:	f004 fecb 	bl	800a378 <HAL_TIM_ConfigClockSource>
 80055e2:	4603      	mov	r3, r0
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d001      	beq.n	80055ec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80055e8:	f7fe fe86 	bl	80042f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80055ec:	2300      	movs	r3, #0
 80055ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80055f0:	2300      	movs	r3, #0
 80055f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80055f4:	463b      	mov	r3, r7
 80055f6:	4619      	mov	r1, r3
 80055f8:	4805      	ldr	r0, [pc, #20]	@ (8005610 <MX_TIM2_Init+0x94>)
 80055fa:	f005 fb9d 	bl	800ad38 <HAL_TIMEx_MasterConfigSynchronization>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d001      	beq.n	8005608 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8005604:	f7fe fe78 	bl	80042f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005608:	bf00      	nop
 800560a:	3718      	adds	r7, #24
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	20000e54 	.word	0x20000e54

08005614 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b08e      	sub	sp, #56	@ 0x38
 8005618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800561a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800561e:	2200      	movs	r2, #0
 8005620:	601a      	str	r2, [r3, #0]
 8005622:	605a      	str	r2, [r3, #4]
 8005624:	609a      	str	r2, [r3, #8]
 8005626:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005628:	f107 0320 	add.w	r3, r7, #32
 800562c:	2200      	movs	r2, #0
 800562e:	601a      	str	r2, [r3, #0]
 8005630:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005632:	1d3b      	adds	r3, r7, #4
 8005634:	2200      	movs	r2, #0
 8005636:	601a      	str	r2, [r3, #0]
 8005638:	605a      	str	r2, [r3, #4]
 800563a:	609a      	str	r2, [r3, #8]
 800563c:	60da      	str	r2, [r3, #12]
 800563e:	611a      	str	r2, [r3, #16]
 8005640:	615a      	str	r2, [r3, #20]
 8005642:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005644:	4b33      	ldr	r3, [pc, #204]	@ (8005714 <MX_TIM3_Init+0x100>)
 8005646:	4a34      	ldr	r2, [pc, #208]	@ (8005718 <MX_TIM3_Init+0x104>)
 8005648:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800564a:	4b32      	ldr	r3, [pc, #200]	@ (8005714 <MX_TIM3_Init+0x100>)
 800564c:	2200      	movs	r2, #0
 800564e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005650:	4b30      	ldr	r3, [pc, #192]	@ (8005714 <MX_TIM3_Init+0x100>)
 8005652:	2200      	movs	r2, #0
 8005654:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 280-1;
 8005656:	4b2f      	ldr	r3, [pc, #188]	@ (8005714 <MX_TIM3_Init+0x100>)
 8005658:	f240 1217 	movw	r2, #279	@ 0x117
 800565c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800565e:	4b2d      	ldr	r3, [pc, #180]	@ (8005714 <MX_TIM3_Init+0x100>)
 8005660:	2200      	movs	r2, #0
 8005662:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005664:	4b2b      	ldr	r3, [pc, #172]	@ (8005714 <MX_TIM3_Init+0x100>)
 8005666:	2200      	movs	r2, #0
 8005668:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800566a:	482a      	ldr	r0, [pc, #168]	@ (8005714 <MX_TIM3_Init+0x100>)
 800566c:	f004 f9f0 	bl	8009a50 <HAL_TIM_Base_Init>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d001      	beq.n	800567a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8005676:	f7fe fe3f 	bl	80042f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800567a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800567e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005680:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005684:	4619      	mov	r1, r3
 8005686:	4823      	ldr	r0, [pc, #140]	@ (8005714 <MX_TIM3_Init+0x100>)
 8005688:	f004 fe76 	bl	800a378 <HAL_TIM_ConfigClockSource>
 800568c:	4603      	mov	r3, r0
 800568e:	2b00      	cmp	r3, #0
 8005690:	d001      	beq.n	8005696 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8005692:	f7fe fe31 	bl	80042f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005696:	481f      	ldr	r0, [pc, #124]	@ (8005714 <MX_TIM3_Init+0x100>)
 8005698:	f004 fa9a 	bl	8009bd0 <HAL_TIM_PWM_Init>
 800569c:	4603      	mov	r3, r0
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d001      	beq.n	80056a6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80056a2:	f7fe fe29 	bl	80042f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80056a6:	2300      	movs	r3, #0
 80056a8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056aa:	2300      	movs	r3, #0
 80056ac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80056ae:	f107 0320 	add.w	r3, r7, #32
 80056b2:	4619      	mov	r1, r3
 80056b4:	4817      	ldr	r0, [pc, #92]	@ (8005714 <MX_TIM3_Init+0x100>)
 80056b6:	f005 fb3f 	bl	800ad38 <HAL_TIMEx_MasterConfigSynchronization>
 80056ba:	4603      	mov	r3, r0
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d001      	beq.n	80056c4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80056c0:	f7fe fe1a 	bl	80042f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80056c4:	2360      	movs	r3, #96	@ 0x60
 80056c6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 105;
 80056c8:	2369      	movs	r3, #105	@ 0x69
 80056ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80056cc:	2300      	movs	r3, #0
 80056ce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80056d0:	2304      	movs	r3, #4
 80056d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80056d4:	1d3b      	adds	r3, r7, #4
 80056d6:	2208      	movs	r2, #8
 80056d8:	4619      	mov	r1, r3
 80056da:	480e      	ldr	r0, [pc, #56]	@ (8005714 <MX_TIM3_Init+0x100>)
 80056dc:	f004 fd8a 	bl	800a1f4 <HAL_TIM_PWM_ConfigChannel>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d001      	beq.n	80056ea <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80056e6:	f7fe fe07 	bl	80042f8 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 80056ea:	2300      	movs	r3, #0
 80056ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80056ee:	1d3b      	adds	r3, r7, #4
 80056f0:	220c      	movs	r2, #12
 80056f2:	4619      	mov	r1, r3
 80056f4:	4807      	ldr	r0, [pc, #28]	@ (8005714 <MX_TIM3_Init+0x100>)
 80056f6:	f004 fd7d 	bl	800a1f4 <HAL_TIM_PWM_ConfigChannel>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d001      	beq.n	8005704 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8005700:	f7fe fdfa 	bl	80042f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005704:	4803      	ldr	r0, [pc, #12]	@ (8005714 <MX_TIM3_Init+0x100>)
 8005706:	f000 f9ef 	bl	8005ae8 <HAL_TIM_MspPostInit>

}
 800570a:	bf00      	nop
 800570c:	3738      	adds	r7, #56	@ 0x38
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop
 8005714:	20000e9c 	.word	0x20000e9c
 8005718:	40000400 	.word	0x40000400

0800571c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b08e      	sub	sp, #56	@ 0x38
 8005720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005722:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005726:	2200      	movs	r2, #0
 8005728:	601a      	str	r2, [r3, #0]
 800572a:	605a      	str	r2, [r3, #4]
 800572c:	609a      	str	r2, [r3, #8]
 800572e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005730:	f107 0320 	add.w	r3, r7, #32
 8005734:	2200      	movs	r2, #0
 8005736:	601a      	str	r2, [r3, #0]
 8005738:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800573a:	1d3b      	adds	r3, r7, #4
 800573c:	2200      	movs	r2, #0
 800573e:	601a      	str	r2, [r3, #0]
 8005740:	605a      	str	r2, [r3, #4]
 8005742:	609a      	str	r2, [r3, #8]
 8005744:	60da      	str	r2, [r3, #12]
 8005746:	611a      	str	r2, [r3, #16]
 8005748:	615a      	str	r2, [r3, #20]
 800574a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800574c:	4b32      	ldr	r3, [pc, #200]	@ (8005818 <MX_TIM5_Init+0xfc>)
 800574e:	4a33      	ldr	r2, [pc, #204]	@ (800581c <MX_TIM5_Init+0x100>)
 8005750:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8005752:	4b31      	ldr	r3, [pc, #196]	@ (8005818 <MX_TIM5_Init+0xfc>)
 8005754:	2200      	movs	r2, #0
 8005756:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005758:	4b2f      	ldr	r3, [pc, #188]	@ (8005818 <MX_TIM5_Init+0xfc>)
 800575a:	2200      	movs	r2, #0
 800575c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 280-1;
 800575e:	4b2e      	ldr	r3, [pc, #184]	@ (8005818 <MX_TIM5_Init+0xfc>)
 8005760:	f240 1217 	movw	r2, #279	@ 0x117
 8005764:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005766:	4b2c      	ldr	r3, [pc, #176]	@ (8005818 <MX_TIM5_Init+0xfc>)
 8005768:	2200      	movs	r2, #0
 800576a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800576c:	4b2a      	ldr	r3, [pc, #168]	@ (8005818 <MX_TIM5_Init+0xfc>)
 800576e:	2200      	movs	r2, #0
 8005770:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005772:	4829      	ldr	r0, [pc, #164]	@ (8005818 <MX_TIM5_Init+0xfc>)
 8005774:	f004 f96c 	bl	8009a50 <HAL_TIM_Base_Init>
 8005778:	4603      	mov	r3, r0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d001      	beq.n	8005782 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800577e:	f7fe fdbb 	bl	80042f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005782:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005786:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005788:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800578c:	4619      	mov	r1, r3
 800578e:	4822      	ldr	r0, [pc, #136]	@ (8005818 <MX_TIM5_Init+0xfc>)
 8005790:	f004 fdf2 	bl	800a378 <HAL_TIM_ConfigClockSource>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d001      	beq.n	800579e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800579a:	f7fe fdad 	bl	80042f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800579e:	481e      	ldr	r0, [pc, #120]	@ (8005818 <MX_TIM5_Init+0xfc>)
 80057a0:	f004 fa16 	bl	8009bd0 <HAL_TIM_PWM_Init>
 80057a4:	4603      	mov	r3, r0
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d001      	beq.n	80057ae <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80057aa:	f7fe fda5 	bl	80042f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80057ae:	2300      	movs	r3, #0
 80057b0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80057b2:	2300      	movs	r3, #0
 80057b4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80057b6:	f107 0320 	add.w	r3, r7, #32
 80057ba:	4619      	mov	r1, r3
 80057bc:	4816      	ldr	r0, [pc, #88]	@ (8005818 <MX_TIM5_Init+0xfc>)
 80057be:	f005 fabb 	bl	800ad38 <HAL_TIMEx_MasterConfigSynchronization>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d001      	beq.n	80057cc <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 80057c8:	f7fe fd96 	bl	80042f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80057cc:	2360      	movs	r3, #96	@ 0x60
 80057ce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 105;
 80057d0:	2369      	movs	r3, #105	@ 0x69
 80057d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80057d4:	2300      	movs	r3, #0
 80057d6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80057d8:	2304      	movs	r3, #4
 80057da:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80057dc:	1d3b      	adds	r3, r7, #4
 80057de:	2208      	movs	r2, #8
 80057e0:	4619      	mov	r1, r3
 80057e2:	480d      	ldr	r0, [pc, #52]	@ (8005818 <MX_TIM5_Init+0xfc>)
 80057e4:	f004 fd06 	bl	800a1f4 <HAL_TIM_PWM_ConfigChannel>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d001      	beq.n	80057f2 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 80057ee:	f7fe fd83 	bl	80042f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80057f2:	1d3b      	adds	r3, r7, #4
 80057f4:	220c      	movs	r2, #12
 80057f6:	4619      	mov	r1, r3
 80057f8:	4807      	ldr	r0, [pc, #28]	@ (8005818 <MX_TIM5_Init+0xfc>)
 80057fa:	f004 fcfb 	bl	800a1f4 <HAL_TIM_PWM_ConfigChannel>
 80057fe:	4603      	mov	r3, r0
 8005800:	2b00      	cmp	r3, #0
 8005802:	d001      	beq.n	8005808 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8005804:	f7fe fd78 	bl	80042f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8005808:	4803      	ldr	r0, [pc, #12]	@ (8005818 <MX_TIM5_Init+0xfc>)
 800580a:	f000 f96d 	bl	8005ae8 <HAL_TIM_MspPostInit>

}
 800580e:	bf00      	nop
 8005810:	3738      	adds	r7, #56	@ 0x38
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop
 8005818:	20000ee4 	.word	0x20000ee4
 800581c:	40000c00 	.word	0x40000c00

08005820 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b086      	sub	sp, #24
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005830:	d116      	bne.n	8005860 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005832:	2300      	movs	r3, #0
 8005834:	617b      	str	r3, [r7, #20]
 8005836:	4b53      	ldr	r3, [pc, #332]	@ (8005984 <HAL_TIM_Base_MspInit+0x164>)
 8005838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583a:	4a52      	ldr	r2, [pc, #328]	@ (8005984 <HAL_TIM_Base_MspInit+0x164>)
 800583c:	f043 0301 	orr.w	r3, r3, #1
 8005840:	6413      	str	r3, [r2, #64]	@ 0x40
 8005842:	4b50      	ldr	r3, [pc, #320]	@ (8005984 <HAL_TIM_Base_MspInit+0x164>)
 8005844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005846:	f003 0301 	and.w	r3, r3, #1
 800584a:	617b      	str	r3, [r7, #20]
 800584c:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800584e:	2200      	movs	r2, #0
 8005850:	2105      	movs	r1, #5
 8005852:	201c      	movs	r0, #28
 8005854:	f000 fc36 	bl	80060c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005858:	201c      	movs	r0, #28
 800585a:	f000 fc4f 	bl	80060fc <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800585e:	e133      	b.n	8005ac8 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM3)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a48      	ldr	r2, [pc, #288]	@ (8005988 <HAL_TIM_Base_MspInit+0x168>)
 8005866:	4293      	cmp	r3, r2
 8005868:	f040 8098 	bne.w	800599c <HAL_TIM_Base_MspInit+0x17c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800586c:	2300      	movs	r3, #0
 800586e:	613b      	str	r3, [r7, #16]
 8005870:	4b44      	ldr	r3, [pc, #272]	@ (8005984 <HAL_TIM_Base_MspInit+0x164>)
 8005872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005874:	4a43      	ldr	r2, [pc, #268]	@ (8005984 <HAL_TIM_Base_MspInit+0x164>)
 8005876:	f043 0302 	orr.w	r3, r3, #2
 800587a:	6413      	str	r3, [r2, #64]	@ 0x40
 800587c:	4b41      	ldr	r3, [pc, #260]	@ (8005984 <HAL_TIM_Base_MspInit+0x164>)
 800587e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005880:	f003 0302 	and.w	r3, r3, #2
 8005884:	613b      	str	r3, [r7, #16]
 8005886:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch3.Instance = DMA1_Stream7;
 8005888:	4b40      	ldr	r3, [pc, #256]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 800588a:	4a41      	ldr	r2, [pc, #260]	@ (8005990 <HAL_TIM_Base_MspInit+0x170>)
 800588c:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Channel = DMA_CHANNEL_5;
 800588e:	4b3f      	ldr	r3, [pc, #252]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 8005890:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8005894:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005896:	4b3d      	ldr	r3, [pc, #244]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 8005898:	2240      	movs	r2, #64	@ 0x40
 800589a:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800589c:	4b3b      	ldr	r3, [pc, #236]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 800589e:	2200      	movs	r2, #0
 80058a0:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80058a2:	4b3a      	ldr	r3, [pc, #232]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 80058a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80058a8:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80058aa:	4b38      	ldr	r3, [pc, #224]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 80058ac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80058b0:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80058b2:	4b36      	ldr	r3, [pc, #216]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 80058b4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80058b8:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 80058ba:	4b34      	ldr	r3, [pc, #208]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 80058bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80058c0:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80058c2:	4b32      	ldr	r3, [pc, #200]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 80058c4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80058c8:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch3.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80058ca:	4b30      	ldr	r3, [pc, #192]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 80058cc:	2204      	movs	r2, #4
 80058ce:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim3_ch3.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80058d0:	4b2e      	ldr	r3, [pc, #184]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 80058d2:	2203      	movs	r2, #3
 80058d4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim3_ch3.Init.MemBurst = DMA_MBURST_SINGLE;
 80058d6:	4b2d      	ldr	r3, [pc, #180]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 80058d8:	2200      	movs	r2, #0
 80058da:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim3_ch3.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80058dc:	4b2b      	ldr	r3, [pc, #172]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 80058de:	2200      	movs	r2, #0
 80058e0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 80058e2:	482a      	ldr	r0, [pc, #168]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 80058e4:	f000 fc18 	bl	8006118 <HAL_DMA_Init>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d001      	beq.n	80058f2 <HAL_TIM_Base_MspInit+0xd2>
      Error_Handler();
 80058ee:	f7fe fd03 	bl	80042f8 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4a25      	ldr	r2, [pc, #148]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 80058f6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80058f8:	4a24      	ldr	r2, [pc, #144]	@ (800598c <HAL_TIM_Base_MspInit+0x16c>)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim3_ch4_up.Instance = DMA1_Stream2;
 80058fe:	4b25      	ldr	r3, [pc, #148]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 8005900:	4a25      	ldr	r2, [pc, #148]	@ (8005998 <HAL_TIM_Base_MspInit+0x178>)
 8005902:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Channel = DMA_CHANNEL_5;
 8005904:	4b23      	ldr	r3, [pc, #140]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 8005906:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800590a:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800590c:	4b21      	ldr	r3, [pc, #132]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 800590e:	2240      	movs	r2, #64	@ 0x40
 8005910:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8005912:	4b20      	ldr	r3, [pc, #128]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 8005914:	2200      	movs	r2, #0
 8005916:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8005918:	4b1e      	ldr	r3, [pc, #120]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 800591a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800591e:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005920:	4b1c      	ldr	r3, [pc, #112]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 8005922:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005926:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005928:	4b1a      	ldr	r3, [pc, #104]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 800592a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800592e:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_CIRCULAR;
 8005930:	4b18      	ldr	r3, [pc, #96]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 8005932:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005936:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005938:	4b16      	ldr	r3, [pc, #88]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 800593a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800593e:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch4_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005940:	4b14      	ldr	r3, [pc, #80]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 8005942:	2204      	movs	r2, #4
 8005944:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim3_ch4_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005946:	4b13      	ldr	r3, [pc, #76]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 8005948:	2203      	movs	r2, #3
 800594a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim3_ch4_up.Init.MemBurst = DMA_MBURST_SINGLE;
 800594c:	4b11      	ldr	r3, [pc, #68]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 800594e:	2200      	movs	r2, #0
 8005950:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim3_ch4_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005952:	4b10      	ldr	r3, [pc, #64]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 8005954:	2200      	movs	r2, #0
 8005956:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 8005958:	480e      	ldr	r0, [pc, #56]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 800595a:	f000 fbdd 	bl	8006118 <HAL_DMA_Init>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d001      	beq.n	8005968 <HAL_TIM_Base_MspInit+0x148>
      Error_Handler();
 8005964:	f7fe fcc8 	bl	80042f8 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a0a      	ldr	r2, [pc, #40]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 800596c:	631a      	str	r2, [r3, #48]	@ 0x30
 800596e:	4a09      	ldr	r2, [pc, #36]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a07      	ldr	r2, [pc, #28]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 8005978:	621a      	str	r2, [r3, #32]
 800597a:	4a06      	ldr	r2, [pc, #24]	@ (8005994 <HAL_TIM_Base_MspInit+0x174>)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8005980:	e0a2      	b.n	8005ac8 <HAL_TIM_Base_MspInit+0x2a8>
 8005982:	bf00      	nop
 8005984:	40023800 	.word	0x40023800
 8005988:	40000400 	.word	0x40000400
 800598c:	20000f2c 	.word	0x20000f2c
 8005990:	400260b8 	.word	0x400260b8
 8005994:	20000f8c 	.word	0x20000f8c
 8005998:	40026040 	.word	0x40026040
  else if(tim_baseHandle->Instance==TIM5)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a4b      	ldr	r2, [pc, #300]	@ (8005ad0 <HAL_TIM_Base_MspInit+0x2b0>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	f040 8090 	bne.w	8005ac8 <HAL_TIM_Base_MspInit+0x2a8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80059a8:	2300      	movs	r3, #0
 80059aa:	60fb      	str	r3, [r7, #12]
 80059ac:	4b49      	ldr	r3, [pc, #292]	@ (8005ad4 <HAL_TIM_Base_MspInit+0x2b4>)
 80059ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059b0:	4a48      	ldr	r2, [pc, #288]	@ (8005ad4 <HAL_TIM_Base_MspInit+0x2b4>)
 80059b2:	f043 0308 	orr.w	r3, r3, #8
 80059b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80059b8:	4b46      	ldr	r3, [pc, #280]	@ (8005ad4 <HAL_TIM_Base_MspInit+0x2b4>)
 80059ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059bc:	f003 0308 	and.w	r3, r3, #8
 80059c0:	60fb      	str	r3, [r7, #12]
 80059c2:	68fb      	ldr	r3, [r7, #12]
    hdma_tim5_ch3_up.Instance = DMA1_Stream0;
 80059c4:	4b44      	ldr	r3, [pc, #272]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 80059c6:	4a45      	ldr	r2, [pc, #276]	@ (8005adc <HAL_TIM_Base_MspInit+0x2bc>)
 80059c8:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch3_up.Init.Channel = DMA_CHANNEL_6;
 80059ca:	4b43      	ldr	r3, [pc, #268]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 80059cc:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 80059d0:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80059d2:	4b41      	ldr	r3, [pc, #260]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 80059d4:	2240      	movs	r2, #64	@ 0x40
 80059d6:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80059d8:	4b3f      	ldr	r3, [pc, #252]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 80059da:	2200      	movs	r2, #0
 80059dc:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 80059de:	4b3e      	ldr	r3, [pc, #248]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 80059e0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80059e4:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80059e6:	4b3c      	ldr	r3, [pc, #240]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 80059e8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80059ec:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80059ee:	4b3a      	ldr	r3, [pc, #232]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 80059f0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80059f4:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch3_up.Init.Mode = DMA_CIRCULAR;
 80059f6:	4b38      	ldr	r3, [pc, #224]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 80059f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80059fc:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch3_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80059fe:	4b36      	ldr	r3, [pc, #216]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 8005a00:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8005a04:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch3_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005a06:	4b34      	ldr	r3, [pc, #208]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 8005a08:	2204      	movs	r2, #4
 8005a0a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch3_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005a0c:	4b32      	ldr	r3, [pc, #200]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 8005a0e:	2203      	movs	r2, #3
 8005a10:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch3_up.Init.MemBurst = DMA_MBURST_SINGLE;
 8005a12:	4b31      	ldr	r3, [pc, #196]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 8005a14:	2200      	movs	r2, #0
 8005a16:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch3_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005a18:	4b2f      	ldr	r3, [pc, #188]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch3_up) != HAL_OK)
 8005a1e:	482e      	ldr	r0, [pc, #184]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 8005a20:	f000 fb7a 	bl	8006118 <HAL_DMA_Init>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <HAL_TIM_Base_MspInit+0x20e>
      Error_Handler();
 8005a2a:	f7fe fc65 	bl	80042f8 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim5_ch3_up);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a29      	ldr	r2, [pc, #164]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 8005a32:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005a34:	4a28      	ldr	r2, [pc, #160]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim5_ch3_up);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a26      	ldr	r2, [pc, #152]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 8005a3e:	621a      	str	r2, [r3, #32]
 8005a40:	4a25      	ldr	r2, [pc, #148]	@ (8005ad8 <HAL_TIM_Base_MspInit+0x2b8>)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim5_ch4_trig.Instance = DMA1_Stream3;
 8005a46:	4b26      	ldr	r3, [pc, #152]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005a48:	4a26      	ldr	r2, [pc, #152]	@ (8005ae4 <HAL_TIM_Base_MspInit+0x2c4>)
 8005a4a:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4_trig.Init.Channel = DMA_CHANNEL_6;
 8005a4c:	4b24      	ldr	r3, [pc, #144]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005a4e:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8005a52:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005a54:	4b22      	ldr	r3, [pc, #136]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005a56:	2240      	movs	r2, #64	@ 0x40
 8005a58:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a5a:	4b21      	ldr	r3, [pc, #132]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4_trig.Init.MemInc = DMA_MINC_ENABLE;
 8005a60:	4b1f      	ldr	r3, [pc, #124]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005a62:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005a66:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005a68:	4b1d      	ldr	r3, [pc, #116]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005a6a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005a6e:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005a70:	4b1b      	ldr	r3, [pc, #108]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005a72:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005a76:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4_trig.Init.Mode = DMA_CIRCULAR;
 8005a78:	4b19      	ldr	r3, [pc, #100]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005a7a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005a7e:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005a80:	4b17      	ldr	r3, [pc, #92]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005a82:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8005a86:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4_trig.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005a88:	4b15      	ldr	r3, [pc, #84]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005a8a:	2204      	movs	r2, #4
 8005a8c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch4_trig.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005a8e:	4b14      	ldr	r3, [pc, #80]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005a90:	2203      	movs	r2, #3
 8005a92:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch4_trig.Init.MemBurst = DMA_MBURST_SINGLE;
 8005a94:	4b12      	ldr	r3, [pc, #72]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005a96:	2200      	movs	r2, #0
 8005a98:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch4_trig.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005a9a:	4b11      	ldr	r3, [pc, #68]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch4_trig) != HAL_OK)
 8005aa0:	480f      	ldr	r0, [pc, #60]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005aa2:	f000 fb39 	bl	8006118 <HAL_DMA_Init>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d001      	beq.n	8005ab0 <HAL_TIM_Base_MspInit+0x290>
      Error_Handler();
 8005aac:	f7fe fc24 	bl	80042f8 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4_trig);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a0b      	ldr	r2, [pc, #44]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005ab4:	631a      	str	r2, [r3, #48]	@ 0x30
 8005ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim5_ch4_trig);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a08      	ldr	r2, [pc, #32]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005ac0:	639a      	str	r2, [r3, #56]	@ 0x38
 8005ac2:	4a07      	ldr	r2, [pc, #28]	@ (8005ae0 <HAL_TIM_Base_MspInit+0x2c0>)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8005ac8:	bf00      	nop
 8005aca:	3718      	adds	r7, #24
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}
 8005ad0:	40000c00 	.word	0x40000c00
 8005ad4:	40023800 	.word	0x40023800
 8005ad8:	20000fec 	.word	0x20000fec
 8005adc:	40026010 	.word	0x40026010
 8005ae0:	2000104c 	.word	0x2000104c
 8005ae4:	40026058 	.word	0x40026058

08005ae8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b08a      	sub	sp, #40	@ 0x28
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005af0:	f107 0314 	add.w	r3, r7, #20
 8005af4:	2200      	movs	r2, #0
 8005af6:	601a      	str	r2, [r3, #0]
 8005af8:	605a      	str	r2, [r3, #4]
 8005afa:	609a      	str	r2, [r3, #8]
 8005afc:	60da      	str	r2, [r3, #12]
 8005afe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a24      	ldr	r2, [pc, #144]	@ (8005b98 <HAL_TIM_MspPostInit+0xb0>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d11e      	bne.n	8005b48 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	613b      	str	r3, [r7, #16]
 8005b0e:	4b23      	ldr	r3, [pc, #140]	@ (8005b9c <HAL_TIM_MspPostInit+0xb4>)
 8005b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b12:	4a22      	ldr	r2, [pc, #136]	@ (8005b9c <HAL_TIM_MspPostInit+0xb4>)
 8005b14:	f043 0302 	orr.w	r3, r3, #2
 8005b18:	6313      	str	r3, [r2, #48]	@ 0x30
 8005b1a:	4b20      	ldr	r3, [pc, #128]	@ (8005b9c <HAL_TIM_MspPostInit+0xb4>)
 8005b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b1e:	f003 0302 	and.w	r3, r3, #2
 8005b22:	613b      	str	r3, [r7, #16]
 8005b24:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005b26:	2303      	movs	r3, #3
 8005b28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b2a:	2302      	movs	r3, #2
 8005b2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b32:	2300      	movs	r3, #0
 8005b34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005b36:	2302      	movs	r3, #2
 8005b38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b3a:	f107 0314 	add.w	r3, r7, #20
 8005b3e:	4619      	mov	r1, r3
 8005b40:	4817      	ldr	r0, [pc, #92]	@ (8005ba0 <HAL_TIM_MspPostInit+0xb8>)
 8005b42:	f000 feeb 	bl	800691c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8005b46:	e022      	b.n	8005b8e <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM5)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a15      	ldr	r2, [pc, #84]	@ (8005ba4 <HAL_TIM_MspPostInit+0xbc>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d11d      	bne.n	8005b8e <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b52:	2300      	movs	r3, #0
 8005b54:	60fb      	str	r3, [r7, #12]
 8005b56:	4b11      	ldr	r3, [pc, #68]	@ (8005b9c <HAL_TIM_MspPostInit+0xb4>)
 8005b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b5a:	4a10      	ldr	r2, [pc, #64]	@ (8005b9c <HAL_TIM_MspPostInit+0xb4>)
 8005b5c:	f043 0301 	orr.w	r3, r3, #1
 8005b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8005b62:	4b0e      	ldr	r3, [pc, #56]	@ (8005b9c <HAL_TIM_MspPostInit+0xb4>)
 8005b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b66:	f003 0301 	and.w	r3, r3, #1
 8005b6a:	60fb      	str	r3, [r7, #12]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005b6e:	230c      	movs	r3, #12
 8005b70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b72:	2302      	movs	r3, #2
 8005b74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b76:	2300      	movs	r3, #0
 8005b78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8005b7e:	2302      	movs	r3, #2
 8005b80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b82:	f107 0314 	add.w	r3, r7, #20
 8005b86:	4619      	mov	r1, r3
 8005b88:	4807      	ldr	r0, [pc, #28]	@ (8005ba8 <HAL_TIM_MspPostInit+0xc0>)
 8005b8a:	f000 fec7 	bl	800691c <HAL_GPIO_Init>
}
 8005b8e:	bf00      	nop
 8005b90:	3728      	adds	r7, #40	@ 0x28
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	40000400 	.word	0x40000400
 8005b9c:	40023800 	.word	0x40023800
 8005ba0:	40020400 	.word	0x40020400
 8005ba4:	40000c00 	.word	0x40000c00
 8005ba8:	40020000 	.word	0x40020000

08005bac <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005bb0:	4b10      	ldr	r3, [pc, #64]	@ (8005bf4 <MX_USART3_UART_Init+0x48>)
 8005bb2:	4a11      	ldr	r2, [pc, #68]	@ (8005bf8 <MX_USART3_UART_Init+0x4c>)
 8005bb4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 420000;
 8005bb6:	4b0f      	ldr	r3, [pc, #60]	@ (8005bf4 <MX_USART3_UART_Init+0x48>)
 8005bb8:	4a10      	ldr	r2, [pc, #64]	@ (8005bfc <MX_USART3_UART_Init+0x50>)
 8005bba:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005bbc:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf4 <MX_USART3_UART_Init+0x48>)
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8005bf4 <MX_USART3_UART_Init+0x48>)
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8005bf4 <MX_USART3_UART_Init+0x48>)
 8005bca:	2200      	movs	r2, #0
 8005bcc:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005bce:	4b09      	ldr	r3, [pc, #36]	@ (8005bf4 <MX_USART3_UART_Init+0x48>)
 8005bd0:	220c      	movs	r2, #12
 8005bd2:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005bd4:	4b07      	ldr	r3, [pc, #28]	@ (8005bf4 <MX_USART3_UART_Init+0x48>)
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005bda:	4b06      	ldr	r3, [pc, #24]	@ (8005bf4 <MX_USART3_UART_Init+0x48>)
 8005bdc:	2200      	movs	r2, #0
 8005bde:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005be0:	4804      	ldr	r0, [pc, #16]	@ (8005bf4 <MX_USART3_UART_Init+0x48>)
 8005be2:	f005 f939 	bl	800ae58 <HAL_UART_Init>
 8005be6:	4603      	mov	r3, r0
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d001      	beq.n	8005bf0 <MX_USART3_UART_Init+0x44>
  {
    Error_Handler();
 8005bec:	f7fe fb84 	bl	80042f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005bf0:	bf00      	nop
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	200010ac 	.word	0x200010ac
 8005bf8:	40004800 	.word	0x40004800
 8005bfc:	000668a0 	.word	0x000668a0

08005c00 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8005c04:	4b11      	ldr	r3, [pc, #68]	@ (8005c4c <MX_USART6_UART_Init+0x4c>)
 8005c06:	4a12      	ldr	r2, [pc, #72]	@ (8005c50 <MX_USART6_UART_Init+0x50>)
 8005c08:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 420000;
 8005c0a:	4b10      	ldr	r3, [pc, #64]	@ (8005c4c <MX_USART6_UART_Init+0x4c>)
 8005c0c:	4a11      	ldr	r2, [pc, #68]	@ (8005c54 <MX_USART6_UART_Init+0x54>)
 8005c0e:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8005c10:	4b0e      	ldr	r3, [pc, #56]	@ (8005c4c <MX_USART6_UART_Init+0x4c>)
 8005c12:	2200      	movs	r2, #0
 8005c14:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005c16:	4b0d      	ldr	r3, [pc, #52]	@ (8005c4c <MX_USART6_UART_Init+0x4c>)
 8005c18:	2200      	movs	r2, #0
 8005c1a:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8005c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8005c4c <MX_USART6_UART_Init+0x4c>)
 8005c1e:	2200      	movs	r2, #0
 8005c20:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8005c22:	4b0a      	ldr	r3, [pc, #40]	@ (8005c4c <MX_USART6_UART_Init+0x4c>)
 8005c24:	220c      	movs	r2, #12
 8005c26:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005c28:	4b08      	ldr	r3, [pc, #32]	@ (8005c4c <MX_USART6_UART_Init+0x4c>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_8;
 8005c2e:	4b07      	ldr	r3, [pc, #28]	@ (8005c4c <MX_USART6_UART_Init+0x4c>)
 8005c30:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005c34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8005c36:	4805      	ldr	r0, [pc, #20]	@ (8005c4c <MX_USART6_UART_Init+0x4c>)
 8005c38:	f005 f90e 	bl	800ae58 <HAL_UART_Init>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d001      	beq.n	8005c46 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8005c42:	f7fe fb59 	bl	80042f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8005c46:	bf00      	nop
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	200010f4 	.word	0x200010f4
 8005c50:	40011400 	.word	0x40011400
 8005c54:	000668a0 	.word	0x000668a0

08005c58 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b08c      	sub	sp, #48	@ 0x30
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c60:	f107 031c 	add.w	r3, r7, #28
 8005c64:	2200      	movs	r2, #0
 8005c66:	601a      	str	r2, [r3, #0]
 8005c68:	605a      	str	r2, [r3, #4]
 8005c6a:	609a      	str	r2, [r3, #8]
 8005c6c:	60da      	str	r2, [r3, #12]
 8005c6e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a66      	ldr	r2, [pc, #408]	@ (8005e10 <HAL_UART_MspInit+0x1b8>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d15c      	bne.n	8005d34 <HAL_UART_MspInit+0xdc>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	61bb      	str	r3, [r7, #24]
 8005c7e:	4b65      	ldr	r3, [pc, #404]	@ (8005e14 <HAL_UART_MspInit+0x1bc>)
 8005c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c82:	4a64      	ldr	r2, [pc, #400]	@ (8005e14 <HAL_UART_MspInit+0x1bc>)
 8005c84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c88:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c8a:	4b62      	ldr	r3, [pc, #392]	@ (8005e14 <HAL_UART_MspInit+0x1bc>)
 8005c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c92:	61bb      	str	r3, [r7, #24]
 8005c94:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c96:	2300      	movs	r3, #0
 8005c98:	617b      	str	r3, [r7, #20]
 8005c9a:	4b5e      	ldr	r3, [pc, #376]	@ (8005e14 <HAL_UART_MspInit+0x1bc>)
 8005c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c9e:	4a5d      	ldr	r2, [pc, #372]	@ (8005e14 <HAL_UART_MspInit+0x1bc>)
 8005ca0:	f043 0302 	orr.w	r3, r3, #2
 8005ca4:	6313      	str	r3, [r2, #48]	@ 0x30
 8005ca6:	4b5b      	ldr	r3, [pc, #364]	@ (8005e14 <HAL_UART_MspInit+0x1bc>)
 8005ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005caa:	f003 0302 	and.w	r3, r3, #2
 8005cae:	617b      	str	r3, [r7, #20]
 8005cb0:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005cb2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005cb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cb8:	2302      	movs	r3, #2
 8005cba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cc0:	2303      	movs	r3, #3
 8005cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005cc4:	2307      	movs	r3, #7
 8005cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cc8:	f107 031c 	add.w	r3, r7, #28
 8005ccc:	4619      	mov	r1, r3
 8005cce:	4852      	ldr	r0, [pc, #328]	@ (8005e18 <HAL_UART_MspInit+0x1c0>)
 8005cd0:	f000 fe24 	bl	800691c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream4;
 8005cd4:	4b51      	ldr	r3, [pc, #324]	@ (8005e1c <HAL_UART_MspInit+0x1c4>)
 8005cd6:	4a52      	ldr	r2, [pc, #328]	@ (8005e20 <HAL_UART_MspInit+0x1c8>)
 8005cd8:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_7;
 8005cda:	4b50      	ldr	r3, [pc, #320]	@ (8005e1c <HAL_UART_MspInit+0x1c4>)
 8005cdc:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8005ce0:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005ce2:	4b4e      	ldr	r3, [pc, #312]	@ (8005e1c <HAL_UART_MspInit+0x1c4>)
 8005ce4:	2240      	movs	r2, #64	@ 0x40
 8005ce6:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005ce8:	4b4c      	ldr	r3, [pc, #304]	@ (8005e1c <HAL_UART_MspInit+0x1c4>)
 8005cea:	2200      	movs	r2, #0
 8005cec:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005cee:	4b4b      	ldr	r3, [pc, #300]	@ (8005e1c <HAL_UART_MspInit+0x1c4>)
 8005cf0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005cf4:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005cf6:	4b49      	ldr	r3, [pc, #292]	@ (8005e1c <HAL_UART_MspInit+0x1c4>)
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005cfc:	4b47      	ldr	r3, [pc, #284]	@ (8005e1c <HAL_UART_MspInit+0x1c4>)
 8005cfe:	2200      	movs	r2, #0
 8005d00:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005d02:	4b46      	ldr	r3, [pc, #280]	@ (8005e1c <HAL_UART_MspInit+0x1c4>)
 8005d04:	2200      	movs	r2, #0
 8005d06:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005d08:	4b44      	ldr	r3, [pc, #272]	@ (8005e1c <HAL_UART_MspInit+0x1c4>)
 8005d0a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005d0e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005d10:	4b42      	ldr	r3, [pc, #264]	@ (8005e1c <HAL_UART_MspInit+0x1c4>)
 8005d12:	2200      	movs	r2, #0
 8005d14:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005d16:	4841      	ldr	r0, [pc, #260]	@ (8005e1c <HAL_UART_MspInit+0x1c4>)
 8005d18:	f000 f9fe 	bl	8006118 <HAL_DMA_Init>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d001      	beq.n	8005d26 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8005d22:	f7fe fae9 	bl	80042f8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a3c      	ldr	r2, [pc, #240]	@ (8005e1c <HAL_UART_MspInit+0x1c4>)
 8005d2a:	639a      	str	r2, [r3, #56]	@ 0x38
 8005d2c:	4a3b      	ldr	r2, [pc, #236]	@ (8005e1c <HAL_UART_MspInit+0x1c4>)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8005d32:	e068      	b.n	8005e06 <HAL_UART_MspInit+0x1ae>
  else if(uartHandle->Instance==USART6)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a3a      	ldr	r2, [pc, #232]	@ (8005e24 <HAL_UART_MspInit+0x1cc>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d163      	bne.n	8005e06 <HAL_UART_MspInit+0x1ae>
    __HAL_RCC_USART6_CLK_ENABLE();
 8005d3e:	2300      	movs	r3, #0
 8005d40:	613b      	str	r3, [r7, #16]
 8005d42:	4b34      	ldr	r3, [pc, #208]	@ (8005e14 <HAL_UART_MspInit+0x1bc>)
 8005d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d46:	4a33      	ldr	r2, [pc, #204]	@ (8005e14 <HAL_UART_MspInit+0x1bc>)
 8005d48:	f043 0320 	orr.w	r3, r3, #32
 8005d4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8005d4e:	4b31      	ldr	r3, [pc, #196]	@ (8005e14 <HAL_UART_MspInit+0x1bc>)
 8005d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d52:	f003 0320 	and.w	r3, r3, #32
 8005d56:	613b      	str	r3, [r7, #16]
 8005d58:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	60fb      	str	r3, [r7, #12]
 8005d5e:	4b2d      	ldr	r3, [pc, #180]	@ (8005e14 <HAL_UART_MspInit+0x1bc>)
 8005d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d62:	4a2c      	ldr	r2, [pc, #176]	@ (8005e14 <HAL_UART_MspInit+0x1bc>)
 8005d64:	f043 0304 	orr.w	r3, r3, #4
 8005d68:	6313      	str	r3, [r2, #48]	@ 0x30
 8005d6a:	4b2a      	ldr	r3, [pc, #168]	@ (8005e14 <HAL_UART_MspInit+0x1bc>)
 8005d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d6e:	f003 0304 	and.w	r3, r3, #4
 8005d72:	60fb      	str	r3, [r7, #12]
 8005d74:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005d76:	23c0      	movs	r3, #192	@ 0xc0
 8005d78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d82:	2303      	movs	r3, #3
 8005d84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005d86:	2308      	movs	r3, #8
 8005d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d8a:	f107 031c 	add.w	r3, r7, #28
 8005d8e:	4619      	mov	r1, r3
 8005d90:	4825      	ldr	r0, [pc, #148]	@ (8005e28 <HAL_UART_MspInit+0x1d0>)
 8005d92:	f000 fdc3 	bl	800691c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8005d96:	4b25      	ldr	r3, [pc, #148]	@ (8005e2c <HAL_UART_MspInit+0x1d4>)
 8005d98:	4a25      	ldr	r2, [pc, #148]	@ (8005e30 <HAL_UART_MspInit+0x1d8>)
 8005d9a:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8005d9c:	4b23      	ldr	r3, [pc, #140]	@ (8005e2c <HAL_UART_MspInit+0x1d4>)
 8005d9e:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8005da2:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005da4:	4b21      	ldr	r3, [pc, #132]	@ (8005e2c <HAL_UART_MspInit+0x1d4>)
 8005da6:	2200      	movs	r2, #0
 8005da8:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005daa:	4b20      	ldr	r3, [pc, #128]	@ (8005e2c <HAL_UART_MspInit+0x1d4>)
 8005dac:	2200      	movs	r2, #0
 8005dae:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005db0:	4b1e      	ldr	r3, [pc, #120]	@ (8005e2c <HAL_UART_MspInit+0x1d4>)
 8005db2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005db6:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005db8:	4b1c      	ldr	r3, [pc, #112]	@ (8005e2c <HAL_UART_MspInit+0x1d4>)
 8005dba:	2200      	movs	r2, #0
 8005dbc:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8005e2c <HAL_UART_MspInit+0x1d4>)
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8005dc4:	4b19      	ldr	r3, [pc, #100]	@ (8005e2c <HAL_UART_MspInit+0x1d4>)
 8005dc6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005dca:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005dcc:	4b17      	ldr	r3, [pc, #92]	@ (8005e2c <HAL_UART_MspInit+0x1d4>)
 8005dce:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8005dd2:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005dd4:	4b15      	ldr	r3, [pc, #84]	@ (8005e2c <HAL_UART_MspInit+0x1d4>)
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8005dda:	4814      	ldr	r0, [pc, #80]	@ (8005e2c <HAL_UART_MspInit+0x1d4>)
 8005ddc:	f000 f99c 	bl	8006118 <HAL_DMA_Init>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d001      	beq.n	8005dea <HAL_UART_MspInit+0x192>
      Error_Handler();
 8005de6:	f7fe fa87 	bl	80042f8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4a0f      	ldr	r2, [pc, #60]	@ (8005e2c <HAL_UART_MspInit+0x1d4>)
 8005dee:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005df0:	4a0e      	ldr	r2, [pc, #56]	@ (8005e2c <HAL_UART_MspInit+0x1d4>)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8005df6:	2200      	movs	r2, #0
 8005df8:	2105      	movs	r1, #5
 8005dfa:	2047      	movs	r0, #71	@ 0x47
 8005dfc:	f000 f962 	bl	80060c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005e00:	2047      	movs	r0, #71	@ 0x47
 8005e02:	f000 f97b 	bl	80060fc <HAL_NVIC_EnableIRQ>
}
 8005e06:	bf00      	nop
 8005e08:	3730      	adds	r7, #48	@ 0x30
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	40004800 	.word	0x40004800
 8005e14:	40023800 	.word	0x40023800
 8005e18:	40020400 	.word	0x40020400
 8005e1c:	2000113c 	.word	0x2000113c
 8005e20:	40026070 	.word	0x40026070
 8005e24:	40011400 	.word	0x40011400
 8005e28:	40020800 	.word	0x40020800
 8005e2c:	2000119c 	.word	0x2000119c
 8005e30:	40026428 	.word	0x40026428

08005e34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005e34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005e6c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005e38:	f7ff fb8e 	bl	8005558 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005e3c:	480c      	ldr	r0, [pc, #48]	@ (8005e70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005e3e:	490d      	ldr	r1, [pc, #52]	@ (8005e74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005e40:	4a0d      	ldr	r2, [pc, #52]	@ (8005e78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005e42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005e44:	e002      	b.n	8005e4c <LoopCopyDataInit>

08005e46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005e46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005e48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005e4a:	3304      	adds	r3, #4

08005e4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005e4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005e4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005e50:	d3f9      	bcc.n	8005e46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005e52:	4a0a      	ldr	r2, [pc, #40]	@ (8005e7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005e54:	4c0a      	ldr	r4, [pc, #40]	@ (8005e80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005e56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005e58:	e001      	b.n	8005e5e <LoopFillZerobss>

08005e5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005e5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005e5c:	3204      	adds	r2, #4

08005e5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005e5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005e60:	d3fb      	bcc.n	8005e5a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8005e62:	f00d fd29 	bl	80138b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005e66:	f7fe f8ed 	bl	8004044 <main>
  bx  lr    
 8005e6a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005e6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005e70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005e74:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 8005e78:	080160c4 	.word	0x080160c4
  ldr r2, =_sbss
 8005e7c:	200002cc 	.word	0x200002cc
  ldr r4, =_ebss
 8005e80:	20006c84 	.word	0x20006c84

08005e84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005e84:	e7fe      	b.n	8005e84 <ADC_IRQHandler>
	...

08005e88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8005ec8 <HAL_Init+0x40>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a0d      	ldr	r2, [pc, #52]	@ (8005ec8 <HAL_Init+0x40>)
 8005e92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005e96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005e98:	4b0b      	ldr	r3, [pc, #44]	@ (8005ec8 <HAL_Init+0x40>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8005ec8 <HAL_Init+0x40>)
 8005e9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005ea2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005ea4:	4b08      	ldr	r3, [pc, #32]	@ (8005ec8 <HAL_Init+0x40>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a07      	ldr	r2, [pc, #28]	@ (8005ec8 <HAL_Init+0x40>)
 8005eaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005eae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005eb0:	2003      	movs	r0, #3
 8005eb2:	f000 f8fc 	bl	80060ae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005eb6:	200f      	movs	r0, #15
 8005eb8:	f7ff f942 	bl	8005140 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005ebc:	f7ff f914 	bl	80050e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005ec0:	2300      	movs	r3, #0
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	40023c00 	.word	0x40023c00

08005ecc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005ed0:	4b06      	ldr	r3, [pc, #24]	@ (8005eec <HAL_IncTick+0x20>)
 8005ed2:	781b      	ldrb	r3, [r3, #0]
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	4b06      	ldr	r3, [pc, #24]	@ (8005ef0 <HAL_IncTick+0x24>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4413      	add	r3, r2
 8005edc:	4a04      	ldr	r2, [pc, #16]	@ (8005ef0 <HAL_IncTick+0x24>)
 8005ede:	6013      	str	r3, [r2, #0]
}
 8005ee0:	bf00      	nop
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	2000000c 	.word	0x2000000c
 8005ef0:	200011fc 	.word	0x200011fc

08005ef4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	af00      	add	r7, sp, #0
  return uwTick;
 8005ef8:	4b03      	ldr	r3, [pc, #12]	@ (8005f08 <HAL_GetTick+0x14>)
 8005efa:	681b      	ldr	r3, [r3, #0]
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
 8005f06:	bf00      	nop
 8005f08:	200011fc 	.word	0x200011fc

08005f0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005f14:	f7ff ffee 	bl	8005ef4 <HAL_GetTick>
 8005f18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f24:	d005      	beq.n	8005f32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005f26:	4b0a      	ldr	r3, [pc, #40]	@ (8005f50 <HAL_Delay+0x44>)
 8005f28:	781b      	ldrb	r3, [r3, #0]
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	4413      	add	r3, r2
 8005f30:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005f32:	bf00      	nop
 8005f34:	f7ff ffde 	bl	8005ef4 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d8f7      	bhi.n	8005f34 <HAL_Delay+0x28>
  {
  }
}
 8005f44:	bf00      	nop
 8005f46:	bf00      	nop
 8005f48:	3710      	adds	r7, #16
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	2000000c 	.word	0x2000000c

08005f54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b085      	sub	sp, #20
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f003 0307 	and.w	r3, r3, #7
 8005f62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005f64:	4b0c      	ldr	r3, [pc, #48]	@ (8005f98 <__NVIC_SetPriorityGrouping+0x44>)
 8005f66:	68db      	ldr	r3, [r3, #12]
 8005f68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005f6a:	68ba      	ldr	r2, [r7, #8]
 8005f6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005f70:	4013      	ands	r3, r2
 8005f72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005f7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005f80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005f86:	4a04      	ldr	r2, [pc, #16]	@ (8005f98 <__NVIC_SetPriorityGrouping+0x44>)
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	60d3      	str	r3, [r2, #12]
}
 8005f8c:	bf00      	nop
 8005f8e:	3714      	adds	r7, #20
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr
 8005f98:	e000ed00 	.word	0xe000ed00

08005f9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005fa0:	4b04      	ldr	r3, [pc, #16]	@ (8005fb4 <__NVIC_GetPriorityGrouping+0x18>)
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	0a1b      	lsrs	r3, r3, #8
 8005fa6:	f003 0307 	and.w	r3, r3, #7
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr
 8005fb4:	e000ed00 	.word	0xe000ed00

08005fb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	db0b      	blt.n	8005fe2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005fca:	79fb      	ldrb	r3, [r7, #7]
 8005fcc:	f003 021f 	and.w	r2, r3, #31
 8005fd0:	4907      	ldr	r1, [pc, #28]	@ (8005ff0 <__NVIC_EnableIRQ+0x38>)
 8005fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fd6:	095b      	lsrs	r3, r3, #5
 8005fd8:	2001      	movs	r0, #1
 8005fda:	fa00 f202 	lsl.w	r2, r0, r2
 8005fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005fe2:	bf00      	nop
 8005fe4:	370c      	adds	r7, #12
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	e000e100 	.word	0xe000e100

08005ff4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	6039      	str	r1, [r7, #0]
 8005ffe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006004:	2b00      	cmp	r3, #0
 8006006:	db0a      	blt.n	800601e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	b2da      	uxtb	r2, r3
 800600c:	490c      	ldr	r1, [pc, #48]	@ (8006040 <__NVIC_SetPriority+0x4c>)
 800600e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006012:	0112      	lsls	r2, r2, #4
 8006014:	b2d2      	uxtb	r2, r2
 8006016:	440b      	add	r3, r1
 8006018:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800601c:	e00a      	b.n	8006034 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	b2da      	uxtb	r2, r3
 8006022:	4908      	ldr	r1, [pc, #32]	@ (8006044 <__NVIC_SetPriority+0x50>)
 8006024:	79fb      	ldrb	r3, [r7, #7]
 8006026:	f003 030f 	and.w	r3, r3, #15
 800602a:	3b04      	subs	r3, #4
 800602c:	0112      	lsls	r2, r2, #4
 800602e:	b2d2      	uxtb	r2, r2
 8006030:	440b      	add	r3, r1
 8006032:	761a      	strb	r2, [r3, #24]
}
 8006034:	bf00      	nop
 8006036:	370c      	adds	r7, #12
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr
 8006040:	e000e100 	.word	0xe000e100
 8006044:	e000ed00 	.word	0xe000ed00

08006048 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006048:	b480      	push	{r7}
 800604a:	b089      	sub	sp, #36	@ 0x24
 800604c:	af00      	add	r7, sp, #0
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f003 0307 	and.w	r3, r3, #7
 800605a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	f1c3 0307 	rsb	r3, r3, #7
 8006062:	2b04      	cmp	r3, #4
 8006064:	bf28      	it	cs
 8006066:	2304      	movcs	r3, #4
 8006068:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	3304      	adds	r3, #4
 800606e:	2b06      	cmp	r3, #6
 8006070:	d902      	bls.n	8006078 <NVIC_EncodePriority+0x30>
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	3b03      	subs	r3, #3
 8006076:	e000      	b.n	800607a <NVIC_EncodePriority+0x32>
 8006078:	2300      	movs	r3, #0
 800607a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800607c:	f04f 32ff 	mov.w	r2, #4294967295
 8006080:	69bb      	ldr	r3, [r7, #24]
 8006082:	fa02 f303 	lsl.w	r3, r2, r3
 8006086:	43da      	mvns	r2, r3
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	401a      	ands	r2, r3
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006090:	f04f 31ff 	mov.w	r1, #4294967295
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	fa01 f303 	lsl.w	r3, r1, r3
 800609a:	43d9      	mvns	r1, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060a0:	4313      	orrs	r3, r2
         );
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3724      	adds	r7, #36	@ 0x24
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr

080060ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80060ae:	b580      	push	{r7, lr}
 80060b0:	b082      	sub	sp, #8
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f7ff ff4c 	bl	8005f54 <__NVIC_SetPriorityGrouping>
}
 80060bc:	bf00      	nop
 80060be:	3708      	adds	r7, #8
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b086      	sub	sp, #24
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	4603      	mov	r3, r0
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
 80060d0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80060d2:	2300      	movs	r3, #0
 80060d4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80060d6:	f7ff ff61 	bl	8005f9c <__NVIC_GetPriorityGrouping>
 80060da:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	68b9      	ldr	r1, [r7, #8]
 80060e0:	6978      	ldr	r0, [r7, #20]
 80060e2:	f7ff ffb1 	bl	8006048 <NVIC_EncodePriority>
 80060e6:	4602      	mov	r2, r0
 80060e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80060ec:	4611      	mov	r1, r2
 80060ee:	4618      	mov	r0, r3
 80060f0:	f7ff ff80 	bl	8005ff4 <__NVIC_SetPriority>
}
 80060f4:	bf00      	nop
 80060f6:	3718      	adds	r7, #24
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}

080060fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	4603      	mov	r3, r0
 8006104:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800610a:	4618      	mov	r0, r3
 800610c:	f7ff ff54 	bl	8005fb8 <__NVIC_EnableIRQ>
}
 8006110:	bf00      	nop
 8006112:	3708      	adds	r7, #8
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b086      	sub	sp, #24
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006120:	2300      	movs	r3, #0
 8006122:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006124:	f7ff fee6 	bl	8005ef4 <HAL_GetTick>
 8006128:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d101      	bne.n	8006134 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e099      	b.n	8006268 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2202      	movs	r2, #2
 8006138:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f022 0201 	bic.w	r2, r2, #1
 8006152:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006154:	e00f      	b.n	8006176 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006156:	f7ff fecd 	bl	8005ef4 <HAL_GetTick>
 800615a:	4602      	mov	r2, r0
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	2b05      	cmp	r3, #5
 8006162:	d908      	bls.n	8006176 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2220      	movs	r2, #32
 8006168:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2203      	movs	r2, #3
 800616e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006172:	2303      	movs	r3, #3
 8006174:	e078      	b.n	8006268 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 0301 	and.w	r3, r3, #1
 8006180:	2b00      	cmp	r3, #0
 8006182:	d1e8      	bne.n	8006156 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800618c:	697a      	ldr	r2, [r7, #20]
 800618e:	4b38      	ldr	r3, [pc, #224]	@ (8006270 <HAL_DMA_Init+0x158>)
 8006190:	4013      	ands	r3, r2
 8006192:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	685a      	ldr	r2, [r3, #4]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80061a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	691b      	ldr	r3, [r3, #16]
 80061a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80061ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	699b      	ldr	r3, [r3, #24]
 80061b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80061ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6a1b      	ldr	r3, [r3, #32]
 80061c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80061c2:	697a      	ldr	r2, [r7, #20]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061cc:	2b04      	cmp	r3, #4
 80061ce:	d107      	bne.n	80061e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061d8:	4313      	orrs	r3, r2
 80061da:	697a      	ldr	r2, [r7, #20]
 80061dc:	4313      	orrs	r3, r2
 80061de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	697a      	ldr	r2, [r7, #20]
 80061e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	695b      	ldr	r3, [r3, #20]
 80061ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	f023 0307 	bic.w	r3, r3, #7
 80061f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fc:	697a      	ldr	r2, [r7, #20]
 80061fe:	4313      	orrs	r3, r2
 8006200:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006206:	2b04      	cmp	r3, #4
 8006208:	d117      	bne.n	800623a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800620e:	697a      	ldr	r2, [r7, #20]
 8006210:	4313      	orrs	r3, r2
 8006212:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006218:	2b00      	cmp	r3, #0
 800621a:	d00e      	beq.n	800623a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 fb01 	bl	8006824 <DMA_CheckFifoParam>
 8006222:	4603      	mov	r3, r0
 8006224:	2b00      	cmp	r3, #0
 8006226:	d008      	beq.n	800623a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2240      	movs	r2, #64	@ 0x40
 800622c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2201      	movs	r2, #1
 8006232:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006236:	2301      	movs	r3, #1
 8006238:	e016      	b.n	8006268 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	697a      	ldr	r2, [r7, #20]
 8006240:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 fab8 	bl	80067b8 <DMA_CalcBaseAndBitshift>
 8006248:	4603      	mov	r3, r0
 800624a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006250:	223f      	movs	r2, #63	@ 0x3f
 8006252:	409a      	lsls	r2, r3
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2200      	movs	r2, #0
 800625c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2201      	movs	r2, #1
 8006262:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006266:	2300      	movs	r3, #0
}
 8006268:	4618      	mov	r0, r3
 800626a:	3718      	adds	r7, #24
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}
 8006270:	f010803f 	.word	0xf010803f

08006274 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b086      	sub	sp, #24
 8006278:	af00      	add	r7, sp, #0
 800627a:	60f8      	str	r0, [r7, #12]
 800627c:	60b9      	str	r1, [r7, #8]
 800627e:	607a      	str	r2, [r7, #4]
 8006280:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006282:	2300      	movs	r3, #0
 8006284:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800628a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006292:	2b01      	cmp	r3, #1
 8006294:	d101      	bne.n	800629a <HAL_DMA_Start_IT+0x26>
 8006296:	2302      	movs	r3, #2
 8006298:	e040      	b.n	800631c <HAL_DMA_Start_IT+0xa8>
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2201      	movs	r2, #1
 800629e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d12f      	bne.n	800630e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2202      	movs	r2, #2
 80062b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2200      	movs	r2, #0
 80062ba:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	68b9      	ldr	r1, [r7, #8]
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	f000 fa4a 	bl	800675c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062cc:	223f      	movs	r2, #63	@ 0x3f
 80062ce:	409a      	lsls	r2, r3
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f042 0216 	orr.w	r2, r2, #22
 80062e2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d007      	beq.n	80062fc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f042 0208 	orr.w	r2, r2, #8
 80062fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f042 0201 	orr.w	r2, r2, #1
 800630a:	601a      	str	r2, [r3, #0]
 800630c:	e005      	b.n	800631a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006316:	2302      	movs	r3, #2
 8006318:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800631a:	7dfb      	ldrb	r3, [r7, #23]
}
 800631c:	4618      	mov	r0, r3
 800631e:	3718      	adds	r7, #24
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006330:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006332:	f7ff fddf 	bl	8005ef4 <HAL_GetTick>
 8006336:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800633e:	b2db      	uxtb	r3, r3
 8006340:	2b02      	cmp	r3, #2
 8006342:	d008      	beq.n	8006356 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2280      	movs	r2, #128	@ 0x80
 8006348:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2200      	movs	r2, #0
 800634e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e052      	b.n	80063fc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f022 0216 	bic.w	r2, r2, #22
 8006364:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	695a      	ldr	r2, [r3, #20]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006374:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800637a:	2b00      	cmp	r3, #0
 800637c:	d103      	bne.n	8006386 <HAL_DMA_Abort+0x62>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006382:	2b00      	cmp	r3, #0
 8006384:	d007      	beq.n	8006396 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f022 0208 	bic.w	r2, r2, #8
 8006394:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f022 0201 	bic.w	r2, r2, #1
 80063a4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80063a6:	e013      	b.n	80063d0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80063a8:	f7ff fda4 	bl	8005ef4 <HAL_GetTick>
 80063ac:	4602      	mov	r2, r0
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	2b05      	cmp	r3, #5
 80063b4:	d90c      	bls.n	80063d0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2220      	movs	r2, #32
 80063ba:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2203      	movs	r2, #3
 80063c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80063cc:	2303      	movs	r3, #3
 80063ce:	e015      	b.n	80063fc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f003 0301 	and.w	r3, r3, #1
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1e4      	bne.n	80063a8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063e2:	223f      	movs	r2, #63	@ 0x3f
 80063e4:	409a      	lsls	r2, r3
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2201      	movs	r2, #1
 80063ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80063fa:	2300      	movs	r3, #0
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3710      	adds	r7, #16
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}

08006404 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006412:	b2db      	uxtb	r3, r3
 8006414:	2b02      	cmp	r3, #2
 8006416:	d004      	beq.n	8006422 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2280      	movs	r2, #128	@ 0x80
 800641c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	e00c      	b.n	800643c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2205      	movs	r2, #5
 8006426:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f022 0201 	bic.w	r2, r2, #1
 8006438:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b086      	sub	sp, #24
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006450:	2300      	movs	r3, #0
 8006452:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006454:	4b8e      	ldr	r3, [pc, #568]	@ (8006690 <HAL_DMA_IRQHandler+0x248>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a8e      	ldr	r2, [pc, #568]	@ (8006694 <HAL_DMA_IRQHandler+0x24c>)
 800645a:	fba2 2303 	umull	r2, r3, r2, r3
 800645e:	0a9b      	lsrs	r3, r3, #10
 8006460:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006466:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006472:	2208      	movs	r2, #8
 8006474:	409a      	lsls	r2, r3
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	4013      	ands	r3, r2
 800647a:	2b00      	cmp	r3, #0
 800647c:	d01a      	beq.n	80064b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f003 0304 	and.w	r3, r3, #4
 8006488:	2b00      	cmp	r3, #0
 800648a:	d013      	beq.n	80064b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f022 0204 	bic.w	r2, r2, #4
 800649a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064a0:	2208      	movs	r2, #8
 80064a2:	409a      	lsls	r2, r3
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064ac:	f043 0201 	orr.w	r2, r3, #1
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064b8:	2201      	movs	r2, #1
 80064ba:	409a      	lsls	r2, r3
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	4013      	ands	r3, r2
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d012      	beq.n	80064ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	695b      	ldr	r3, [r3, #20]
 80064ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d00b      	beq.n	80064ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064d6:	2201      	movs	r2, #1
 80064d8:	409a      	lsls	r2, r3
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064e2:	f043 0202 	orr.w	r2, r3, #2
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064ee:	2204      	movs	r2, #4
 80064f0:	409a      	lsls	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	4013      	ands	r3, r2
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d012      	beq.n	8006520 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 0302 	and.w	r3, r3, #2
 8006504:	2b00      	cmp	r3, #0
 8006506:	d00b      	beq.n	8006520 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800650c:	2204      	movs	r2, #4
 800650e:	409a      	lsls	r2, r3
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006518:	f043 0204 	orr.w	r2, r3, #4
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006524:	2210      	movs	r2, #16
 8006526:	409a      	lsls	r2, r3
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	4013      	ands	r3, r2
 800652c:	2b00      	cmp	r3, #0
 800652e:	d043      	beq.n	80065b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 0308 	and.w	r3, r3, #8
 800653a:	2b00      	cmp	r3, #0
 800653c:	d03c      	beq.n	80065b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006542:	2210      	movs	r2, #16
 8006544:	409a      	lsls	r2, r3
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006554:	2b00      	cmp	r3, #0
 8006556:	d018      	beq.n	800658a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006562:	2b00      	cmp	r3, #0
 8006564:	d108      	bne.n	8006578 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800656a:	2b00      	cmp	r3, #0
 800656c:	d024      	beq.n	80065b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	4798      	blx	r3
 8006576:	e01f      	b.n	80065b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800657c:	2b00      	cmp	r3, #0
 800657e:	d01b      	beq.n	80065b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	4798      	blx	r3
 8006588:	e016      	b.n	80065b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006594:	2b00      	cmp	r3, #0
 8006596:	d107      	bne.n	80065a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f022 0208 	bic.w	r2, r2, #8
 80065a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d003      	beq.n	80065b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065bc:	2220      	movs	r2, #32
 80065be:	409a      	lsls	r2, r3
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	4013      	ands	r3, r2
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f000 808f 	beq.w	80066e8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f003 0310 	and.w	r3, r3, #16
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f000 8087 	beq.w	80066e8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065de:	2220      	movs	r2, #32
 80065e0:	409a      	lsls	r2, r3
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	2b05      	cmp	r3, #5
 80065f0:	d136      	bne.n	8006660 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f022 0216 	bic.w	r2, r2, #22
 8006600:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	695a      	ldr	r2, [r3, #20]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006610:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006616:	2b00      	cmp	r3, #0
 8006618:	d103      	bne.n	8006622 <HAL_DMA_IRQHandler+0x1da>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800661e:	2b00      	cmp	r3, #0
 8006620:	d007      	beq.n	8006632 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f022 0208 	bic.w	r2, r2, #8
 8006630:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006636:	223f      	movs	r2, #63	@ 0x3f
 8006638:	409a      	lsls	r2, r3
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2201      	movs	r2, #1
 8006642:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006652:	2b00      	cmp	r3, #0
 8006654:	d07e      	beq.n	8006754 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	4798      	blx	r3
        }
        return;
 800665e:	e079      	b.n	8006754 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800666a:	2b00      	cmp	r3, #0
 800666c:	d01d      	beq.n	80066aa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006678:	2b00      	cmp	r3, #0
 800667a:	d10d      	bne.n	8006698 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006680:	2b00      	cmp	r3, #0
 8006682:	d031      	beq.n	80066e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	4798      	blx	r3
 800668c:	e02c      	b.n	80066e8 <HAL_DMA_IRQHandler+0x2a0>
 800668e:	bf00      	nop
 8006690:	20000004 	.word	0x20000004
 8006694:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800669c:	2b00      	cmp	r3, #0
 800669e:	d023      	beq.n	80066e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	4798      	blx	r3
 80066a8:	e01e      	b.n	80066e8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d10f      	bne.n	80066d8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f022 0210 	bic.w	r2, r2, #16
 80066c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2200      	movs	r2, #0
 80066d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d003      	beq.n	80066e8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d032      	beq.n	8006756 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066f4:	f003 0301 	and.w	r3, r3, #1
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d022      	beq.n	8006742 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2205      	movs	r2, #5
 8006700:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f022 0201 	bic.w	r2, r2, #1
 8006712:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	3301      	adds	r3, #1
 8006718:	60bb      	str	r3, [r7, #8]
 800671a:	697a      	ldr	r2, [r7, #20]
 800671c:	429a      	cmp	r2, r3
 800671e:	d307      	bcc.n	8006730 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 0301 	and.w	r3, r3, #1
 800672a:	2b00      	cmp	r3, #0
 800672c:	d1f2      	bne.n	8006714 <HAL_DMA_IRQHandler+0x2cc>
 800672e:	e000      	b.n	8006732 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006730:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006746:	2b00      	cmp	r3, #0
 8006748:	d005      	beq.n	8006756 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	4798      	blx	r3
 8006752:	e000      	b.n	8006756 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006754:	bf00      	nop
    }
  }
}
 8006756:	3718      	adds	r7, #24
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800675c:	b480      	push	{r7}
 800675e:	b085      	sub	sp, #20
 8006760:	af00      	add	r7, sp, #0
 8006762:	60f8      	str	r0, [r7, #12]
 8006764:	60b9      	str	r1, [r7, #8]
 8006766:	607a      	str	r2, [r7, #4]
 8006768:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006778:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	683a      	ldr	r2, [r7, #0]
 8006780:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	2b40      	cmp	r3, #64	@ 0x40
 8006788:	d108      	bne.n	800679c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	68ba      	ldr	r2, [r7, #8]
 8006798:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800679a:	e007      	b.n	80067ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	68ba      	ldr	r2, [r7, #8]
 80067a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	687a      	ldr	r2, [r7, #4]
 80067aa:	60da      	str	r2, [r3, #12]
}
 80067ac:	bf00      	nop
 80067ae:	3714      	adds	r7, #20
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr

080067b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b085      	sub	sp, #20
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	3b10      	subs	r3, #16
 80067c8:	4a14      	ldr	r2, [pc, #80]	@ (800681c <DMA_CalcBaseAndBitshift+0x64>)
 80067ca:	fba2 2303 	umull	r2, r3, r2, r3
 80067ce:	091b      	lsrs	r3, r3, #4
 80067d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80067d2:	4a13      	ldr	r2, [pc, #76]	@ (8006820 <DMA_CalcBaseAndBitshift+0x68>)
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	4413      	add	r3, r2
 80067d8:	781b      	ldrb	r3, [r3, #0]
 80067da:	461a      	mov	r2, r3
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2b03      	cmp	r3, #3
 80067e4:	d909      	bls.n	80067fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80067ee:	f023 0303 	bic.w	r3, r3, #3
 80067f2:	1d1a      	adds	r2, r3, #4
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	659a      	str	r2, [r3, #88]	@ 0x58
 80067f8:	e007      	b.n	800680a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006802:	f023 0303 	bic.w	r3, r3, #3
 8006806:	687a      	ldr	r2, [r7, #4]
 8006808:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800680e:	4618      	mov	r0, r3
 8006810:	3714      	adds	r7, #20
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop
 800681c:	aaaaaaab 	.word	0xaaaaaaab
 8006820:	08015d00 	.word	0x08015d00

08006824 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006824:	b480      	push	{r7}
 8006826:	b085      	sub	sp, #20
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800682c:	2300      	movs	r3, #0
 800682e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006834:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	699b      	ldr	r3, [r3, #24]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d11f      	bne.n	800687e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	2b03      	cmp	r3, #3
 8006842:	d856      	bhi.n	80068f2 <DMA_CheckFifoParam+0xce>
 8006844:	a201      	add	r2, pc, #4	@ (adr r2, 800684c <DMA_CheckFifoParam+0x28>)
 8006846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800684a:	bf00      	nop
 800684c:	0800685d 	.word	0x0800685d
 8006850:	0800686f 	.word	0x0800686f
 8006854:	0800685d 	.word	0x0800685d
 8006858:	080068f3 	.word	0x080068f3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006860:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006864:	2b00      	cmp	r3, #0
 8006866:	d046      	beq.n	80068f6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006868:	2301      	movs	r3, #1
 800686a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800686c:	e043      	b.n	80068f6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006872:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006876:	d140      	bne.n	80068fa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800687c:	e03d      	b.n	80068fa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006886:	d121      	bne.n	80068cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	2b03      	cmp	r3, #3
 800688c:	d837      	bhi.n	80068fe <DMA_CheckFifoParam+0xda>
 800688e:	a201      	add	r2, pc, #4	@ (adr r2, 8006894 <DMA_CheckFifoParam+0x70>)
 8006890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006894:	080068a5 	.word	0x080068a5
 8006898:	080068ab 	.word	0x080068ab
 800689c:	080068a5 	.word	0x080068a5
 80068a0:	080068bd 	.word	0x080068bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	73fb      	strb	r3, [r7, #15]
      break;
 80068a8:	e030      	b.n	800690c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d025      	beq.n	8006902 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80068ba:	e022      	b.n	8006902 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80068c4:	d11f      	bne.n	8006906 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80068ca:	e01c      	b.n	8006906 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d903      	bls.n	80068da <DMA_CheckFifoParam+0xb6>
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	2b03      	cmp	r3, #3
 80068d6:	d003      	beq.n	80068e0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80068d8:	e018      	b.n	800690c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	73fb      	strb	r3, [r7, #15]
      break;
 80068de:	e015      	b.n	800690c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d00e      	beq.n	800690a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	73fb      	strb	r3, [r7, #15]
      break;
 80068f0:	e00b      	b.n	800690a <DMA_CheckFifoParam+0xe6>
      break;
 80068f2:	bf00      	nop
 80068f4:	e00a      	b.n	800690c <DMA_CheckFifoParam+0xe8>
      break;
 80068f6:	bf00      	nop
 80068f8:	e008      	b.n	800690c <DMA_CheckFifoParam+0xe8>
      break;
 80068fa:	bf00      	nop
 80068fc:	e006      	b.n	800690c <DMA_CheckFifoParam+0xe8>
      break;
 80068fe:	bf00      	nop
 8006900:	e004      	b.n	800690c <DMA_CheckFifoParam+0xe8>
      break;
 8006902:	bf00      	nop
 8006904:	e002      	b.n	800690c <DMA_CheckFifoParam+0xe8>
      break;   
 8006906:	bf00      	nop
 8006908:	e000      	b.n	800690c <DMA_CheckFifoParam+0xe8>
      break;
 800690a:	bf00      	nop
    }
  } 
  
  return status; 
 800690c:	7bfb      	ldrb	r3, [r7, #15]
}
 800690e:	4618      	mov	r0, r3
 8006910:	3714      	adds	r7, #20
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr
 800691a:	bf00      	nop

0800691c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800691c:	b480      	push	{r7}
 800691e:	b089      	sub	sp, #36	@ 0x24
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006926:	2300      	movs	r3, #0
 8006928:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800692a:	2300      	movs	r3, #0
 800692c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800692e:	2300      	movs	r3, #0
 8006930:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006932:	2300      	movs	r3, #0
 8006934:	61fb      	str	r3, [r7, #28]
 8006936:	e16b      	b.n	8006c10 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006938:	2201      	movs	r2, #1
 800693a:	69fb      	ldr	r3, [r7, #28]
 800693c:	fa02 f303 	lsl.w	r3, r2, r3
 8006940:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	4013      	ands	r3, r2
 800694a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800694c:	693a      	ldr	r2, [r7, #16]
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	429a      	cmp	r2, r3
 8006952:	f040 815a 	bne.w	8006c0a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	f003 0303 	and.w	r3, r3, #3
 800695e:	2b01      	cmp	r3, #1
 8006960:	d005      	beq.n	800696e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800696a:	2b02      	cmp	r3, #2
 800696c:	d130      	bne.n	80069d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	005b      	lsls	r3, r3, #1
 8006978:	2203      	movs	r2, #3
 800697a:	fa02 f303 	lsl.w	r3, r2, r3
 800697e:	43db      	mvns	r3, r3
 8006980:	69ba      	ldr	r2, [r7, #24]
 8006982:	4013      	ands	r3, r2
 8006984:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	68da      	ldr	r2, [r3, #12]
 800698a:	69fb      	ldr	r3, [r7, #28]
 800698c:	005b      	lsls	r3, r3, #1
 800698e:	fa02 f303 	lsl.w	r3, r2, r3
 8006992:	69ba      	ldr	r2, [r7, #24]
 8006994:	4313      	orrs	r3, r2
 8006996:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	69ba      	ldr	r2, [r7, #24]
 800699c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80069a4:	2201      	movs	r2, #1
 80069a6:	69fb      	ldr	r3, [r7, #28]
 80069a8:	fa02 f303 	lsl.w	r3, r2, r3
 80069ac:	43db      	mvns	r3, r3
 80069ae:	69ba      	ldr	r2, [r7, #24]
 80069b0:	4013      	ands	r3, r2
 80069b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	091b      	lsrs	r3, r3, #4
 80069ba:	f003 0201 	and.w	r2, r3, #1
 80069be:	69fb      	ldr	r3, [r7, #28]
 80069c0:	fa02 f303 	lsl.w	r3, r2, r3
 80069c4:	69ba      	ldr	r2, [r7, #24]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	69ba      	ldr	r2, [r7, #24]
 80069ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	f003 0303 	and.w	r3, r3, #3
 80069d8:	2b03      	cmp	r3, #3
 80069da:	d017      	beq.n	8006a0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80069e2:	69fb      	ldr	r3, [r7, #28]
 80069e4:	005b      	lsls	r3, r3, #1
 80069e6:	2203      	movs	r2, #3
 80069e8:	fa02 f303 	lsl.w	r3, r2, r3
 80069ec:	43db      	mvns	r3, r3
 80069ee:	69ba      	ldr	r2, [r7, #24]
 80069f0:	4013      	ands	r3, r2
 80069f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	689a      	ldr	r2, [r3, #8]
 80069f8:	69fb      	ldr	r3, [r7, #28]
 80069fa:	005b      	lsls	r3, r3, #1
 80069fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006a00:	69ba      	ldr	r2, [r7, #24]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	69ba      	ldr	r2, [r7, #24]
 8006a0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	f003 0303 	and.w	r3, r3, #3
 8006a14:	2b02      	cmp	r3, #2
 8006a16:	d123      	bne.n	8006a60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	08da      	lsrs	r2, r3, #3
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	3208      	adds	r2, #8
 8006a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	f003 0307 	and.w	r3, r3, #7
 8006a2c:	009b      	lsls	r3, r3, #2
 8006a2e:	220f      	movs	r2, #15
 8006a30:	fa02 f303 	lsl.w	r3, r2, r3
 8006a34:	43db      	mvns	r3, r3
 8006a36:	69ba      	ldr	r2, [r7, #24]
 8006a38:	4013      	ands	r3, r2
 8006a3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	691a      	ldr	r2, [r3, #16]
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	f003 0307 	and.w	r3, r3, #7
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	fa02 f303 	lsl.w	r3, r2, r3
 8006a4c:	69ba      	ldr	r2, [r7, #24]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006a52:	69fb      	ldr	r3, [r7, #28]
 8006a54:	08da      	lsrs	r2, r3, #3
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	3208      	adds	r2, #8
 8006a5a:	69b9      	ldr	r1, [r7, #24]
 8006a5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006a66:	69fb      	ldr	r3, [r7, #28]
 8006a68:	005b      	lsls	r3, r3, #1
 8006a6a:	2203      	movs	r2, #3
 8006a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a70:	43db      	mvns	r3, r3
 8006a72:	69ba      	ldr	r2, [r7, #24]
 8006a74:	4013      	ands	r3, r2
 8006a76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	f003 0203 	and.w	r2, r3, #3
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	005b      	lsls	r3, r3, #1
 8006a84:	fa02 f303 	lsl.w	r3, r2, r3
 8006a88:	69ba      	ldr	r2, [r7, #24]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	69ba      	ldr	r2, [r7, #24]
 8006a92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	f000 80b4 	beq.w	8006c0a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	60fb      	str	r3, [r7, #12]
 8006aa6:	4b60      	ldr	r3, [pc, #384]	@ (8006c28 <HAL_GPIO_Init+0x30c>)
 8006aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aaa:	4a5f      	ldr	r2, [pc, #380]	@ (8006c28 <HAL_GPIO_Init+0x30c>)
 8006aac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006ab0:	6453      	str	r3, [r2, #68]	@ 0x44
 8006ab2:	4b5d      	ldr	r3, [pc, #372]	@ (8006c28 <HAL_GPIO_Init+0x30c>)
 8006ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ab6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006aba:	60fb      	str	r3, [r7, #12]
 8006abc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006abe:	4a5b      	ldr	r2, [pc, #364]	@ (8006c2c <HAL_GPIO_Init+0x310>)
 8006ac0:	69fb      	ldr	r3, [r7, #28]
 8006ac2:	089b      	lsrs	r3, r3, #2
 8006ac4:	3302      	adds	r3, #2
 8006ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	f003 0303 	and.w	r3, r3, #3
 8006ad2:	009b      	lsls	r3, r3, #2
 8006ad4:	220f      	movs	r2, #15
 8006ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8006ada:	43db      	mvns	r3, r3
 8006adc:	69ba      	ldr	r2, [r7, #24]
 8006ade:	4013      	ands	r3, r2
 8006ae0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	4a52      	ldr	r2, [pc, #328]	@ (8006c30 <HAL_GPIO_Init+0x314>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d02b      	beq.n	8006b42 <HAL_GPIO_Init+0x226>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	4a51      	ldr	r2, [pc, #324]	@ (8006c34 <HAL_GPIO_Init+0x318>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d025      	beq.n	8006b3e <HAL_GPIO_Init+0x222>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	4a50      	ldr	r2, [pc, #320]	@ (8006c38 <HAL_GPIO_Init+0x31c>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d01f      	beq.n	8006b3a <HAL_GPIO_Init+0x21e>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a4f      	ldr	r2, [pc, #316]	@ (8006c3c <HAL_GPIO_Init+0x320>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d019      	beq.n	8006b36 <HAL_GPIO_Init+0x21a>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	4a4e      	ldr	r2, [pc, #312]	@ (8006c40 <HAL_GPIO_Init+0x324>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d013      	beq.n	8006b32 <HAL_GPIO_Init+0x216>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a4d      	ldr	r2, [pc, #308]	@ (8006c44 <HAL_GPIO_Init+0x328>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d00d      	beq.n	8006b2e <HAL_GPIO_Init+0x212>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	4a4c      	ldr	r2, [pc, #304]	@ (8006c48 <HAL_GPIO_Init+0x32c>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d007      	beq.n	8006b2a <HAL_GPIO_Init+0x20e>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a4b      	ldr	r2, [pc, #300]	@ (8006c4c <HAL_GPIO_Init+0x330>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d101      	bne.n	8006b26 <HAL_GPIO_Init+0x20a>
 8006b22:	2307      	movs	r3, #7
 8006b24:	e00e      	b.n	8006b44 <HAL_GPIO_Init+0x228>
 8006b26:	2308      	movs	r3, #8
 8006b28:	e00c      	b.n	8006b44 <HAL_GPIO_Init+0x228>
 8006b2a:	2306      	movs	r3, #6
 8006b2c:	e00a      	b.n	8006b44 <HAL_GPIO_Init+0x228>
 8006b2e:	2305      	movs	r3, #5
 8006b30:	e008      	b.n	8006b44 <HAL_GPIO_Init+0x228>
 8006b32:	2304      	movs	r3, #4
 8006b34:	e006      	b.n	8006b44 <HAL_GPIO_Init+0x228>
 8006b36:	2303      	movs	r3, #3
 8006b38:	e004      	b.n	8006b44 <HAL_GPIO_Init+0x228>
 8006b3a:	2302      	movs	r3, #2
 8006b3c:	e002      	b.n	8006b44 <HAL_GPIO_Init+0x228>
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e000      	b.n	8006b44 <HAL_GPIO_Init+0x228>
 8006b42:	2300      	movs	r3, #0
 8006b44:	69fa      	ldr	r2, [r7, #28]
 8006b46:	f002 0203 	and.w	r2, r2, #3
 8006b4a:	0092      	lsls	r2, r2, #2
 8006b4c:	4093      	lsls	r3, r2
 8006b4e:	69ba      	ldr	r2, [r7, #24]
 8006b50:	4313      	orrs	r3, r2
 8006b52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006b54:	4935      	ldr	r1, [pc, #212]	@ (8006c2c <HAL_GPIO_Init+0x310>)
 8006b56:	69fb      	ldr	r3, [r7, #28]
 8006b58:	089b      	lsrs	r3, r3, #2
 8006b5a:	3302      	adds	r3, #2
 8006b5c:	69ba      	ldr	r2, [r7, #24]
 8006b5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006b62:	4b3b      	ldr	r3, [pc, #236]	@ (8006c50 <HAL_GPIO_Init+0x334>)
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	43db      	mvns	r3, r3
 8006b6c:	69ba      	ldr	r2, [r7, #24]
 8006b6e:	4013      	ands	r3, r2
 8006b70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d003      	beq.n	8006b86 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006b7e:	69ba      	ldr	r2, [r7, #24]
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006b86:	4a32      	ldr	r2, [pc, #200]	@ (8006c50 <HAL_GPIO_Init+0x334>)
 8006b88:	69bb      	ldr	r3, [r7, #24]
 8006b8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006b8c:	4b30      	ldr	r3, [pc, #192]	@ (8006c50 <HAL_GPIO_Init+0x334>)
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	43db      	mvns	r3, r3
 8006b96:	69ba      	ldr	r2, [r7, #24]
 8006b98:	4013      	ands	r3, r2
 8006b9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d003      	beq.n	8006bb0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006ba8:	69ba      	ldr	r2, [r7, #24]
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	4313      	orrs	r3, r2
 8006bae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006bb0:	4a27      	ldr	r2, [pc, #156]	@ (8006c50 <HAL_GPIO_Init+0x334>)
 8006bb2:	69bb      	ldr	r3, [r7, #24]
 8006bb4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006bb6:	4b26      	ldr	r3, [pc, #152]	@ (8006c50 <HAL_GPIO_Init+0x334>)
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	43db      	mvns	r3, r3
 8006bc0:	69ba      	ldr	r2, [r7, #24]
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d003      	beq.n	8006bda <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006bd2:	69ba      	ldr	r2, [r7, #24]
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006bda:	4a1d      	ldr	r2, [pc, #116]	@ (8006c50 <HAL_GPIO_Init+0x334>)
 8006bdc:	69bb      	ldr	r3, [r7, #24]
 8006bde:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006be0:	4b1b      	ldr	r3, [pc, #108]	@ (8006c50 <HAL_GPIO_Init+0x334>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	43db      	mvns	r3, r3
 8006bea:	69ba      	ldr	r2, [r7, #24]
 8006bec:	4013      	ands	r3, r2
 8006bee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d003      	beq.n	8006c04 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006bfc:	69ba      	ldr	r2, [r7, #24]
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006c04:	4a12      	ldr	r2, [pc, #72]	@ (8006c50 <HAL_GPIO_Init+0x334>)
 8006c06:	69bb      	ldr	r3, [r7, #24]
 8006c08:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006c0a:	69fb      	ldr	r3, [r7, #28]
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	61fb      	str	r3, [r7, #28]
 8006c10:	69fb      	ldr	r3, [r7, #28]
 8006c12:	2b0f      	cmp	r3, #15
 8006c14:	f67f ae90 	bls.w	8006938 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006c18:	bf00      	nop
 8006c1a:	bf00      	nop
 8006c1c:	3724      	adds	r7, #36	@ 0x24
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c24:	4770      	bx	lr
 8006c26:	bf00      	nop
 8006c28:	40023800 	.word	0x40023800
 8006c2c:	40013800 	.word	0x40013800
 8006c30:	40020000 	.word	0x40020000
 8006c34:	40020400 	.word	0x40020400
 8006c38:	40020800 	.word	0x40020800
 8006c3c:	40020c00 	.word	0x40020c00
 8006c40:	40021000 	.word	0x40021000
 8006c44:	40021400 	.word	0x40021400
 8006c48:	40021800 	.word	0x40021800
 8006c4c:	40021c00 	.word	0x40021c00
 8006c50:	40013c00 	.word	0x40013c00

08006c54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	460b      	mov	r3, r1
 8006c5e:	807b      	strh	r3, [r7, #2]
 8006c60:	4613      	mov	r3, r2
 8006c62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006c64:	787b      	ldrb	r3, [r7, #1]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d003      	beq.n	8006c72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006c6a:	887a      	ldrh	r2, [r7, #2]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006c70:	e003      	b.n	8006c7a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006c72:	887b      	ldrh	r3, [r7, #2]
 8006c74:	041a      	lsls	r2, r3, #16
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	619a      	str	r2, [r3, #24]
}
 8006c7a:	bf00      	nop
 8006c7c:	370c      	adds	r7, #12
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c84:	4770      	bx	lr

08006c86 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006c86:	b580      	push	{r7, lr}
 8006c88:	b086      	sub	sp, #24
 8006c8a:	af02      	add	r7, sp, #8
 8006c8c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d101      	bne.n	8006c98 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	e101      	b.n	8006e9c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d106      	bne.n	8006cb8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f00b fd38 	bl	8012728 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2203      	movs	r2, #3
 8006cbc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006cc6:	d102      	bne.n	8006cce <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f005 fbe7 	bl	800c4a6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6818      	ldr	r0, [r3, #0]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	7c1a      	ldrb	r2, [r3, #16]
 8006ce0:	f88d 2000 	strb.w	r2, [sp]
 8006ce4:	3304      	adds	r3, #4
 8006ce6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006ce8:	f005 fac6 	bl	800c278 <USB_CoreInit>
 8006cec:	4603      	mov	r3, r0
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d005      	beq.n	8006cfe <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2202      	movs	r2, #2
 8006cf6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e0ce      	b.n	8006e9c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2100      	movs	r1, #0
 8006d04:	4618      	mov	r0, r3
 8006d06:	f005 fbdf 	bl	800c4c8 <USB_SetCurrentMode>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d005      	beq.n	8006d1c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2202      	movs	r2, #2
 8006d14:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	e0bf      	b.n	8006e9c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	73fb      	strb	r3, [r7, #15]
 8006d20:	e04a      	b.n	8006db8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006d22:	7bfa      	ldrb	r2, [r7, #15]
 8006d24:	6879      	ldr	r1, [r7, #4]
 8006d26:	4613      	mov	r3, r2
 8006d28:	00db      	lsls	r3, r3, #3
 8006d2a:	4413      	add	r3, r2
 8006d2c:	009b      	lsls	r3, r3, #2
 8006d2e:	440b      	add	r3, r1
 8006d30:	3315      	adds	r3, #21
 8006d32:	2201      	movs	r2, #1
 8006d34:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006d36:	7bfa      	ldrb	r2, [r7, #15]
 8006d38:	6879      	ldr	r1, [r7, #4]
 8006d3a:	4613      	mov	r3, r2
 8006d3c:	00db      	lsls	r3, r3, #3
 8006d3e:	4413      	add	r3, r2
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	440b      	add	r3, r1
 8006d44:	3314      	adds	r3, #20
 8006d46:	7bfa      	ldrb	r2, [r7, #15]
 8006d48:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006d4a:	7bfa      	ldrb	r2, [r7, #15]
 8006d4c:	7bfb      	ldrb	r3, [r7, #15]
 8006d4e:	b298      	uxth	r0, r3
 8006d50:	6879      	ldr	r1, [r7, #4]
 8006d52:	4613      	mov	r3, r2
 8006d54:	00db      	lsls	r3, r3, #3
 8006d56:	4413      	add	r3, r2
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	440b      	add	r3, r1
 8006d5c:	332e      	adds	r3, #46	@ 0x2e
 8006d5e:	4602      	mov	r2, r0
 8006d60:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006d62:	7bfa      	ldrb	r2, [r7, #15]
 8006d64:	6879      	ldr	r1, [r7, #4]
 8006d66:	4613      	mov	r3, r2
 8006d68:	00db      	lsls	r3, r3, #3
 8006d6a:	4413      	add	r3, r2
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	440b      	add	r3, r1
 8006d70:	3318      	adds	r3, #24
 8006d72:	2200      	movs	r2, #0
 8006d74:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006d76:	7bfa      	ldrb	r2, [r7, #15]
 8006d78:	6879      	ldr	r1, [r7, #4]
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	00db      	lsls	r3, r3, #3
 8006d7e:	4413      	add	r3, r2
 8006d80:	009b      	lsls	r3, r3, #2
 8006d82:	440b      	add	r3, r1
 8006d84:	331c      	adds	r3, #28
 8006d86:	2200      	movs	r2, #0
 8006d88:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006d8a:	7bfa      	ldrb	r2, [r7, #15]
 8006d8c:	6879      	ldr	r1, [r7, #4]
 8006d8e:	4613      	mov	r3, r2
 8006d90:	00db      	lsls	r3, r3, #3
 8006d92:	4413      	add	r3, r2
 8006d94:	009b      	lsls	r3, r3, #2
 8006d96:	440b      	add	r3, r1
 8006d98:	3320      	adds	r3, #32
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006d9e:	7bfa      	ldrb	r2, [r7, #15]
 8006da0:	6879      	ldr	r1, [r7, #4]
 8006da2:	4613      	mov	r3, r2
 8006da4:	00db      	lsls	r3, r3, #3
 8006da6:	4413      	add	r3, r2
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	440b      	add	r3, r1
 8006dac:	3324      	adds	r3, #36	@ 0x24
 8006dae:	2200      	movs	r2, #0
 8006db0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006db2:	7bfb      	ldrb	r3, [r7, #15]
 8006db4:	3301      	adds	r3, #1
 8006db6:	73fb      	strb	r3, [r7, #15]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	791b      	ldrb	r3, [r3, #4]
 8006dbc:	7bfa      	ldrb	r2, [r7, #15]
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d3af      	bcc.n	8006d22 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	73fb      	strb	r3, [r7, #15]
 8006dc6:	e044      	b.n	8006e52 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006dc8:	7bfa      	ldrb	r2, [r7, #15]
 8006dca:	6879      	ldr	r1, [r7, #4]
 8006dcc:	4613      	mov	r3, r2
 8006dce:	00db      	lsls	r3, r3, #3
 8006dd0:	4413      	add	r3, r2
 8006dd2:	009b      	lsls	r3, r3, #2
 8006dd4:	440b      	add	r3, r1
 8006dd6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006dda:	2200      	movs	r2, #0
 8006ddc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006dde:	7bfa      	ldrb	r2, [r7, #15]
 8006de0:	6879      	ldr	r1, [r7, #4]
 8006de2:	4613      	mov	r3, r2
 8006de4:	00db      	lsls	r3, r3, #3
 8006de6:	4413      	add	r3, r2
 8006de8:	009b      	lsls	r3, r3, #2
 8006dea:	440b      	add	r3, r1
 8006dec:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006df0:	7bfa      	ldrb	r2, [r7, #15]
 8006df2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006df4:	7bfa      	ldrb	r2, [r7, #15]
 8006df6:	6879      	ldr	r1, [r7, #4]
 8006df8:	4613      	mov	r3, r2
 8006dfa:	00db      	lsls	r3, r3, #3
 8006dfc:	4413      	add	r3, r2
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	440b      	add	r3, r1
 8006e02:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006e06:	2200      	movs	r2, #0
 8006e08:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006e0a:	7bfa      	ldrb	r2, [r7, #15]
 8006e0c:	6879      	ldr	r1, [r7, #4]
 8006e0e:	4613      	mov	r3, r2
 8006e10:	00db      	lsls	r3, r3, #3
 8006e12:	4413      	add	r3, r2
 8006e14:	009b      	lsls	r3, r3, #2
 8006e16:	440b      	add	r3, r1
 8006e18:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006e20:	7bfa      	ldrb	r2, [r7, #15]
 8006e22:	6879      	ldr	r1, [r7, #4]
 8006e24:	4613      	mov	r3, r2
 8006e26:	00db      	lsls	r3, r3, #3
 8006e28:	4413      	add	r3, r2
 8006e2a:	009b      	lsls	r3, r3, #2
 8006e2c:	440b      	add	r3, r1
 8006e2e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006e32:	2200      	movs	r2, #0
 8006e34:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006e36:	7bfa      	ldrb	r2, [r7, #15]
 8006e38:	6879      	ldr	r1, [r7, #4]
 8006e3a:	4613      	mov	r3, r2
 8006e3c:	00db      	lsls	r3, r3, #3
 8006e3e:	4413      	add	r3, r2
 8006e40:	009b      	lsls	r3, r3, #2
 8006e42:	440b      	add	r3, r1
 8006e44:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006e48:	2200      	movs	r2, #0
 8006e4a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e4c:	7bfb      	ldrb	r3, [r7, #15]
 8006e4e:	3301      	adds	r3, #1
 8006e50:	73fb      	strb	r3, [r7, #15]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	791b      	ldrb	r3, [r3, #4]
 8006e56:	7bfa      	ldrb	r2, [r7, #15]
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	d3b5      	bcc.n	8006dc8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6818      	ldr	r0, [r3, #0]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	7c1a      	ldrb	r2, [r3, #16]
 8006e64:	f88d 2000 	strb.w	r2, [sp]
 8006e68:	3304      	adds	r3, #4
 8006e6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006e6c:	f005 fb78 	bl	800c560 <USB_DevInit>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d005      	beq.n	8006e82 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2202      	movs	r2, #2
 8006e7a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e00c      	b.n	8006e9c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2200      	movs	r2, #0
 8006e86:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4618      	mov	r0, r3
 8006e96:	f006 fbc2 	bl	800d61e <USB_DevDisconnect>

  return HAL_OK;
 8006e9a:	2300      	movs	r3, #0
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3710      	adds	r7, #16
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b084      	sub	sp, #16
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d101      	bne.n	8006ec0 <HAL_PCD_Start+0x1c>
 8006ebc:	2302      	movs	r3, #2
 8006ebe:	e022      	b.n	8006f06 <HAL_PCD_Start+0x62>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	68db      	ldr	r3, [r3, #12]
 8006ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d009      	beq.n	8006ee8 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d105      	bne.n	8006ee8 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4618      	mov	r0, r3
 8006eee:	f005 fac9 	bl	800c484 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f006 fb70 	bl	800d5dc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2200      	movs	r2, #0
 8006f00:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006f04:	2300      	movs	r3, #0
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3710      	adds	r7, #16
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}

08006f0e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006f0e:	b590      	push	{r4, r7, lr}
 8006f10:	b08d      	sub	sp, #52	@ 0x34
 8006f12:	af00      	add	r7, sp, #0
 8006f14:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f1c:	6a3b      	ldr	r3, [r7, #32]
 8006f1e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4618      	mov	r0, r3
 8006f26:	f006 fc2e 	bl	800d786 <USB_GetMode>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f040 848c 	bne.w	800784a <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4618      	mov	r0, r3
 8006f38:	f006 fb92 	bl	800d660 <USB_ReadInterrupts>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	f000 8482 	beq.w	8007848 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006f44:	69fb      	ldr	r3, [r7, #28]
 8006f46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	0a1b      	lsrs	r3, r3, #8
 8006f4e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f006 fb7f 	bl	800d660 <USB_ReadInterrupts>
 8006f62:	4603      	mov	r3, r0
 8006f64:	f003 0302 	and.w	r3, r3, #2
 8006f68:	2b02      	cmp	r3, #2
 8006f6a:	d107      	bne.n	8006f7c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	695a      	ldr	r2, [r3, #20]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f002 0202 	and.w	r2, r2, #2
 8006f7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4618      	mov	r0, r3
 8006f82:	f006 fb6d 	bl	800d660 <USB_ReadInterrupts>
 8006f86:	4603      	mov	r3, r0
 8006f88:	f003 0310 	and.w	r3, r3, #16
 8006f8c:	2b10      	cmp	r3, #16
 8006f8e:	d161      	bne.n	8007054 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	699a      	ldr	r2, [r3, #24]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f022 0210 	bic.w	r2, r2, #16
 8006f9e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006fa0:	6a3b      	ldr	r3, [r7, #32]
 8006fa2:	6a1b      	ldr	r3, [r3, #32]
 8006fa4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8006fa6:	69bb      	ldr	r3, [r7, #24]
 8006fa8:	f003 020f 	and.w	r2, r3, #15
 8006fac:	4613      	mov	r3, r2
 8006fae:	00db      	lsls	r3, r3, #3
 8006fb0:	4413      	add	r3, r2
 8006fb2:	009b      	lsls	r3, r3, #2
 8006fb4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	4413      	add	r3, r2
 8006fbc:	3304      	adds	r3, #4
 8006fbe:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8006fc6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006fca:	d124      	bne.n	8007016 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006fcc:	69ba      	ldr	r2, [r7, #24]
 8006fce:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8006fd2:	4013      	ands	r3, r2
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d035      	beq.n	8007044 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006fdc:	69bb      	ldr	r3, [r7, #24]
 8006fde:	091b      	lsrs	r3, r3, #4
 8006fe0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006fe2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	461a      	mov	r2, r3
 8006fea:	6a38      	ldr	r0, [r7, #32]
 8006fec:	f006 f9a4 	bl	800d338 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	68da      	ldr	r2, [r3, #12]
 8006ff4:	69bb      	ldr	r3, [r7, #24]
 8006ff6:	091b      	lsrs	r3, r3, #4
 8006ff8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006ffc:	441a      	add	r2, r3
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	695a      	ldr	r2, [r3, #20]
 8007006:	69bb      	ldr	r3, [r7, #24]
 8007008:	091b      	lsrs	r3, r3, #4
 800700a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800700e:	441a      	add	r2, r3
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	615a      	str	r2, [r3, #20]
 8007014:	e016      	b.n	8007044 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8007016:	69bb      	ldr	r3, [r7, #24]
 8007018:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800701c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007020:	d110      	bne.n	8007044 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007028:	2208      	movs	r2, #8
 800702a:	4619      	mov	r1, r3
 800702c:	6a38      	ldr	r0, [r7, #32]
 800702e:	f006 f983 	bl	800d338 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	695a      	ldr	r2, [r3, #20]
 8007036:	69bb      	ldr	r3, [r7, #24]
 8007038:	091b      	lsrs	r3, r3, #4
 800703a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800703e:	441a      	add	r2, r3
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	699a      	ldr	r2, [r3, #24]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f042 0210 	orr.w	r2, r2, #16
 8007052:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4618      	mov	r0, r3
 800705a:	f006 fb01 	bl	800d660 <USB_ReadInterrupts>
 800705e:	4603      	mov	r3, r0
 8007060:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007064:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007068:	f040 80a7 	bne.w	80071ba <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800706c:	2300      	movs	r3, #0
 800706e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4618      	mov	r0, r3
 8007076:	f006 fb06 	bl	800d686 <USB_ReadDevAllOutEpInterrupt>
 800707a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800707c:	e099      	b.n	80071b2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800707e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007080:	f003 0301 	and.w	r3, r3, #1
 8007084:	2b00      	cmp	r3, #0
 8007086:	f000 808e 	beq.w	80071a6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007090:	b2d2      	uxtb	r2, r2
 8007092:	4611      	mov	r1, r2
 8007094:	4618      	mov	r0, r3
 8007096:	f006 fb2a 	bl	800d6ee <USB_ReadDevOutEPInterrupt>
 800709a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	f003 0301 	and.w	r3, r3, #1
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d00c      	beq.n	80070c0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80070a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a8:	015a      	lsls	r2, r3, #5
 80070aa:	69fb      	ldr	r3, [r7, #28]
 80070ac:	4413      	add	r3, r2
 80070ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070b2:	461a      	mov	r2, r3
 80070b4:	2301      	movs	r3, #1
 80070b6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80070b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 fea4 	bl	8007e08 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	f003 0308 	and.w	r3, r3, #8
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d00c      	beq.n	80070e4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80070ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070cc:	015a      	lsls	r2, r3, #5
 80070ce:	69fb      	ldr	r3, [r7, #28]
 80070d0:	4413      	add	r3, r2
 80070d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070d6:	461a      	mov	r2, r3
 80070d8:	2308      	movs	r3, #8
 80070da:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80070dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f000 ff7a 	bl	8007fd8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	f003 0310 	and.w	r3, r3, #16
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d008      	beq.n	8007100 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80070ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f0:	015a      	lsls	r2, r3, #5
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	4413      	add	r3, r2
 80070f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070fa:	461a      	mov	r2, r3
 80070fc:	2310      	movs	r3, #16
 80070fe:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	f003 0302 	and.w	r3, r3, #2
 8007106:	2b00      	cmp	r3, #0
 8007108:	d030      	beq.n	800716c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800710a:	6a3b      	ldr	r3, [r7, #32]
 800710c:	695b      	ldr	r3, [r3, #20]
 800710e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007112:	2b80      	cmp	r3, #128	@ 0x80
 8007114:	d109      	bne.n	800712a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8007116:	69fb      	ldr	r3, [r7, #28]
 8007118:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	69fa      	ldr	r2, [r7, #28]
 8007120:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007124:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007128:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800712a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800712c:	4613      	mov	r3, r2
 800712e:	00db      	lsls	r3, r3, #3
 8007130:	4413      	add	r3, r2
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	4413      	add	r3, r2
 800713c:	3304      	adds	r3, #4
 800713e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	78db      	ldrb	r3, [r3, #3]
 8007144:	2b01      	cmp	r3, #1
 8007146:	d108      	bne.n	800715a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	2200      	movs	r2, #0
 800714c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800714e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007150:	b2db      	uxtb	r3, r3
 8007152:	4619      	mov	r1, r3
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f00b fbed 	bl	8012934 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800715a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715c:	015a      	lsls	r2, r3, #5
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	4413      	add	r3, r2
 8007162:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007166:	461a      	mov	r2, r3
 8007168:	2302      	movs	r3, #2
 800716a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	f003 0320 	and.w	r3, r3, #32
 8007172:	2b00      	cmp	r3, #0
 8007174:	d008      	beq.n	8007188 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007178:	015a      	lsls	r2, r3, #5
 800717a:	69fb      	ldr	r3, [r7, #28]
 800717c:	4413      	add	r3, r2
 800717e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007182:	461a      	mov	r2, r3
 8007184:	2320      	movs	r3, #32
 8007186:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800718e:	2b00      	cmp	r3, #0
 8007190:	d009      	beq.n	80071a6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007194:	015a      	lsls	r2, r3, #5
 8007196:	69fb      	ldr	r3, [r7, #28]
 8007198:	4413      	add	r3, r2
 800719a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800719e:	461a      	mov	r2, r3
 80071a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80071a4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80071a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a8:	3301      	adds	r3, #1
 80071aa:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80071ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ae:	085b      	lsrs	r3, r3, #1
 80071b0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80071b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	f47f af62 	bne.w	800707e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4618      	mov	r0, r3
 80071c0:	f006 fa4e 	bl	800d660 <USB_ReadInterrupts>
 80071c4:	4603      	mov	r3, r0
 80071c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80071ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80071ce:	f040 80db 	bne.w	8007388 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4618      	mov	r0, r3
 80071d8:	f006 fa6f 	bl	800d6ba <USB_ReadDevAllInEpInterrupt>
 80071dc:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80071de:	2300      	movs	r3, #0
 80071e0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80071e2:	e0cd      	b.n	8007380 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80071e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071e6:	f003 0301 	and.w	r3, r3, #1
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	f000 80c2 	beq.w	8007374 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071f6:	b2d2      	uxtb	r2, r2
 80071f8:	4611      	mov	r1, r2
 80071fa:	4618      	mov	r0, r3
 80071fc:	f006 fa95 	bl	800d72a <USB_ReadDevInEPInterrupt>
 8007200:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	f003 0301 	and.w	r3, r3, #1
 8007208:	2b00      	cmp	r3, #0
 800720a:	d057      	beq.n	80072bc <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800720c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800720e:	f003 030f 	and.w	r3, r3, #15
 8007212:	2201      	movs	r2, #1
 8007214:	fa02 f303 	lsl.w	r3, r2, r3
 8007218:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800721a:	69fb      	ldr	r3, [r7, #28]
 800721c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007220:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	43db      	mvns	r3, r3
 8007226:	69f9      	ldr	r1, [r7, #28]
 8007228:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800722c:	4013      	ands	r3, r2
 800722e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8007230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007232:	015a      	lsls	r2, r3, #5
 8007234:	69fb      	ldr	r3, [r7, #28]
 8007236:	4413      	add	r3, r2
 8007238:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800723c:	461a      	mov	r2, r3
 800723e:	2301      	movs	r3, #1
 8007240:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	799b      	ldrb	r3, [r3, #6]
 8007246:	2b01      	cmp	r3, #1
 8007248:	d132      	bne.n	80072b0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800724a:	6879      	ldr	r1, [r7, #4]
 800724c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800724e:	4613      	mov	r3, r2
 8007250:	00db      	lsls	r3, r3, #3
 8007252:	4413      	add	r3, r2
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	440b      	add	r3, r1
 8007258:	3320      	adds	r3, #32
 800725a:	6819      	ldr	r1, [r3, #0]
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007260:	4613      	mov	r3, r2
 8007262:	00db      	lsls	r3, r3, #3
 8007264:	4413      	add	r3, r2
 8007266:	009b      	lsls	r3, r3, #2
 8007268:	4403      	add	r3, r0
 800726a:	331c      	adds	r3, #28
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4419      	add	r1, r3
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007274:	4613      	mov	r3, r2
 8007276:	00db      	lsls	r3, r3, #3
 8007278:	4413      	add	r3, r2
 800727a:	009b      	lsls	r3, r3, #2
 800727c:	4403      	add	r3, r0
 800727e:	3320      	adds	r3, #32
 8007280:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8007282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007284:	2b00      	cmp	r3, #0
 8007286:	d113      	bne.n	80072b0 <HAL_PCD_IRQHandler+0x3a2>
 8007288:	6879      	ldr	r1, [r7, #4]
 800728a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800728c:	4613      	mov	r3, r2
 800728e:	00db      	lsls	r3, r3, #3
 8007290:	4413      	add	r3, r2
 8007292:	009b      	lsls	r3, r3, #2
 8007294:	440b      	add	r3, r1
 8007296:	3324      	adds	r3, #36	@ 0x24
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d108      	bne.n	80072b0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6818      	ldr	r0, [r3, #0]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80072a8:	461a      	mov	r2, r3
 80072aa:	2101      	movs	r1, #1
 80072ac:	f006 fa9c 	bl	800d7e8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80072b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	4619      	mov	r1, r3
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	f00b fab7 	bl	801282a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	f003 0308 	and.w	r3, r3, #8
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d008      	beq.n	80072d8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80072c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c8:	015a      	lsls	r2, r3, #5
 80072ca:	69fb      	ldr	r3, [r7, #28]
 80072cc:	4413      	add	r3, r2
 80072ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072d2:	461a      	mov	r2, r3
 80072d4:	2308      	movs	r3, #8
 80072d6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	f003 0310 	and.w	r3, r3, #16
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d008      	beq.n	80072f4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80072e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e4:	015a      	lsls	r2, r3, #5
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	4413      	add	r3, r2
 80072ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072ee:	461a      	mov	r2, r3
 80072f0:	2310      	movs	r3, #16
 80072f2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d008      	beq.n	8007310 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80072fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007300:	015a      	lsls	r2, r3, #5
 8007302:	69fb      	ldr	r3, [r7, #28]
 8007304:	4413      	add	r3, r2
 8007306:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800730a:	461a      	mov	r2, r3
 800730c:	2340      	movs	r3, #64	@ 0x40
 800730e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	f003 0302 	and.w	r3, r3, #2
 8007316:	2b00      	cmp	r3, #0
 8007318:	d023      	beq.n	8007362 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800731a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800731c:	6a38      	ldr	r0, [r7, #32]
 800731e:	f005 fa83 	bl	800c828 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8007322:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007324:	4613      	mov	r3, r2
 8007326:	00db      	lsls	r3, r3, #3
 8007328:	4413      	add	r3, r2
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	3310      	adds	r3, #16
 800732e:	687a      	ldr	r2, [r7, #4]
 8007330:	4413      	add	r3, r2
 8007332:	3304      	adds	r3, #4
 8007334:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	78db      	ldrb	r3, [r3, #3]
 800733a:	2b01      	cmp	r3, #1
 800733c:	d108      	bne.n	8007350 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	2200      	movs	r2, #0
 8007342:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007346:	b2db      	uxtb	r3, r3
 8007348:	4619      	mov	r1, r3
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f00b fb04 	bl	8012958 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8007350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007352:	015a      	lsls	r2, r3, #5
 8007354:	69fb      	ldr	r3, [r7, #28]
 8007356:	4413      	add	r3, r2
 8007358:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800735c:	461a      	mov	r2, r3
 800735e:	2302      	movs	r3, #2
 8007360:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007368:	2b00      	cmp	r3, #0
 800736a:	d003      	beq.n	8007374 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800736c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 fcbd 	bl	8007cee <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8007374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007376:	3301      	adds	r3, #1
 8007378:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800737a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800737c:	085b      	lsrs	r3, r3, #1
 800737e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8007380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007382:	2b00      	cmp	r3, #0
 8007384:	f47f af2e 	bne.w	80071e4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4618      	mov	r0, r3
 800738e:	f006 f967 	bl	800d660 <USB_ReadInterrupts>
 8007392:	4603      	mov	r3, r0
 8007394:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007398:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800739c:	d122      	bne.n	80073e4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800739e:	69fb      	ldr	r3, [r7, #28]
 80073a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	69fa      	ldr	r2, [r7, #28]
 80073a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80073ac:	f023 0301 	bic.w	r3, r3, #1
 80073b0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d108      	bne.n	80073ce <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2200      	movs	r2, #0
 80073c0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80073c4:	2100      	movs	r1, #0
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f000 fea4 	bl	8008114 <HAL_PCDEx_LPM_Callback>
 80073cc:	e002      	b.n	80073d4 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f00b faa2 	bl	8012918 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	695a      	ldr	r2, [r3, #20]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80073e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4618      	mov	r0, r3
 80073ea:	f006 f939 	bl	800d660 <USB_ReadInterrupts>
 80073ee:	4603      	mov	r3, r0
 80073f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80073f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073f8:	d112      	bne.n	8007420 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80073fa:	69fb      	ldr	r3, [r7, #28]
 80073fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	f003 0301 	and.w	r3, r3, #1
 8007406:	2b01      	cmp	r3, #1
 8007408:	d102      	bne.n	8007410 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f00b fa5e 	bl	80128cc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	695a      	ldr	r2, [r3, #20]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800741e:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4618      	mov	r0, r3
 8007426:	f006 f91b 	bl	800d660 <USB_ReadInterrupts>
 800742a:	4603      	mov	r3, r0
 800742c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007430:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007434:	f040 80b7 	bne.w	80075a6 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800743e:	685b      	ldr	r3, [r3, #4]
 8007440:	69fa      	ldr	r2, [r7, #28]
 8007442:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007446:	f023 0301 	bic.w	r3, r3, #1
 800744a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2110      	movs	r1, #16
 8007452:	4618      	mov	r0, r3
 8007454:	f005 f9e8 	bl	800c828 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007458:	2300      	movs	r3, #0
 800745a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800745c:	e046      	b.n	80074ec <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800745e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007460:	015a      	lsls	r2, r3, #5
 8007462:	69fb      	ldr	r3, [r7, #28]
 8007464:	4413      	add	r3, r2
 8007466:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800746a:	461a      	mov	r2, r3
 800746c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007470:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007474:	015a      	lsls	r2, r3, #5
 8007476:	69fb      	ldr	r3, [r7, #28]
 8007478:	4413      	add	r3, r2
 800747a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007482:	0151      	lsls	r1, r2, #5
 8007484:	69fa      	ldr	r2, [r7, #28]
 8007486:	440a      	add	r2, r1
 8007488:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800748c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007490:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007494:	015a      	lsls	r2, r3, #5
 8007496:	69fb      	ldr	r3, [r7, #28]
 8007498:	4413      	add	r3, r2
 800749a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800749e:	461a      	mov	r2, r3
 80074a0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80074a4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80074a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074a8:	015a      	lsls	r2, r3, #5
 80074aa:	69fb      	ldr	r3, [r7, #28]
 80074ac:	4413      	add	r3, r2
 80074ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074b6:	0151      	lsls	r1, r2, #5
 80074b8:	69fa      	ldr	r2, [r7, #28]
 80074ba:	440a      	add	r2, r1
 80074bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074c0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80074c4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80074c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074c8:	015a      	lsls	r2, r3, #5
 80074ca:	69fb      	ldr	r3, [r7, #28]
 80074cc:	4413      	add	r3, r2
 80074ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074d6:	0151      	lsls	r1, r2, #5
 80074d8:	69fa      	ldr	r2, [r7, #28]
 80074da:	440a      	add	r2, r1
 80074dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074e0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80074e4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80074e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074e8:	3301      	adds	r3, #1
 80074ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	791b      	ldrb	r3, [r3, #4]
 80074f0:	461a      	mov	r2, r3
 80074f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d3b2      	bcc.n	800745e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80074f8:	69fb      	ldr	r3, [r7, #28]
 80074fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074fe:	69db      	ldr	r3, [r3, #28]
 8007500:	69fa      	ldr	r2, [r7, #28]
 8007502:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007506:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800750a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	7bdb      	ldrb	r3, [r3, #15]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d016      	beq.n	8007542 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007514:	69fb      	ldr	r3, [r7, #28]
 8007516:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800751a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800751e:	69fa      	ldr	r2, [r7, #28]
 8007520:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007524:	f043 030b 	orr.w	r3, r3, #11
 8007528:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800752c:	69fb      	ldr	r3, [r7, #28]
 800752e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007534:	69fa      	ldr	r2, [r7, #28]
 8007536:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800753a:	f043 030b 	orr.w	r3, r3, #11
 800753e:	6453      	str	r3, [r2, #68]	@ 0x44
 8007540:	e015      	b.n	800756e <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007542:	69fb      	ldr	r3, [r7, #28]
 8007544:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007548:	695b      	ldr	r3, [r3, #20]
 800754a:	69fa      	ldr	r2, [r7, #28]
 800754c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007550:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007554:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8007558:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800755a:	69fb      	ldr	r3, [r7, #28]
 800755c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007560:	691b      	ldr	r3, [r3, #16]
 8007562:	69fa      	ldr	r2, [r7, #28]
 8007564:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007568:	f043 030b 	orr.w	r3, r3, #11
 800756c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800756e:	69fb      	ldr	r3, [r7, #28]
 8007570:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	69fa      	ldr	r2, [r7, #28]
 8007578:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800757c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007580:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6818      	ldr	r0, [r3, #0]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007590:	461a      	mov	r2, r3
 8007592:	f006 f929 	bl	800d7e8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	695a      	ldr	r2, [r3, #20]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80075a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4618      	mov	r0, r3
 80075ac:	f006 f858 	bl	800d660 <USB_ReadInterrupts>
 80075b0:	4603      	mov	r3, r0
 80075b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80075b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075ba:	d123      	bne.n	8007604 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4618      	mov	r0, r3
 80075c2:	f006 f8ee 	bl	800d7a2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4618      	mov	r0, r3
 80075cc:	f005 f9a5 	bl	800c91a <USB_GetDevSpeed>
 80075d0:	4603      	mov	r3, r0
 80075d2:	461a      	mov	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681c      	ldr	r4, [r3, #0]
 80075dc:	f001 fa0a 	bl	80089f4 <HAL_RCC_GetHCLKFreq>
 80075e0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80075e6:	461a      	mov	r2, r3
 80075e8:	4620      	mov	r0, r4
 80075ea:	f004 fea9 	bl	800c340 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f00b f943 	bl	801287a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	695a      	ldr	r2, [r3, #20]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8007602:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4618      	mov	r0, r3
 800760a:	f006 f829 	bl	800d660 <USB_ReadInterrupts>
 800760e:	4603      	mov	r3, r0
 8007610:	f003 0308 	and.w	r3, r3, #8
 8007614:	2b08      	cmp	r3, #8
 8007616:	d10a      	bne.n	800762e <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f00b f920 	bl	801285e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	695a      	ldr	r2, [r3, #20]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f002 0208 	and.w	r2, r2, #8
 800762c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4618      	mov	r0, r3
 8007634:	f006 f814 	bl	800d660 <USB_ReadInterrupts>
 8007638:	4603      	mov	r3, r0
 800763a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800763e:	2b80      	cmp	r3, #128	@ 0x80
 8007640:	d123      	bne.n	800768a <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8007642:	6a3b      	ldr	r3, [r7, #32]
 8007644:	699b      	ldr	r3, [r3, #24]
 8007646:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800764a:	6a3b      	ldr	r3, [r7, #32]
 800764c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800764e:	2301      	movs	r3, #1
 8007650:	627b      	str	r3, [r7, #36]	@ 0x24
 8007652:	e014      	b.n	800767e <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8007654:	6879      	ldr	r1, [r7, #4]
 8007656:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007658:	4613      	mov	r3, r2
 800765a:	00db      	lsls	r3, r3, #3
 800765c:	4413      	add	r3, r2
 800765e:	009b      	lsls	r3, r3, #2
 8007660:	440b      	add	r3, r1
 8007662:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8007666:	781b      	ldrb	r3, [r3, #0]
 8007668:	2b01      	cmp	r3, #1
 800766a:	d105      	bne.n	8007678 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800766c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766e:	b2db      	uxtb	r3, r3
 8007670:	4619      	mov	r1, r3
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f000 fb0a 	bl	8007c8c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800767a:	3301      	adds	r3, #1
 800767c:	627b      	str	r3, [r7, #36]	@ 0x24
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	791b      	ldrb	r3, [r3, #4]
 8007682:	461a      	mov	r2, r3
 8007684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007686:	4293      	cmp	r3, r2
 8007688:	d3e4      	bcc.n	8007654 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4618      	mov	r0, r3
 8007690:	f005 ffe6 	bl	800d660 <USB_ReadInterrupts>
 8007694:	4603      	mov	r3, r0
 8007696:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800769a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800769e:	d13c      	bne.n	800771a <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80076a0:	2301      	movs	r3, #1
 80076a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80076a4:	e02b      	b.n	80076fe <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80076a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a8:	015a      	lsls	r2, r3, #5
 80076aa:	69fb      	ldr	r3, [r7, #28]
 80076ac:	4413      	add	r3, r2
 80076ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80076b6:	6879      	ldr	r1, [r7, #4]
 80076b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076ba:	4613      	mov	r3, r2
 80076bc:	00db      	lsls	r3, r3, #3
 80076be:	4413      	add	r3, r2
 80076c0:	009b      	lsls	r3, r3, #2
 80076c2:	440b      	add	r3, r1
 80076c4:	3318      	adds	r3, #24
 80076c6:	781b      	ldrb	r3, [r3, #0]
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d115      	bne.n	80076f8 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80076cc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	da12      	bge.n	80076f8 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80076d2:	6879      	ldr	r1, [r7, #4]
 80076d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076d6:	4613      	mov	r3, r2
 80076d8:	00db      	lsls	r3, r3, #3
 80076da:	4413      	add	r3, r2
 80076dc:	009b      	lsls	r3, r3, #2
 80076de:	440b      	add	r3, r1
 80076e0:	3317      	adds	r3, #23
 80076e2:	2201      	movs	r2, #1
 80076e4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80076e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80076ee:	b2db      	uxtb	r3, r3
 80076f0:	4619      	mov	r1, r3
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 faca 	bl	8007c8c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80076f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076fa:	3301      	adds	r3, #1
 80076fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	791b      	ldrb	r3, [r3, #4]
 8007702:	461a      	mov	r2, r3
 8007704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007706:	4293      	cmp	r3, r2
 8007708:	d3cd      	bcc.n	80076a6 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	695a      	ldr	r2, [r3, #20]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8007718:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4618      	mov	r0, r3
 8007720:	f005 ff9e 	bl	800d660 <USB_ReadInterrupts>
 8007724:	4603      	mov	r3, r0
 8007726:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800772a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800772e:	d156      	bne.n	80077de <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007730:	2301      	movs	r3, #1
 8007732:	627b      	str	r3, [r7, #36]	@ 0x24
 8007734:	e045      	b.n	80077c2 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8007736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007738:	015a      	lsls	r2, r3, #5
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	4413      	add	r3, r2
 800773e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007746:	6879      	ldr	r1, [r7, #4]
 8007748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800774a:	4613      	mov	r3, r2
 800774c:	00db      	lsls	r3, r3, #3
 800774e:	4413      	add	r3, r2
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	440b      	add	r3, r1
 8007754:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007758:	781b      	ldrb	r3, [r3, #0]
 800775a:	2b01      	cmp	r3, #1
 800775c:	d12e      	bne.n	80077bc <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800775e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007760:	2b00      	cmp	r3, #0
 8007762:	da2b      	bge.n	80077bc <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	0c1a      	lsrs	r2, r3, #16
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800776e:	4053      	eors	r3, r2
 8007770:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007774:	2b00      	cmp	r3, #0
 8007776:	d121      	bne.n	80077bc <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8007778:	6879      	ldr	r1, [r7, #4]
 800777a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800777c:	4613      	mov	r3, r2
 800777e:	00db      	lsls	r3, r3, #3
 8007780:	4413      	add	r3, r2
 8007782:	009b      	lsls	r3, r3, #2
 8007784:	440b      	add	r3, r1
 8007786:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800778a:	2201      	movs	r2, #1
 800778c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800778e:	6a3b      	ldr	r3, [r7, #32]
 8007790:	699b      	ldr	r3, [r3, #24]
 8007792:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007796:	6a3b      	ldr	r3, [r7, #32]
 8007798:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800779a:	6a3b      	ldr	r3, [r7, #32]
 800779c:	695b      	ldr	r3, [r3, #20]
 800779e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d10a      	bne.n	80077bc <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80077a6:	69fb      	ldr	r3, [r7, #28]
 80077a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	69fa      	ldr	r2, [r7, #28]
 80077b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80077b4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80077b8:	6053      	str	r3, [r2, #4]
            break;
 80077ba:	e008      	b.n	80077ce <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80077bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077be:	3301      	adds	r3, #1
 80077c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	791b      	ldrb	r3, [r3, #4]
 80077c6:	461a      	mov	r2, r3
 80077c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d3b3      	bcc.n	8007736 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	695a      	ldr	r2, [r3, #20]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80077dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	4618      	mov	r0, r3
 80077e4:	f005 ff3c 	bl	800d660 <USB_ReadInterrupts>
 80077e8:	4603      	mov	r3, r0
 80077ea:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80077ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077f2:	d10a      	bne.n	800780a <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f00b f8c1 	bl	801297c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	695a      	ldr	r2, [r3, #20]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007808:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4618      	mov	r0, r3
 8007810:	f005 ff26 	bl	800d660 <USB_ReadInterrupts>
 8007814:	4603      	mov	r3, r0
 8007816:	f003 0304 	and.w	r3, r3, #4
 800781a:	2b04      	cmp	r3, #4
 800781c:	d115      	bne.n	800784a <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	f003 0304 	and.w	r3, r3, #4
 800782c:	2b00      	cmp	r3, #0
 800782e:	d002      	beq.n	8007836 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f00b f8b1 	bl	8012998 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	6859      	ldr	r1, [r3, #4]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	69ba      	ldr	r2, [r7, #24]
 8007842:	430a      	orrs	r2, r1
 8007844:	605a      	str	r2, [r3, #4]
 8007846:	e000      	b.n	800784a <HAL_PCD_IRQHandler+0x93c>
      return;
 8007848:	bf00      	nop
    }
  }
}
 800784a:	3734      	adds	r7, #52	@ 0x34
 800784c:	46bd      	mov	sp, r7
 800784e:	bd90      	pop	{r4, r7, pc}

08007850 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b082      	sub	sp, #8
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	460b      	mov	r3, r1
 800785a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007862:	2b01      	cmp	r3, #1
 8007864:	d101      	bne.n	800786a <HAL_PCD_SetAddress+0x1a>
 8007866:	2302      	movs	r3, #2
 8007868:	e012      	b.n	8007890 <HAL_PCD_SetAddress+0x40>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2201      	movs	r2, #1
 800786e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	78fa      	ldrb	r2, [r7, #3]
 8007876:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	78fa      	ldrb	r2, [r7, #3]
 800787e:	4611      	mov	r1, r2
 8007880:	4618      	mov	r0, r3
 8007882:	f005 fe85 	bl	800d590 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2200      	movs	r2, #0
 800788a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800788e:	2300      	movs	r3, #0
}
 8007890:	4618      	mov	r0, r3
 8007892:	3708      	adds	r7, #8
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
 80078a0:	4608      	mov	r0, r1
 80078a2:	4611      	mov	r1, r2
 80078a4:	461a      	mov	r2, r3
 80078a6:	4603      	mov	r3, r0
 80078a8:	70fb      	strb	r3, [r7, #3]
 80078aa:	460b      	mov	r3, r1
 80078ac:	803b      	strh	r3, [r7, #0]
 80078ae:	4613      	mov	r3, r2
 80078b0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80078b2:	2300      	movs	r3, #0
 80078b4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80078b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	da0f      	bge.n	80078de <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80078be:	78fb      	ldrb	r3, [r7, #3]
 80078c0:	f003 020f 	and.w	r2, r3, #15
 80078c4:	4613      	mov	r3, r2
 80078c6:	00db      	lsls	r3, r3, #3
 80078c8:	4413      	add	r3, r2
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	3310      	adds	r3, #16
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	4413      	add	r3, r2
 80078d2:	3304      	adds	r3, #4
 80078d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2201      	movs	r2, #1
 80078da:	705a      	strb	r2, [r3, #1]
 80078dc:	e00f      	b.n	80078fe <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80078de:	78fb      	ldrb	r3, [r7, #3]
 80078e0:	f003 020f 	and.w	r2, r3, #15
 80078e4:	4613      	mov	r3, r2
 80078e6:	00db      	lsls	r3, r3, #3
 80078e8:	4413      	add	r3, r2
 80078ea:	009b      	lsls	r3, r3, #2
 80078ec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80078f0:	687a      	ldr	r2, [r7, #4]
 80078f2:	4413      	add	r3, r2
 80078f4:	3304      	adds	r3, #4
 80078f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80078fe:	78fb      	ldrb	r3, [r7, #3]
 8007900:	f003 030f 	and.w	r3, r3, #15
 8007904:	b2da      	uxtb	r2, r3
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800790a:	883b      	ldrh	r3, [r7, #0]
 800790c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	78ba      	ldrb	r2, [r7, #2]
 8007918:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	785b      	ldrb	r3, [r3, #1]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d004      	beq.n	800792c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	781b      	ldrb	r3, [r3, #0]
 8007926:	461a      	mov	r2, r3
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800792c:	78bb      	ldrb	r3, [r7, #2]
 800792e:	2b02      	cmp	r3, #2
 8007930:	d102      	bne.n	8007938 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2200      	movs	r2, #0
 8007936:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800793e:	2b01      	cmp	r3, #1
 8007940:	d101      	bne.n	8007946 <HAL_PCD_EP_Open+0xae>
 8007942:	2302      	movs	r3, #2
 8007944:	e00e      	b.n	8007964 <HAL_PCD_EP_Open+0xcc>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2201      	movs	r2, #1
 800794a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	68f9      	ldr	r1, [r7, #12]
 8007954:	4618      	mov	r0, r3
 8007956:	f005 f805 	bl	800c964 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2200      	movs	r2, #0
 800795e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8007962:	7afb      	ldrb	r3, [r7, #11]
}
 8007964:	4618      	mov	r0, r3
 8007966:	3710      	adds	r7, #16
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}

0800796c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	460b      	mov	r3, r1
 8007976:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007978:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800797c:	2b00      	cmp	r3, #0
 800797e:	da0f      	bge.n	80079a0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007980:	78fb      	ldrb	r3, [r7, #3]
 8007982:	f003 020f 	and.w	r2, r3, #15
 8007986:	4613      	mov	r3, r2
 8007988:	00db      	lsls	r3, r3, #3
 800798a:	4413      	add	r3, r2
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	3310      	adds	r3, #16
 8007990:	687a      	ldr	r2, [r7, #4]
 8007992:	4413      	add	r3, r2
 8007994:	3304      	adds	r3, #4
 8007996:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2201      	movs	r2, #1
 800799c:	705a      	strb	r2, [r3, #1]
 800799e:	e00f      	b.n	80079c0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80079a0:	78fb      	ldrb	r3, [r7, #3]
 80079a2:	f003 020f 	and.w	r2, r3, #15
 80079a6:	4613      	mov	r3, r2
 80079a8:	00db      	lsls	r3, r3, #3
 80079aa:	4413      	add	r3, r2
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80079b2:	687a      	ldr	r2, [r7, #4]
 80079b4:	4413      	add	r3, r2
 80079b6:	3304      	adds	r3, #4
 80079b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2200      	movs	r2, #0
 80079be:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80079c0:	78fb      	ldrb	r3, [r7, #3]
 80079c2:	f003 030f 	and.w	r3, r3, #15
 80079c6:	b2da      	uxtb	r2, r3
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d101      	bne.n	80079da <HAL_PCD_EP_Close+0x6e>
 80079d6:	2302      	movs	r3, #2
 80079d8:	e00e      	b.n	80079f8 <HAL_PCD_EP_Close+0x8c>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2201      	movs	r2, #1
 80079de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	68f9      	ldr	r1, [r7, #12]
 80079e8:	4618      	mov	r0, r3
 80079ea:	f005 f843 	bl	800ca74 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2200      	movs	r2, #0
 80079f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80079f6:	2300      	movs	r3, #0
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	3710      	adds	r7, #16
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}

08007a00 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b086      	sub	sp, #24
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	60f8      	str	r0, [r7, #12]
 8007a08:	607a      	str	r2, [r7, #4]
 8007a0a:	603b      	str	r3, [r7, #0]
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007a10:	7afb      	ldrb	r3, [r7, #11]
 8007a12:	f003 020f 	and.w	r2, r3, #15
 8007a16:	4613      	mov	r3, r2
 8007a18:	00db      	lsls	r3, r3, #3
 8007a1a:	4413      	add	r3, r2
 8007a1c:	009b      	lsls	r3, r3, #2
 8007a1e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007a22:	68fa      	ldr	r2, [r7, #12]
 8007a24:	4413      	add	r3, r2
 8007a26:	3304      	adds	r3, #4
 8007a28:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	683a      	ldr	r2, [r7, #0]
 8007a34:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007a42:	7afb      	ldrb	r3, [r7, #11]
 8007a44:	f003 030f 	and.w	r3, r3, #15
 8007a48:	b2da      	uxtb	r2, r3
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	799b      	ldrb	r3, [r3, #6]
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d102      	bne.n	8007a5c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	6818      	ldr	r0, [r3, #0]
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	799b      	ldrb	r3, [r3, #6]
 8007a64:	461a      	mov	r2, r3
 8007a66:	6979      	ldr	r1, [r7, #20]
 8007a68:	f005 f8e0 	bl	800cc2c <USB_EPStartXfer>

  return HAL_OK;
 8007a6c:	2300      	movs	r3, #0
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3718      	adds	r7, #24
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}

08007a76 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007a76:	b480      	push	{r7}
 8007a78:	b083      	sub	sp, #12
 8007a7a:	af00      	add	r7, sp, #0
 8007a7c:	6078      	str	r0, [r7, #4]
 8007a7e:	460b      	mov	r3, r1
 8007a80:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007a82:	78fb      	ldrb	r3, [r7, #3]
 8007a84:	f003 020f 	and.w	r2, r3, #15
 8007a88:	6879      	ldr	r1, [r7, #4]
 8007a8a:	4613      	mov	r3, r2
 8007a8c:	00db      	lsls	r3, r3, #3
 8007a8e:	4413      	add	r3, r2
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	440b      	add	r3, r1
 8007a94:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8007a98:	681b      	ldr	r3, [r3, #0]
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	370c      	adds	r7, #12
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa4:	4770      	bx	lr

08007aa6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007aa6:	b580      	push	{r7, lr}
 8007aa8:	b086      	sub	sp, #24
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	60f8      	str	r0, [r7, #12]
 8007aae:	607a      	str	r2, [r7, #4]
 8007ab0:	603b      	str	r3, [r7, #0]
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ab6:	7afb      	ldrb	r3, [r7, #11]
 8007ab8:	f003 020f 	and.w	r2, r3, #15
 8007abc:	4613      	mov	r3, r2
 8007abe:	00db      	lsls	r3, r3, #3
 8007ac0:	4413      	add	r3, r2
 8007ac2:	009b      	lsls	r3, r3, #2
 8007ac4:	3310      	adds	r3, #16
 8007ac6:	68fa      	ldr	r2, [r7, #12]
 8007ac8:	4413      	add	r3, r2
 8007aca:	3304      	adds	r3, #4
 8007acc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	683a      	ldr	r2, [r7, #0]
 8007ad8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	2200      	movs	r2, #0
 8007ade:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007ae6:	7afb      	ldrb	r3, [r7, #11]
 8007ae8:	f003 030f 	and.w	r3, r3, #15
 8007aec:	b2da      	uxtb	r2, r3
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	799b      	ldrb	r3, [r3, #6]
 8007af6:	2b01      	cmp	r3, #1
 8007af8:	d102      	bne.n	8007b00 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007afa:	687a      	ldr	r2, [r7, #4]
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6818      	ldr	r0, [r3, #0]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	799b      	ldrb	r3, [r3, #6]
 8007b08:	461a      	mov	r2, r3
 8007b0a:	6979      	ldr	r1, [r7, #20]
 8007b0c:	f005 f88e 	bl	800cc2c <USB_EPStartXfer>

  return HAL_OK;
 8007b10:	2300      	movs	r3, #0
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	3718      	adds	r7, #24
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}

08007b1a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007b1a:	b580      	push	{r7, lr}
 8007b1c:	b084      	sub	sp, #16
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	6078      	str	r0, [r7, #4]
 8007b22:	460b      	mov	r3, r1
 8007b24:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007b26:	78fb      	ldrb	r3, [r7, #3]
 8007b28:	f003 030f 	and.w	r3, r3, #15
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	7912      	ldrb	r2, [r2, #4]
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d901      	bls.n	8007b38 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007b34:	2301      	movs	r3, #1
 8007b36:	e04f      	b.n	8007bd8 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007b38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	da0f      	bge.n	8007b60 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b40:	78fb      	ldrb	r3, [r7, #3]
 8007b42:	f003 020f 	and.w	r2, r3, #15
 8007b46:	4613      	mov	r3, r2
 8007b48:	00db      	lsls	r3, r3, #3
 8007b4a:	4413      	add	r3, r2
 8007b4c:	009b      	lsls	r3, r3, #2
 8007b4e:	3310      	adds	r3, #16
 8007b50:	687a      	ldr	r2, [r7, #4]
 8007b52:	4413      	add	r3, r2
 8007b54:	3304      	adds	r3, #4
 8007b56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	705a      	strb	r2, [r3, #1]
 8007b5e:	e00d      	b.n	8007b7c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007b60:	78fa      	ldrb	r2, [r7, #3]
 8007b62:	4613      	mov	r3, r2
 8007b64:	00db      	lsls	r3, r3, #3
 8007b66:	4413      	add	r3, r2
 8007b68:	009b      	lsls	r3, r3, #2
 8007b6a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	4413      	add	r3, r2
 8007b72:	3304      	adds	r3, #4
 8007b74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2201      	movs	r2, #1
 8007b80:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007b82:	78fb      	ldrb	r3, [r7, #3]
 8007b84:	f003 030f 	and.w	r3, r3, #15
 8007b88:	b2da      	uxtb	r2, r3
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d101      	bne.n	8007b9c <HAL_PCD_EP_SetStall+0x82>
 8007b98:	2302      	movs	r3, #2
 8007b9a:	e01d      	b.n	8007bd8 <HAL_PCD_EP_SetStall+0xbe>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	68f9      	ldr	r1, [r7, #12]
 8007baa:	4618      	mov	r0, r3
 8007bac:	f005 fc1c 	bl	800d3e8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007bb0:	78fb      	ldrb	r3, [r7, #3]
 8007bb2:	f003 030f 	and.w	r3, r3, #15
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d109      	bne.n	8007bce <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6818      	ldr	r0, [r3, #0]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	7999      	ldrb	r1, [r3, #6]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007bc8:	461a      	mov	r2, r3
 8007bca:	f005 fe0d 	bl	800d7e8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007bd6:	2300      	movs	r3, #0
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3710      	adds	r7, #16
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}

08007be0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
 8007be8:	460b      	mov	r3, r1
 8007bea:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007bec:	78fb      	ldrb	r3, [r7, #3]
 8007bee:	f003 030f 	and.w	r3, r3, #15
 8007bf2:	687a      	ldr	r2, [r7, #4]
 8007bf4:	7912      	ldrb	r2, [r2, #4]
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d901      	bls.n	8007bfe <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e042      	b.n	8007c84 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007bfe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	da0f      	bge.n	8007c26 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c06:	78fb      	ldrb	r3, [r7, #3]
 8007c08:	f003 020f 	and.w	r2, r3, #15
 8007c0c:	4613      	mov	r3, r2
 8007c0e:	00db      	lsls	r3, r3, #3
 8007c10:	4413      	add	r3, r2
 8007c12:	009b      	lsls	r3, r3, #2
 8007c14:	3310      	adds	r3, #16
 8007c16:	687a      	ldr	r2, [r7, #4]
 8007c18:	4413      	add	r3, r2
 8007c1a:	3304      	adds	r3, #4
 8007c1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2201      	movs	r2, #1
 8007c22:	705a      	strb	r2, [r3, #1]
 8007c24:	e00f      	b.n	8007c46 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007c26:	78fb      	ldrb	r3, [r7, #3]
 8007c28:	f003 020f 	and.w	r2, r3, #15
 8007c2c:	4613      	mov	r3, r2
 8007c2e:	00db      	lsls	r3, r3, #3
 8007c30:	4413      	add	r3, r2
 8007c32:	009b      	lsls	r3, r3, #2
 8007c34:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007c38:	687a      	ldr	r2, [r7, #4]
 8007c3a:	4413      	add	r3, r2
 8007c3c:	3304      	adds	r3, #4
 8007c3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2200      	movs	r2, #0
 8007c44:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007c4c:	78fb      	ldrb	r3, [r7, #3]
 8007c4e:	f003 030f 	and.w	r3, r3, #15
 8007c52:	b2da      	uxtb	r2, r3
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	d101      	bne.n	8007c66 <HAL_PCD_EP_ClrStall+0x86>
 8007c62:	2302      	movs	r3, #2
 8007c64:	e00e      	b.n	8007c84 <HAL_PCD_EP_ClrStall+0xa4>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2201      	movs	r2, #1
 8007c6a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	68f9      	ldr	r1, [r7, #12]
 8007c74:	4618      	mov	r0, r3
 8007c76:	f005 fc25 	bl	800d4c4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007c82:	2300      	movs	r3, #0
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3710      	adds	r7, #16
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b084      	sub	sp, #16
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
 8007c94:	460b      	mov	r3, r1
 8007c96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007c98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	da0c      	bge.n	8007cba <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ca0:	78fb      	ldrb	r3, [r7, #3]
 8007ca2:	f003 020f 	and.w	r2, r3, #15
 8007ca6:	4613      	mov	r3, r2
 8007ca8:	00db      	lsls	r3, r3, #3
 8007caa:	4413      	add	r3, r2
 8007cac:	009b      	lsls	r3, r3, #2
 8007cae:	3310      	adds	r3, #16
 8007cb0:	687a      	ldr	r2, [r7, #4]
 8007cb2:	4413      	add	r3, r2
 8007cb4:	3304      	adds	r3, #4
 8007cb6:	60fb      	str	r3, [r7, #12]
 8007cb8:	e00c      	b.n	8007cd4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007cba:	78fb      	ldrb	r3, [r7, #3]
 8007cbc:	f003 020f 	and.w	r2, r3, #15
 8007cc0:	4613      	mov	r3, r2
 8007cc2:	00db      	lsls	r3, r3, #3
 8007cc4:	4413      	add	r3, r2
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007ccc:	687a      	ldr	r2, [r7, #4]
 8007cce:	4413      	add	r3, r2
 8007cd0:	3304      	adds	r3, #4
 8007cd2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	68f9      	ldr	r1, [r7, #12]
 8007cda:	4618      	mov	r0, r3
 8007cdc:	f005 fa44 	bl	800d168 <USB_EPStopXfer>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	72fb      	strb	r3, [r7, #11]

  return ret;
 8007ce4:	7afb      	ldrb	r3, [r7, #11]
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3710      	adds	r7, #16
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}

08007cee <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007cee:	b580      	push	{r7, lr}
 8007cf0:	b08a      	sub	sp, #40	@ 0x28
 8007cf2:	af02      	add	r7, sp, #8
 8007cf4:	6078      	str	r0, [r7, #4]
 8007cf6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007d02:	683a      	ldr	r2, [r7, #0]
 8007d04:	4613      	mov	r3, r2
 8007d06:	00db      	lsls	r3, r3, #3
 8007d08:	4413      	add	r3, r2
 8007d0a:	009b      	lsls	r3, r3, #2
 8007d0c:	3310      	adds	r3, #16
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	4413      	add	r3, r2
 8007d12:	3304      	adds	r3, #4
 8007d14:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	695a      	ldr	r2, [r3, #20]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	691b      	ldr	r3, [r3, #16]
 8007d1e:	429a      	cmp	r2, r3
 8007d20:	d901      	bls.n	8007d26 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007d22:	2301      	movs	r3, #1
 8007d24:	e06b      	b.n	8007dfe <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	691a      	ldr	r2, [r3, #16]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	695b      	ldr	r3, [r3, #20]
 8007d2e:	1ad3      	subs	r3, r2, r3
 8007d30:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	689b      	ldr	r3, [r3, #8]
 8007d36:	69fa      	ldr	r2, [r7, #28]
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d902      	bls.n	8007d42 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	689b      	ldr	r3, [r3, #8]
 8007d40:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007d42:	69fb      	ldr	r3, [r7, #28]
 8007d44:	3303      	adds	r3, #3
 8007d46:	089b      	lsrs	r3, r3, #2
 8007d48:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007d4a:	e02a      	b.n	8007da2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	691a      	ldr	r2, [r3, #16]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	695b      	ldr	r3, [r3, #20]
 8007d54:	1ad3      	subs	r3, r2, r3
 8007d56:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	69fa      	ldr	r2, [r7, #28]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d902      	bls.n	8007d68 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	689b      	ldr	r3, [r3, #8]
 8007d66:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007d68:	69fb      	ldr	r3, [r7, #28]
 8007d6a:	3303      	adds	r3, #3
 8007d6c:	089b      	lsrs	r3, r3, #2
 8007d6e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	68d9      	ldr	r1, [r3, #12]
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	b2da      	uxtb	r2, r3
 8007d78:	69fb      	ldr	r3, [r7, #28]
 8007d7a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007d80:	9300      	str	r3, [sp, #0]
 8007d82:	4603      	mov	r3, r0
 8007d84:	6978      	ldr	r0, [r7, #20]
 8007d86:	f005 fa99 	bl	800d2bc <USB_WritePacket>

    ep->xfer_buff  += len;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	68da      	ldr	r2, [r3, #12]
 8007d8e:	69fb      	ldr	r3, [r7, #28]
 8007d90:	441a      	add	r2, r3
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	695a      	ldr	r2, [r3, #20]
 8007d9a:	69fb      	ldr	r3, [r7, #28]
 8007d9c:	441a      	add	r2, r3
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	015a      	lsls	r2, r3, #5
 8007da6:	693b      	ldr	r3, [r7, #16]
 8007da8:	4413      	add	r3, r2
 8007daa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dae:	699b      	ldr	r3, [r3, #24]
 8007db0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007db2:	69ba      	ldr	r2, [r7, #24]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d809      	bhi.n	8007dcc <PCD_WriteEmptyTxFifo+0xde>
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	695a      	ldr	r2, [r3, #20]
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	d203      	bcs.n	8007dcc <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	691b      	ldr	r3, [r3, #16]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d1bf      	bne.n	8007d4c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	691a      	ldr	r2, [r3, #16]
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	695b      	ldr	r3, [r3, #20]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d811      	bhi.n	8007dfc <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	f003 030f 	and.w	r3, r3, #15
 8007dde:	2201      	movs	r2, #1
 8007de0:	fa02 f303 	lsl.w	r3, r2, r3
 8007de4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	43db      	mvns	r3, r3
 8007df2:	6939      	ldr	r1, [r7, #16]
 8007df4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007df8:	4013      	ands	r3, r2
 8007dfa:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3720      	adds	r7, #32
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
	...

08007e08 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b088      	sub	sp, #32
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
 8007e10:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e18:	69fb      	ldr	r3, [r7, #28]
 8007e1a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007e1c:	69fb      	ldr	r3, [r7, #28]
 8007e1e:	333c      	adds	r3, #60	@ 0x3c
 8007e20:	3304      	adds	r3, #4
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	015a      	lsls	r2, r3, #5
 8007e2a:	69bb      	ldr	r3, [r7, #24]
 8007e2c:	4413      	add	r3, r2
 8007e2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	799b      	ldrb	r3, [r3, #6]
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	d17b      	bne.n	8007f36 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	f003 0308 	and.w	r3, r3, #8
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d015      	beq.n	8007e74 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	4a61      	ldr	r2, [pc, #388]	@ (8007fd0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	f240 80b9 	bls.w	8007fc4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	f000 80b3 	beq.w	8007fc4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	015a      	lsls	r2, r3, #5
 8007e62:	69bb      	ldr	r3, [r7, #24]
 8007e64:	4413      	add	r3, r2
 8007e66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e70:	6093      	str	r3, [r2, #8]
 8007e72:	e0a7      	b.n	8007fc4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007e74:	693b      	ldr	r3, [r7, #16]
 8007e76:	f003 0320 	and.w	r3, r3, #32
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d009      	beq.n	8007e92 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	015a      	lsls	r2, r3, #5
 8007e82:	69bb      	ldr	r3, [r7, #24]
 8007e84:	4413      	add	r3, r2
 8007e86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	2320      	movs	r3, #32
 8007e8e:	6093      	str	r3, [r2, #8]
 8007e90:	e098      	b.n	8007fc4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	f040 8093 	bne.w	8007fc4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	4a4b      	ldr	r2, [pc, #300]	@ (8007fd0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d90f      	bls.n	8007ec6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d00a      	beq.n	8007ec6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	015a      	lsls	r2, r3, #5
 8007eb4:	69bb      	ldr	r3, [r7, #24]
 8007eb6:	4413      	add	r3, r2
 8007eb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ebc:	461a      	mov	r2, r3
 8007ebe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ec2:	6093      	str	r3, [r2, #8]
 8007ec4:	e07e      	b.n	8007fc4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8007ec6:	683a      	ldr	r2, [r7, #0]
 8007ec8:	4613      	mov	r3, r2
 8007eca:	00db      	lsls	r3, r3, #3
 8007ecc:	4413      	add	r3, r2
 8007ece:	009b      	lsls	r3, r3, #2
 8007ed0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	4413      	add	r3, r2
 8007ed8:	3304      	adds	r3, #4
 8007eda:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	6a1a      	ldr	r2, [r3, #32]
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	0159      	lsls	r1, r3, #5
 8007ee4:	69bb      	ldr	r3, [r7, #24]
 8007ee6:	440b      	add	r3, r1
 8007ee8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eec:	691b      	ldr	r3, [r3, #16]
 8007eee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ef2:	1ad2      	subs	r2, r2, r3
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d114      	bne.n	8007f28 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	691b      	ldr	r3, [r3, #16]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d109      	bne.n	8007f1a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6818      	ldr	r0, [r3, #0]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007f10:	461a      	mov	r2, r3
 8007f12:	2101      	movs	r1, #1
 8007f14:	f005 fc68 	bl	800d7e8 <USB_EP0_OutStart>
 8007f18:	e006      	b.n	8007f28 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	68da      	ldr	r2, [r3, #12]
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	695b      	ldr	r3, [r3, #20]
 8007f22:	441a      	add	r2, r3
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f00a fc60 	bl	80127f4 <HAL_PCD_DataOutStageCallback>
 8007f34:	e046      	b.n	8007fc4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	4a26      	ldr	r2, [pc, #152]	@ (8007fd4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d124      	bne.n	8007f88 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d00a      	beq.n	8007f5e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	015a      	lsls	r2, r3, #5
 8007f4c:	69bb      	ldr	r3, [r7, #24]
 8007f4e:	4413      	add	r3, r2
 8007f50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f54:	461a      	mov	r2, r3
 8007f56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f5a:	6093      	str	r3, [r2, #8]
 8007f5c:	e032      	b.n	8007fc4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	f003 0320 	and.w	r3, r3, #32
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d008      	beq.n	8007f7a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	015a      	lsls	r2, r3, #5
 8007f6c:	69bb      	ldr	r3, [r7, #24]
 8007f6e:	4413      	add	r3, r2
 8007f70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f74:	461a      	mov	r2, r3
 8007f76:	2320      	movs	r3, #32
 8007f78:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	b2db      	uxtb	r3, r3
 8007f7e:	4619      	mov	r1, r3
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f00a fc37 	bl	80127f4 <HAL_PCD_DataOutStageCallback>
 8007f86:	e01d      	b.n	8007fc4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d114      	bne.n	8007fb8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007f8e:	6879      	ldr	r1, [r7, #4]
 8007f90:	683a      	ldr	r2, [r7, #0]
 8007f92:	4613      	mov	r3, r2
 8007f94:	00db      	lsls	r3, r3, #3
 8007f96:	4413      	add	r3, r2
 8007f98:	009b      	lsls	r3, r3, #2
 8007f9a:	440b      	add	r3, r1
 8007f9c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d108      	bne.n	8007fb8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6818      	ldr	r0, [r3, #0]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	2100      	movs	r1, #0
 8007fb4:	f005 fc18 	bl	800d7e8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	b2db      	uxtb	r3, r3
 8007fbc:	4619      	mov	r1, r3
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f00a fc18 	bl	80127f4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007fc4:	2300      	movs	r3, #0
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3720      	adds	r7, #32
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	4f54300a 	.word	0x4f54300a
 8007fd4:	4f54310a 	.word	0x4f54310a

08007fd8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b086      	sub	sp, #24
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	333c      	adds	r3, #60	@ 0x3c
 8007ff0:	3304      	adds	r3, #4
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	015a      	lsls	r2, r3, #5
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008002:	689b      	ldr	r3, [r3, #8]
 8008004:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	4a15      	ldr	r2, [pc, #84]	@ (8008060 <PCD_EP_OutSetupPacket_int+0x88>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d90e      	bls.n	800802c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008014:	2b00      	cmp	r3, #0
 8008016:	d009      	beq.n	800802c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	015a      	lsls	r2, r3, #5
 800801c:	693b      	ldr	r3, [r7, #16]
 800801e:	4413      	add	r3, r2
 8008020:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008024:	461a      	mov	r2, r3
 8008026:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800802a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f00a fbcf 	bl	80127d0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	4a0a      	ldr	r2, [pc, #40]	@ (8008060 <PCD_EP_OutSetupPacket_int+0x88>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d90c      	bls.n	8008054 <PCD_EP_OutSetupPacket_int+0x7c>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	799b      	ldrb	r3, [r3, #6]
 800803e:	2b01      	cmp	r3, #1
 8008040:	d108      	bne.n	8008054 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6818      	ldr	r0, [r3, #0]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800804c:	461a      	mov	r2, r3
 800804e:	2101      	movs	r1, #1
 8008050:	f005 fbca 	bl	800d7e8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8008054:	2300      	movs	r3, #0
}
 8008056:	4618      	mov	r0, r3
 8008058:	3718      	adds	r7, #24
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
 800805e:	bf00      	nop
 8008060:	4f54300a 	.word	0x4f54300a

08008064 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8008064:	b480      	push	{r7}
 8008066:	b085      	sub	sp, #20
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
 800806c:	460b      	mov	r3, r1
 800806e:	70fb      	strb	r3, [r7, #3]
 8008070:	4613      	mov	r3, r2
 8008072:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800807a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800807c:	78fb      	ldrb	r3, [r7, #3]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d107      	bne.n	8008092 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8008082:	883b      	ldrh	r3, [r7, #0]
 8008084:	0419      	lsls	r1, r3, #16
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	68ba      	ldr	r2, [r7, #8]
 800808c:	430a      	orrs	r2, r1
 800808e:	629a      	str	r2, [r3, #40]	@ 0x28
 8008090:	e028      	b.n	80080e4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008098:	0c1b      	lsrs	r3, r3, #16
 800809a:	68ba      	ldr	r2, [r7, #8]
 800809c:	4413      	add	r3, r2
 800809e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80080a0:	2300      	movs	r3, #0
 80080a2:	73fb      	strb	r3, [r7, #15]
 80080a4:	e00d      	b.n	80080c2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	7bfb      	ldrb	r3, [r7, #15]
 80080ac:	3340      	adds	r3, #64	@ 0x40
 80080ae:	009b      	lsls	r3, r3, #2
 80080b0:	4413      	add	r3, r2
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	0c1b      	lsrs	r3, r3, #16
 80080b6:	68ba      	ldr	r2, [r7, #8]
 80080b8:	4413      	add	r3, r2
 80080ba:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80080bc:	7bfb      	ldrb	r3, [r7, #15]
 80080be:	3301      	adds	r3, #1
 80080c0:	73fb      	strb	r3, [r7, #15]
 80080c2:	7bfa      	ldrb	r2, [r7, #15]
 80080c4:	78fb      	ldrb	r3, [r7, #3]
 80080c6:	3b01      	subs	r3, #1
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d3ec      	bcc.n	80080a6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80080cc:	883b      	ldrh	r3, [r7, #0]
 80080ce:	0418      	lsls	r0, r3, #16
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6819      	ldr	r1, [r3, #0]
 80080d4:	78fb      	ldrb	r3, [r7, #3]
 80080d6:	3b01      	subs	r3, #1
 80080d8:	68ba      	ldr	r2, [r7, #8]
 80080da:	4302      	orrs	r2, r0
 80080dc:	3340      	adds	r3, #64	@ 0x40
 80080de:	009b      	lsls	r3, r3, #2
 80080e0:	440b      	add	r3, r1
 80080e2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80080e4:	2300      	movs	r3, #0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3714      	adds	r7, #20
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr

080080f2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80080f2:	b480      	push	{r7}
 80080f4:	b083      	sub	sp, #12
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	6078      	str	r0, [r7, #4]
 80080fa:	460b      	mov	r3, r1
 80080fc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	887a      	ldrh	r2, [r7, #2]
 8008104:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008106:	2300      	movs	r3, #0
}
 8008108:	4618      	mov	r0, r3
 800810a:	370c      	adds	r7, #12
 800810c:	46bd      	mov	sp, r7
 800810e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008112:	4770      	bx	lr

08008114 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008114:	b480      	push	{r7}
 8008116:	b083      	sub	sp, #12
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	460b      	mov	r3, r1
 800811e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008120:	bf00      	nop
 8008122:	370c      	adds	r7, #12
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr

0800812c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b086      	sub	sp, #24
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d101      	bne.n	800813e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800813a:	2301      	movs	r3, #1
 800813c:	e267      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 0301 	and.w	r3, r3, #1
 8008146:	2b00      	cmp	r3, #0
 8008148:	d075      	beq.n	8008236 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800814a:	4b88      	ldr	r3, [pc, #544]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	f003 030c 	and.w	r3, r3, #12
 8008152:	2b04      	cmp	r3, #4
 8008154:	d00c      	beq.n	8008170 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008156:	4b85      	ldr	r3, [pc, #532]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 8008158:	689b      	ldr	r3, [r3, #8]
 800815a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800815e:	2b08      	cmp	r3, #8
 8008160:	d112      	bne.n	8008188 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008162:	4b82      	ldr	r3, [pc, #520]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800816a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800816e:	d10b      	bne.n	8008188 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008170:	4b7e      	ldr	r3, [pc, #504]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008178:	2b00      	cmp	r3, #0
 800817a:	d05b      	beq.n	8008234 <HAL_RCC_OscConfig+0x108>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d157      	bne.n	8008234 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008184:	2301      	movs	r3, #1
 8008186:	e242      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008190:	d106      	bne.n	80081a0 <HAL_RCC_OscConfig+0x74>
 8008192:	4b76      	ldr	r3, [pc, #472]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a75      	ldr	r2, [pc, #468]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 8008198:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800819c:	6013      	str	r3, [r2, #0]
 800819e:	e01d      	b.n	80081dc <HAL_RCC_OscConfig+0xb0>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80081a8:	d10c      	bne.n	80081c4 <HAL_RCC_OscConfig+0x98>
 80081aa:	4b70      	ldr	r3, [pc, #448]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a6f      	ldr	r2, [pc, #444]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 80081b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80081b4:	6013      	str	r3, [r2, #0]
 80081b6:	4b6d      	ldr	r3, [pc, #436]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4a6c      	ldr	r2, [pc, #432]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 80081bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80081c0:	6013      	str	r3, [r2, #0]
 80081c2:	e00b      	b.n	80081dc <HAL_RCC_OscConfig+0xb0>
 80081c4:	4b69      	ldr	r3, [pc, #420]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a68      	ldr	r2, [pc, #416]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 80081ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80081ce:	6013      	str	r3, [r2, #0]
 80081d0:	4b66      	ldr	r3, [pc, #408]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a65      	ldr	r2, [pc, #404]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 80081d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80081da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d013      	beq.n	800820c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80081e4:	f7fd fe86 	bl	8005ef4 <HAL_GetTick>
 80081e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081ea:	e008      	b.n	80081fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081ec:	f7fd fe82 	bl	8005ef4 <HAL_GetTick>
 80081f0:	4602      	mov	r2, r0
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	1ad3      	subs	r3, r2, r3
 80081f6:	2b64      	cmp	r3, #100	@ 0x64
 80081f8:	d901      	bls.n	80081fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80081fa:	2303      	movs	r3, #3
 80081fc:	e207      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081fe:	4b5b      	ldr	r3, [pc, #364]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008206:	2b00      	cmp	r3, #0
 8008208:	d0f0      	beq.n	80081ec <HAL_RCC_OscConfig+0xc0>
 800820a:	e014      	b.n	8008236 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800820c:	f7fd fe72 	bl	8005ef4 <HAL_GetTick>
 8008210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008212:	e008      	b.n	8008226 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008214:	f7fd fe6e 	bl	8005ef4 <HAL_GetTick>
 8008218:	4602      	mov	r2, r0
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	1ad3      	subs	r3, r2, r3
 800821e:	2b64      	cmp	r3, #100	@ 0x64
 8008220:	d901      	bls.n	8008226 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008222:	2303      	movs	r3, #3
 8008224:	e1f3      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008226:	4b51      	ldr	r3, [pc, #324]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1f0      	bne.n	8008214 <HAL_RCC_OscConfig+0xe8>
 8008232:	e000      	b.n	8008236 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008234:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f003 0302 	and.w	r3, r3, #2
 800823e:	2b00      	cmp	r3, #0
 8008240:	d063      	beq.n	800830a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008242:	4b4a      	ldr	r3, [pc, #296]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 8008244:	689b      	ldr	r3, [r3, #8]
 8008246:	f003 030c 	and.w	r3, r3, #12
 800824a:	2b00      	cmp	r3, #0
 800824c:	d00b      	beq.n	8008266 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800824e:	4b47      	ldr	r3, [pc, #284]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008256:	2b08      	cmp	r3, #8
 8008258:	d11c      	bne.n	8008294 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800825a:	4b44      	ldr	r3, [pc, #272]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008262:	2b00      	cmp	r3, #0
 8008264:	d116      	bne.n	8008294 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008266:	4b41      	ldr	r3, [pc, #260]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f003 0302 	and.w	r3, r3, #2
 800826e:	2b00      	cmp	r3, #0
 8008270:	d005      	beq.n	800827e <HAL_RCC_OscConfig+0x152>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	68db      	ldr	r3, [r3, #12]
 8008276:	2b01      	cmp	r3, #1
 8008278:	d001      	beq.n	800827e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800827a:	2301      	movs	r3, #1
 800827c:	e1c7      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800827e:	4b3b      	ldr	r3, [pc, #236]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	691b      	ldr	r3, [r3, #16]
 800828a:	00db      	lsls	r3, r3, #3
 800828c:	4937      	ldr	r1, [pc, #220]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 800828e:	4313      	orrs	r3, r2
 8008290:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008292:	e03a      	b.n	800830a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d020      	beq.n	80082de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800829c:	4b34      	ldr	r3, [pc, #208]	@ (8008370 <HAL_RCC_OscConfig+0x244>)
 800829e:	2201      	movs	r2, #1
 80082a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082a2:	f7fd fe27 	bl	8005ef4 <HAL_GetTick>
 80082a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082a8:	e008      	b.n	80082bc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80082aa:	f7fd fe23 	bl	8005ef4 <HAL_GetTick>
 80082ae:	4602      	mov	r2, r0
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	1ad3      	subs	r3, r2, r3
 80082b4:	2b02      	cmp	r3, #2
 80082b6:	d901      	bls.n	80082bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80082b8:	2303      	movs	r3, #3
 80082ba:	e1a8      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082bc:	4b2b      	ldr	r3, [pc, #172]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f003 0302 	and.w	r3, r3, #2
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d0f0      	beq.n	80082aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082c8:	4b28      	ldr	r3, [pc, #160]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	691b      	ldr	r3, [r3, #16]
 80082d4:	00db      	lsls	r3, r3, #3
 80082d6:	4925      	ldr	r1, [pc, #148]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 80082d8:	4313      	orrs	r3, r2
 80082da:	600b      	str	r3, [r1, #0]
 80082dc:	e015      	b.n	800830a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80082de:	4b24      	ldr	r3, [pc, #144]	@ (8008370 <HAL_RCC_OscConfig+0x244>)
 80082e0:	2200      	movs	r2, #0
 80082e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082e4:	f7fd fe06 	bl	8005ef4 <HAL_GetTick>
 80082e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082ea:	e008      	b.n	80082fe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80082ec:	f7fd fe02 	bl	8005ef4 <HAL_GetTick>
 80082f0:	4602      	mov	r2, r0
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	1ad3      	subs	r3, r2, r3
 80082f6:	2b02      	cmp	r3, #2
 80082f8:	d901      	bls.n	80082fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80082fa:	2303      	movs	r3, #3
 80082fc:	e187      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082fe:	4b1b      	ldr	r3, [pc, #108]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f003 0302 	and.w	r3, r3, #2
 8008306:	2b00      	cmp	r3, #0
 8008308:	d1f0      	bne.n	80082ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f003 0308 	and.w	r3, r3, #8
 8008312:	2b00      	cmp	r3, #0
 8008314:	d036      	beq.n	8008384 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	695b      	ldr	r3, [r3, #20]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d016      	beq.n	800834c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800831e:	4b15      	ldr	r3, [pc, #84]	@ (8008374 <HAL_RCC_OscConfig+0x248>)
 8008320:	2201      	movs	r2, #1
 8008322:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008324:	f7fd fde6 	bl	8005ef4 <HAL_GetTick>
 8008328:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800832a:	e008      	b.n	800833e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800832c:	f7fd fde2 	bl	8005ef4 <HAL_GetTick>
 8008330:	4602      	mov	r2, r0
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	1ad3      	subs	r3, r2, r3
 8008336:	2b02      	cmp	r3, #2
 8008338:	d901      	bls.n	800833e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800833a:	2303      	movs	r3, #3
 800833c:	e167      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800833e:	4b0b      	ldr	r3, [pc, #44]	@ (800836c <HAL_RCC_OscConfig+0x240>)
 8008340:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008342:	f003 0302 	and.w	r3, r3, #2
 8008346:	2b00      	cmp	r3, #0
 8008348:	d0f0      	beq.n	800832c <HAL_RCC_OscConfig+0x200>
 800834a:	e01b      	b.n	8008384 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800834c:	4b09      	ldr	r3, [pc, #36]	@ (8008374 <HAL_RCC_OscConfig+0x248>)
 800834e:	2200      	movs	r2, #0
 8008350:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008352:	f7fd fdcf 	bl	8005ef4 <HAL_GetTick>
 8008356:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008358:	e00e      	b.n	8008378 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800835a:	f7fd fdcb 	bl	8005ef4 <HAL_GetTick>
 800835e:	4602      	mov	r2, r0
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	1ad3      	subs	r3, r2, r3
 8008364:	2b02      	cmp	r3, #2
 8008366:	d907      	bls.n	8008378 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008368:	2303      	movs	r3, #3
 800836a:	e150      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
 800836c:	40023800 	.word	0x40023800
 8008370:	42470000 	.word	0x42470000
 8008374:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008378:	4b88      	ldr	r3, [pc, #544]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 800837a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800837c:	f003 0302 	and.w	r3, r3, #2
 8008380:	2b00      	cmp	r3, #0
 8008382:	d1ea      	bne.n	800835a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f003 0304 	and.w	r3, r3, #4
 800838c:	2b00      	cmp	r3, #0
 800838e:	f000 8097 	beq.w	80084c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008392:	2300      	movs	r3, #0
 8008394:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008396:	4b81      	ldr	r3, [pc, #516]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 8008398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800839a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d10f      	bne.n	80083c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80083a2:	2300      	movs	r3, #0
 80083a4:	60bb      	str	r3, [r7, #8]
 80083a6:	4b7d      	ldr	r3, [pc, #500]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 80083a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083aa:	4a7c      	ldr	r2, [pc, #496]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 80083ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80083b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80083b2:	4b7a      	ldr	r3, [pc, #488]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 80083b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80083ba:	60bb      	str	r3, [r7, #8]
 80083bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80083be:	2301      	movs	r3, #1
 80083c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083c2:	4b77      	ldr	r3, [pc, #476]	@ (80085a0 <HAL_RCC_OscConfig+0x474>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d118      	bne.n	8008400 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80083ce:	4b74      	ldr	r3, [pc, #464]	@ (80085a0 <HAL_RCC_OscConfig+0x474>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a73      	ldr	r2, [pc, #460]	@ (80085a0 <HAL_RCC_OscConfig+0x474>)
 80083d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80083d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80083da:	f7fd fd8b 	bl	8005ef4 <HAL_GetTick>
 80083de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083e0:	e008      	b.n	80083f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083e2:	f7fd fd87 	bl	8005ef4 <HAL_GetTick>
 80083e6:	4602      	mov	r2, r0
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	1ad3      	subs	r3, r2, r3
 80083ec:	2b02      	cmp	r3, #2
 80083ee:	d901      	bls.n	80083f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80083f0:	2303      	movs	r3, #3
 80083f2:	e10c      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083f4:	4b6a      	ldr	r3, [pc, #424]	@ (80085a0 <HAL_RCC_OscConfig+0x474>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d0f0      	beq.n	80083e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	2b01      	cmp	r3, #1
 8008406:	d106      	bne.n	8008416 <HAL_RCC_OscConfig+0x2ea>
 8008408:	4b64      	ldr	r3, [pc, #400]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 800840a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800840c:	4a63      	ldr	r2, [pc, #396]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 800840e:	f043 0301 	orr.w	r3, r3, #1
 8008412:	6713      	str	r3, [r2, #112]	@ 0x70
 8008414:	e01c      	b.n	8008450 <HAL_RCC_OscConfig+0x324>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	689b      	ldr	r3, [r3, #8]
 800841a:	2b05      	cmp	r3, #5
 800841c:	d10c      	bne.n	8008438 <HAL_RCC_OscConfig+0x30c>
 800841e:	4b5f      	ldr	r3, [pc, #380]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 8008420:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008422:	4a5e      	ldr	r2, [pc, #376]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 8008424:	f043 0304 	orr.w	r3, r3, #4
 8008428:	6713      	str	r3, [r2, #112]	@ 0x70
 800842a:	4b5c      	ldr	r3, [pc, #368]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 800842c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800842e:	4a5b      	ldr	r2, [pc, #364]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 8008430:	f043 0301 	orr.w	r3, r3, #1
 8008434:	6713      	str	r3, [r2, #112]	@ 0x70
 8008436:	e00b      	b.n	8008450 <HAL_RCC_OscConfig+0x324>
 8008438:	4b58      	ldr	r3, [pc, #352]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 800843a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800843c:	4a57      	ldr	r2, [pc, #348]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 800843e:	f023 0301 	bic.w	r3, r3, #1
 8008442:	6713      	str	r3, [r2, #112]	@ 0x70
 8008444:	4b55      	ldr	r3, [pc, #340]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 8008446:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008448:	4a54      	ldr	r2, [pc, #336]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 800844a:	f023 0304 	bic.w	r3, r3, #4
 800844e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	689b      	ldr	r3, [r3, #8]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d015      	beq.n	8008484 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008458:	f7fd fd4c 	bl	8005ef4 <HAL_GetTick>
 800845c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800845e:	e00a      	b.n	8008476 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008460:	f7fd fd48 	bl	8005ef4 <HAL_GetTick>
 8008464:	4602      	mov	r2, r0
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	1ad3      	subs	r3, r2, r3
 800846a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800846e:	4293      	cmp	r3, r2
 8008470:	d901      	bls.n	8008476 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008472:	2303      	movs	r3, #3
 8008474:	e0cb      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008476:	4b49      	ldr	r3, [pc, #292]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 8008478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800847a:	f003 0302 	and.w	r3, r3, #2
 800847e:	2b00      	cmp	r3, #0
 8008480:	d0ee      	beq.n	8008460 <HAL_RCC_OscConfig+0x334>
 8008482:	e014      	b.n	80084ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008484:	f7fd fd36 	bl	8005ef4 <HAL_GetTick>
 8008488:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800848a:	e00a      	b.n	80084a2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800848c:	f7fd fd32 	bl	8005ef4 <HAL_GetTick>
 8008490:	4602      	mov	r2, r0
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	1ad3      	subs	r3, r2, r3
 8008496:	f241 3288 	movw	r2, #5000	@ 0x1388
 800849a:	4293      	cmp	r3, r2
 800849c:	d901      	bls.n	80084a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800849e:	2303      	movs	r3, #3
 80084a0:	e0b5      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80084a2:	4b3e      	ldr	r3, [pc, #248]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 80084a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084a6:	f003 0302 	and.w	r3, r3, #2
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d1ee      	bne.n	800848c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80084ae:	7dfb      	ldrb	r3, [r7, #23]
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	d105      	bne.n	80084c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80084b4:	4b39      	ldr	r3, [pc, #228]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 80084b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084b8:	4a38      	ldr	r2, [pc, #224]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 80084ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084be:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	699b      	ldr	r3, [r3, #24]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	f000 80a1 	beq.w	800860c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80084ca:	4b34      	ldr	r3, [pc, #208]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	f003 030c 	and.w	r3, r3, #12
 80084d2:	2b08      	cmp	r3, #8
 80084d4:	d05c      	beq.n	8008590 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	699b      	ldr	r3, [r3, #24]
 80084da:	2b02      	cmp	r3, #2
 80084dc:	d141      	bne.n	8008562 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084de:	4b31      	ldr	r3, [pc, #196]	@ (80085a4 <HAL_RCC_OscConfig+0x478>)
 80084e0:	2200      	movs	r2, #0
 80084e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084e4:	f7fd fd06 	bl	8005ef4 <HAL_GetTick>
 80084e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084ea:	e008      	b.n	80084fe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084ec:	f7fd fd02 	bl	8005ef4 <HAL_GetTick>
 80084f0:	4602      	mov	r2, r0
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	1ad3      	subs	r3, r2, r3
 80084f6:	2b02      	cmp	r3, #2
 80084f8:	d901      	bls.n	80084fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80084fa:	2303      	movs	r3, #3
 80084fc:	e087      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084fe:	4b27      	ldr	r3, [pc, #156]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1f0      	bne.n	80084ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	69da      	ldr	r2, [r3, #28]
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6a1b      	ldr	r3, [r3, #32]
 8008512:	431a      	orrs	r2, r3
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008518:	019b      	lsls	r3, r3, #6
 800851a:	431a      	orrs	r2, r3
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008520:	085b      	lsrs	r3, r3, #1
 8008522:	3b01      	subs	r3, #1
 8008524:	041b      	lsls	r3, r3, #16
 8008526:	431a      	orrs	r2, r3
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800852c:	061b      	lsls	r3, r3, #24
 800852e:	491b      	ldr	r1, [pc, #108]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 8008530:	4313      	orrs	r3, r2
 8008532:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008534:	4b1b      	ldr	r3, [pc, #108]	@ (80085a4 <HAL_RCC_OscConfig+0x478>)
 8008536:	2201      	movs	r2, #1
 8008538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800853a:	f7fd fcdb 	bl	8005ef4 <HAL_GetTick>
 800853e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008540:	e008      	b.n	8008554 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008542:	f7fd fcd7 	bl	8005ef4 <HAL_GetTick>
 8008546:	4602      	mov	r2, r0
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	1ad3      	subs	r3, r2, r3
 800854c:	2b02      	cmp	r3, #2
 800854e:	d901      	bls.n	8008554 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008550:	2303      	movs	r3, #3
 8008552:	e05c      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008554:	4b11      	ldr	r3, [pc, #68]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800855c:	2b00      	cmp	r3, #0
 800855e:	d0f0      	beq.n	8008542 <HAL_RCC_OscConfig+0x416>
 8008560:	e054      	b.n	800860c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008562:	4b10      	ldr	r3, [pc, #64]	@ (80085a4 <HAL_RCC_OscConfig+0x478>)
 8008564:	2200      	movs	r2, #0
 8008566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008568:	f7fd fcc4 	bl	8005ef4 <HAL_GetTick>
 800856c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800856e:	e008      	b.n	8008582 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008570:	f7fd fcc0 	bl	8005ef4 <HAL_GetTick>
 8008574:	4602      	mov	r2, r0
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	1ad3      	subs	r3, r2, r3
 800857a:	2b02      	cmp	r3, #2
 800857c:	d901      	bls.n	8008582 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800857e:	2303      	movs	r3, #3
 8008580:	e045      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008582:	4b06      	ldr	r3, [pc, #24]	@ (800859c <HAL_RCC_OscConfig+0x470>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800858a:	2b00      	cmp	r3, #0
 800858c:	d1f0      	bne.n	8008570 <HAL_RCC_OscConfig+0x444>
 800858e:	e03d      	b.n	800860c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	699b      	ldr	r3, [r3, #24]
 8008594:	2b01      	cmp	r3, #1
 8008596:	d107      	bne.n	80085a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008598:	2301      	movs	r3, #1
 800859a:	e038      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
 800859c:	40023800 	.word	0x40023800
 80085a0:	40007000 	.word	0x40007000
 80085a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80085a8:	4b1b      	ldr	r3, [pc, #108]	@ (8008618 <HAL_RCC_OscConfig+0x4ec>)
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	699b      	ldr	r3, [r3, #24]
 80085b2:	2b01      	cmp	r3, #1
 80085b4:	d028      	beq.n	8008608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d121      	bne.n	8008608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80085ce:	429a      	cmp	r2, r3
 80085d0:	d11a      	bne.n	8008608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80085d2:	68fa      	ldr	r2, [r7, #12]
 80085d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80085d8:	4013      	ands	r3, r2
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80085de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d111      	bne.n	8008608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085ee:	085b      	lsrs	r3, r3, #1
 80085f0:	3b01      	subs	r3, #1
 80085f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d107      	bne.n	8008608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008602:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008604:	429a      	cmp	r2, r3
 8008606:	d001      	beq.n	800860c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008608:	2301      	movs	r3, #1
 800860a:	e000      	b.n	800860e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800860c:	2300      	movs	r3, #0
}
 800860e:	4618      	mov	r0, r3
 8008610:	3718      	adds	r7, #24
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop
 8008618:	40023800 	.word	0x40023800

0800861c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b084      	sub	sp, #16
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
 8008624:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d101      	bne.n	8008630 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800862c:	2301      	movs	r3, #1
 800862e:	e0cc      	b.n	80087ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008630:	4b68      	ldr	r3, [pc, #416]	@ (80087d4 <HAL_RCC_ClockConfig+0x1b8>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f003 0307 	and.w	r3, r3, #7
 8008638:	683a      	ldr	r2, [r7, #0]
 800863a:	429a      	cmp	r2, r3
 800863c:	d90c      	bls.n	8008658 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800863e:	4b65      	ldr	r3, [pc, #404]	@ (80087d4 <HAL_RCC_ClockConfig+0x1b8>)
 8008640:	683a      	ldr	r2, [r7, #0]
 8008642:	b2d2      	uxtb	r2, r2
 8008644:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008646:	4b63      	ldr	r3, [pc, #396]	@ (80087d4 <HAL_RCC_ClockConfig+0x1b8>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f003 0307 	and.w	r3, r3, #7
 800864e:	683a      	ldr	r2, [r7, #0]
 8008650:	429a      	cmp	r2, r3
 8008652:	d001      	beq.n	8008658 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008654:	2301      	movs	r3, #1
 8008656:	e0b8      	b.n	80087ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f003 0302 	and.w	r3, r3, #2
 8008660:	2b00      	cmp	r3, #0
 8008662:	d020      	beq.n	80086a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f003 0304 	and.w	r3, r3, #4
 800866c:	2b00      	cmp	r3, #0
 800866e:	d005      	beq.n	800867c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008670:	4b59      	ldr	r3, [pc, #356]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	4a58      	ldr	r2, [pc, #352]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008676:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800867a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f003 0308 	and.w	r3, r3, #8
 8008684:	2b00      	cmp	r3, #0
 8008686:	d005      	beq.n	8008694 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008688:	4b53      	ldr	r3, [pc, #332]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 800868a:	689b      	ldr	r3, [r3, #8]
 800868c:	4a52      	ldr	r2, [pc, #328]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 800868e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008692:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008694:	4b50      	ldr	r3, [pc, #320]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008696:	689b      	ldr	r3, [r3, #8]
 8008698:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	689b      	ldr	r3, [r3, #8]
 80086a0:	494d      	ldr	r1, [pc, #308]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 80086a2:	4313      	orrs	r3, r2
 80086a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f003 0301 	and.w	r3, r3, #1
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d044      	beq.n	800873c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	685b      	ldr	r3, [r3, #4]
 80086b6:	2b01      	cmp	r3, #1
 80086b8:	d107      	bne.n	80086ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80086ba:	4b47      	ldr	r3, [pc, #284]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d119      	bne.n	80086fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80086c6:	2301      	movs	r3, #1
 80086c8:	e07f      	b.n	80087ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	2b02      	cmp	r3, #2
 80086d0:	d003      	beq.n	80086da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80086d6:	2b03      	cmp	r3, #3
 80086d8:	d107      	bne.n	80086ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80086da:	4b3f      	ldr	r3, [pc, #252]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d109      	bne.n	80086fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80086e6:	2301      	movs	r3, #1
 80086e8:	e06f      	b.n	80087ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086ea:	4b3b      	ldr	r3, [pc, #236]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f003 0302 	and.w	r3, r3, #2
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d101      	bne.n	80086fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80086f6:	2301      	movs	r3, #1
 80086f8:	e067      	b.n	80087ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80086fa:	4b37      	ldr	r3, [pc, #220]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 80086fc:	689b      	ldr	r3, [r3, #8]
 80086fe:	f023 0203 	bic.w	r2, r3, #3
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	685b      	ldr	r3, [r3, #4]
 8008706:	4934      	ldr	r1, [pc, #208]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008708:	4313      	orrs	r3, r2
 800870a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800870c:	f7fd fbf2 	bl	8005ef4 <HAL_GetTick>
 8008710:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008712:	e00a      	b.n	800872a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008714:	f7fd fbee 	bl	8005ef4 <HAL_GetTick>
 8008718:	4602      	mov	r2, r0
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	1ad3      	subs	r3, r2, r3
 800871e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008722:	4293      	cmp	r3, r2
 8008724:	d901      	bls.n	800872a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008726:	2303      	movs	r3, #3
 8008728:	e04f      	b.n	80087ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800872a:	4b2b      	ldr	r3, [pc, #172]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 800872c:	689b      	ldr	r3, [r3, #8]
 800872e:	f003 020c 	and.w	r2, r3, #12
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	685b      	ldr	r3, [r3, #4]
 8008736:	009b      	lsls	r3, r3, #2
 8008738:	429a      	cmp	r2, r3
 800873a:	d1eb      	bne.n	8008714 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800873c:	4b25      	ldr	r3, [pc, #148]	@ (80087d4 <HAL_RCC_ClockConfig+0x1b8>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f003 0307 	and.w	r3, r3, #7
 8008744:	683a      	ldr	r2, [r7, #0]
 8008746:	429a      	cmp	r2, r3
 8008748:	d20c      	bcs.n	8008764 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800874a:	4b22      	ldr	r3, [pc, #136]	@ (80087d4 <HAL_RCC_ClockConfig+0x1b8>)
 800874c:	683a      	ldr	r2, [r7, #0]
 800874e:	b2d2      	uxtb	r2, r2
 8008750:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008752:	4b20      	ldr	r3, [pc, #128]	@ (80087d4 <HAL_RCC_ClockConfig+0x1b8>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f003 0307 	and.w	r3, r3, #7
 800875a:	683a      	ldr	r2, [r7, #0]
 800875c:	429a      	cmp	r2, r3
 800875e:	d001      	beq.n	8008764 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008760:	2301      	movs	r3, #1
 8008762:	e032      	b.n	80087ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f003 0304 	and.w	r3, r3, #4
 800876c:	2b00      	cmp	r3, #0
 800876e:	d008      	beq.n	8008782 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008770:	4b19      	ldr	r3, [pc, #100]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008772:	689b      	ldr	r3, [r3, #8]
 8008774:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	68db      	ldr	r3, [r3, #12]
 800877c:	4916      	ldr	r1, [pc, #88]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 800877e:	4313      	orrs	r3, r2
 8008780:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f003 0308 	and.w	r3, r3, #8
 800878a:	2b00      	cmp	r3, #0
 800878c:	d009      	beq.n	80087a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800878e:	4b12      	ldr	r3, [pc, #72]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008790:	689b      	ldr	r3, [r3, #8]
 8008792:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	691b      	ldr	r3, [r3, #16]
 800879a:	00db      	lsls	r3, r3, #3
 800879c:	490e      	ldr	r1, [pc, #56]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 800879e:	4313      	orrs	r3, r2
 80087a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80087a2:	f000 f821 	bl	80087e8 <HAL_RCC_GetSysClockFreq>
 80087a6:	4602      	mov	r2, r0
 80087a8:	4b0b      	ldr	r3, [pc, #44]	@ (80087d8 <HAL_RCC_ClockConfig+0x1bc>)
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	091b      	lsrs	r3, r3, #4
 80087ae:	f003 030f 	and.w	r3, r3, #15
 80087b2:	490a      	ldr	r1, [pc, #40]	@ (80087dc <HAL_RCC_ClockConfig+0x1c0>)
 80087b4:	5ccb      	ldrb	r3, [r1, r3]
 80087b6:	fa22 f303 	lsr.w	r3, r2, r3
 80087ba:	4a09      	ldr	r2, [pc, #36]	@ (80087e0 <HAL_RCC_ClockConfig+0x1c4>)
 80087bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80087be:	4b09      	ldr	r3, [pc, #36]	@ (80087e4 <HAL_RCC_ClockConfig+0x1c8>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4618      	mov	r0, r3
 80087c4:	f7fc fcbc 	bl	8005140 <HAL_InitTick>

  return HAL_OK;
 80087c8:	2300      	movs	r3, #0
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3710      	adds	r7, #16
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bd80      	pop	{r7, pc}
 80087d2:	bf00      	nop
 80087d4:	40023c00 	.word	0x40023c00
 80087d8:	40023800 	.word	0x40023800
 80087dc:	08015ce8 	.word	0x08015ce8
 80087e0:	20000004 	.word	0x20000004
 80087e4:	20000008 	.word	0x20000008

080087e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80087e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80087ec:	b094      	sub	sp, #80	@ 0x50
 80087ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80087f0:	2300      	movs	r3, #0
 80087f2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80087f4:	2300      	movs	r3, #0
 80087f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80087f8:	2300      	movs	r3, #0
 80087fa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80087fc:	2300      	movs	r3, #0
 80087fe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008800:	4b79      	ldr	r3, [pc, #484]	@ (80089e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8008802:	689b      	ldr	r3, [r3, #8]
 8008804:	f003 030c 	and.w	r3, r3, #12
 8008808:	2b08      	cmp	r3, #8
 800880a:	d00d      	beq.n	8008828 <HAL_RCC_GetSysClockFreq+0x40>
 800880c:	2b08      	cmp	r3, #8
 800880e:	f200 80e1 	bhi.w	80089d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008812:	2b00      	cmp	r3, #0
 8008814:	d002      	beq.n	800881c <HAL_RCC_GetSysClockFreq+0x34>
 8008816:	2b04      	cmp	r3, #4
 8008818:	d003      	beq.n	8008822 <HAL_RCC_GetSysClockFreq+0x3a>
 800881a:	e0db      	b.n	80089d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800881c:	4b73      	ldr	r3, [pc, #460]	@ (80089ec <HAL_RCC_GetSysClockFreq+0x204>)
 800881e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008820:	e0db      	b.n	80089da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008822:	4b73      	ldr	r3, [pc, #460]	@ (80089f0 <HAL_RCC_GetSysClockFreq+0x208>)
 8008824:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008826:	e0d8      	b.n	80089da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008828:	4b6f      	ldr	r3, [pc, #444]	@ (80089e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008830:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008832:	4b6d      	ldr	r3, [pc, #436]	@ (80089e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800883a:	2b00      	cmp	r3, #0
 800883c:	d063      	beq.n	8008906 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800883e:	4b6a      	ldr	r3, [pc, #424]	@ (80089e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	099b      	lsrs	r3, r3, #6
 8008844:	2200      	movs	r2, #0
 8008846:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008848:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800884a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800884c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008850:	633b      	str	r3, [r7, #48]	@ 0x30
 8008852:	2300      	movs	r3, #0
 8008854:	637b      	str	r3, [r7, #52]	@ 0x34
 8008856:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800885a:	4622      	mov	r2, r4
 800885c:	462b      	mov	r3, r5
 800885e:	f04f 0000 	mov.w	r0, #0
 8008862:	f04f 0100 	mov.w	r1, #0
 8008866:	0159      	lsls	r1, r3, #5
 8008868:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800886c:	0150      	lsls	r0, r2, #5
 800886e:	4602      	mov	r2, r0
 8008870:	460b      	mov	r3, r1
 8008872:	4621      	mov	r1, r4
 8008874:	1a51      	subs	r1, r2, r1
 8008876:	6139      	str	r1, [r7, #16]
 8008878:	4629      	mov	r1, r5
 800887a:	eb63 0301 	sbc.w	r3, r3, r1
 800887e:	617b      	str	r3, [r7, #20]
 8008880:	f04f 0200 	mov.w	r2, #0
 8008884:	f04f 0300 	mov.w	r3, #0
 8008888:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800888c:	4659      	mov	r1, fp
 800888e:	018b      	lsls	r3, r1, #6
 8008890:	4651      	mov	r1, sl
 8008892:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008896:	4651      	mov	r1, sl
 8008898:	018a      	lsls	r2, r1, #6
 800889a:	4651      	mov	r1, sl
 800889c:	ebb2 0801 	subs.w	r8, r2, r1
 80088a0:	4659      	mov	r1, fp
 80088a2:	eb63 0901 	sbc.w	r9, r3, r1
 80088a6:	f04f 0200 	mov.w	r2, #0
 80088aa:	f04f 0300 	mov.w	r3, #0
 80088ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80088b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80088b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80088ba:	4690      	mov	r8, r2
 80088bc:	4699      	mov	r9, r3
 80088be:	4623      	mov	r3, r4
 80088c0:	eb18 0303 	adds.w	r3, r8, r3
 80088c4:	60bb      	str	r3, [r7, #8]
 80088c6:	462b      	mov	r3, r5
 80088c8:	eb49 0303 	adc.w	r3, r9, r3
 80088cc:	60fb      	str	r3, [r7, #12]
 80088ce:	f04f 0200 	mov.w	r2, #0
 80088d2:	f04f 0300 	mov.w	r3, #0
 80088d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80088da:	4629      	mov	r1, r5
 80088dc:	024b      	lsls	r3, r1, #9
 80088de:	4621      	mov	r1, r4
 80088e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80088e4:	4621      	mov	r1, r4
 80088e6:	024a      	lsls	r2, r1, #9
 80088e8:	4610      	mov	r0, r2
 80088ea:	4619      	mov	r1, r3
 80088ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088ee:	2200      	movs	r2, #0
 80088f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80088f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80088f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80088f8:	f7f8 f9a6 	bl	8000c48 <__aeabi_uldivmod>
 80088fc:	4602      	mov	r2, r0
 80088fe:	460b      	mov	r3, r1
 8008900:	4613      	mov	r3, r2
 8008902:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008904:	e058      	b.n	80089b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008906:	4b38      	ldr	r3, [pc, #224]	@ (80089e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	099b      	lsrs	r3, r3, #6
 800890c:	2200      	movs	r2, #0
 800890e:	4618      	mov	r0, r3
 8008910:	4611      	mov	r1, r2
 8008912:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008916:	623b      	str	r3, [r7, #32]
 8008918:	2300      	movs	r3, #0
 800891a:	627b      	str	r3, [r7, #36]	@ 0x24
 800891c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008920:	4642      	mov	r2, r8
 8008922:	464b      	mov	r3, r9
 8008924:	f04f 0000 	mov.w	r0, #0
 8008928:	f04f 0100 	mov.w	r1, #0
 800892c:	0159      	lsls	r1, r3, #5
 800892e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008932:	0150      	lsls	r0, r2, #5
 8008934:	4602      	mov	r2, r0
 8008936:	460b      	mov	r3, r1
 8008938:	4641      	mov	r1, r8
 800893a:	ebb2 0a01 	subs.w	sl, r2, r1
 800893e:	4649      	mov	r1, r9
 8008940:	eb63 0b01 	sbc.w	fp, r3, r1
 8008944:	f04f 0200 	mov.w	r2, #0
 8008948:	f04f 0300 	mov.w	r3, #0
 800894c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008950:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008954:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008958:	ebb2 040a 	subs.w	r4, r2, sl
 800895c:	eb63 050b 	sbc.w	r5, r3, fp
 8008960:	f04f 0200 	mov.w	r2, #0
 8008964:	f04f 0300 	mov.w	r3, #0
 8008968:	00eb      	lsls	r3, r5, #3
 800896a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800896e:	00e2      	lsls	r2, r4, #3
 8008970:	4614      	mov	r4, r2
 8008972:	461d      	mov	r5, r3
 8008974:	4643      	mov	r3, r8
 8008976:	18e3      	adds	r3, r4, r3
 8008978:	603b      	str	r3, [r7, #0]
 800897a:	464b      	mov	r3, r9
 800897c:	eb45 0303 	adc.w	r3, r5, r3
 8008980:	607b      	str	r3, [r7, #4]
 8008982:	f04f 0200 	mov.w	r2, #0
 8008986:	f04f 0300 	mov.w	r3, #0
 800898a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800898e:	4629      	mov	r1, r5
 8008990:	028b      	lsls	r3, r1, #10
 8008992:	4621      	mov	r1, r4
 8008994:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008998:	4621      	mov	r1, r4
 800899a:	028a      	lsls	r2, r1, #10
 800899c:	4610      	mov	r0, r2
 800899e:	4619      	mov	r1, r3
 80089a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80089a2:	2200      	movs	r2, #0
 80089a4:	61bb      	str	r3, [r7, #24]
 80089a6:	61fa      	str	r2, [r7, #28]
 80089a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80089ac:	f7f8 f94c 	bl	8000c48 <__aeabi_uldivmod>
 80089b0:	4602      	mov	r2, r0
 80089b2:	460b      	mov	r3, r1
 80089b4:	4613      	mov	r3, r2
 80089b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80089b8:	4b0b      	ldr	r3, [pc, #44]	@ (80089e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	0c1b      	lsrs	r3, r3, #16
 80089be:	f003 0303 	and.w	r3, r3, #3
 80089c2:	3301      	adds	r3, #1
 80089c4:	005b      	lsls	r3, r3, #1
 80089c6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80089c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80089ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80089d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80089d2:	e002      	b.n	80089da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80089d4:	4b05      	ldr	r3, [pc, #20]	@ (80089ec <HAL_RCC_GetSysClockFreq+0x204>)
 80089d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80089d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80089da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80089dc:	4618      	mov	r0, r3
 80089de:	3750      	adds	r7, #80	@ 0x50
 80089e0:	46bd      	mov	sp, r7
 80089e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80089e6:	bf00      	nop
 80089e8:	40023800 	.word	0x40023800
 80089ec:	00f42400 	.word	0x00f42400
 80089f0:	007a1200 	.word	0x007a1200

080089f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80089f4:	b480      	push	{r7}
 80089f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80089f8:	4b03      	ldr	r3, [pc, #12]	@ (8008a08 <HAL_RCC_GetHCLKFreq+0x14>)
 80089fa:	681b      	ldr	r3, [r3, #0]
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	46bd      	mov	sp, r7
 8008a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a04:	4770      	bx	lr
 8008a06:	bf00      	nop
 8008a08:	20000004 	.word	0x20000004

08008a0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008a10:	f7ff fff0 	bl	80089f4 <HAL_RCC_GetHCLKFreq>
 8008a14:	4602      	mov	r2, r0
 8008a16:	4b05      	ldr	r3, [pc, #20]	@ (8008a2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008a18:	689b      	ldr	r3, [r3, #8]
 8008a1a:	0a9b      	lsrs	r3, r3, #10
 8008a1c:	f003 0307 	and.w	r3, r3, #7
 8008a20:	4903      	ldr	r1, [pc, #12]	@ (8008a30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008a22:	5ccb      	ldrb	r3, [r1, r3]
 8008a24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	bd80      	pop	{r7, pc}
 8008a2c:	40023800 	.word	0x40023800
 8008a30:	08015cf8 	.word	0x08015cf8

08008a34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008a38:	f7ff ffdc 	bl	80089f4 <HAL_RCC_GetHCLKFreq>
 8008a3c:	4602      	mov	r2, r0
 8008a3e:	4b05      	ldr	r3, [pc, #20]	@ (8008a54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	0b5b      	lsrs	r3, r3, #13
 8008a44:	f003 0307 	and.w	r3, r3, #7
 8008a48:	4903      	ldr	r1, [pc, #12]	@ (8008a58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008a4a:	5ccb      	ldrb	r3, [r1, r3]
 8008a4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	bd80      	pop	{r7, pc}
 8008a54:	40023800 	.word	0x40023800
 8008a58:	08015cf8 	.word	0x08015cf8

08008a5c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b083      	sub	sp, #12
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	220f      	movs	r2, #15
 8008a6a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008a6c:	4b12      	ldr	r3, [pc, #72]	@ (8008ab8 <HAL_RCC_GetClockConfig+0x5c>)
 8008a6e:	689b      	ldr	r3, [r3, #8]
 8008a70:	f003 0203 	and.w	r2, r3, #3
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008a78:	4b0f      	ldr	r3, [pc, #60]	@ (8008ab8 <HAL_RCC_GetClockConfig+0x5c>)
 8008a7a:	689b      	ldr	r3, [r3, #8]
 8008a7c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008a84:	4b0c      	ldr	r3, [pc, #48]	@ (8008ab8 <HAL_RCC_GetClockConfig+0x5c>)
 8008a86:	689b      	ldr	r3, [r3, #8]
 8008a88:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8008a90:	4b09      	ldr	r3, [pc, #36]	@ (8008ab8 <HAL_RCC_GetClockConfig+0x5c>)
 8008a92:	689b      	ldr	r3, [r3, #8]
 8008a94:	08db      	lsrs	r3, r3, #3
 8008a96:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008a9e:	4b07      	ldr	r3, [pc, #28]	@ (8008abc <HAL_RCC_GetClockConfig+0x60>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f003 0207 	and.w	r2, r3, #7
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	601a      	str	r2, [r3, #0]
}
 8008aaa:	bf00      	nop
 8008aac:	370c      	adds	r7, #12
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop
 8008ab8:	40023800 	.word	0x40023800
 8008abc:	40023c00 	.word	0x40023c00

08008ac0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b082      	sub	sp, #8
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d101      	bne.n	8008ad2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	e07b      	b.n	8008bca <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d108      	bne.n	8008aec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	685b      	ldr	r3, [r3, #4]
 8008ade:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ae2:	d009      	beq.n	8008af8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	61da      	str	r2, [r3, #28]
 8008aea:	e005      	b.n	8008af8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2200      	movs	r2, #0
 8008af0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2200      	movs	r2, #0
 8008af6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2200      	movs	r2, #0
 8008afc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d106      	bne.n	8008b18 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	f7fc fa32 	bl	8004f7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2202      	movs	r2, #2
 8008b1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	681a      	ldr	r2, [r3, #0]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b2e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	689b      	ldr	r3, [r3, #8]
 8008b3c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008b40:	431a      	orrs	r2, r3
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	68db      	ldr	r3, [r3, #12]
 8008b46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b4a:	431a      	orrs	r2, r3
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	691b      	ldr	r3, [r3, #16]
 8008b50:	f003 0302 	and.w	r3, r3, #2
 8008b54:	431a      	orrs	r2, r3
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	695b      	ldr	r3, [r3, #20]
 8008b5a:	f003 0301 	and.w	r3, r3, #1
 8008b5e:	431a      	orrs	r2, r3
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	699b      	ldr	r3, [r3, #24]
 8008b64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b68:	431a      	orrs	r2, r3
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	69db      	ldr	r3, [r3, #28]
 8008b6e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008b72:	431a      	orrs	r2, r3
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6a1b      	ldr	r3, [r3, #32]
 8008b78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b7c:	ea42 0103 	orr.w	r1, r2, r3
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b84:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	430a      	orrs	r2, r1
 8008b8e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	699b      	ldr	r3, [r3, #24]
 8008b94:	0c1b      	lsrs	r3, r3, #16
 8008b96:	f003 0104 	and.w	r1, r3, #4
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b9e:	f003 0210 	and.w	r2, r3, #16
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	430a      	orrs	r2, r1
 8008ba8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	69da      	ldr	r2, [r3, #28]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008bb8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2201      	movs	r2, #1
 8008bc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008bc8:	2300      	movs	r3, #0
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3708      	adds	r7, #8
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}

08008bd2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008bd2:	b580      	push	{r7, lr}
 8008bd4:	b088      	sub	sp, #32
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	60f8      	str	r0, [r7, #12]
 8008bda:	60b9      	str	r1, [r7, #8]
 8008bdc:	603b      	str	r3, [r7, #0]
 8008bde:	4613      	mov	r3, r2
 8008be0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008be2:	f7fd f987 	bl	8005ef4 <HAL_GetTick>
 8008be6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008be8:	88fb      	ldrh	r3, [r7, #6]
 8008bea:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008bf2:	b2db      	uxtb	r3, r3
 8008bf4:	2b01      	cmp	r3, #1
 8008bf6:	d001      	beq.n	8008bfc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008bf8:	2302      	movs	r3, #2
 8008bfa:	e12a      	b.n	8008e52 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d002      	beq.n	8008c08 <HAL_SPI_Transmit+0x36>
 8008c02:	88fb      	ldrh	r3, [r7, #6]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d101      	bne.n	8008c0c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	e122      	b.n	8008e52 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	d101      	bne.n	8008c1a <HAL_SPI_Transmit+0x48>
 8008c16:	2302      	movs	r3, #2
 8008c18:	e11b      	b.n	8008e52 <HAL_SPI_Transmit+0x280>
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2203      	movs	r2, #3
 8008c26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	68ba      	ldr	r2, [r7, #8]
 8008c34:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	88fa      	ldrh	r2, [r7, #6]
 8008c3a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	88fa      	ldrh	r2, [r7, #6]
 8008c40:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2200      	movs	r2, #0
 8008c46:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	2200      	movs	r2, #0
 8008c52:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	2200      	movs	r2, #0
 8008c58:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c68:	d10f      	bne.n	8008c8a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c78:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008c88:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c94:	2b40      	cmp	r3, #64	@ 0x40
 8008c96:	d007      	beq.n	8008ca8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	681a      	ldr	r2, [r3, #0]
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008ca6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	68db      	ldr	r3, [r3, #12]
 8008cac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008cb0:	d152      	bne.n	8008d58 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d002      	beq.n	8008cc0 <HAL_SPI_Transmit+0xee>
 8008cba:	8b7b      	ldrh	r3, [r7, #26]
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	d145      	bne.n	8008d4c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cc4:	881a      	ldrh	r2, [r3, #0]
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cd0:	1c9a      	adds	r2, r3, #2
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008cda:	b29b      	uxth	r3, r3
 8008cdc:	3b01      	subs	r3, #1
 8008cde:	b29a      	uxth	r2, r3
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008ce4:	e032      	b.n	8008d4c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	689b      	ldr	r3, [r3, #8]
 8008cec:	f003 0302 	and.w	r3, r3, #2
 8008cf0:	2b02      	cmp	r3, #2
 8008cf2:	d112      	bne.n	8008d1a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cf8:	881a      	ldrh	r2, [r3, #0]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d04:	1c9a      	adds	r2, r3, #2
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008d0e:	b29b      	uxth	r3, r3
 8008d10:	3b01      	subs	r3, #1
 8008d12:	b29a      	uxth	r2, r3
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008d18:	e018      	b.n	8008d4c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008d1a:	f7fd f8eb 	bl	8005ef4 <HAL_GetTick>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	69fb      	ldr	r3, [r7, #28]
 8008d22:	1ad3      	subs	r3, r2, r3
 8008d24:	683a      	ldr	r2, [r7, #0]
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d803      	bhi.n	8008d32 <HAL_SPI_Transmit+0x160>
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d30:	d102      	bne.n	8008d38 <HAL_SPI_Transmit+0x166>
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d109      	bne.n	8008d4c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2200      	movs	r2, #0
 8008d44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008d48:	2303      	movs	r3, #3
 8008d4a:	e082      	b.n	8008e52 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d1c7      	bne.n	8008ce6 <HAL_SPI_Transmit+0x114>
 8008d56:	e053      	b.n	8008e00 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d002      	beq.n	8008d66 <HAL_SPI_Transmit+0x194>
 8008d60:	8b7b      	ldrh	r3, [r7, #26]
 8008d62:	2b01      	cmp	r3, #1
 8008d64:	d147      	bne.n	8008df6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	330c      	adds	r3, #12
 8008d70:	7812      	ldrb	r2, [r2, #0]
 8008d72:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d78:	1c5a      	adds	r2, r3, #1
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008d82:	b29b      	uxth	r3, r3
 8008d84:	3b01      	subs	r3, #1
 8008d86:	b29a      	uxth	r2, r3
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008d8c:	e033      	b.n	8008df6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	689b      	ldr	r3, [r3, #8]
 8008d94:	f003 0302 	and.w	r3, r3, #2
 8008d98:	2b02      	cmp	r3, #2
 8008d9a:	d113      	bne.n	8008dc4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	330c      	adds	r3, #12
 8008da6:	7812      	ldrb	r2, [r2, #0]
 8008da8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dae:	1c5a      	adds	r2, r3, #1
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	3b01      	subs	r3, #1
 8008dbc:	b29a      	uxth	r2, r3
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008dc2:	e018      	b.n	8008df6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008dc4:	f7fd f896 	bl	8005ef4 <HAL_GetTick>
 8008dc8:	4602      	mov	r2, r0
 8008dca:	69fb      	ldr	r3, [r7, #28]
 8008dcc:	1ad3      	subs	r3, r2, r3
 8008dce:	683a      	ldr	r2, [r7, #0]
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d803      	bhi.n	8008ddc <HAL_SPI_Transmit+0x20a>
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dda:	d102      	bne.n	8008de2 <HAL_SPI_Transmit+0x210>
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d109      	bne.n	8008df6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	2201      	movs	r2, #1
 8008de6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	2200      	movs	r2, #0
 8008dee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008df2:	2303      	movs	r3, #3
 8008df4:	e02d      	b.n	8008e52 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008dfa:	b29b      	uxth	r3, r3
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d1c6      	bne.n	8008d8e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008e00:	69fa      	ldr	r2, [r7, #28]
 8008e02:	6839      	ldr	r1, [r7, #0]
 8008e04:	68f8      	ldr	r0, [r7, #12]
 8008e06:	f000 fdcf 	bl	80099a8 <SPI_EndRxTxTransaction>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d002      	beq.n	8008e16 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2220      	movs	r2, #32
 8008e14:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	689b      	ldr	r3, [r3, #8]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d10a      	bne.n	8008e34 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008e1e:	2300      	movs	r3, #0
 8008e20:	617b      	str	r3, [r7, #20]
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	68db      	ldr	r3, [r3, #12]
 8008e28:	617b      	str	r3, [r7, #20]
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	689b      	ldr	r3, [r3, #8]
 8008e30:	617b      	str	r3, [r7, #20]
 8008e32:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	2201      	movs	r2, #1
 8008e38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d001      	beq.n	8008e50 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e000      	b.n	8008e52 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008e50:	2300      	movs	r3, #0
  }
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	3720      	adds	r7, #32
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}

08008e5a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008e5a:	b580      	push	{r7, lr}
 8008e5c:	b08a      	sub	sp, #40	@ 0x28
 8008e5e:	af00      	add	r7, sp, #0
 8008e60:	60f8      	str	r0, [r7, #12]
 8008e62:	60b9      	str	r1, [r7, #8]
 8008e64:	607a      	str	r2, [r7, #4]
 8008e66:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008e68:	2301      	movs	r3, #1
 8008e6a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008e6c:	f7fd f842 	bl	8005ef4 <HAL_GetTick>
 8008e70:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008e78:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	685b      	ldr	r3, [r3, #4]
 8008e7e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008e80:	887b      	ldrh	r3, [r7, #2]
 8008e82:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008e84:	7ffb      	ldrb	r3, [r7, #31]
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	d00c      	beq.n	8008ea4 <HAL_SPI_TransmitReceive+0x4a>
 8008e8a:	69bb      	ldr	r3, [r7, #24]
 8008e8c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008e90:	d106      	bne.n	8008ea0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d102      	bne.n	8008ea0 <HAL_SPI_TransmitReceive+0x46>
 8008e9a:	7ffb      	ldrb	r3, [r7, #31]
 8008e9c:	2b04      	cmp	r3, #4
 8008e9e:	d001      	beq.n	8008ea4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008ea0:	2302      	movs	r3, #2
 8008ea2:	e17f      	b.n	80091a4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d005      	beq.n	8008eb6 <HAL_SPI_TransmitReceive+0x5c>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d002      	beq.n	8008eb6 <HAL_SPI_TransmitReceive+0x5c>
 8008eb0:	887b      	ldrh	r3, [r7, #2]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d101      	bne.n	8008eba <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	e174      	b.n	80091a4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d101      	bne.n	8008ec8 <HAL_SPI_TransmitReceive+0x6e>
 8008ec4:	2302      	movs	r3, #2
 8008ec6:	e16d      	b.n	80091a4 <HAL_SPI_TransmitReceive+0x34a>
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	2201      	movs	r2, #1
 8008ecc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	2b04      	cmp	r3, #4
 8008eda:	d003      	beq.n	8008ee4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	2205      	movs	r2, #5
 8008ee0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	687a      	ldr	r2, [r7, #4]
 8008eee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	887a      	ldrh	r2, [r7, #2]
 8008ef4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	887a      	ldrh	r2, [r7, #2]
 8008efa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	68ba      	ldr	r2, [r7, #8]
 8008f00:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	887a      	ldrh	r2, [r7, #2]
 8008f06:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	887a      	ldrh	r2, [r7, #2]
 8008f0c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2200      	movs	r2, #0
 8008f12:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2200      	movs	r2, #0
 8008f18:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f24:	2b40      	cmp	r3, #64	@ 0x40
 8008f26:	d007      	beq.n	8008f38 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	681a      	ldr	r2, [r3, #0]
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008f36:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	68db      	ldr	r3, [r3, #12]
 8008f3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f40:	d17e      	bne.n	8009040 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d002      	beq.n	8008f50 <HAL_SPI_TransmitReceive+0xf6>
 8008f4a:	8afb      	ldrh	r3, [r7, #22]
 8008f4c:	2b01      	cmp	r3, #1
 8008f4e:	d16c      	bne.n	800902a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f54:	881a      	ldrh	r2, [r3, #0]
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f60:	1c9a      	adds	r2, r3, #2
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008f6a:	b29b      	uxth	r3, r3
 8008f6c:	3b01      	subs	r3, #1
 8008f6e:	b29a      	uxth	r2, r3
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f74:	e059      	b.n	800902a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	689b      	ldr	r3, [r3, #8]
 8008f7c:	f003 0302 	and.w	r3, r3, #2
 8008f80:	2b02      	cmp	r3, #2
 8008f82:	d11b      	bne.n	8008fbc <HAL_SPI_TransmitReceive+0x162>
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008f88:	b29b      	uxth	r3, r3
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d016      	beq.n	8008fbc <HAL_SPI_TransmitReceive+0x162>
 8008f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	d113      	bne.n	8008fbc <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f98:	881a      	ldrh	r2, [r3, #0]
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fa4:	1c9a      	adds	r2, r3, #2
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008fae:	b29b      	uxth	r3, r3
 8008fb0:	3b01      	subs	r3, #1
 8008fb2:	b29a      	uxth	r2, r3
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	f003 0301 	and.w	r3, r3, #1
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	d119      	bne.n	8008ffe <HAL_SPI_TransmitReceive+0x1a4>
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008fce:	b29b      	uxth	r3, r3
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d014      	beq.n	8008ffe <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	68da      	ldr	r2, [r3, #12]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fde:	b292      	uxth	r2, r2
 8008fe0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fe6:	1c9a      	adds	r2, r3, #2
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ff0:	b29b      	uxth	r3, r3
 8008ff2:	3b01      	subs	r3, #1
 8008ff4:	b29a      	uxth	r2, r3
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008ffe:	f7fc ff79 	bl	8005ef4 <HAL_GetTick>
 8009002:	4602      	mov	r2, r0
 8009004:	6a3b      	ldr	r3, [r7, #32]
 8009006:	1ad3      	subs	r3, r2, r3
 8009008:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800900a:	429a      	cmp	r2, r3
 800900c:	d80d      	bhi.n	800902a <HAL_SPI_TransmitReceive+0x1d0>
 800900e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009014:	d009      	beq.n	800902a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2201      	movs	r2, #1
 800901a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2200      	movs	r2, #0
 8009022:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009026:	2303      	movs	r3, #3
 8009028:	e0bc      	b.n	80091a4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800902e:	b29b      	uxth	r3, r3
 8009030:	2b00      	cmp	r3, #0
 8009032:	d1a0      	bne.n	8008f76 <HAL_SPI_TransmitReceive+0x11c>
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009038:	b29b      	uxth	r3, r3
 800903a:	2b00      	cmp	r3, #0
 800903c:	d19b      	bne.n	8008f76 <HAL_SPI_TransmitReceive+0x11c>
 800903e:	e082      	b.n	8009146 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d002      	beq.n	800904e <HAL_SPI_TransmitReceive+0x1f4>
 8009048:	8afb      	ldrh	r3, [r7, #22]
 800904a:	2b01      	cmp	r3, #1
 800904c:	d171      	bne.n	8009132 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	330c      	adds	r3, #12
 8009058:	7812      	ldrb	r2, [r2, #0]
 800905a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009060:	1c5a      	adds	r2, r3, #1
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800906a:	b29b      	uxth	r3, r3
 800906c:	3b01      	subs	r3, #1
 800906e:	b29a      	uxth	r2, r3
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009074:	e05d      	b.n	8009132 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	f003 0302 	and.w	r3, r3, #2
 8009080:	2b02      	cmp	r3, #2
 8009082:	d11c      	bne.n	80090be <HAL_SPI_TransmitReceive+0x264>
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009088:	b29b      	uxth	r3, r3
 800908a:	2b00      	cmp	r3, #0
 800908c:	d017      	beq.n	80090be <HAL_SPI_TransmitReceive+0x264>
 800908e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009090:	2b01      	cmp	r3, #1
 8009092:	d114      	bne.n	80090be <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	330c      	adds	r3, #12
 800909e:	7812      	ldrb	r2, [r2, #0]
 80090a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090a6:	1c5a      	adds	r2, r3, #1
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	3b01      	subs	r3, #1
 80090b4:	b29a      	uxth	r2, r3
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80090ba:	2300      	movs	r3, #0
 80090bc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	689b      	ldr	r3, [r3, #8]
 80090c4:	f003 0301 	and.w	r3, r3, #1
 80090c8:	2b01      	cmp	r3, #1
 80090ca:	d119      	bne.n	8009100 <HAL_SPI_TransmitReceive+0x2a6>
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d014      	beq.n	8009100 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	68da      	ldr	r2, [r3, #12]
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090e0:	b2d2      	uxtb	r2, r2
 80090e2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090e8:	1c5a      	adds	r2, r3, #1
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	3b01      	subs	r3, #1
 80090f6:	b29a      	uxth	r2, r3
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80090fc:	2301      	movs	r3, #1
 80090fe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009100:	f7fc fef8 	bl	8005ef4 <HAL_GetTick>
 8009104:	4602      	mov	r2, r0
 8009106:	6a3b      	ldr	r3, [r7, #32]
 8009108:	1ad3      	subs	r3, r2, r3
 800910a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800910c:	429a      	cmp	r2, r3
 800910e:	d803      	bhi.n	8009118 <HAL_SPI_TransmitReceive+0x2be>
 8009110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009116:	d102      	bne.n	800911e <HAL_SPI_TransmitReceive+0x2c4>
 8009118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800911a:	2b00      	cmp	r3, #0
 800911c:	d109      	bne.n	8009132 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	2201      	movs	r2, #1
 8009122:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	2200      	movs	r2, #0
 800912a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800912e:	2303      	movs	r3, #3
 8009130:	e038      	b.n	80091a4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009136:	b29b      	uxth	r3, r3
 8009138:	2b00      	cmp	r3, #0
 800913a:	d19c      	bne.n	8009076 <HAL_SPI_TransmitReceive+0x21c>
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009140:	b29b      	uxth	r3, r3
 8009142:	2b00      	cmp	r3, #0
 8009144:	d197      	bne.n	8009076 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009146:	6a3a      	ldr	r2, [r7, #32]
 8009148:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800914a:	68f8      	ldr	r0, [r7, #12]
 800914c:	f000 fc2c 	bl	80099a8 <SPI_EndRxTxTransaction>
 8009150:	4603      	mov	r3, r0
 8009152:	2b00      	cmp	r3, #0
 8009154:	d008      	beq.n	8009168 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	2220      	movs	r2, #32
 800915a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	2200      	movs	r2, #0
 8009160:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8009164:	2301      	movs	r3, #1
 8009166:	e01d      	b.n	80091a4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	689b      	ldr	r3, [r3, #8]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d10a      	bne.n	8009186 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009170:	2300      	movs	r3, #0
 8009172:	613b      	str	r3, [r7, #16]
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	68db      	ldr	r3, [r3, #12]
 800917a:	613b      	str	r3, [r7, #16]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	689b      	ldr	r3, [r3, #8]
 8009182:	613b      	str	r3, [r7, #16]
 8009184:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	2201      	movs	r2, #1
 800918a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2200      	movs	r2, #0
 8009192:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800919a:	2b00      	cmp	r3, #0
 800919c:	d001      	beq.n	80091a2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800919e:	2301      	movs	r3, #1
 80091a0:	e000      	b.n	80091a4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80091a2:	2300      	movs	r3, #0
  }
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3728      	adds	r7, #40	@ 0x28
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b086      	sub	sp, #24
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	60f8      	str	r0, [r7, #12]
 80091b4:	60b9      	str	r1, [r7, #8]
 80091b6:	607a      	str	r2, [r7, #4]
 80091b8:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80091c0:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	685b      	ldr	r3, [r3, #4]
 80091c6:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80091c8:	7dfb      	ldrb	r3, [r7, #23]
 80091ca:	2b01      	cmp	r3, #1
 80091cc:	d00c      	beq.n	80091e8 <HAL_SPI_TransmitReceive_DMA+0x3c>
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80091d4:	d106      	bne.n	80091e4 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	689b      	ldr	r3, [r3, #8]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d102      	bne.n	80091e4 <HAL_SPI_TransmitReceive_DMA+0x38>
 80091de:	7dfb      	ldrb	r3, [r7, #23]
 80091e0:	2b04      	cmp	r3, #4
 80091e2:	d001      	beq.n	80091e8 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80091e4:	2302      	movs	r3, #2
 80091e6:	e0cf      	b.n	8009388 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d005      	beq.n	80091fa <HAL_SPI_TransmitReceive_DMA+0x4e>
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d002      	beq.n	80091fa <HAL_SPI_TransmitReceive_DMA+0x4e>
 80091f4:	887b      	ldrh	r3, [r7, #2]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d101      	bne.n	80091fe <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 80091fa:	2301      	movs	r3, #1
 80091fc:	e0c4      	b.n	8009388 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009204:	2b01      	cmp	r3, #1
 8009206:	d101      	bne.n	800920c <HAL_SPI_TransmitReceive_DMA+0x60>
 8009208:	2302      	movs	r3, #2
 800920a:	e0bd      	b.n	8009388 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2201      	movs	r2, #1
 8009210:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800921a:	b2db      	uxtb	r3, r3
 800921c:	2b04      	cmp	r3, #4
 800921e:	d003      	beq.n	8009228 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2205      	movs	r2, #5
 8009224:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	2200      	movs	r2, #0
 800922c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	68ba      	ldr	r2, [r7, #8]
 8009232:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	887a      	ldrh	r2, [r7, #2]
 8009238:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	887a      	ldrh	r2, [r7, #2]
 800923e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	687a      	ldr	r2, [r7, #4]
 8009244:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	887a      	ldrh	r2, [r7, #2]
 800924a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	887a      	ldrh	r2, [r7, #2]
 8009250:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	2200      	movs	r2, #0
 8009256:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	2200      	movs	r2, #0
 800925c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009264:	b2db      	uxtb	r3, r3
 8009266:	2b04      	cmp	r3, #4
 8009268:	d108      	bne.n	800927c <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800926e:	4a48      	ldr	r2, [pc, #288]	@ (8009390 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8009270:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009276:	4a47      	ldr	r2, [pc, #284]	@ (8009394 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8009278:	63da      	str	r2, [r3, #60]	@ 0x3c
 800927a:	e007      	b.n	800928c <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009280:	4a45      	ldr	r2, [pc, #276]	@ (8009398 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8009282:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009288:	4a44      	ldr	r2, [pc, #272]	@ (800939c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800928a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009290:	4a43      	ldr	r2, [pc, #268]	@ (80093a0 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8009292:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009298:	2200      	movs	r2, #0
 800929a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	330c      	adds	r3, #12
 80092a6:	4619      	mov	r1, r3
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ac:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092b2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80092b4:	f7fc ffde 	bl	8006274 <HAL_DMA_Start_IT>
 80092b8:	4603      	mov	r3, r0
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d00b      	beq.n	80092d6 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092c2:	f043 0210 	orr.w	r2, r3, #16
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	2200      	movs	r2, #0
 80092ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80092d2:	2301      	movs	r3, #1
 80092d4:	e058      	b.n	8009388 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	685a      	ldr	r2, [r3, #4]
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f042 0201 	orr.w	r2, r2, #1
 80092e4:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80092ea:	2200      	movs	r2, #0
 80092ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80092f2:	2200      	movs	r2, #0
 80092f4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80092fa:	2200      	movs	r2, #0
 80092fc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009302:	2200      	movs	r2, #0
 8009304:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800930e:	4619      	mov	r1, r3
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	330c      	adds	r3, #12
 8009316:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800931c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800931e:	f7fc ffa9 	bl	8006274 <HAL_DMA_Start_IT>
 8009322:	4603      	mov	r3, r0
 8009324:	2b00      	cmp	r3, #0
 8009326:	d00b      	beq.n	8009340 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800932c:	f043 0210 	orr.w	r2, r3, #16
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2200      	movs	r2, #0
 8009338:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800933c:	2301      	movs	r3, #1
 800933e:	e023      	b.n	8009388 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800934a:	2b40      	cmp	r3, #64	@ 0x40
 800934c:	d007      	beq.n	800935e <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	681a      	ldr	r2, [r3, #0]
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800935c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	2200      	movs	r2, #0
 8009362:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	685a      	ldr	r2, [r3, #4]
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	f042 0220 	orr.w	r2, r2, #32
 8009374:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	685a      	ldr	r2, [r3, #4]
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f042 0202 	orr.w	r2, r2, #2
 8009384:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009386:	2300      	movs	r3, #0
}
 8009388:	4618      	mov	r0, r3
 800938a:	3718      	adds	r7, #24
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}
 8009390:	0800972d 	.word	0x0800972d
 8009394:	080095f5 	.word	0x080095f5
 8009398:	08009749 	.word	0x08009749
 800939c:	0800969d 	.word	0x0800969d
 80093a0:	08009765 	.word	0x08009765

080093a4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b088      	sub	sp, #32
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	685b      	ldr	r3, [r3, #4]
 80093b2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	689b      	ldr	r3, [r3, #8]
 80093ba:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80093bc:	69bb      	ldr	r3, [r7, #24]
 80093be:	099b      	lsrs	r3, r3, #6
 80093c0:	f003 0301 	and.w	r3, r3, #1
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d10f      	bne.n	80093e8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80093c8:	69bb      	ldr	r3, [r7, #24]
 80093ca:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d00a      	beq.n	80093e8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80093d2:	69fb      	ldr	r3, [r7, #28]
 80093d4:	099b      	lsrs	r3, r3, #6
 80093d6:	f003 0301 	and.w	r3, r3, #1
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d004      	beq.n	80093e8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	4798      	blx	r3
    return;
 80093e6:	e0d7      	b.n	8009598 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80093e8:	69bb      	ldr	r3, [r7, #24]
 80093ea:	085b      	lsrs	r3, r3, #1
 80093ec:	f003 0301 	and.w	r3, r3, #1
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d00a      	beq.n	800940a <HAL_SPI_IRQHandler+0x66>
 80093f4:	69fb      	ldr	r3, [r7, #28]
 80093f6:	09db      	lsrs	r3, r3, #7
 80093f8:	f003 0301 	and.w	r3, r3, #1
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d004      	beq.n	800940a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	4798      	blx	r3
    return;
 8009408:	e0c6      	b.n	8009598 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800940a:	69bb      	ldr	r3, [r7, #24]
 800940c:	095b      	lsrs	r3, r3, #5
 800940e:	f003 0301 	and.w	r3, r3, #1
 8009412:	2b00      	cmp	r3, #0
 8009414:	d10c      	bne.n	8009430 <HAL_SPI_IRQHandler+0x8c>
 8009416:	69bb      	ldr	r3, [r7, #24]
 8009418:	099b      	lsrs	r3, r3, #6
 800941a:	f003 0301 	and.w	r3, r3, #1
 800941e:	2b00      	cmp	r3, #0
 8009420:	d106      	bne.n	8009430 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009422:	69bb      	ldr	r3, [r7, #24]
 8009424:	0a1b      	lsrs	r3, r3, #8
 8009426:	f003 0301 	and.w	r3, r3, #1
 800942a:	2b00      	cmp	r3, #0
 800942c:	f000 80b4 	beq.w	8009598 <HAL_SPI_IRQHandler+0x1f4>
 8009430:	69fb      	ldr	r3, [r7, #28]
 8009432:	095b      	lsrs	r3, r3, #5
 8009434:	f003 0301 	and.w	r3, r3, #1
 8009438:	2b00      	cmp	r3, #0
 800943a:	f000 80ad 	beq.w	8009598 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800943e:	69bb      	ldr	r3, [r7, #24]
 8009440:	099b      	lsrs	r3, r3, #6
 8009442:	f003 0301 	and.w	r3, r3, #1
 8009446:	2b00      	cmp	r3, #0
 8009448:	d023      	beq.n	8009492 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009450:	b2db      	uxtb	r3, r3
 8009452:	2b03      	cmp	r3, #3
 8009454:	d011      	beq.n	800947a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800945a:	f043 0204 	orr.w	r2, r3, #4
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009462:	2300      	movs	r3, #0
 8009464:	617b      	str	r3, [r7, #20]
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	68db      	ldr	r3, [r3, #12]
 800946c:	617b      	str	r3, [r7, #20]
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	617b      	str	r3, [r7, #20]
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	e00b      	b.n	8009492 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800947a:	2300      	movs	r3, #0
 800947c:	613b      	str	r3, [r7, #16]
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	68db      	ldr	r3, [r3, #12]
 8009484:	613b      	str	r3, [r7, #16]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	689b      	ldr	r3, [r3, #8]
 800948c:	613b      	str	r3, [r7, #16]
 800948e:	693b      	ldr	r3, [r7, #16]
        return;
 8009490:	e082      	b.n	8009598 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009492:	69bb      	ldr	r3, [r7, #24]
 8009494:	095b      	lsrs	r3, r3, #5
 8009496:	f003 0301 	and.w	r3, r3, #1
 800949a:	2b00      	cmp	r3, #0
 800949c:	d014      	beq.n	80094c8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094a2:	f043 0201 	orr.w	r2, r3, #1
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80094aa:	2300      	movs	r3, #0
 80094ac:	60fb      	str	r3, [r7, #12]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	689b      	ldr	r3, [r3, #8]
 80094b4:	60fb      	str	r3, [r7, #12]
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	681a      	ldr	r2, [r3, #0]
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80094c4:	601a      	str	r2, [r3, #0]
 80094c6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80094c8:	69bb      	ldr	r3, [r7, #24]
 80094ca:	0a1b      	lsrs	r3, r3, #8
 80094cc:	f003 0301 	and.w	r3, r3, #1
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d00c      	beq.n	80094ee <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094d8:	f043 0208 	orr.w	r2, r3, #8
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80094e0:	2300      	movs	r3, #0
 80094e2:	60bb      	str	r3, [r7, #8]
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	689b      	ldr	r3, [r3, #8]
 80094ea:	60bb      	str	r3, [r7, #8]
 80094ec:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d04f      	beq.n	8009596 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	685a      	ldr	r2, [r3, #4]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009504:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2201      	movs	r2, #1
 800950a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800950e:	69fb      	ldr	r3, [r7, #28]
 8009510:	f003 0302 	and.w	r3, r3, #2
 8009514:	2b00      	cmp	r3, #0
 8009516:	d104      	bne.n	8009522 <HAL_SPI_IRQHandler+0x17e>
 8009518:	69fb      	ldr	r3, [r7, #28]
 800951a:	f003 0301 	and.w	r3, r3, #1
 800951e:	2b00      	cmp	r3, #0
 8009520:	d034      	beq.n	800958c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	685a      	ldr	r2, [r3, #4]
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f022 0203 	bic.w	r2, r2, #3
 8009530:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009536:	2b00      	cmp	r3, #0
 8009538:	d011      	beq.n	800955e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800953e:	4a18      	ldr	r2, [pc, #96]	@ (80095a0 <HAL_SPI_IRQHandler+0x1fc>)
 8009540:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009546:	4618      	mov	r0, r3
 8009548:	f7fc ff5c 	bl	8006404 <HAL_DMA_Abort_IT>
 800954c:	4603      	mov	r3, r0
 800954e:	2b00      	cmp	r3, #0
 8009550:	d005      	beq.n	800955e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009556:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009562:	2b00      	cmp	r3, #0
 8009564:	d016      	beq.n	8009594 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800956a:	4a0d      	ldr	r2, [pc, #52]	@ (80095a0 <HAL_SPI_IRQHandler+0x1fc>)
 800956c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009572:	4618      	mov	r0, r3
 8009574:	f7fc ff46 	bl	8006404 <HAL_DMA_Abort_IT>
 8009578:	4603      	mov	r3, r0
 800957a:	2b00      	cmp	r3, #0
 800957c:	d00a      	beq.n	8009594 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009582:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800958a:	e003      	b.n	8009594 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f000 f827 	bl	80095e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009592:	e000      	b.n	8009596 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009594:	bf00      	nop
    return;
 8009596:	bf00      	nop
  }
}
 8009598:	3720      	adds	r7, #32
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}
 800959e:	bf00      	nop
 80095a0:	080097a5 	.word	0x080097a5

080095a4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80095a4:	b480      	push	{r7}
 80095a6:	b083      	sub	sp, #12
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80095ac:	bf00      	nop
 80095ae:	370c      	adds	r7, #12
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b083      	sub	sp, #12
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80095c0:	bf00      	nop
 80095c2:	370c      	adds	r7, #12
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr

080095cc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b083      	sub	sp, #12
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80095d4:	bf00      	nop
 80095d6:	370c      	adds	r7, #12
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b083      	sub	sp, #12
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80095e8:	bf00      	nop
 80095ea:	370c      	adds	r7, #12
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr

080095f4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b084      	sub	sp, #16
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009600:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009602:	f7fc fc77 	bl	8005ef4 <HAL_GetTick>
 8009606:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009612:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009616:	d03b      	beq.n	8009690 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	685a      	ldr	r2, [r3, #4]
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f022 0220 	bic.w	r2, r2, #32
 8009626:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	689b      	ldr	r3, [r3, #8]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d10d      	bne.n	800964c <SPI_DMAReceiveCplt+0x58>
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	685b      	ldr	r3, [r3, #4]
 8009634:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009638:	d108      	bne.n	800964c <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	685a      	ldr	r2, [r3, #4]
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f022 0203 	bic.w	r2, r2, #3
 8009648:	605a      	str	r2, [r3, #4]
 800964a:	e007      	b.n	800965c <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	685a      	ldr	r2, [r3, #4]
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f022 0201 	bic.w	r2, r2, #1
 800965a:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800965c:	68ba      	ldr	r2, [r7, #8]
 800965e:	2164      	movs	r1, #100	@ 0x64
 8009660:	68f8      	ldr	r0, [r7, #12]
 8009662:	f000 f93b 	bl	80098dc <SPI_EndRxTransaction>
 8009666:	4603      	mov	r3, r0
 8009668:	2b00      	cmp	r3, #0
 800966a:	d002      	beq.n	8009672 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	2220      	movs	r2, #32
 8009670:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	2200      	movs	r2, #0
 8009676:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	2201      	movs	r2, #1
 800967c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009684:	2b00      	cmp	r3, #0
 8009686:	d003      	beq.n	8009690 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009688:	68f8      	ldr	r0, [r7, #12]
 800968a:	f7ff ffa9 	bl	80095e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800968e:	e002      	b.n	8009696 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8009690:	68f8      	ldr	r0, [r7, #12]
 8009692:	f7ff ff87 	bl	80095a4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009696:	3710      	adds	r7, #16
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}

0800969c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b084      	sub	sp, #16
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096a8:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80096aa:	f7fc fc23 	bl	8005ef4 <HAL_GetTick>
 80096ae:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80096be:	d02f      	beq.n	8009720 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	685a      	ldr	r2, [r3, #4]
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f022 0220 	bic.w	r2, r2, #32
 80096ce:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80096d0:	68ba      	ldr	r2, [r7, #8]
 80096d2:	2164      	movs	r1, #100	@ 0x64
 80096d4:	68f8      	ldr	r0, [r7, #12]
 80096d6:	f000 f967 	bl	80099a8 <SPI_EndRxTxTransaction>
 80096da:	4603      	mov	r3, r0
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d005      	beq.n	80096ec <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096e4:	f043 0220 	orr.w	r2, r3, #32
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	685a      	ldr	r2, [r3, #4]
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f022 0203 	bic.w	r2, r2, #3
 80096fa:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	2200      	movs	r2, #0
 8009700:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2200      	movs	r2, #0
 8009706:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	2201      	movs	r2, #1
 800970c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009714:	2b00      	cmp	r3, #0
 8009716:	d003      	beq.n	8009720 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009718:	68f8      	ldr	r0, [r7, #12]
 800971a:	f7ff ff61 	bl	80095e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800971e:	e002      	b.n	8009726 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8009720:	68f8      	ldr	r0, [r7, #12]
 8009722:	f7fa fb21 	bl	8003d68 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009726:	3710      	adds	r7, #16
 8009728:	46bd      	mov	sp, r7
 800972a:	bd80      	pop	{r7, pc}

0800972c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b084      	sub	sp, #16
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009738:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800973a:	68f8      	ldr	r0, [r7, #12]
 800973c:	f7ff ff3c 	bl	80095b8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009740:	bf00      	nop
 8009742:	3710      	adds	r7, #16
 8009744:	46bd      	mov	sp, r7
 8009746:	bd80      	pop	{r7, pc}

08009748 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009754:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8009756:	68f8      	ldr	r0, [r7, #12]
 8009758:	f7ff ff38 	bl	80095cc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800975c:	bf00      	nop
 800975e:	3710      	adds	r7, #16
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}

08009764 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b084      	sub	sp, #16
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009770:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	685a      	ldr	r2, [r3, #4]
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	f022 0203 	bic.w	r2, r2, #3
 8009780:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009786:	f043 0210 	orr.w	r2, r3, #16
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	2201      	movs	r2, #1
 8009792:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009796:	68f8      	ldr	r0, [r7, #12]
 8009798:	f7ff ff22 	bl	80095e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800979c:	bf00      	nop
 800979e:	3710      	adds	r7, #16
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}

080097a4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b084      	sub	sp, #16
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097b0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	2200      	movs	r2, #0
 80097b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	2200      	movs	r2, #0
 80097bc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80097be:	68f8      	ldr	r0, [r7, #12]
 80097c0:	f7ff ff0e 	bl	80095e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80097c4:	bf00      	nop
 80097c6:	3710      	adds	r7, #16
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}

080097cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b088      	sub	sp, #32
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	60f8      	str	r0, [r7, #12]
 80097d4:	60b9      	str	r1, [r7, #8]
 80097d6:	603b      	str	r3, [r7, #0]
 80097d8:	4613      	mov	r3, r2
 80097da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80097dc:	f7fc fb8a 	bl	8005ef4 <HAL_GetTick>
 80097e0:	4602      	mov	r2, r0
 80097e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e4:	1a9b      	subs	r3, r3, r2
 80097e6:	683a      	ldr	r2, [r7, #0]
 80097e8:	4413      	add	r3, r2
 80097ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80097ec:	f7fc fb82 	bl	8005ef4 <HAL_GetTick>
 80097f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80097f2:	4b39      	ldr	r3, [pc, #228]	@ (80098d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	015b      	lsls	r3, r3, #5
 80097f8:	0d1b      	lsrs	r3, r3, #20
 80097fa:	69fa      	ldr	r2, [r7, #28]
 80097fc:	fb02 f303 	mul.w	r3, r2, r3
 8009800:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009802:	e055      	b.n	80098b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800980a:	d051      	beq.n	80098b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800980c:	f7fc fb72 	bl	8005ef4 <HAL_GetTick>
 8009810:	4602      	mov	r2, r0
 8009812:	69bb      	ldr	r3, [r7, #24]
 8009814:	1ad3      	subs	r3, r2, r3
 8009816:	69fa      	ldr	r2, [r7, #28]
 8009818:	429a      	cmp	r2, r3
 800981a:	d902      	bls.n	8009822 <SPI_WaitFlagStateUntilTimeout+0x56>
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d13d      	bne.n	800989e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	685a      	ldr	r2, [r3, #4]
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009830:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	685b      	ldr	r3, [r3, #4]
 8009836:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800983a:	d111      	bne.n	8009860 <SPI_WaitFlagStateUntilTimeout+0x94>
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	689b      	ldr	r3, [r3, #8]
 8009840:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009844:	d004      	beq.n	8009850 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	689b      	ldr	r3, [r3, #8]
 800984a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800984e:	d107      	bne.n	8009860 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	681a      	ldr	r2, [r3, #0]
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800985e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009864:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009868:	d10f      	bne.n	800988a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009878:	601a      	str	r2, [r3, #0]
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	681a      	ldr	r2, [r3, #0]
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009888:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	2201      	movs	r2, #1
 800988e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	2200      	movs	r2, #0
 8009896:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800989a:	2303      	movs	r3, #3
 800989c:	e018      	b.n	80098d0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800989e:	697b      	ldr	r3, [r7, #20]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d102      	bne.n	80098aa <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80098a4:	2300      	movs	r3, #0
 80098a6:	61fb      	str	r3, [r7, #28]
 80098a8:	e002      	b.n	80098b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	3b01      	subs	r3, #1
 80098ae:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	689a      	ldr	r2, [r3, #8]
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	4013      	ands	r3, r2
 80098ba:	68ba      	ldr	r2, [r7, #8]
 80098bc:	429a      	cmp	r2, r3
 80098be:	bf0c      	ite	eq
 80098c0:	2301      	moveq	r3, #1
 80098c2:	2300      	movne	r3, #0
 80098c4:	b2db      	uxtb	r3, r3
 80098c6:	461a      	mov	r2, r3
 80098c8:	79fb      	ldrb	r3, [r7, #7]
 80098ca:	429a      	cmp	r2, r3
 80098cc:	d19a      	bne.n	8009804 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80098ce:	2300      	movs	r3, #0
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	3720      	adds	r7, #32
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bd80      	pop	{r7, pc}
 80098d8:	20000004 	.word	0x20000004

080098dc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b086      	sub	sp, #24
 80098e0:	af02      	add	r7, sp, #8
 80098e2:	60f8      	str	r0, [r7, #12]
 80098e4:	60b9      	str	r1, [r7, #8]
 80098e6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80098f0:	d111      	bne.n	8009916 <SPI_EndRxTransaction+0x3a>
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	689b      	ldr	r3, [r3, #8]
 80098f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80098fa:	d004      	beq.n	8009906 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	689b      	ldr	r3, [r3, #8]
 8009900:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009904:	d107      	bne.n	8009916 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	681a      	ldr	r2, [r3, #0]
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009914:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	685b      	ldr	r3, [r3, #4]
 800991a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800991e:	d12a      	bne.n	8009976 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	689b      	ldr	r3, [r3, #8]
 8009924:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009928:	d012      	beq.n	8009950 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	9300      	str	r3, [sp, #0]
 800992e:	68bb      	ldr	r3, [r7, #8]
 8009930:	2200      	movs	r2, #0
 8009932:	2180      	movs	r1, #128	@ 0x80
 8009934:	68f8      	ldr	r0, [r7, #12]
 8009936:	f7ff ff49 	bl	80097cc <SPI_WaitFlagStateUntilTimeout>
 800993a:	4603      	mov	r3, r0
 800993c:	2b00      	cmp	r3, #0
 800993e:	d02d      	beq.n	800999c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009944:	f043 0220 	orr.w	r2, r3, #32
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800994c:	2303      	movs	r3, #3
 800994e:	e026      	b.n	800999e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	9300      	str	r3, [sp, #0]
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	2200      	movs	r2, #0
 8009958:	2101      	movs	r1, #1
 800995a:	68f8      	ldr	r0, [r7, #12]
 800995c:	f7ff ff36 	bl	80097cc <SPI_WaitFlagStateUntilTimeout>
 8009960:	4603      	mov	r3, r0
 8009962:	2b00      	cmp	r3, #0
 8009964:	d01a      	beq.n	800999c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800996a:	f043 0220 	orr.w	r2, r3, #32
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009972:	2303      	movs	r3, #3
 8009974:	e013      	b.n	800999e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	9300      	str	r3, [sp, #0]
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	2200      	movs	r2, #0
 800997e:	2101      	movs	r1, #1
 8009980:	68f8      	ldr	r0, [r7, #12]
 8009982:	f7ff ff23 	bl	80097cc <SPI_WaitFlagStateUntilTimeout>
 8009986:	4603      	mov	r3, r0
 8009988:	2b00      	cmp	r3, #0
 800998a:	d007      	beq.n	800999c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009990:	f043 0220 	orr.w	r2, r3, #32
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009998:	2303      	movs	r3, #3
 800999a:	e000      	b.n	800999e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800999c:	2300      	movs	r3, #0
}
 800999e:	4618      	mov	r0, r3
 80099a0:	3710      	adds	r7, #16
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}
	...

080099a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b088      	sub	sp, #32
 80099ac:	af02      	add	r7, sp, #8
 80099ae:	60f8      	str	r0, [r7, #12]
 80099b0:	60b9      	str	r1, [r7, #8]
 80099b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	9300      	str	r3, [sp, #0]
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	2201      	movs	r2, #1
 80099bc:	2102      	movs	r1, #2
 80099be:	68f8      	ldr	r0, [r7, #12]
 80099c0:	f7ff ff04 	bl	80097cc <SPI_WaitFlagStateUntilTimeout>
 80099c4:	4603      	mov	r3, r0
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d007      	beq.n	80099da <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099ce:	f043 0220 	orr.w	r2, r3, #32
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80099d6:	2303      	movs	r3, #3
 80099d8:	e032      	b.n	8009a40 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80099da:	4b1b      	ldr	r3, [pc, #108]	@ (8009a48 <SPI_EndRxTxTransaction+0xa0>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a1b      	ldr	r2, [pc, #108]	@ (8009a4c <SPI_EndRxTxTransaction+0xa4>)
 80099e0:	fba2 2303 	umull	r2, r3, r2, r3
 80099e4:	0d5b      	lsrs	r3, r3, #21
 80099e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80099ea:	fb02 f303 	mul.w	r3, r2, r3
 80099ee:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80099f8:	d112      	bne.n	8009a20 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	9300      	str	r3, [sp, #0]
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	2200      	movs	r2, #0
 8009a02:	2180      	movs	r1, #128	@ 0x80
 8009a04:	68f8      	ldr	r0, [r7, #12]
 8009a06:	f7ff fee1 	bl	80097cc <SPI_WaitFlagStateUntilTimeout>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d016      	beq.n	8009a3e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a14:	f043 0220 	orr.w	r2, r3, #32
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009a1c:	2303      	movs	r3, #3
 8009a1e:	e00f      	b.n	8009a40 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d00a      	beq.n	8009a3c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	3b01      	subs	r3, #1
 8009a2a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	689b      	ldr	r3, [r3, #8]
 8009a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a36:	2b80      	cmp	r3, #128	@ 0x80
 8009a38:	d0f2      	beq.n	8009a20 <SPI_EndRxTxTransaction+0x78>
 8009a3a:	e000      	b.n	8009a3e <SPI_EndRxTxTransaction+0x96>
        break;
 8009a3c:	bf00      	nop
  }

  return HAL_OK;
 8009a3e:	2300      	movs	r3, #0
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	3718      	adds	r7, #24
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}
 8009a48:	20000004 	.word	0x20000004
 8009a4c:	165e9f81 	.word	0x165e9f81

08009a50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b082      	sub	sp, #8
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d101      	bne.n	8009a62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009a5e:	2301      	movs	r3, #1
 8009a60:	e041      	b.n	8009ae6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a68:	b2db      	uxtb	r3, r3
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d106      	bne.n	8009a7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2200      	movs	r2, #0
 8009a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f7fb fed2 	bl	8005820 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2202      	movs	r2, #2
 8009a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681a      	ldr	r2, [r3, #0]
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	3304      	adds	r3, #4
 8009a8c:	4619      	mov	r1, r3
 8009a8e:	4610      	mov	r0, r2
 8009a90:	f000 fe3c 	bl	800a70c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2201      	movs	r2, #1
 8009a98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2201      	movs	r2, #1
 8009aa8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2201      	movs	r2, #1
 8009ab0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2201      	movs	r2, #1
 8009ad0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2201      	movs	r2, #1
 8009ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009ae4:	2300      	movs	r3, #0
}
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	3708      	adds	r7, #8
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bd80      	pop	{r7, pc}
	...

08009af0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009af0:	b480      	push	{r7}
 8009af2:	b085      	sub	sp, #20
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009afe:	b2db      	uxtb	r3, r3
 8009b00:	2b01      	cmp	r3, #1
 8009b02:	d001      	beq.n	8009b08 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009b04:	2301      	movs	r3, #1
 8009b06:	e04e      	b.n	8009ba6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2202      	movs	r2, #2
 8009b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	68da      	ldr	r2, [r3, #12]
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f042 0201 	orr.w	r2, r2, #1
 8009b1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a23      	ldr	r2, [pc, #140]	@ (8009bb4 <HAL_TIM_Base_Start_IT+0xc4>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d022      	beq.n	8009b70 <HAL_TIM_Base_Start_IT+0x80>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b32:	d01d      	beq.n	8009b70 <HAL_TIM_Base_Start_IT+0x80>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	4a1f      	ldr	r2, [pc, #124]	@ (8009bb8 <HAL_TIM_Base_Start_IT+0xc8>)
 8009b3a:	4293      	cmp	r3, r2
 8009b3c:	d018      	beq.n	8009b70 <HAL_TIM_Base_Start_IT+0x80>
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	4a1e      	ldr	r2, [pc, #120]	@ (8009bbc <HAL_TIM_Base_Start_IT+0xcc>)
 8009b44:	4293      	cmp	r3, r2
 8009b46:	d013      	beq.n	8009b70 <HAL_TIM_Base_Start_IT+0x80>
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a1c      	ldr	r2, [pc, #112]	@ (8009bc0 <HAL_TIM_Base_Start_IT+0xd0>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d00e      	beq.n	8009b70 <HAL_TIM_Base_Start_IT+0x80>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	4a1b      	ldr	r2, [pc, #108]	@ (8009bc4 <HAL_TIM_Base_Start_IT+0xd4>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d009      	beq.n	8009b70 <HAL_TIM_Base_Start_IT+0x80>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a19      	ldr	r2, [pc, #100]	@ (8009bc8 <HAL_TIM_Base_Start_IT+0xd8>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d004      	beq.n	8009b70 <HAL_TIM_Base_Start_IT+0x80>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4a18      	ldr	r2, [pc, #96]	@ (8009bcc <HAL_TIM_Base_Start_IT+0xdc>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d111      	bne.n	8009b94 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	689b      	ldr	r3, [r3, #8]
 8009b76:	f003 0307 	and.w	r3, r3, #7
 8009b7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	2b06      	cmp	r3, #6
 8009b80:	d010      	beq.n	8009ba4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	681a      	ldr	r2, [r3, #0]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f042 0201 	orr.w	r2, r2, #1
 8009b90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b92:	e007      	b.n	8009ba4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	681a      	ldr	r2, [r3, #0]
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f042 0201 	orr.w	r2, r2, #1
 8009ba2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009ba4:	2300      	movs	r3, #0
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3714      	adds	r7, #20
 8009baa:	46bd      	mov	sp, r7
 8009bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop
 8009bb4:	40010000 	.word	0x40010000
 8009bb8:	40000400 	.word	0x40000400
 8009bbc:	40000800 	.word	0x40000800
 8009bc0:	40000c00 	.word	0x40000c00
 8009bc4:	40010400 	.word	0x40010400
 8009bc8:	40014000 	.word	0x40014000
 8009bcc:	40001800 	.word	0x40001800

08009bd0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b082      	sub	sp, #8
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d101      	bne.n	8009be2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009bde:	2301      	movs	r3, #1
 8009be0:	e041      	b.n	8009c66 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009be8:	b2db      	uxtb	r3, r3
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d106      	bne.n	8009bfc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f000 f839 	bl	8009c6e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2202      	movs	r2, #2
 8009c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681a      	ldr	r2, [r3, #0]
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	3304      	adds	r3, #4
 8009c0c:	4619      	mov	r1, r3
 8009c0e:	4610      	mov	r0, r2
 8009c10:	f000 fd7c 	bl	800a70c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2201      	movs	r2, #1
 8009c18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2201      	movs	r2, #1
 8009c20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2201      	movs	r2, #1
 8009c28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2201      	movs	r2, #1
 8009c30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2201      	movs	r2, #1
 8009c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2201      	movs	r2, #1
 8009c40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2201      	movs	r2, #1
 8009c48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2201      	movs	r2, #1
 8009c50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2201      	movs	r2, #1
 8009c58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2201      	movs	r2, #1
 8009c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009c64:	2300      	movs	r3, #0
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3708      	adds	r7, #8
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}

08009c6e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009c6e:	b480      	push	{r7}
 8009c70:	b083      	sub	sp, #12
 8009c72:	af00      	add	r7, sp, #0
 8009c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009c76:	bf00      	nop
 8009c78:	370c      	adds	r7, #12
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr
	...

08009c84 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b086      	sub	sp, #24
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	60f8      	str	r0, [r7, #12]
 8009c8c:	60b9      	str	r1, [r7, #8]
 8009c8e:	607a      	str	r2, [r7, #4]
 8009c90:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8009c92:	2300      	movs	r3, #0
 8009c94:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d109      	bne.n	8009cb0 <HAL_TIM_PWM_Start_DMA+0x2c>
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009ca2:	b2db      	uxtb	r3, r3
 8009ca4:	2b02      	cmp	r3, #2
 8009ca6:	bf0c      	ite	eq
 8009ca8:	2301      	moveq	r3, #1
 8009caa:	2300      	movne	r3, #0
 8009cac:	b2db      	uxtb	r3, r3
 8009cae:	e022      	b.n	8009cf6 <HAL_TIM_PWM_Start_DMA+0x72>
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	2b04      	cmp	r3, #4
 8009cb4:	d109      	bne.n	8009cca <HAL_TIM_PWM_Start_DMA+0x46>
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009cbc:	b2db      	uxtb	r3, r3
 8009cbe:	2b02      	cmp	r3, #2
 8009cc0:	bf0c      	ite	eq
 8009cc2:	2301      	moveq	r3, #1
 8009cc4:	2300      	movne	r3, #0
 8009cc6:	b2db      	uxtb	r3, r3
 8009cc8:	e015      	b.n	8009cf6 <HAL_TIM_PWM_Start_DMA+0x72>
 8009cca:	68bb      	ldr	r3, [r7, #8]
 8009ccc:	2b08      	cmp	r3, #8
 8009cce:	d109      	bne.n	8009ce4 <HAL_TIM_PWM_Start_DMA+0x60>
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009cd6:	b2db      	uxtb	r3, r3
 8009cd8:	2b02      	cmp	r3, #2
 8009cda:	bf0c      	ite	eq
 8009cdc:	2301      	moveq	r3, #1
 8009cde:	2300      	movne	r3, #0
 8009ce0:	b2db      	uxtb	r3, r3
 8009ce2:	e008      	b.n	8009cf6 <HAL_TIM_PWM_Start_DMA+0x72>
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009cea:	b2db      	uxtb	r3, r3
 8009cec:	2b02      	cmp	r3, #2
 8009cee:	bf0c      	ite	eq
 8009cf0:	2301      	moveq	r3, #1
 8009cf2:	2300      	movne	r3, #0
 8009cf4:	b2db      	uxtb	r3, r3
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d001      	beq.n	8009cfe <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8009cfa:	2302      	movs	r3, #2
 8009cfc:	e171      	b.n	8009fe2 <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d109      	bne.n	8009d18 <HAL_TIM_PWM_Start_DMA+0x94>
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009d0a:	b2db      	uxtb	r3, r3
 8009d0c:	2b01      	cmp	r3, #1
 8009d0e:	bf0c      	ite	eq
 8009d10:	2301      	moveq	r3, #1
 8009d12:	2300      	movne	r3, #0
 8009d14:	b2db      	uxtb	r3, r3
 8009d16:	e022      	b.n	8009d5e <HAL_TIM_PWM_Start_DMA+0xda>
 8009d18:	68bb      	ldr	r3, [r7, #8]
 8009d1a:	2b04      	cmp	r3, #4
 8009d1c:	d109      	bne.n	8009d32 <HAL_TIM_PWM_Start_DMA+0xae>
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009d24:	b2db      	uxtb	r3, r3
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	bf0c      	ite	eq
 8009d2a:	2301      	moveq	r3, #1
 8009d2c:	2300      	movne	r3, #0
 8009d2e:	b2db      	uxtb	r3, r3
 8009d30:	e015      	b.n	8009d5e <HAL_TIM_PWM_Start_DMA+0xda>
 8009d32:	68bb      	ldr	r3, [r7, #8]
 8009d34:	2b08      	cmp	r3, #8
 8009d36:	d109      	bne.n	8009d4c <HAL_TIM_PWM_Start_DMA+0xc8>
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	bf0c      	ite	eq
 8009d44:	2301      	moveq	r3, #1
 8009d46:	2300      	movne	r3, #0
 8009d48:	b2db      	uxtb	r3, r3
 8009d4a:	e008      	b.n	8009d5e <HAL_TIM_PWM_Start_DMA+0xda>
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d52:	b2db      	uxtb	r3, r3
 8009d54:	2b01      	cmp	r3, #1
 8009d56:	bf0c      	ite	eq
 8009d58:	2301      	moveq	r3, #1
 8009d5a:	2300      	movne	r3, #0
 8009d5c:	b2db      	uxtb	r3, r3
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d024      	beq.n	8009dac <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d002      	beq.n	8009d6e <HAL_TIM_PWM_Start_DMA+0xea>
 8009d68:	887b      	ldrh	r3, [r7, #2]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d101      	bne.n	8009d72 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8009d6e:	2301      	movs	r3, #1
 8009d70:	e137      	b.n	8009fe2 <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d72:	68bb      	ldr	r3, [r7, #8]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d104      	bne.n	8009d82 <HAL_TIM_PWM_Start_DMA+0xfe>
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	2202      	movs	r2, #2
 8009d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009d80:	e016      	b.n	8009db0 <HAL_TIM_PWM_Start_DMA+0x12c>
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	2b04      	cmp	r3, #4
 8009d86:	d104      	bne.n	8009d92 <HAL_TIM_PWM_Start_DMA+0x10e>
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	2202      	movs	r2, #2
 8009d8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009d90:	e00e      	b.n	8009db0 <HAL_TIM_PWM_Start_DMA+0x12c>
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	2b08      	cmp	r3, #8
 8009d96:	d104      	bne.n	8009da2 <HAL_TIM_PWM_Start_DMA+0x11e>
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	2202      	movs	r2, #2
 8009d9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009da0:	e006      	b.n	8009db0 <HAL_TIM_PWM_Start_DMA+0x12c>
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	2202      	movs	r2, #2
 8009da6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009daa:	e001      	b.n	8009db0 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8009dac:	2301      	movs	r3, #1
 8009dae:	e118      	b.n	8009fe2 <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	2b0c      	cmp	r3, #12
 8009db4:	f200 80ae 	bhi.w	8009f14 <HAL_TIM_PWM_Start_DMA+0x290>
 8009db8:	a201      	add	r2, pc, #4	@ (adr r2, 8009dc0 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8009dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dbe:	bf00      	nop
 8009dc0:	08009df5 	.word	0x08009df5
 8009dc4:	08009f15 	.word	0x08009f15
 8009dc8:	08009f15 	.word	0x08009f15
 8009dcc:	08009f15 	.word	0x08009f15
 8009dd0:	08009e3d 	.word	0x08009e3d
 8009dd4:	08009f15 	.word	0x08009f15
 8009dd8:	08009f15 	.word	0x08009f15
 8009ddc:	08009f15 	.word	0x08009f15
 8009de0:	08009e85 	.word	0x08009e85
 8009de4:	08009f15 	.word	0x08009f15
 8009de8:	08009f15 	.word	0x08009f15
 8009dec:	08009f15 	.word	0x08009f15
 8009df0:	08009ecd 	.word	0x08009ecd
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009df8:	4a7c      	ldr	r2, [pc, #496]	@ (8009fec <HAL_TIM_PWM_Start_DMA+0x368>)
 8009dfa:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e00:	4a7b      	ldr	r2, [pc, #492]	@ (8009ff0 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8009e02:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e08:	4a7a      	ldr	r2, [pc, #488]	@ (8009ff4 <HAL_TIM_PWM_Start_DMA+0x370>)
 8009e0a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8009e10:	6879      	ldr	r1, [r7, #4]
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	3334      	adds	r3, #52	@ 0x34
 8009e18:	461a      	mov	r2, r3
 8009e1a:	887b      	ldrh	r3, [r7, #2]
 8009e1c:	f7fc fa2a 	bl	8006274 <HAL_DMA_Start_IT>
 8009e20:	4603      	mov	r3, r0
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d001      	beq.n	8009e2a <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009e26:	2301      	movs	r3, #1
 8009e28:	e0db      	b.n	8009fe2 <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	68da      	ldr	r2, [r3, #12]
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009e38:	60da      	str	r2, [r3, #12]
      break;
 8009e3a:	e06e      	b.n	8009f1a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e40:	4a6a      	ldr	r2, [pc, #424]	@ (8009fec <HAL_TIM_PWM_Start_DMA+0x368>)
 8009e42:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e48:	4a69      	ldr	r2, [pc, #420]	@ (8009ff0 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8009e4a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e50:	4a68      	ldr	r2, [pc, #416]	@ (8009ff4 <HAL_TIM_PWM_Start_DMA+0x370>)
 8009e52:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009e58:	6879      	ldr	r1, [r7, #4]
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	3338      	adds	r3, #56	@ 0x38
 8009e60:	461a      	mov	r2, r3
 8009e62:	887b      	ldrh	r3, [r7, #2]
 8009e64:	f7fc fa06 	bl	8006274 <HAL_DMA_Start_IT>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d001      	beq.n	8009e72 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009e6e:	2301      	movs	r3, #1
 8009e70:	e0b7      	b.n	8009fe2 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	68da      	ldr	r2, [r3, #12]
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009e80:	60da      	str	r2, [r3, #12]
      break;
 8009e82:	e04a      	b.n	8009f1a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e88:	4a58      	ldr	r2, [pc, #352]	@ (8009fec <HAL_TIM_PWM_Start_DMA+0x368>)
 8009e8a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e90:	4a57      	ldr	r2, [pc, #348]	@ (8009ff0 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8009e92:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e98:	4a56      	ldr	r2, [pc, #344]	@ (8009ff4 <HAL_TIM_PWM_Start_DMA+0x370>)
 8009e9a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8009ea0:	6879      	ldr	r1, [r7, #4]
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	333c      	adds	r3, #60	@ 0x3c
 8009ea8:	461a      	mov	r2, r3
 8009eaa:	887b      	ldrh	r3, [r7, #2]
 8009eac:	f7fc f9e2 	bl	8006274 <HAL_DMA_Start_IT>
 8009eb0:	4603      	mov	r3, r0
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d001      	beq.n	8009eba <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	e093      	b.n	8009fe2 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	68da      	ldr	r2, [r3, #12]
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009ec8:	60da      	str	r2, [r3, #12]
      break;
 8009eca:	e026      	b.n	8009f1a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ed0:	4a46      	ldr	r2, [pc, #280]	@ (8009fec <HAL_TIM_PWM_Start_DMA+0x368>)
 8009ed2:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ed8:	4a45      	ldr	r2, [pc, #276]	@ (8009ff0 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8009eda:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ee0:	4a44      	ldr	r2, [pc, #272]	@ (8009ff4 <HAL_TIM_PWM_Start_DMA+0x370>)
 8009ee2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009ee8:	6879      	ldr	r1, [r7, #4]
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	3340      	adds	r3, #64	@ 0x40
 8009ef0:	461a      	mov	r2, r3
 8009ef2:	887b      	ldrh	r3, [r7, #2]
 8009ef4:	f7fc f9be 	bl	8006274 <HAL_DMA_Start_IT>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d001      	beq.n	8009f02 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009efe:	2301      	movs	r3, #1
 8009f00:	e06f      	b.n	8009fe2 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	68da      	ldr	r2, [r3, #12]
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009f10:	60da      	str	r2, [r3, #12]
      break;
 8009f12:	e002      	b.n	8009f1a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8009f14:	2301      	movs	r3, #1
 8009f16:	75fb      	strb	r3, [r7, #23]
      break;
 8009f18:	bf00      	nop
  }

  if (status == HAL_OK)
 8009f1a:	7dfb      	ldrb	r3, [r7, #23]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d15f      	bne.n	8009fe0 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	2201      	movs	r2, #1
 8009f26:	68b9      	ldr	r1, [r7, #8]
 8009f28:	4618      	mov	r0, r3
 8009f2a:	f000 fedf 	bl	800acec <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4a31      	ldr	r2, [pc, #196]	@ (8009ff8 <HAL_TIM_PWM_Start_DMA+0x374>)
 8009f34:	4293      	cmp	r3, r2
 8009f36:	d004      	beq.n	8009f42 <HAL_TIM_PWM_Start_DMA+0x2be>
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	4a2f      	ldr	r2, [pc, #188]	@ (8009ffc <HAL_TIM_PWM_Start_DMA+0x378>)
 8009f3e:	4293      	cmp	r3, r2
 8009f40:	d101      	bne.n	8009f46 <HAL_TIM_PWM_Start_DMA+0x2c2>
 8009f42:	2301      	movs	r3, #1
 8009f44:	e000      	b.n	8009f48 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8009f46:	2300      	movs	r3, #0
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d007      	beq.n	8009f5c <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009f5a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	4a25      	ldr	r2, [pc, #148]	@ (8009ff8 <HAL_TIM_PWM_Start_DMA+0x374>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d022      	beq.n	8009fac <HAL_TIM_PWM_Start_DMA+0x328>
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f6e:	d01d      	beq.n	8009fac <HAL_TIM_PWM_Start_DMA+0x328>
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	4a22      	ldr	r2, [pc, #136]	@ (800a000 <HAL_TIM_PWM_Start_DMA+0x37c>)
 8009f76:	4293      	cmp	r3, r2
 8009f78:	d018      	beq.n	8009fac <HAL_TIM_PWM_Start_DMA+0x328>
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	4a21      	ldr	r2, [pc, #132]	@ (800a004 <HAL_TIM_PWM_Start_DMA+0x380>)
 8009f80:	4293      	cmp	r3, r2
 8009f82:	d013      	beq.n	8009fac <HAL_TIM_PWM_Start_DMA+0x328>
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	4a1f      	ldr	r2, [pc, #124]	@ (800a008 <HAL_TIM_PWM_Start_DMA+0x384>)
 8009f8a:	4293      	cmp	r3, r2
 8009f8c:	d00e      	beq.n	8009fac <HAL_TIM_PWM_Start_DMA+0x328>
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	4a1a      	ldr	r2, [pc, #104]	@ (8009ffc <HAL_TIM_PWM_Start_DMA+0x378>)
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d009      	beq.n	8009fac <HAL_TIM_PWM_Start_DMA+0x328>
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800a00c <HAL_TIM_PWM_Start_DMA+0x388>)
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	d004      	beq.n	8009fac <HAL_TIM_PWM_Start_DMA+0x328>
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	4a1a      	ldr	r2, [pc, #104]	@ (800a010 <HAL_TIM_PWM_Start_DMA+0x38c>)
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d111      	bne.n	8009fd0 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	689b      	ldr	r3, [r3, #8]
 8009fb2:	f003 0307 	and.w	r3, r3, #7
 8009fb6:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fb8:	693b      	ldr	r3, [r7, #16]
 8009fba:	2b06      	cmp	r3, #6
 8009fbc:	d010      	beq.n	8009fe0 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	681a      	ldr	r2, [r3, #0]
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f042 0201 	orr.w	r2, r2, #1
 8009fcc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fce:	e007      	b.n	8009fe0 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	681a      	ldr	r2, [r3, #0]
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f042 0201 	orr.w	r2, r2, #1
 8009fde:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8009fe0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3718      	adds	r7, #24
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}
 8009fea:	bf00      	nop
 8009fec:	0800a5fd 	.word	0x0800a5fd
 8009ff0:	0800a6a5 	.word	0x0800a6a5
 8009ff4:	0800a56b 	.word	0x0800a56b
 8009ff8:	40010000 	.word	0x40010000
 8009ffc:	40010400 	.word	0x40010400
 800a000:	40000400 	.word	0x40000400
 800a004:	40000800 	.word	0x40000800
 800a008:	40000c00 	.word	0x40000c00
 800a00c:	40014000 	.word	0x40014000
 800a010:	40001800 	.word	0x40001800

0800a014 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b084      	sub	sp, #16
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	68db      	ldr	r3, [r3, #12]
 800a022:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	691b      	ldr	r3, [r3, #16]
 800a02a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	f003 0302 	and.w	r3, r3, #2
 800a032:	2b00      	cmp	r3, #0
 800a034:	d020      	beq.n	800a078 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	f003 0302 	and.w	r3, r3, #2
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d01b      	beq.n	800a078 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f06f 0202 	mvn.w	r2, #2
 800a048:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2201      	movs	r2, #1
 800a04e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	699b      	ldr	r3, [r3, #24]
 800a056:	f003 0303 	and.w	r3, r3, #3
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d003      	beq.n	800a066 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f000 fa5b 	bl	800a51a <HAL_TIM_IC_CaptureCallback>
 800a064:	e005      	b.n	800a072 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	f000 fa4d 	bl	800a506 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a06c:	6878      	ldr	r0, [r7, #4]
 800a06e:	f000 fa5e 	bl	800a52e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2200      	movs	r2, #0
 800a076:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	f003 0304 	and.w	r3, r3, #4
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d020      	beq.n	800a0c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	f003 0304 	and.w	r3, r3, #4
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d01b      	beq.n	800a0c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	f06f 0204 	mvn.w	r2, #4
 800a094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2202      	movs	r2, #2
 800a09a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	699b      	ldr	r3, [r3, #24]
 800a0a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d003      	beq.n	800a0b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	f000 fa35 	bl	800a51a <HAL_TIM_IC_CaptureCallback>
 800a0b0:	e005      	b.n	800a0be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f000 fa27 	bl	800a506 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a0b8:	6878      	ldr	r0, [r7, #4]
 800a0ba:	f000 fa38 	bl	800a52e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	f003 0308 	and.w	r3, r3, #8
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d020      	beq.n	800a110 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	f003 0308 	and.w	r3, r3, #8
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d01b      	beq.n	800a110 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f06f 0208 	mvn.w	r2, #8
 800a0e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2204      	movs	r2, #4
 800a0e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	69db      	ldr	r3, [r3, #28]
 800a0ee:	f003 0303 	and.w	r3, r3, #3
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d003      	beq.n	800a0fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f000 fa0f 	bl	800a51a <HAL_TIM_IC_CaptureCallback>
 800a0fc:	e005      	b.n	800a10a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	f000 fa01 	bl	800a506 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	f000 fa12 	bl	800a52e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	2200      	movs	r2, #0
 800a10e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a110:	68bb      	ldr	r3, [r7, #8]
 800a112:	f003 0310 	and.w	r3, r3, #16
 800a116:	2b00      	cmp	r3, #0
 800a118:	d020      	beq.n	800a15c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	f003 0310 	and.w	r3, r3, #16
 800a120:	2b00      	cmp	r3, #0
 800a122:	d01b      	beq.n	800a15c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f06f 0210 	mvn.w	r2, #16
 800a12c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2208      	movs	r2, #8
 800a132:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	69db      	ldr	r3, [r3, #28]
 800a13a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d003      	beq.n	800a14a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f000 f9e9 	bl	800a51a <HAL_TIM_IC_CaptureCallback>
 800a148:	e005      	b.n	800a156 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a14a:	6878      	ldr	r0, [r7, #4]
 800a14c:	f000 f9db 	bl	800a506 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f000 f9ec 	bl	800a52e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	2200      	movs	r2, #0
 800a15a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a15c:	68bb      	ldr	r3, [r7, #8]
 800a15e:	f003 0301 	and.w	r3, r3, #1
 800a162:	2b00      	cmp	r3, #0
 800a164:	d00c      	beq.n	800a180 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	f003 0301 	and.w	r3, r3, #1
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d007      	beq.n	800a180 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	f06f 0201 	mvn.w	r2, #1
 800a178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f7fa f896 	bl	80042ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a186:	2b00      	cmp	r3, #0
 800a188:	d00c      	beq.n	800a1a4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a190:	2b00      	cmp	r3, #0
 800a192:	d007      	beq.n	800a1a4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800a19c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f000 fe50 	bl	800ae44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d00c      	beq.n	800a1c8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d007      	beq.n	800a1c8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a1c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f000 f9bd 	bl	800a542 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	f003 0320 	and.w	r3, r3, #32
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d00c      	beq.n	800a1ec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	f003 0320 	and.w	r3, r3, #32
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d007      	beq.n	800a1ec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f06f 0220 	mvn.w	r2, #32
 800a1e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f000 fe22 	bl	800ae30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a1ec:	bf00      	nop
 800a1ee:	3710      	adds	r7, #16
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bd80      	pop	{r7, pc}

0800a1f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b086      	sub	sp, #24
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	60f8      	str	r0, [r7, #12]
 800a1fc:	60b9      	str	r1, [r7, #8]
 800a1fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a200:	2300      	movs	r3, #0
 800a202:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a20a:	2b01      	cmp	r3, #1
 800a20c:	d101      	bne.n	800a212 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a20e:	2302      	movs	r3, #2
 800a210:	e0ae      	b.n	800a370 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	2201      	movs	r2, #1
 800a216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2b0c      	cmp	r3, #12
 800a21e:	f200 809f 	bhi.w	800a360 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800a222:	a201      	add	r2, pc, #4	@ (adr r2, 800a228 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a228:	0800a25d 	.word	0x0800a25d
 800a22c:	0800a361 	.word	0x0800a361
 800a230:	0800a361 	.word	0x0800a361
 800a234:	0800a361 	.word	0x0800a361
 800a238:	0800a29d 	.word	0x0800a29d
 800a23c:	0800a361 	.word	0x0800a361
 800a240:	0800a361 	.word	0x0800a361
 800a244:	0800a361 	.word	0x0800a361
 800a248:	0800a2df 	.word	0x0800a2df
 800a24c:	0800a361 	.word	0x0800a361
 800a250:	0800a361 	.word	0x0800a361
 800a254:	0800a361 	.word	0x0800a361
 800a258:	0800a31f 	.word	0x0800a31f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	68b9      	ldr	r1, [r7, #8]
 800a262:	4618      	mov	r0, r3
 800a264:	f000 faf8 	bl	800a858 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	699a      	ldr	r2, [r3, #24]
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	f042 0208 	orr.w	r2, r2, #8
 800a276:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	699a      	ldr	r2, [r3, #24]
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	f022 0204 	bic.w	r2, r2, #4
 800a286:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	6999      	ldr	r1, [r3, #24]
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	691a      	ldr	r2, [r3, #16]
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	430a      	orrs	r2, r1
 800a298:	619a      	str	r2, [r3, #24]
      break;
 800a29a:	e064      	b.n	800a366 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	68b9      	ldr	r1, [r7, #8]
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	f000 fb48 	bl	800a938 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	699a      	ldr	r2, [r3, #24]
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a2b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	699a      	ldr	r2, [r3, #24]
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a2c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	6999      	ldr	r1, [r3, #24]
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	691b      	ldr	r3, [r3, #16]
 800a2d2:	021a      	lsls	r2, r3, #8
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	430a      	orrs	r2, r1
 800a2da:	619a      	str	r2, [r3, #24]
      break;
 800a2dc:	e043      	b.n	800a366 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	68b9      	ldr	r1, [r7, #8]
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	f000 fb9d 	bl	800aa24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	69da      	ldr	r2, [r3, #28]
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f042 0208 	orr.w	r2, r2, #8
 800a2f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	69da      	ldr	r2, [r3, #28]
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	f022 0204 	bic.w	r2, r2, #4
 800a308:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	69d9      	ldr	r1, [r3, #28]
 800a310:	68bb      	ldr	r3, [r7, #8]
 800a312:	691a      	ldr	r2, [r3, #16]
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	430a      	orrs	r2, r1
 800a31a:	61da      	str	r2, [r3, #28]
      break;
 800a31c:	e023      	b.n	800a366 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	68b9      	ldr	r1, [r7, #8]
 800a324:	4618      	mov	r0, r3
 800a326:	f000 fbf1 	bl	800ab0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	69da      	ldr	r2, [r3, #28]
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a338:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	69da      	ldr	r2, [r3, #28]
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a348:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	69d9      	ldr	r1, [r3, #28]
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	691b      	ldr	r3, [r3, #16]
 800a354:	021a      	lsls	r2, r3, #8
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	430a      	orrs	r2, r1
 800a35c:	61da      	str	r2, [r3, #28]
      break;
 800a35e:	e002      	b.n	800a366 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a360:	2301      	movs	r3, #1
 800a362:	75fb      	strb	r3, [r7, #23]
      break;
 800a364:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	2200      	movs	r2, #0
 800a36a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a36e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a370:	4618      	mov	r0, r3
 800a372:	3718      	adds	r7, #24
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}

0800a378 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b084      	sub	sp, #16
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
 800a380:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a382:	2300      	movs	r3, #0
 800a384:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a38c:	2b01      	cmp	r3, #1
 800a38e:	d101      	bne.n	800a394 <HAL_TIM_ConfigClockSource+0x1c>
 800a390:	2302      	movs	r3, #2
 800a392:	e0b4      	b.n	800a4fe <HAL_TIM_ConfigClockSource+0x186>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2201      	movs	r2, #1
 800a398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2202      	movs	r2, #2
 800a3a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	689b      	ldr	r3, [r3, #8]
 800a3aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a3b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a3ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	68ba      	ldr	r2, [r7, #8]
 800a3c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a3cc:	d03e      	beq.n	800a44c <HAL_TIM_ConfigClockSource+0xd4>
 800a3ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a3d2:	f200 8087 	bhi.w	800a4e4 <HAL_TIM_ConfigClockSource+0x16c>
 800a3d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3da:	f000 8086 	beq.w	800a4ea <HAL_TIM_ConfigClockSource+0x172>
 800a3de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3e2:	d87f      	bhi.n	800a4e4 <HAL_TIM_ConfigClockSource+0x16c>
 800a3e4:	2b70      	cmp	r3, #112	@ 0x70
 800a3e6:	d01a      	beq.n	800a41e <HAL_TIM_ConfigClockSource+0xa6>
 800a3e8:	2b70      	cmp	r3, #112	@ 0x70
 800a3ea:	d87b      	bhi.n	800a4e4 <HAL_TIM_ConfigClockSource+0x16c>
 800a3ec:	2b60      	cmp	r3, #96	@ 0x60
 800a3ee:	d050      	beq.n	800a492 <HAL_TIM_ConfigClockSource+0x11a>
 800a3f0:	2b60      	cmp	r3, #96	@ 0x60
 800a3f2:	d877      	bhi.n	800a4e4 <HAL_TIM_ConfigClockSource+0x16c>
 800a3f4:	2b50      	cmp	r3, #80	@ 0x50
 800a3f6:	d03c      	beq.n	800a472 <HAL_TIM_ConfigClockSource+0xfa>
 800a3f8:	2b50      	cmp	r3, #80	@ 0x50
 800a3fa:	d873      	bhi.n	800a4e4 <HAL_TIM_ConfigClockSource+0x16c>
 800a3fc:	2b40      	cmp	r3, #64	@ 0x40
 800a3fe:	d058      	beq.n	800a4b2 <HAL_TIM_ConfigClockSource+0x13a>
 800a400:	2b40      	cmp	r3, #64	@ 0x40
 800a402:	d86f      	bhi.n	800a4e4 <HAL_TIM_ConfigClockSource+0x16c>
 800a404:	2b30      	cmp	r3, #48	@ 0x30
 800a406:	d064      	beq.n	800a4d2 <HAL_TIM_ConfigClockSource+0x15a>
 800a408:	2b30      	cmp	r3, #48	@ 0x30
 800a40a:	d86b      	bhi.n	800a4e4 <HAL_TIM_ConfigClockSource+0x16c>
 800a40c:	2b20      	cmp	r3, #32
 800a40e:	d060      	beq.n	800a4d2 <HAL_TIM_ConfigClockSource+0x15a>
 800a410:	2b20      	cmp	r3, #32
 800a412:	d867      	bhi.n	800a4e4 <HAL_TIM_ConfigClockSource+0x16c>
 800a414:	2b00      	cmp	r3, #0
 800a416:	d05c      	beq.n	800a4d2 <HAL_TIM_ConfigClockSource+0x15a>
 800a418:	2b10      	cmp	r3, #16
 800a41a:	d05a      	beq.n	800a4d2 <HAL_TIM_ConfigClockSource+0x15a>
 800a41c:	e062      	b.n	800a4e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a42e:	f000 fc3d 	bl	800acac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	689b      	ldr	r3, [r3, #8]
 800a438:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a43a:	68bb      	ldr	r3, [r7, #8]
 800a43c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a440:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	68ba      	ldr	r2, [r7, #8]
 800a448:	609a      	str	r2, [r3, #8]
      break;
 800a44a:	e04f      	b.n	800a4ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a45c:	f000 fc26 	bl	800acac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	689a      	ldr	r2, [r3, #8]
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a46e:	609a      	str	r2, [r3, #8]
      break;
 800a470:	e03c      	b.n	800a4ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a47e:	461a      	mov	r2, r3
 800a480:	f000 fb9a 	bl	800abb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	2150      	movs	r1, #80	@ 0x50
 800a48a:	4618      	mov	r0, r3
 800a48c:	f000 fbf3 	bl	800ac76 <TIM_ITRx_SetConfig>
      break;
 800a490:	e02c      	b.n	800a4ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a49e:	461a      	mov	r2, r3
 800a4a0:	f000 fbb9 	bl	800ac16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	2160      	movs	r1, #96	@ 0x60
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	f000 fbe3 	bl	800ac76 <TIM_ITRx_SetConfig>
      break;
 800a4b0:	e01c      	b.n	800a4ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a4be:	461a      	mov	r2, r3
 800a4c0:	f000 fb7a 	bl	800abb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	2140      	movs	r1, #64	@ 0x40
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	f000 fbd3 	bl	800ac76 <TIM_ITRx_SetConfig>
      break;
 800a4d0:	e00c      	b.n	800a4ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681a      	ldr	r2, [r3, #0]
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	4619      	mov	r1, r3
 800a4dc:	4610      	mov	r0, r2
 800a4de:	f000 fbca 	bl	800ac76 <TIM_ITRx_SetConfig>
      break;
 800a4e2:	e003      	b.n	800a4ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a4e4:	2301      	movs	r3, #1
 800a4e6:	73fb      	strb	r3, [r7, #15]
      break;
 800a4e8:	e000      	b.n	800a4ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a4ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2201      	movs	r2, #1
 800a4f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a4fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4fe:	4618      	mov	r0, r3
 800a500:	3710      	adds	r7, #16
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}

0800a506 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a506:	b480      	push	{r7}
 800a508:	b083      	sub	sp, #12
 800a50a:	af00      	add	r7, sp, #0
 800a50c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a50e:	bf00      	nop
 800a510:	370c      	adds	r7, #12
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr

0800a51a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a51a:	b480      	push	{r7}
 800a51c:	b083      	sub	sp, #12
 800a51e:	af00      	add	r7, sp, #0
 800a520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a522:	bf00      	nop
 800a524:	370c      	adds	r7, #12
 800a526:	46bd      	mov	sp, r7
 800a528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52c:	4770      	bx	lr

0800a52e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a52e:	b480      	push	{r7}
 800a530:	b083      	sub	sp, #12
 800a532:	af00      	add	r7, sp, #0
 800a534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a536:	bf00      	nop
 800a538:	370c      	adds	r7, #12
 800a53a:	46bd      	mov	sp, r7
 800a53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a540:	4770      	bx	lr

0800a542 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a542:	b480      	push	{r7}
 800a544:	b083      	sub	sp, #12
 800a546:	af00      	add	r7, sp, #0
 800a548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a54a:	bf00      	nop
 800a54c:	370c      	adds	r7, #12
 800a54e:	46bd      	mov	sp, r7
 800a550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a554:	4770      	bx	lr

0800a556 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800a556:	b480      	push	{r7}
 800a558:	b083      	sub	sp, #12
 800a55a:	af00      	add	r7, sp, #0
 800a55c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800a55e:	bf00      	nop
 800a560:	370c      	adds	r7, #12
 800a562:	46bd      	mov	sp, r7
 800a564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a568:	4770      	bx	lr

0800a56a <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800a56a:	b580      	push	{r7, lr}
 800a56c:	b084      	sub	sp, #16
 800a56e:	af00      	add	r7, sp, #0
 800a570:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a576:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a57c:	687a      	ldr	r2, [r7, #4]
 800a57e:	429a      	cmp	r2, r3
 800a580:	d107      	bne.n	800a592 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	2201      	movs	r2, #1
 800a586:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	2201      	movs	r2, #1
 800a58c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a590:	e02a      	b.n	800a5e8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a596:	687a      	ldr	r2, [r7, #4]
 800a598:	429a      	cmp	r2, r3
 800a59a:	d107      	bne.n	800a5ac <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	2202      	movs	r2, #2
 800a5a0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	2201      	movs	r2, #1
 800a5a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a5aa:	e01d      	b.n	800a5e8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5b0:	687a      	ldr	r2, [r7, #4]
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	d107      	bne.n	800a5c6 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	2204      	movs	r2, #4
 800a5ba:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	2201      	movs	r2, #1
 800a5c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a5c4:	e010      	b.n	800a5e8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5ca:	687a      	ldr	r2, [r7, #4]
 800a5cc:	429a      	cmp	r2, r3
 800a5ce:	d107      	bne.n	800a5e0 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	2208      	movs	r2, #8
 800a5d4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	2201      	movs	r2, #1
 800a5da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a5de:	e003      	b.n	800a5e8 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	2201      	movs	r2, #1
 800a5e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800a5e8:	68f8      	ldr	r0, [r7, #12]
 800a5ea:	f7ff ffb4 	bl	800a556 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	771a      	strb	r2, [r3, #28]
}
 800a5f4:	bf00      	nop
 800a5f6:	3710      	adds	r7, #16
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}

0800a5fc <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b084      	sub	sp, #16
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a608:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a60e:	687a      	ldr	r2, [r7, #4]
 800a610:	429a      	cmp	r2, r3
 800a612:	d10b      	bne.n	800a62c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	2201      	movs	r2, #1
 800a618:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	69db      	ldr	r3, [r3, #28]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d136      	bne.n	800a690 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	2201      	movs	r2, #1
 800a626:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a62a:	e031      	b.n	800a690 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a630:	687a      	ldr	r2, [r7, #4]
 800a632:	429a      	cmp	r2, r3
 800a634:	d10b      	bne.n	800a64e <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	2202      	movs	r2, #2
 800a63a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	69db      	ldr	r3, [r3, #28]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d125      	bne.n	800a690 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	2201      	movs	r2, #1
 800a648:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a64c:	e020      	b.n	800a690 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a652:	687a      	ldr	r2, [r7, #4]
 800a654:	429a      	cmp	r2, r3
 800a656:	d10b      	bne.n	800a670 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	2204      	movs	r2, #4
 800a65c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	69db      	ldr	r3, [r3, #28]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d114      	bne.n	800a690 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	2201      	movs	r2, #1
 800a66a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a66e:	e00f      	b.n	800a690 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a674:	687a      	ldr	r2, [r7, #4]
 800a676:	429a      	cmp	r2, r3
 800a678:	d10a      	bne.n	800a690 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	2208      	movs	r2, #8
 800a67e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	69db      	ldr	r3, [r3, #28]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d103      	bne.n	800a690 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	2201      	movs	r2, #1
 800a68c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a690:	68f8      	ldr	r0, [r7, #12]
 800a692:	f7ff ff4c 	bl	800a52e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	2200      	movs	r2, #0
 800a69a:	771a      	strb	r2, [r3, #28]
}
 800a69c:	bf00      	nop
 800a69e:	3710      	adds	r7, #16
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bd80      	pop	{r7, pc}

0800a6a4 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b084      	sub	sp, #16
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6b0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6b6:	687a      	ldr	r2, [r7, #4]
 800a6b8:	429a      	cmp	r2, r3
 800a6ba:	d103      	bne.n	800a6c4 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	2201      	movs	r2, #1
 800a6c0:	771a      	strb	r2, [r3, #28]
 800a6c2:	e019      	b.n	800a6f8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6c8:	687a      	ldr	r2, [r7, #4]
 800a6ca:	429a      	cmp	r2, r3
 800a6cc:	d103      	bne.n	800a6d6 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	2202      	movs	r2, #2
 800a6d2:	771a      	strb	r2, [r3, #28]
 800a6d4:	e010      	b.n	800a6f8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6da:	687a      	ldr	r2, [r7, #4]
 800a6dc:	429a      	cmp	r2, r3
 800a6de:	d103      	bne.n	800a6e8 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	2204      	movs	r2, #4
 800a6e4:	771a      	strb	r2, [r3, #28]
 800a6e6:	e007      	b.n	800a6f8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6ec:	687a      	ldr	r2, [r7, #4]
 800a6ee:	429a      	cmp	r2, r3
 800a6f0:	d102      	bne.n	800a6f8 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	2208      	movs	r2, #8
 800a6f6:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800a6f8:	68f8      	ldr	r0, [r7, #12]
 800a6fa:	f7f9 fb5d 	bl	8003db8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	2200      	movs	r2, #0
 800a702:	771a      	strb	r2, [r3, #28]
}
 800a704:	bf00      	nop
 800a706:	3710      	adds	r7, #16
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a70c:	b480      	push	{r7}
 800a70e:	b085      	sub	sp, #20
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
 800a714:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	4a43      	ldr	r2, [pc, #268]	@ (800a82c <TIM_Base_SetConfig+0x120>)
 800a720:	4293      	cmp	r3, r2
 800a722:	d013      	beq.n	800a74c <TIM_Base_SetConfig+0x40>
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a72a:	d00f      	beq.n	800a74c <TIM_Base_SetConfig+0x40>
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	4a40      	ldr	r2, [pc, #256]	@ (800a830 <TIM_Base_SetConfig+0x124>)
 800a730:	4293      	cmp	r3, r2
 800a732:	d00b      	beq.n	800a74c <TIM_Base_SetConfig+0x40>
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	4a3f      	ldr	r2, [pc, #252]	@ (800a834 <TIM_Base_SetConfig+0x128>)
 800a738:	4293      	cmp	r3, r2
 800a73a:	d007      	beq.n	800a74c <TIM_Base_SetConfig+0x40>
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	4a3e      	ldr	r2, [pc, #248]	@ (800a838 <TIM_Base_SetConfig+0x12c>)
 800a740:	4293      	cmp	r3, r2
 800a742:	d003      	beq.n	800a74c <TIM_Base_SetConfig+0x40>
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	4a3d      	ldr	r2, [pc, #244]	@ (800a83c <TIM_Base_SetConfig+0x130>)
 800a748:	4293      	cmp	r3, r2
 800a74a:	d108      	bne.n	800a75e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a752:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	68fa      	ldr	r2, [r7, #12]
 800a75a:	4313      	orrs	r3, r2
 800a75c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	4a32      	ldr	r2, [pc, #200]	@ (800a82c <TIM_Base_SetConfig+0x120>)
 800a762:	4293      	cmp	r3, r2
 800a764:	d02b      	beq.n	800a7be <TIM_Base_SetConfig+0xb2>
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a76c:	d027      	beq.n	800a7be <TIM_Base_SetConfig+0xb2>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	4a2f      	ldr	r2, [pc, #188]	@ (800a830 <TIM_Base_SetConfig+0x124>)
 800a772:	4293      	cmp	r3, r2
 800a774:	d023      	beq.n	800a7be <TIM_Base_SetConfig+0xb2>
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	4a2e      	ldr	r2, [pc, #184]	@ (800a834 <TIM_Base_SetConfig+0x128>)
 800a77a:	4293      	cmp	r3, r2
 800a77c:	d01f      	beq.n	800a7be <TIM_Base_SetConfig+0xb2>
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	4a2d      	ldr	r2, [pc, #180]	@ (800a838 <TIM_Base_SetConfig+0x12c>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d01b      	beq.n	800a7be <TIM_Base_SetConfig+0xb2>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	4a2c      	ldr	r2, [pc, #176]	@ (800a83c <TIM_Base_SetConfig+0x130>)
 800a78a:	4293      	cmp	r3, r2
 800a78c:	d017      	beq.n	800a7be <TIM_Base_SetConfig+0xb2>
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	4a2b      	ldr	r2, [pc, #172]	@ (800a840 <TIM_Base_SetConfig+0x134>)
 800a792:	4293      	cmp	r3, r2
 800a794:	d013      	beq.n	800a7be <TIM_Base_SetConfig+0xb2>
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	4a2a      	ldr	r2, [pc, #168]	@ (800a844 <TIM_Base_SetConfig+0x138>)
 800a79a:	4293      	cmp	r3, r2
 800a79c:	d00f      	beq.n	800a7be <TIM_Base_SetConfig+0xb2>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	4a29      	ldr	r2, [pc, #164]	@ (800a848 <TIM_Base_SetConfig+0x13c>)
 800a7a2:	4293      	cmp	r3, r2
 800a7a4:	d00b      	beq.n	800a7be <TIM_Base_SetConfig+0xb2>
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	4a28      	ldr	r2, [pc, #160]	@ (800a84c <TIM_Base_SetConfig+0x140>)
 800a7aa:	4293      	cmp	r3, r2
 800a7ac:	d007      	beq.n	800a7be <TIM_Base_SetConfig+0xb2>
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	4a27      	ldr	r2, [pc, #156]	@ (800a850 <TIM_Base_SetConfig+0x144>)
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	d003      	beq.n	800a7be <TIM_Base_SetConfig+0xb2>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	4a26      	ldr	r2, [pc, #152]	@ (800a854 <TIM_Base_SetConfig+0x148>)
 800a7ba:	4293      	cmp	r3, r2
 800a7bc:	d108      	bne.n	800a7d0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a7c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	68db      	ldr	r3, [r3, #12]
 800a7ca:	68fa      	ldr	r2, [r7, #12]
 800a7cc:	4313      	orrs	r3, r2
 800a7ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	695b      	ldr	r3, [r3, #20]
 800a7da:	4313      	orrs	r3, r2
 800a7dc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	689a      	ldr	r2, [r3, #8]
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	681a      	ldr	r2, [r3, #0]
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	4a0e      	ldr	r2, [pc, #56]	@ (800a82c <TIM_Base_SetConfig+0x120>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d003      	beq.n	800a7fe <TIM_Base_SetConfig+0xf2>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	4a10      	ldr	r2, [pc, #64]	@ (800a83c <TIM_Base_SetConfig+0x130>)
 800a7fa:	4293      	cmp	r3, r2
 800a7fc:	d103      	bne.n	800a806 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	691a      	ldr	r2, [r3, #16]
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f043 0204 	orr.w	r2, r3, #4
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2201      	movs	r2, #1
 800a816:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	68fa      	ldr	r2, [r7, #12]
 800a81c:	601a      	str	r2, [r3, #0]
}
 800a81e:	bf00      	nop
 800a820:	3714      	adds	r7, #20
 800a822:	46bd      	mov	sp, r7
 800a824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a828:	4770      	bx	lr
 800a82a:	bf00      	nop
 800a82c:	40010000 	.word	0x40010000
 800a830:	40000400 	.word	0x40000400
 800a834:	40000800 	.word	0x40000800
 800a838:	40000c00 	.word	0x40000c00
 800a83c:	40010400 	.word	0x40010400
 800a840:	40014000 	.word	0x40014000
 800a844:	40014400 	.word	0x40014400
 800a848:	40014800 	.word	0x40014800
 800a84c:	40001800 	.word	0x40001800
 800a850:	40001c00 	.word	0x40001c00
 800a854:	40002000 	.word	0x40002000

0800a858 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a858:	b480      	push	{r7}
 800a85a:	b087      	sub	sp, #28
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
 800a860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6a1b      	ldr	r3, [r3, #32]
 800a866:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6a1b      	ldr	r3, [r3, #32]
 800a86c:	f023 0201 	bic.w	r2, r3, #1
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	685b      	ldr	r3, [r3, #4]
 800a878:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	699b      	ldr	r3, [r3, #24]
 800a87e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a886:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	f023 0303 	bic.w	r3, r3, #3
 800a88e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a890:	683b      	ldr	r3, [r7, #0]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	68fa      	ldr	r2, [r7, #12]
 800a896:	4313      	orrs	r3, r2
 800a898:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a89a:	697b      	ldr	r3, [r7, #20]
 800a89c:	f023 0302 	bic.w	r3, r3, #2
 800a8a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	689b      	ldr	r3, [r3, #8]
 800a8a6:	697a      	ldr	r2, [r7, #20]
 800a8a8:	4313      	orrs	r3, r2
 800a8aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	4a20      	ldr	r2, [pc, #128]	@ (800a930 <TIM_OC1_SetConfig+0xd8>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d003      	beq.n	800a8bc <TIM_OC1_SetConfig+0x64>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4a1f      	ldr	r2, [pc, #124]	@ (800a934 <TIM_OC1_SetConfig+0xdc>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d10c      	bne.n	800a8d6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a8bc:	697b      	ldr	r3, [r7, #20]
 800a8be:	f023 0308 	bic.w	r3, r3, #8
 800a8c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	68db      	ldr	r3, [r3, #12]
 800a8c8:	697a      	ldr	r2, [r7, #20]
 800a8ca:	4313      	orrs	r3, r2
 800a8cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a8ce:	697b      	ldr	r3, [r7, #20]
 800a8d0:	f023 0304 	bic.w	r3, r3, #4
 800a8d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	4a15      	ldr	r2, [pc, #84]	@ (800a930 <TIM_OC1_SetConfig+0xd8>)
 800a8da:	4293      	cmp	r3, r2
 800a8dc:	d003      	beq.n	800a8e6 <TIM_OC1_SetConfig+0x8e>
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	4a14      	ldr	r2, [pc, #80]	@ (800a934 <TIM_OC1_SetConfig+0xdc>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d111      	bne.n	800a90a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a8e6:	693b      	ldr	r3, [r7, #16]
 800a8e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a8ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a8f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	695b      	ldr	r3, [r3, #20]
 800a8fa:	693a      	ldr	r2, [r7, #16]
 800a8fc:	4313      	orrs	r3, r2
 800a8fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a900:	683b      	ldr	r3, [r7, #0]
 800a902:	699b      	ldr	r3, [r3, #24]
 800a904:	693a      	ldr	r2, [r7, #16]
 800a906:	4313      	orrs	r3, r2
 800a908:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	693a      	ldr	r2, [r7, #16]
 800a90e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	68fa      	ldr	r2, [r7, #12]
 800a914:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	685a      	ldr	r2, [r3, #4]
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	697a      	ldr	r2, [r7, #20]
 800a922:	621a      	str	r2, [r3, #32]
}
 800a924:	bf00      	nop
 800a926:	371c      	adds	r7, #28
 800a928:	46bd      	mov	sp, r7
 800a92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92e:	4770      	bx	lr
 800a930:	40010000 	.word	0x40010000
 800a934:	40010400 	.word	0x40010400

0800a938 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a938:	b480      	push	{r7}
 800a93a:	b087      	sub	sp, #28
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
 800a940:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6a1b      	ldr	r3, [r3, #32]
 800a946:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6a1b      	ldr	r3, [r3, #32]
 800a94c:	f023 0210 	bic.w	r2, r3, #16
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	685b      	ldr	r3, [r3, #4]
 800a958:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	699b      	ldr	r3, [r3, #24]
 800a95e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a96e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	021b      	lsls	r3, r3, #8
 800a976:	68fa      	ldr	r2, [r7, #12]
 800a978:	4313      	orrs	r3, r2
 800a97a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a97c:	697b      	ldr	r3, [r7, #20]
 800a97e:	f023 0320 	bic.w	r3, r3, #32
 800a982:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	689b      	ldr	r3, [r3, #8]
 800a988:	011b      	lsls	r3, r3, #4
 800a98a:	697a      	ldr	r2, [r7, #20]
 800a98c:	4313      	orrs	r3, r2
 800a98e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	4a22      	ldr	r2, [pc, #136]	@ (800aa1c <TIM_OC2_SetConfig+0xe4>)
 800a994:	4293      	cmp	r3, r2
 800a996:	d003      	beq.n	800a9a0 <TIM_OC2_SetConfig+0x68>
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	4a21      	ldr	r2, [pc, #132]	@ (800aa20 <TIM_OC2_SetConfig+0xe8>)
 800a99c:	4293      	cmp	r3, r2
 800a99e:	d10d      	bne.n	800a9bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a9a0:	697b      	ldr	r3, [r7, #20]
 800a9a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a9a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	68db      	ldr	r3, [r3, #12]
 800a9ac:	011b      	lsls	r3, r3, #4
 800a9ae:	697a      	ldr	r2, [r7, #20]
 800a9b0:	4313      	orrs	r3, r2
 800a9b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a9ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	4a17      	ldr	r2, [pc, #92]	@ (800aa1c <TIM_OC2_SetConfig+0xe4>)
 800a9c0:	4293      	cmp	r3, r2
 800a9c2:	d003      	beq.n	800a9cc <TIM_OC2_SetConfig+0x94>
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	4a16      	ldr	r2, [pc, #88]	@ (800aa20 <TIM_OC2_SetConfig+0xe8>)
 800a9c8:	4293      	cmp	r3, r2
 800a9ca:	d113      	bne.n	800a9f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a9cc:	693b      	ldr	r3, [r7, #16]
 800a9ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a9d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a9d4:	693b      	ldr	r3, [r7, #16]
 800a9d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a9da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	695b      	ldr	r3, [r3, #20]
 800a9e0:	009b      	lsls	r3, r3, #2
 800a9e2:	693a      	ldr	r2, [r7, #16]
 800a9e4:	4313      	orrs	r3, r2
 800a9e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	699b      	ldr	r3, [r3, #24]
 800a9ec:	009b      	lsls	r3, r3, #2
 800a9ee:	693a      	ldr	r2, [r7, #16]
 800a9f0:	4313      	orrs	r3, r2
 800a9f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	693a      	ldr	r2, [r7, #16]
 800a9f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	68fa      	ldr	r2, [r7, #12]
 800a9fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	685a      	ldr	r2, [r3, #4]
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	697a      	ldr	r2, [r7, #20]
 800aa0c:	621a      	str	r2, [r3, #32]
}
 800aa0e:	bf00      	nop
 800aa10:	371c      	adds	r7, #28
 800aa12:	46bd      	mov	sp, r7
 800aa14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa18:	4770      	bx	lr
 800aa1a:	bf00      	nop
 800aa1c:	40010000 	.word	0x40010000
 800aa20:	40010400 	.word	0x40010400

0800aa24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aa24:	b480      	push	{r7}
 800aa26:	b087      	sub	sp, #28
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
 800aa2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6a1b      	ldr	r3, [r3, #32]
 800aa32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6a1b      	ldr	r3, [r3, #32]
 800aa38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	685b      	ldr	r3, [r3, #4]
 800aa44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	69db      	ldr	r3, [r3, #28]
 800aa4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	f023 0303 	bic.w	r3, r3, #3
 800aa5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	68fa      	ldr	r2, [r7, #12]
 800aa62:	4313      	orrs	r3, r2
 800aa64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800aa66:	697b      	ldr	r3, [r7, #20]
 800aa68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800aa6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800aa6e:	683b      	ldr	r3, [r7, #0]
 800aa70:	689b      	ldr	r3, [r3, #8]
 800aa72:	021b      	lsls	r3, r3, #8
 800aa74:	697a      	ldr	r2, [r7, #20]
 800aa76:	4313      	orrs	r3, r2
 800aa78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	4a21      	ldr	r2, [pc, #132]	@ (800ab04 <TIM_OC3_SetConfig+0xe0>)
 800aa7e:	4293      	cmp	r3, r2
 800aa80:	d003      	beq.n	800aa8a <TIM_OC3_SetConfig+0x66>
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	4a20      	ldr	r2, [pc, #128]	@ (800ab08 <TIM_OC3_SetConfig+0xe4>)
 800aa86:	4293      	cmp	r3, r2
 800aa88:	d10d      	bne.n	800aaa6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800aa90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	68db      	ldr	r3, [r3, #12]
 800aa96:	021b      	lsls	r3, r3, #8
 800aa98:	697a      	ldr	r2, [r7, #20]
 800aa9a:	4313      	orrs	r3, r2
 800aa9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800aaa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	4a16      	ldr	r2, [pc, #88]	@ (800ab04 <TIM_OC3_SetConfig+0xe0>)
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	d003      	beq.n	800aab6 <TIM_OC3_SetConfig+0x92>
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	4a15      	ldr	r2, [pc, #84]	@ (800ab08 <TIM_OC3_SetConfig+0xe4>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d113      	bne.n	800aade <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800aab6:	693b      	ldr	r3, [r7, #16]
 800aab8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aabc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800aabe:	693b      	ldr	r3, [r7, #16]
 800aac0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800aac4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	695b      	ldr	r3, [r3, #20]
 800aaca:	011b      	lsls	r3, r3, #4
 800aacc:	693a      	ldr	r2, [r7, #16]
 800aace:	4313      	orrs	r3, r2
 800aad0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	699b      	ldr	r3, [r3, #24]
 800aad6:	011b      	lsls	r3, r3, #4
 800aad8:	693a      	ldr	r2, [r7, #16]
 800aada:	4313      	orrs	r3, r2
 800aadc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	693a      	ldr	r2, [r7, #16]
 800aae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	68fa      	ldr	r2, [r7, #12]
 800aae8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800aaea:	683b      	ldr	r3, [r7, #0]
 800aaec:	685a      	ldr	r2, [r3, #4]
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	697a      	ldr	r2, [r7, #20]
 800aaf6:	621a      	str	r2, [r3, #32]
}
 800aaf8:	bf00      	nop
 800aafa:	371c      	adds	r7, #28
 800aafc:	46bd      	mov	sp, r7
 800aafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab02:	4770      	bx	lr
 800ab04:	40010000 	.word	0x40010000
 800ab08:	40010400 	.word	0x40010400

0800ab0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ab0c:	b480      	push	{r7}
 800ab0e:	b087      	sub	sp, #28
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
 800ab14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6a1b      	ldr	r3, [r3, #32]
 800ab1a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	6a1b      	ldr	r3, [r3, #32]
 800ab20:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	685b      	ldr	r3, [r3, #4]
 800ab2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	69db      	ldr	r3, [r3, #28]
 800ab32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ab42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	021b      	lsls	r3, r3, #8
 800ab4a:	68fa      	ldr	r2, [r7, #12]
 800ab4c:	4313      	orrs	r3, r2
 800ab4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ab50:	693b      	ldr	r3, [r7, #16]
 800ab52:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ab56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	689b      	ldr	r3, [r3, #8]
 800ab5c:	031b      	lsls	r3, r3, #12
 800ab5e:	693a      	ldr	r2, [r7, #16]
 800ab60:	4313      	orrs	r3, r2
 800ab62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	4a12      	ldr	r2, [pc, #72]	@ (800abb0 <TIM_OC4_SetConfig+0xa4>)
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	d003      	beq.n	800ab74 <TIM_OC4_SetConfig+0x68>
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	4a11      	ldr	r2, [pc, #68]	@ (800abb4 <TIM_OC4_SetConfig+0xa8>)
 800ab70:	4293      	cmp	r3, r2
 800ab72:	d109      	bne.n	800ab88 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ab7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	695b      	ldr	r3, [r3, #20]
 800ab80:	019b      	lsls	r3, r3, #6
 800ab82:	697a      	ldr	r2, [r7, #20]
 800ab84:	4313      	orrs	r3, r2
 800ab86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	697a      	ldr	r2, [r7, #20]
 800ab8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	68fa      	ldr	r2, [r7, #12]
 800ab92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ab94:	683b      	ldr	r3, [r7, #0]
 800ab96:	685a      	ldr	r2, [r3, #4]
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	693a      	ldr	r2, [r7, #16]
 800aba0:	621a      	str	r2, [r3, #32]
}
 800aba2:	bf00      	nop
 800aba4:	371c      	adds	r7, #28
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr
 800abae:	bf00      	nop
 800abb0:	40010000 	.word	0x40010000
 800abb4:	40010400 	.word	0x40010400

0800abb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800abb8:	b480      	push	{r7}
 800abba:	b087      	sub	sp, #28
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	60f8      	str	r0, [r7, #12]
 800abc0:	60b9      	str	r1, [r7, #8]
 800abc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	6a1b      	ldr	r3, [r3, #32]
 800abc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	6a1b      	ldr	r3, [r3, #32]
 800abce:	f023 0201 	bic.w	r2, r3, #1
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	699b      	ldr	r3, [r3, #24]
 800abda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800abdc:	693b      	ldr	r3, [r7, #16]
 800abde:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800abe2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	011b      	lsls	r3, r3, #4
 800abe8:	693a      	ldr	r2, [r7, #16]
 800abea:	4313      	orrs	r3, r2
 800abec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	f023 030a 	bic.w	r3, r3, #10
 800abf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800abf6:	697a      	ldr	r2, [r7, #20]
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	4313      	orrs	r3, r2
 800abfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	693a      	ldr	r2, [r7, #16]
 800ac02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	697a      	ldr	r2, [r7, #20]
 800ac08:	621a      	str	r2, [r3, #32]
}
 800ac0a:	bf00      	nop
 800ac0c:	371c      	adds	r7, #28
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac14:	4770      	bx	lr

0800ac16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac16:	b480      	push	{r7}
 800ac18:	b087      	sub	sp, #28
 800ac1a:	af00      	add	r7, sp, #0
 800ac1c:	60f8      	str	r0, [r7, #12]
 800ac1e:	60b9      	str	r1, [r7, #8]
 800ac20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	6a1b      	ldr	r3, [r3, #32]
 800ac26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	6a1b      	ldr	r3, [r3, #32]
 800ac2c:	f023 0210 	bic.w	r2, r3, #16
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	699b      	ldr	r3, [r3, #24]
 800ac38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ac3a:	693b      	ldr	r3, [r7, #16]
 800ac3c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ac40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	031b      	lsls	r3, r3, #12
 800ac46:	693a      	ldr	r2, [r7, #16]
 800ac48:	4313      	orrs	r3, r2
 800ac4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ac4c:	697b      	ldr	r3, [r7, #20]
 800ac4e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ac52:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	011b      	lsls	r3, r3, #4
 800ac58:	697a      	ldr	r2, [r7, #20]
 800ac5a:	4313      	orrs	r3, r2
 800ac5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	693a      	ldr	r2, [r7, #16]
 800ac62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	697a      	ldr	r2, [r7, #20]
 800ac68:	621a      	str	r2, [r3, #32]
}
 800ac6a:	bf00      	nop
 800ac6c:	371c      	adds	r7, #28
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr

0800ac76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ac76:	b480      	push	{r7}
 800ac78:	b085      	sub	sp, #20
 800ac7a:	af00      	add	r7, sp, #0
 800ac7c:	6078      	str	r0, [r7, #4]
 800ac7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	689b      	ldr	r3, [r3, #8]
 800ac84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ac8e:	683a      	ldr	r2, [r7, #0]
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	4313      	orrs	r3, r2
 800ac94:	f043 0307 	orr.w	r3, r3, #7
 800ac98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	68fa      	ldr	r2, [r7, #12]
 800ac9e:	609a      	str	r2, [r3, #8]
}
 800aca0:	bf00      	nop
 800aca2:	3714      	adds	r7, #20
 800aca4:	46bd      	mov	sp, r7
 800aca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acaa:	4770      	bx	lr

0800acac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800acac:	b480      	push	{r7}
 800acae:	b087      	sub	sp, #28
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	60f8      	str	r0, [r7, #12]
 800acb4:	60b9      	str	r1, [r7, #8]
 800acb6:	607a      	str	r2, [r7, #4]
 800acb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	689b      	ldr	r3, [r3, #8]
 800acbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800acc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	021a      	lsls	r2, r3, #8
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	431a      	orrs	r2, r3
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	4313      	orrs	r3, r2
 800acd4:	697a      	ldr	r2, [r7, #20]
 800acd6:	4313      	orrs	r3, r2
 800acd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	697a      	ldr	r2, [r7, #20]
 800acde:	609a      	str	r2, [r3, #8]
}
 800ace0:	bf00      	nop
 800ace2:	371c      	adds	r7, #28
 800ace4:	46bd      	mov	sp, r7
 800ace6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acea:	4770      	bx	lr

0800acec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800acec:	b480      	push	{r7}
 800acee:	b087      	sub	sp, #28
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	60f8      	str	r0, [r7, #12]
 800acf4:	60b9      	str	r1, [r7, #8]
 800acf6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	f003 031f 	and.w	r3, r3, #31
 800acfe:	2201      	movs	r2, #1
 800ad00:	fa02 f303 	lsl.w	r3, r2, r3
 800ad04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	6a1a      	ldr	r2, [r3, #32]
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	43db      	mvns	r3, r3
 800ad0e:	401a      	ands	r2, r3
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	6a1a      	ldr	r2, [r3, #32]
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	f003 031f 	and.w	r3, r3, #31
 800ad1e:	6879      	ldr	r1, [r7, #4]
 800ad20:	fa01 f303 	lsl.w	r3, r1, r3
 800ad24:	431a      	orrs	r2, r3
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	621a      	str	r2, [r3, #32]
}
 800ad2a:	bf00      	nop
 800ad2c:	371c      	adds	r7, #28
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad34:	4770      	bx	lr
	...

0800ad38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ad38:	b480      	push	{r7}
 800ad3a:	b085      	sub	sp, #20
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
 800ad40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ad48:	2b01      	cmp	r3, #1
 800ad4a:	d101      	bne.n	800ad50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ad4c:	2302      	movs	r3, #2
 800ad4e:	e05a      	b.n	800ae06 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2201      	movs	r2, #1
 800ad54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2202      	movs	r2, #2
 800ad5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	685b      	ldr	r3, [r3, #4]
 800ad66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	68fa      	ldr	r2, [r7, #12]
 800ad7e:	4313      	orrs	r3, r2
 800ad80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	68fa      	ldr	r2, [r7, #12]
 800ad88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	4a21      	ldr	r2, [pc, #132]	@ (800ae14 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d022      	beq.n	800adda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad9c:	d01d      	beq.n	800adda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4a1d      	ldr	r2, [pc, #116]	@ (800ae18 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d018      	beq.n	800adda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	4a1b      	ldr	r2, [pc, #108]	@ (800ae1c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800adae:	4293      	cmp	r3, r2
 800adb0:	d013      	beq.n	800adda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	4a1a      	ldr	r2, [pc, #104]	@ (800ae20 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800adb8:	4293      	cmp	r3, r2
 800adba:	d00e      	beq.n	800adda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	4a18      	ldr	r2, [pc, #96]	@ (800ae24 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800adc2:	4293      	cmp	r3, r2
 800adc4:	d009      	beq.n	800adda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	4a17      	ldr	r2, [pc, #92]	@ (800ae28 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800adcc:	4293      	cmp	r3, r2
 800adce:	d004      	beq.n	800adda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	4a15      	ldr	r2, [pc, #84]	@ (800ae2c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800add6:	4293      	cmp	r3, r2
 800add8:	d10c      	bne.n	800adf4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800adda:	68bb      	ldr	r3, [r7, #8]
 800addc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ade0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	685b      	ldr	r3, [r3, #4]
 800ade6:	68ba      	ldr	r2, [r7, #8]
 800ade8:	4313      	orrs	r3, r2
 800adea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	68ba      	ldr	r2, [r7, #8]
 800adf2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2201      	movs	r2, #1
 800adf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2200      	movs	r2, #0
 800ae00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ae04:	2300      	movs	r3, #0
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3714      	adds	r7, #20
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae10:	4770      	bx	lr
 800ae12:	bf00      	nop
 800ae14:	40010000 	.word	0x40010000
 800ae18:	40000400 	.word	0x40000400
 800ae1c:	40000800 	.word	0x40000800
 800ae20:	40000c00 	.word	0x40000c00
 800ae24:	40010400 	.word	0x40010400
 800ae28:	40014000 	.word	0x40014000
 800ae2c:	40001800 	.word	0x40001800

0800ae30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ae30:	b480      	push	{r7}
 800ae32:	b083      	sub	sp, #12
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ae38:	bf00      	nop
 800ae3a:	370c      	adds	r7, #12
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae42:	4770      	bx	lr

0800ae44 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ae44:	b480      	push	{r7}
 800ae46:	b083      	sub	sp, #12
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ae4c:	bf00      	nop
 800ae4e:	370c      	adds	r7, #12
 800ae50:	46bd      	mov	sp, r7
 800ae52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae56:	4770      	bx	lr

0800ae58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b082      	sub	sp, #8
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d101      	bne.n	800ae6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ae66:	2301      	movs	r3, #1
 800ae68:	e042      	b.n	800aef0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ae70:	b2db      	uxtb	r3, r3
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d106      	bne.n	800ae84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	2200      	movs	r2, #0
 800ae7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	f7fa feea 	bl	8005c58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	2224      	movs	r2, #36	@ 0x24
 800ae88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	68da      	ldr	r2, [r3, #12]
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ae9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f000 ff77 	bl	800bd90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	691a      	ldr	r2, [r3, #16]
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800aeb0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	695a      	ldr	r2, [r3, #20]
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800aec0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	68da      	ldr	r2, [r3, #12]
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800aed0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2200      	movs	r2, #0
 800aed6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	2220      	movs	r2, #32
 800aedc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2220      	movs	r2, #32
 800aee4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	2200      	movs	r2, #0
 800aeec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800aeee:	2300      	movs	r3, #0
}
 800aef0:	4618      	mov	r0, r3
 800aef2:	3708      	adds	r7, #8
 800aef4:	46bd      	mov	sp, r7
 800aef6:	bd80      	pop	{r7, pc}

0800aef8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b08c      	sub	sp, #48	@ 0x30
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	60f8      	str	r0, [r7, #12]
 800af00:	60b9      	str	r1, [r7, #8]
 800af02:	4613      	mov	r3, r2
 800af04:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af0c:	b2db      	uxtb	r3, r3
 800af0e:	2b20      	cmp	r3, #32
 800af10:	d162      	bne.n	800afd8 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d002      	beq.n	800af1e <HAL_UART_Transmit_DMA+0x26>
 800af18:	88fb      	ldrh	r3, [r7, #6]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d101      	bne.n	800af22 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800af1e:	2301      	movs	r3, #1
 800af20:	e05b      	b.n	800afda <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800af22:	68ba      	ldr	r2, [r7, #8]
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	88fa      	ldrh	r2, [r7, #6]
 800af2c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	88fa      	ldrh	r2, [r7, #6]
 800af32:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	2200      	movs	r2, #0
 800af38:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	2221      	movs	r2, #33	@ 0x21
 800af3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af46:	4a27      	ldr	r2, [pc, #156]	@ (800afe4 <HAL_UART_Transmit_DMA+0xec>)
 800af48:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af4e:	4a26      	ldr	r2, [pc, #152]	@ (800afe8 <HAL_UART_Transmit_DMA+0xf0>)
 800af50:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af56:	4a25      	ldr	r2, [pc, #148]	@ (800afec <HAL_UART_Transmit_DMA+0xf4>)
 800af58:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af5e:	2200      	movs	r2, #0
 800af60:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800af62:	f107 0308 	add.w	r3, r7, #8
 800af66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800af6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af6e:	6819      	ldr	r1, [r3, #0]
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	3304      	adds	r3, #4
 800af76:	461a      	mov	r2, r3
 800af78:	88fb      	ldrh	r3, [r7, #6]
 800af7a:	f7fb f97b 	bl	8006274 <HAL_DMA_Start_IT>
 800af7e:	4603      	mov	r3, r0
 800af80:	2b00      	cmp	r3, #0
 800af82:	d008      	beq.n	800af96 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	2210      	movs	r2, #16
 800af88:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	2220      	movs	r2, #32
 800af8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800af92:	2301      	movs	r3, #1
 800af94:	e021      	b.n	800afda <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800af9e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	3314      	adds	r3, #20
 800afa6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afa8:	69bb      	ldr	r3, [r7, #24]
 800afaa:	e853 3f00 	ldrex	r3, [r3]
 800afae:	617b      	str	r3, [r7, #20]
   return(result);
 800afb0:	697b      	ldr	r3, [r7, #20]
 800afb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afb6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	3314      	adds	r3, #20
 800afbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800afc0:	627a      	str	r2, [r7, #36]	@ 0x24
 800afc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afc4:	6a39      	ldr	r1, [r7, #32]
 800afc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800afc8:	e841 2300 	strex	r3, r2, [r1]
 800afcc:	61fb      	str	r3, [r7, #28]
   return(result);
 800afce:	69fb      	ldr	r3, [r7, #28]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d1e5      	bne.n	800afa0 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 800afd4:	2300      	movs	r3, #0
 800afd6:	e000      	b.n	800afda <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 800afd8:	2302      	movs	r3, #2
  }
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3730      	adds	r7, #48	@ 0x30
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}
 800afe2:	bf00      	nop
 800afe4:	0800b60d 	.word	0x0800b60d
 800afe8:	0800b6a7 	.word	0x0800b6a7
 800afec:	0800b82b 	.word	0x0800b82b

0800aff0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b084      	sub	sp, #16
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	60f8      	str	r0, [r7, #12]
 800aff8:	60b9      	str	r1, [r7, #8]
 800affa:	4613      	mov	r3, r2
 800affc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b004:	b2db      	uxtb	r3, r3
 800b006:	2b20      	cmp	r3, #32
 800b008:	d112      	bne.n	800b030 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800b00a:	68bb      	ldr	r3, [r7, #8]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d002      	beq.n	800b016 <HAL_UART_Receive_DMA+0x26>
 800b010:	88fb      	ldrh	r3, [r7, #6]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d101      	bne.n	800b01a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800b016:	2301      	movs	r3, #1
 800b018:	e00b      	b.n	800b032 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	2200      	movs	r2, #0
 800b01e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800b020:	88fb      	ldrh	r3, [r7, #6]
 800b022:	461a      	mov	r2, r3
 800b024:	68b9      	ldr	r1, [r7, #8]
 800b026:	68f8      	ldr	r0, [r7, #12]
 800b028:	f000 fc4a 	bl	800b8c0 <UART_Start_Receive_DMA>
 800b02c:	4603      	mov	r3, r0
 800b02e:	e000      	b.n	800b032 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800b030:	2302      	movs	r3, #2
  }
}
 800b032:	4618      	mov	r0, r3
 800b034:	3710      	adds	r7, #16
 800b036:	46bd      	mov	sp, r7
 800b038:	bd80      	pop	{r7, pc}
	...

0800b03c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b0ba      	sub	sp, #232	@ 0xe8
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	68db      	ldr	r3, [r3, #12]
 800b054:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	695b      	ldr	r3, [r3, #20]
 800b05e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800b062:	2300      	movs	r3, #0
 800b064:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800b068:	2300      	movs	r3, #0
 800b06a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b06e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b072:	f003 030f 	and.w	r3, r3, #15
 800b076:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800b07a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d10f      	bne.n	800b0a2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b086:	f003 0320 	and.w	r3, r3, #32
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d009      	beq.n	800b0a2 <HAL_UART_IRQHandler+0x66>
 800b08e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b092:	f003 0320 	and.w	r3, r3, #32
 800b096:	2b00      	cmp	r3, #0
 800b098:	d003      	beq.n	800b0a2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f000 fdba 	bl	800bc14 <UART_Receive_IT>
      return;
 800b0a0:	e273      	b.n	800b58a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b0a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	f000 80de 	beq.w	800b268 <HAL_UART_IRQHandler+0x22c>
 800b0ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b0b0:	f003 0301 	and.w	r3, r3, #1
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d106      	bne.n	800b0c6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b0b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b0bc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	f000 80d1 	beq.w	800b268 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b0c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0ca:	f003 0301 	and.w	r3, r3, #1
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d00b      	beq.n	800b0ea <HAL_UART_IRQHandler+0xae>
 800b0d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b0d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d005      	beq.n	800b0ea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0e2:	f043 0201 	orr.w	r2, r3, #1
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b0ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0ee:	f003 0304 	and.w	r3, r3, #4
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d00b      	beq.n	800b10e <HAL_UART_IRQHandler+0xd2>
 800b0f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b0fa:	f003 0301 	and.w	r3, r3, #1
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d005      	beq.n	800b10e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b106:	f043 0202 	orr.w	r2, r3, #2
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b10e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b112:	f003 0302 	and.w	r3, r3, #2
 800b116:	2b00      	cmp	r3, #0
 800b118:	d00b      	beq.n	800b132 <HAL_UART_IRQHandler+0xf6>
 800b11a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b11e:	f003 0301 	and.w	r3, r3, #1
 800b122:	2b00      	cmp	r3, #0
 800b124:	d005      	beq.n	800b132 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b12a:	f043 0204 	orr.w	r2, r3, #4
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b136:	f003 0308 	and.w	r3, r3, #8
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d011      	beq.n	800b162 <HAL_UART_IRQHandler+0x126>
 800b13e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b142:	f003 0320 	and.w	r3, r3, #32
 800b146:	2b00      	cmp	r3, #0
 800b148:	d105      	bne.n	800b156 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b14a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b14e:	f003 0301 	and.w	r3, r3, #1
 800b152:	2b00      	cmp	r3, #0
 800b154:	d005      	beq.n	800b162 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b15a:	f043 0208 	orr.w	r2, r3, #8
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b166:	2b00      	cmp	r3, #0
 800b168:	f000 820a 	beq.w	800b580 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b16c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b170:	f003 0320 	and.w	r3, r3, #32
 800b174:	2b00      	cmp	r3, #0
 800b176:	d008      	beq.n	800b18a <HAL_UART_IRQHandler+0x14e>
 800b178:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b17c:	f003 0320 	and.w	r3, r3, #32
 800b180:	2b00      	cmp	r3, #0
 800b182:	d002      	beq.n	800b18a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b184:	6878      	ldr	r0, [r7, #4]
 800b186:	f000 fd45 	bl	800bc14 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	695b      	ldr	r3, [r3, #20]
 800b190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b194:	2b40      	cmp	r3, #64	@ 0x40
 800b196:	bf0c      	ite	eq
 800b198:	2301      	moveq	r3, #1
 800b19a:	2300      	movne	r3, #0
 800b19c:	b2db      	uxtb	r3, r3
 800b19e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1a6:	f003 0308 	and.w	r3, r3, #8
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d103      	bne.n	800b1b6 <HAL_UART_IRQHandler+0x17a>
 800b1ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d04f      	beq.n	800b256 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f000 fc50 	bl	800ba5c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	695b      	ldr	r3, [r3, #20]
 800b1c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1c6:	2b40      	cmp	r3, #64	@ 0x40
 800b1c8:	d141      	bne.n	800b24e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	3314      	adds	r3, #20
 800b1d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b1d8:	e853 3f00 	ldrex	r3, [r3]
 800b1dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b1e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b1e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b1e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	3314      	adds	r3, #20
 800b1f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b1f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b1fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b202:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b206:	e841 2300 	strex	r3, r2, [r1]
 800b20a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b20e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b212:	2b00      	cmp	r3, #0
 800b214:	d1d9      	bne.n	800b1ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d013      	beq.n	800b246 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b222:	4a8a      	ldr	r2, [pc, #552]	@ (800b44c <HAL_UART_IRQHandler+0x410>)
 800b224:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b22a:	4618      	mov	r0, r3
 800b22c:	f7fb f8ea 	bl	8006404 <HAL_DMA_Abort_IT>
 800b230:	4603      	mov	r3, r0
 800b232:	2b00      	cmp	r3, #0
 800b234:	d016      	beq.n	800b264 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b23a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b23c:	687a      	ldr	r2, [r7, #4]
 800b23e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b240:	4610      	mov	r0, r2
 800b242:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b244:	e00e      	b.n	800b264 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b246:	6878      	ldr	r0, [r7, #4]
 800b248:	f000 f9ca 	bl	800b5e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b24c:	e00a      	b.n	800b264 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f000 f9c6 	bl	800b5e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b254:	e006      	b.n	800b264 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b256:	6878      	ldr	r0, [r7, #4]
 800b258:	f000 f9c2 	bl	800b5e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2200      	movs	r2, #0
 800b260:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800b262:	e18d      	b.n	800b580 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b264:	bf00      	nop
    return;
 800b266:	e18b      	b.n	800b580 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b26c:	2b01      	cmp	r3, #1
 800b26e:	f040 8167 	bne.w	800b540 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b276:	f003 0310 	and.w	r3, r3, #16
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	f000 8160 	beq.w	800b540 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800b280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b284:	f003 0310 	and.w	r3, r3, #16
 800b288:	2b00      	cmp	r3, #0
 800b28a:	f000 8159 	beq.w	800b540 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b28e:	2300      	movs	r3, #0
 800b290:	60bb      	str	r3, [r7, #8]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	60bb      	str	r3, [r7, #8]
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	685b      	ldr	r3, [r3, #4]
 800b2a0:	60bb      	str	r3, [r7, #8]
 800b2a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	695b      	ldr	r3, [r3, #20]
 800b2aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2ae:	2b40      	cmp	r3, #64	@ 0x40
 800b2b0:	f040 80ce 	bne.w	800b450 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	685b      	ldr	r3, [r3, #4]
 800b2bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b2c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	f000 80a9 	beq.w	800b41c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b2ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b2d2:	429a      	cmp	r2, r3
 800b2d4:	f080 80a2 	bcs.w	800b41c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b2de:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2e4:	69db      	ldr	r3, [r3, #28]
 800b2e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b2ea:	f000 8088 	beq.w	800b3fe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	330c      	adds	r3, #12
 800b2f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b2fc:	e853 3f00 	ldrex	r3, [r3]
 800b300:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b304:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b308:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b30c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	330c      	adds	r3, #12
 800b316:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800b31a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b31e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b322:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b326:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b32a:	e841 2300 	strex	r3, r2, [r1]
 800b32e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b332:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b336:	2b00      	cmp	r3, #0
 800b338:	d1d9      	bne.n	800b2ee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	3314      	adds	r3, #20
 800b340:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b342:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b344:	e853 3f00 	ldrex	r3, [r3]
 800b348:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b34a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b34c:	f023 0301 	bic.w	r3, r3, #1
 800b350:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	3314      	adds	r3, #20
 800b35a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b35e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b362:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b364:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b366:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b36a:	e841 2300 	strex	r3, r2, [r1]
 800b36e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b370:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b372:	2b00      	cmp	r3, #0
 800b374:	d1e1      	bne.n	800b33a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	3314      	adds	r3, #20
 800b37c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b37e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b380:	e853 3f00 	ldrex	r3, [r3]
 800b384:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b386:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b388:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b38c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	3314      	adds	r3, #20
 800b396:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b39a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b39c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b39e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b3a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b3a2:	e841 2300 	strex	r3, r2, [r1]
 800b3a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b3a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d1e3      	bne.n	800b376 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	2220      	movs	r2, #32
 800b3b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	330c      	adds	r3, #12
 800b3c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b3c6:	e853 3f00 	ldrex	r3, [r3]
 800b3ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b3cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b3ce:	f023 0310 	bic.w	r3, r3, #16
 800b3d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	330c      	adds	r3, #12
 800b3dc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b3e0:	65ba      	str	r2, [r7, #88]	@ 0x58
 800b3e2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b3e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b3e8:	e841 2300 	strex	r3, r2, [r1]
 800b3ec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b3ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d1e3      	bne.n	800b3bc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	f7fa ff93 	bl	8006324 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	2202      	movs	r2, #2
 800b402:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b40c:	b29b      	uxth	r3, r3
 800b40e:	1ad3      	subs	r3, r2, r3
 800b410:	b29b      	uxth	r3, r3
 800b412:	4619      	mov	r1, r3
 800b414:	6878      	ldr	r0, [r7, #4]
 800b416:	f000 f8ed 	bl	800b5f4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b41a:	e0b3      	b.n	800b584 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b420:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b424:	429a      	cmp	r2, r3
 800b426:	f040 80ad 	bne.w	800b584 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b42e:	69db      	ldr	r3, [r3, #28]
 800b430:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b434:	f040 80a6 	bne.w	800b584 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2202      	movs	r2, #2
 800b43c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b442:	4619      	mov	r1, r3
 800b444:	6878      	ldr	r0, [r7, #4]
 800b446:	f000 f8d5 	bl	800b5f4 <HAL_UARTEx_RxEventCallback>
      return;
 800b44a:	e09b      	b.n	800b584 <HAL_UART_IRQHandler+0x548>
 800b44c:	0800bb23 	.word	0x0800bb23
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b458:	b29b      	uxth	r3, r3
 800b45a:	1ad3      	subs	r3, r2, r3
 800b45c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b464:	b29b      	uxth	r3, r3
 800b466:	2b00      	cmp	r3, #0
 800b468:	f000 808e 	beq.w	800b588 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800b46c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b470:	2b00      	cmp	r3, #0
 800b472:	f000 8089 	beq.w	800b588 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	330c      	adds	r3, #12
 800b47c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b47e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b480:	e853 3f00 	ldrex	r3, [r3]
 800b484:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b488:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b48c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	330c      	adds	r3, #12
 800b496:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800b49a:	647a      	str	r2, [r7, #68]	@ 0x44
 800b49c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b49e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b4a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4a2:	e841 2300 	strex	r3, r2, [r1]
 800b4a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b4a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d1e3      	bne.n	800b476 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	3314      	adds	r3, #20
 800b4b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4b8:	e853 3f00 	ldrex	r3, [r3]
 800b4bc:	623b      	str	r3, [r7, #32]
   return(result);
 800b4be:	6a3b      	ldr	r3, [r7, #32]
 800b4c0:	f023 0301 	bic.w	r3, r3, #1
 800b4c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	3314      	adds	r3, #20
 800b4ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b4d2:	633a      	str	r2, [r7, #48]	@ 0x30
 800b4d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b4d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4da:	e841 2300 	strex	r3, r2, [r1]
 800b4de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b4e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d1e3      	bne.n	800b4ae <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2220      	movs	r2, #32
 800b4ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	330c      	adds	r3, #12
 800b4fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4fc:	693b      	ldr	r3, [r7, #16]
 800b4fe:	e853 3f00 	ldrex	r3, [r3]
 800b502:	60fb      	str	r3, [r7, #12]
   return(result);
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	f023 0310 	bic.w	r3, r3, #16
 800b50a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	330c      	adds	r3, #12
 800b514:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800b518:	61fa      	str	r2, [r7, #28]
 800b51a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b51c:	69b9      	ldr	r1, [r7, #24]
 800b51e:	69fa      	ldr	r2, [r7, #28]
 800b520:	e841 2300 	strex	r3, r2, [r1]
 800b524:	617b      	str	r3, [r7, #20]
   return(result);
 800b526:	697b      	ldr	r3, [r7, #20]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d1e3      	bne.n	800b4f4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2202      	movs	r2, #2
 800b530:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b532:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b536:	4619      	mov	r1, r3
 800b538:	6878      	ldr	r0, [r7, #4]
 800b53a:	f000 f85b 	bl	800b5f4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b53e:	e023      	b.n	800b588 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b544:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d009      	beq.n	800b560 <HAL_UART_IRQHandler+0x524>
 800b54c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b554:	2b00      	cmp	r3, #0
 800b556:	d003      	beq.n	800b560 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	f000 faf3 	bl	800bb44 <UART_Transmit_IT>
    return;
 800b55e:	e014      	b.n	800b58a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d00e      	beq.n	800b58a <HAL_UART_IRQHandler+0x54e>
 800b56c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b574:	2b00      	cmp	r3, #0
 800b576:	d008      	beq.n	800b58a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800b578:	6878      	ldr	r0, [r7, #4]
 800b57a:	f000 fb33 	bl	800bbe4 <UART_EndTransmit_IT>
    return;
 800b57e:	e004      	b.n	800b58a <HAL_UART_IRQHandler+0x54e>
    return;
 800b580:	bf00      	nop
 800b582:	e002      	b.n	800b58a <HAL_UART_IRQHandler+0x54e>
      return;
 800b584:	bf00      	nop
 800b586:	e000      	b.n	800b58a <HAL_UART_IRQHandler+0x54e>
      return;
 800b588:	bf00      	nop
  }
}
 800b58a:	37e8      	adds	r7, #232	@ 0xe8
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}

0800b590 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b590:	b480      	push	{r7}
 800b592:	b083      	sub	sp, #12
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b598:	bf00      	nop
 800b59a:	370c      	adds	r7, #12
 800b59c:	46bd      	mov	sp, r7
 800b59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a2:	4770      	bx	lr

0800b5a4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b5a4:	b480      	push	{r7}
 800b5a6:	b083      	sub	sp, #12
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b5ac:	bf00      	nop
 800b5ae:	370c      	adds	r7, #12
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b6:	4770      	bx	lr

0800b5b8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b5b8:	b480      	push	{r7}
 800b5ba:	b083      	sub	sp, #12
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b5c0:	bf00      	nop
 800b5c2:	370c      	adds	r7, #12
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ca:	4770      	bx	lr

0800b5cc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b5cc:	b480      	push	{r7}
 800b5ce:	b083      	sub	sp, #12
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b5d4:	bf00      	nop
 800b5d6:	370c      	adds	r7, #12
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5de:	4770      	bx	lr

0800b5e0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	b083      	sub	sp, #12
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b5e8:	bf00      	nop
 800b5ea:	370c      	adds	r7, #12
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f2:	4770      	bx	lr

0800b5f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b5f4:	b480      	push	{r7}
 800b5f6:	b083      	sub	sp, #12
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
 800b5fc:	460b      	mov	r3, r1
 800b5fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b600:	bf00      	nop
 800b602:	370c      	adds	r7, #12
 800b604:	46bd      	mov	sp, r7
 800b606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60a:	4770      	bx	lr

0800b60c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b090      	sub	sp, #64	@ 0x40
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b618:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b624:	2b00      	cmp	r3, #0
 800b626:	d137      	bne.n	800b698 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800b628:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b62a:	2200      	movs	r2, #0
 800b62c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b62e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	3314      	adds	r3, #20
 800b634:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b638:	e853 3f00 	ldrex	r3, [r3]
 800b63c:	623b      	str	r3, [r7, #32]
   return(result);
 800b63e:	6a3b      	ldr	r3, [r7, #32]
 800b640:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b644:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	3314      	adds	r3, #20
 800b64c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b64e:	633a      	str	r2, [r7, #48]	@ 0x30
 800b650:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b652:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b654:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b656:	e841 2300 	strex	r3, r2, [r1]
 800b65a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b65c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d1e5      	bne.n	800b62e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b662:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	330c      	adds	r3, #12
 800b668:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b66a:	693b      	ldr	r3, [r7, #16]
 800b66c:	e853 3f00 	ldrex	r3, [r3]
 800b670:	60fb      	str	r3, [r7, #12]
   return(result);
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b678:	637b      	str	r3, [r7, #52]	@ 0x34
 800b67a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	330c      	adds	r3, #12
 800b680:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b682:	61fa      	str	r2, [r7, #28]
 800b684:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b686:	69b9      	ldr	r1, [r7, #24]
 800b688:	69fa      	ldr	r2, [r7, #28]
 800b68a:	e841 2300 	strex	r3, r2, [r1]
 800b68e:	617b      	str	r3, [r7, #20]
   return(result);
 800b690:	697b      	ldr	r3, [r7, #20]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d1e5      	bne.n	800b662 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b696:	e002      	b.n	800b69e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800b698:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800b69a:	f7ff ff79 	bl	800b590 <HAL_UART_TxCpltCallback>
}
 800b69e:	bf00      	nop
 800b6a0:	3740      	adds	r7, #64	@ 0x40
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bd80      	pop	{r7, pc}

0800b6a6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b6a6:	b580      	push	{r7, lr}
 800b6a8:	b084      	sub	sp, #16
 800b6aa:	af00      	add	r7, sp, #0
 800b6ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6b2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b6b4:	68f8      	ldr	r0, [r7, #12]
 800b6b6:	f7ff ff75 	bl	800b5a4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6ba:	bf00      	nop
 800b6bc:	3710      	adds	r7, #16
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}

0800b6c2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b6c2:	b580      	push	{r7, lr}
 800b6c4:	b09c      	sub	sp, #112	@ 0x70
 800b6c6:	af00      	add	r7, sp, #0
 800b6c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6ce:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d172      	bne.n	800b7c4 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800b6de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b6e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	330c      	adds	r3, #12
 800b6ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b6ee:	e853 3f00 	ldrex	r3, [r3]
 800b6f2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b6f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b6f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b6fa:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b6fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	330c      	adds	r3, #12
 800b702:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b704:	65ba      	str	r2, [r7, #88]	@ 0x58
 800b706:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b708:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b70a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b70c:	e841 2300 	strex	r3, r2, [r1]
 800b710:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b712:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b714:	2b00      	cmp	r3, #0
 800b716:	d1e5      	bne.n	800b6e4 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b718:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	3314      	adds	r3, #20
 800b71e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b722:	e853 3f00 	ldrex	r3, [r3]
 800b726:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b728:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b72a:	f023 0301 	bic.w	r3, r3, #1
 800b72e:	667b      	str	r3, [r7, #100]	@ 0x64
 800b730:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	3314      	adds	r3, #20
 800b736:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b738:	647a      	str	r2, [r7, #68]	@ 0x44
 800b73a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b73c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b73e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b740:	e841 2300 	strex	r3, r2, [r1]
 800b744:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d1e5      	bne.n	800b718 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b74c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	3314      	adds	r3, #20
 800b752:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b756:	e853 3f00 	ldrex	r3, [r3]
 800b75a:	623b      	str	r3, [r7, #32]
   return(result);
 800b75c:	6a3b      	ldr	r3, [r7, #32]
 800b75e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b762:	663b      	str	r3, [r7, #96]	@ 0x60
 800b764:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	3314      	adds	r3, #20
 800b76a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b76c:	633a      	str	r2, [r7, #48]	@ 0x30
 800b76e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b770:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b772:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b774:	e841 2300 	strex	r3, r2, [r1]
 800b778:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b77a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d1e5      	bne.n	800b74c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b780:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b782:	2220      	movs	r2, #32
 800b784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b788:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b78a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b78c:	2b01      	cmp	r3, #1
 800b78e:	d119      	bne.n	800b7c4 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b790:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	330c      	adds	r3, #12
 800b796:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b798:	693b      	ldr	r3, [r7, #16]
 800b79a:	e853 3f00 	ldrex	r3, [r3]
 800b79e:	60fb      	str	r3, [r7, #12]
   return(result);
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	f023 0310 	bic.w	r3, r3, #16
 800b7a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b7a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	330c      	adds	r3, #12
 800b7ae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b7b0:	61fa      	str	r2, [r7, #28]
 800b7b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7b4:	69b9      	ldr	r1, [r7, #24]
 800b7b6:	69fa      	ldr	r2, [r7, #28]
 800b7b8:	e841 2300 	strex	r3, r2, [r1]
 800b7bc:	617b      	str	r3, [r7, #20]
   return(result);
 800b7be:	697b      	ldr	r3, [r7, #20]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d1e5      	bne.n	800b790 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b7c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7c6:	2200      	movs	r2, #0
 800b7c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b7ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7ce:	2b01      	cmp	r3, #1
 800b7d0:	d106      	bne.n	800b7e0 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b7d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b7d6:	4619      	mov	r1, r3
 800b7d8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b7da:	f7ff ff0b 	bl	800b5f4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b7de:	e002      	b.n	800b7e6 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800b7e0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b7e2:	f7ff fee9 	bl	800b5b8 <HAL_UART_RxCpltCallback>
}
 800b7e6:	bf00      	nop
 800b7e8:	3770      	adds	r7, #112	@ 0x70
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	bd80      	pop	{r7, pc}

0800b7ee <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b7ee:	b580      	push	{r7, lr}
 800b7f0:	b084      	sub	sp, #16
 800b7f2:	af00      	add	r7, sp, #0
 800b7f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7fa:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	2201      	movs	r2, #1
 800b800:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b806:	2b01      	cmp	r3, #1
 800b808:	d108      	bne.n	800b81c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b80e:	085b      	lsrs	r3, r3, #1
 800b810:	b29b      	uxth	r3, r3
 800b812:	4619      	mov	r1, r3
 800b814:	68f8      	ldr	r0, [r7, #12]
 800b816:	f7ff feed 	bl	800b5f4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b81a:	e002      	b.n	800b822 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800b81c:	68f8      	ldr	r0, [r7, #12]
 800b81e:	f7ff fed5 	bl	800b5cc <HAL_UART_RxHalfCpltCallback>
}
 800b822:	bf00      	nop
 800b824:	3710      	adds	r7, #16
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}

0800b82a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b82a:	b580      	push	{r7, lr}
 800b82c:	b084      	sub	sp, #16
 800b82e:	af00      	add	r7, sp, #0
 800b830:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b832:	2300      	movs	r3, #0
 800b834:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b83a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b83c:	68bb      	ldr	r3, [r7, #8]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	695b      	ldr	r3, [r3, #20]
 800b842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b846:	2b80      	cmp	r3, #128	@ 0x80
 800b848:	bf0c      	ite	eq
 800b84a:	2301      	moveq	r3, #1
 800b84c:	2300      	movne	r3, #0
 800b84e:	b2db      	uxtb	r3, r3
 800b850:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b858:	b2db      	uxtb	r3, r3
 800b85a:	2b21      	cmp	r3, #33	@ 0x21
 800b85c:	d108      	bne.n	800b870 <UART_DMAError+0x46>
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d005      	beq.n	800b870 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	2200      	movs	r2, #0
 800b868:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800b86a:	68b8      	ldr	r0, [r7, #8]
 800b86c:	f000 f8ce 	bl	800ba0c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	695b      	ldr	r3, [r3, #20]
 800b876:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b87a:	2b40      	cmp	r3, #64	@ 0x40
 800b87c:	bf0c      	ite	eq
 800b87e:	2301      	moveq	r3, #1
 800b880:	2300      	movne	r3, #0
 800b882:	b2db      	uxtb	r3, r3
 800b884:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b88c:	b2db      	uxtb	r3, r3
 800b88e:	2b22      	cmp	r3, #34	@ 0x22
 800b890:	d108      	bne.n	800b8a4 <UART_DMAError+0x7a>
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d005      	beq.n	800b8a4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	2200      	movs	r2, #0
 800b89c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800b89e:	68b8      	ldr	r0, [r7, #8]
 800b8a0:	f000 f8dc 	bl	800ba5c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b8a4:	68bb      	ldr	r3, [r7, #8]
 800b8a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8a8:	f043 0210 	orr.w	r2, r3, #16
 800b8ac:	68bb      	ldr	r3, [r7, #8]
 800b8ae:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b8b0:	68b8      	ldr	r0, [r7, #8]
 800b8b2:	f7ff fe95 	bl	800b5e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b8b6:	bf00      	nop
 800b8b8:	3710      	adds	r7, #16
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}
	...

0800b8c0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b098      	sub	sp, #96	@ 0x60
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	60f8      	str	r0, [r7, #12]
 800b8c8:	60b9      	str	r1, [r7, #8]
 800b8ca:	4613      	mov	r3, r2
 800b8cc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800b8ce:	68ba      	ldr	r2, [r7, #8]
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	88fa      	ldrh	r2, [r7, #6]
 800b8d8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	2200      	movs	r2, #0
 800b8de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	2222      	movs	r2, #34	@ 0x22
 800b8e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8ec:	4a44      	ldr	r2, [pc, #272]	@ (800ba00 <UART_Start_Receive_DMA+0x140>)
 800b8ee:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8f4:	4a43      	ldr	r2, [pc, #268]	@ (800ba04 <UART_Start_Receive_DMA+0x144>)
 800b8f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8fc:	4a42      	ldr	r2, [pc, #264]	@ (800ba08 <UART_Start_Receive_DMA+0x148>)
 800b8fe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b904:	2200      	movs	r2, #0
 800b906:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800b908:	f107 0308 	add.w	r3, r7, #8
 800b90c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	3304      	adds	r3, #4
 800b918:	4619      	mov	r1, r3
 800b91a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b91c:	681a      	ldr	r2, [r3, #0]
 800b91e:	88fb      	ldrh	r3, [r7, #6]
 800b920:	f7fa fca8 	bl	8006274 <HAL_DMA_Start_IT>
 800b924:	4603      	mov	r3, r0
 800b926:	2b00      	cmp	r3, #0
 800b928:	d008      	beq.n	800b93c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	2210      	movs	r2, #16
 800b92e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	2220      	movs	r2, #32
 800b934:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800b938:	2301      	movs	r3, #1
 800b93a:	e05d      	b.n	800b9f8 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800b93c:	2300      	movs	r3, #0
 800b93e:	613b      	str	r3, [r7, #16]
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	613b      	str	r3, [r7, #16]
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	685b      	ldr	r3, [r3, #4]
 800b94e:	613b      	str	r3, [r7, #16]
 800b950:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	691b      	ldr	r3, [r3, #16]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d019      	beq.n	800b98e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	330c      	adds	r3, #12
 800b960:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b962:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b964:	e853 3f00 	ldrex	r3, [r3]
 800b968:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b96a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b96c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b970:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	330c      	adds	r3, #12
 800b978:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b97a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800b97c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b97e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b980:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b982:	e841 2300 	strex	r3, r2, [r1]
 800b986:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b988:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d1e5      	bne.n	800b95a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	3314      	adds	r3, #20
 800b994:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b998:	e853 3f00 	ldrex	r3, [r3]
 800b99c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b99e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9a0:	f043 0301 	orr.w	r3, r3, #1
 800b9a4:	657b      	str	r3, [r7, #84]	@ 0x54
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	3314      	adds	r3, #20
 800b9ac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b9ae:	63ba      	str	r2, [r7, #56]	@ 0x38
 800b9b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9b2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b9b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b9b6:	e841 2300 	strex	r3, r2, [r1]
 800b9ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b9bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d1e5      	bne.n	800b98e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	3314      	adds	r3, #20
 800b9c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9ca:	69bb      	ldr	r3, [r7, #24]
 800b9cc:	e853 3f00 	ldrex	r3, [r3]
 800b9d0:	617b      	str	r3, [r7, #20]
   return(result);
 800b9d2:	697b      	ldr	r3, [r7, #20]
 800b9d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9d8:	653b      	str	r3, [r7, #80]	@ 0x50
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	3314      	adds	r3, #20
 800b9e0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b9e2:	627a      	str	r2, [r7, #36]	@ 0x24
 800b9e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9e6:	6a39      	ldr	r1, [r7, #32]
 800b9e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9ea:	e841 2300 	strex	r3, r2, [r1]
 800b9ee:	61fb      	str	r3, [r7, #28]
   return(result);
 800b9f0:	69fb      	ldr	r3, [r7, #28]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d1e5      	bne.n	800b9c2 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800b9f6:	2300      	movs	r3, #0
}
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	3760      	adds	r7, #96	@ 0x60
 800b9fc:	46bd      	mov	sp, r7
 800b9fe:	bd80      	pop	{r7, pc}
 800ba00:	0800b6c3 	.word	0x0800b6c3
 800ba04:	0800b7ef 	.word	0x0800b7ef
 800ba08:	0800b82b 	.word	0x0800b82b

0800ba0c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	b089      	sub	sp, #36	@ 0x24
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	330c      	adds	r3, #12
 800ba1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	e853 3f00 	ldrex	r3, [r3]
 800ba22:	60bb      	str	r3, [r7, #8]
   return(result);
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ba2a:	61fb      	str	r3, [r7, #28]
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	330c      	adds	r3, #12
 800ba32:	69fa      	ldr	r2, [r7, #28]
 800ba34:	61ba      	str	r2, [r7, #24]
 800ba36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba38:	6979      	ldr	r1, [r7, #20]
 800ba3a:	69ba      	ldr	r2, [r7, #24]
 800ba3c:	e841 2300 	strex	r3, r2, [r1]
 800ba40:	613b      	str	r3, [r7, #16]
   return(result);
 800ba42:	693b      	ldr	r3, [r7, #16]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d1e5      	bne.n	800ba14 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2220      	movs	r2, #32
 800ba4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800ba50:	bf00      	nop
 800ba52:	3724      	adds	r7, #36	@ 0x24
 800ba54:	46bd      	mov	sp, r7
 800ba56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba5a:	4770      	bx	lr

0800ba5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ba5c:	b480      	push	{r7}
 800ba5e:	b095      	sub	sp, #84	@ 0x54
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	330c      	adds	r3, #12
 800ba6a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba6e:	e853 3f00 	ldrex	r3, [r3]
 800ba72:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ba74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ba7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	330c      	adds	r3, #12
 800ba82:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ba84:	643a      	str	r2, [r7, #64]	@ 0x40
 800ba86:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba88:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ba8a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ba8c:	e841 2300 	strex	r3, r2, [r1]
 800ba90:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ba92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d1e5      	bne.n	800ba64 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	3314      	adds	r3, #20
 800ba9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baa0:	6a3b      	ldr	r3, [r7, #32]
 800baa2:	e853 3f00 	ldrex	r3, [r3]
 800baa6:	61fb      	str	r3, [r7, #28]
   return(result);
 800baa8:	69fb      	ldr	r3, [r7, #28]
 800baaa:	f023 0301 	bic.w	r3, r3, #1
 800baae:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	3314      	adds	r3, #20
 800bab6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bab8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800baba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800babc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800babe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bac0:	e841 2300 	strex	r3, r2, [r1]
 800bac4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d1e5      	bne.n	800ba98 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bad0:	2b01      	cmp	r3, #1
 800bad2:	d119      	bne.n	800bb08 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	330c      	adds	r3, #12
 800bada:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	e853 3f00 	ldrex	r3, [r3]
 800bae2:	60bb      	str	r3, [r7, #8]
   return(result);
 800bae4:	68bb      	ldr	r3, [r7, #8]
 800bae6:	f023 0310 	bic.w	r3, r3, #16
 800baea:	647b      	str	r3, [r7, #68]	@ 0x44
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	330c      	adds	r3, #12
 800baf2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800baf4:	61ba      	str	r2, [r7, #24]
 800baf6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baf8:	6979      	ldr	r1, [r7, #20]
 800bafa:	69ba      	ldr	r2, [r7, #24]
 800bafc:	e841 2300 	strex	r3, r2, [r1]
 800bb00:	613b      	str	r3, [r7, #16]
   return(result);
 800bb02:	693b      	ldr	r3, [r7, #16]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d1e5      	bne.n	800bad4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2220      	movs	r2, #32
 800bb0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2200      	movs	r2, #0
 800bb14:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800bb16:	bf00      	nop
 800bb18:	3754      	adds	r7, #84	@ 0x54
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb20:	4770      	bx	lr

0800bb22 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bb22:	b580      	push	{r7, lr}
 800bb24:	b084      	sub	sp, #16
 800bb26:	af00      	add	r7, sp, #0
 800bb28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb2e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	2200      	movs	r2, #0
 800bb34:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bb36:	68f8      	ldr	r0, [r7, #12]
 800bb38:	f7ff fd52 	bl	800b5e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb3c:	bf00      	nop
 800bb3e:	3710      	adds	r7, #16
 800bb40:	46bd      	mov	sp, r7
 800bb42:	bd80      	pop	{r7, pc}

0800bb44 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800bb44:	b480      	push	{r7}
 800bb46:	b085      	sub	sp, #20
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb52:	b2db      	uxtb	r3, r3
 800bb54:	2b21      	cmp	r3, #33	@ 0x21
 800bb56:	d13e      	bne.n	800bbd6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	689b      	ldr	r3, [r3, #8]
 800bb5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bb60:	d114      	bne.n	800bb8c <UART_Transmit_IT+0x48>
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	691b      	ldr	r3, [r3, #16]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d110      	bne.n	800bb8c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6a1b      	ldr	r3, [r3, #32]
 800bb6e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	881b      	ldrh	r3, [r3, #0]
 800bb74:	461a      	mov	r2, r3
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bb7e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6a1b      	ldr	r3, [r3, #32]
 800bb84:	1c9a      	adds	r2, r3, #2
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	621a      	str	r2, [r3, #32]
 800bb8a:	e008      	b.n	800bb9e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	6a1b      	ldr	r3, [r3, #32]
 800bb90:	1c59      	adds	r1, r3, #1
 800bb92:	687a      	ldr	r2, [r7, #4]
 800bb94:	6211      	str	r1, [r2, #32]
 800bb96:	781a      	ldrb	r2, [r3, #0]
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800bba2:	b29b      	uxth	r3, r3
 800bba4:	3b01      	subs	r3, #1
 800bba6:	b29b      	uxth	r3, r3
 800bba8:	687a      	ldr	r2, [r7, #4]
 800bbaa:	4619      	mov	r1, r3
 800bbac:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d10f      	bne.n	800bbd2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	68da      	ldr	r2, [r3, #12]
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bbc0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	68da      	ldr	r2, [r3, #12]
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bbd0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	e000      	b.n	800bbd8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800bbd6:	2302      	movs	r3, #2
  }
}
 800bbd8:	4618      	mov	r0, r3
 800bbda:	3714      	adds	r7, #20
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe2:	4770      	bx	lr

0800bbe4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b082      	sub	sp, #8
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	68da      	ldr	r2, [r3, #12]
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bbfa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2220      	movs	r2, #32
 800bc00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bc04:	6878      	ldr	r0, [r7, #4]
 800bc06:	f7ff fcc3 	bl	800b590 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800bc0a:	2300      	movs	r3, #0
}
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	3708      	adds	r7, #8
 800bc10:	46bd      	mov	sp, r7
 800bc12:	bd80      	pop	{r7, pc}

0800bc14 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b08c      	sub	sp, #48	@ 0x30
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800bc20:	2300      	movs	r3, #0
 800bc22:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bc2a:	b2db      	uxtb	r3, r3
 800bc2c:	2b22      	cmp	r3, #34	@ 0x22
 800bc2e:	f040 80aa 	bne.w	800bd86 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	689b      	ldr	r3, [r3, #8]
 800bc36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bc3a:	d115      	bne.n	800bc68 <UART_Receive_IT+0x54>
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	691b      	ldr	r3, [r3, #16]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d111      	bne.n	800bc68 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc48:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	685b      	ldr	r3, [r3, #4]
 800bc50:	b29b      	uxth	r3, r3
 800bc52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc56:	b29a      	uxth	r2, r3
 800bc58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc5a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc60:	1c9a      	adds	r2, r3, #2
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	629a      	str	r2, [r3, #40]	@ 0x28
 800bc66:	e024      	b.n	800bcb2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	689b      	ldr	r3, [r3, #8]
 800bc72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bc76:	d007      	beq.n	800bc88 <UART_Receive_IT+0x74>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	689b      	ldr	r3, [r3, #8]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d10a      	bne.n	800bc96 <UART_Receive_IT+0x82>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	691b      	ldr	r3, [r3, #16]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d106      	bne.n	800bc96 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	685b      	ldr	r3, [r3, #4]
 800bc8e:	b2da      	uxtb	r2, r3
 800bc90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc92:	701a      	strb	r2, [r3, #0]
 800bc94:	e008      	b.n	800bca8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	685b      	ldr	r3, [r3, #4]
 800bc9c:	b2db      	uxtb	r3, r3
 800bc9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bca2:	b2da      	uxtb	r2, r3
 800bca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bca6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcac:	1c5a      	adds	r2, r3, #1
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bcb6:	b29b      	uxth	r3, r3
 800bcb8:	3b01      	subs	r3, #1
 800bcba:	b29b      	uxth	r3, r3
 800bcbc:	687a      	ldr	r2, [r7, #4]
 800bcbe:	4619      	mov	r1, r3
 800bcc0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d15d      	bne.n	800bd82 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	68da      	ldr	r2, [r3, #12]
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	f022 0220 	bic.w	r2, r2, #32
 800bcd4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	68da      	ldr	r2, [r3, #12]
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bce4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	695a      	ldr	r2, [r3, #20]
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f022 0201 	bic.w	r2, r2, #1
 800bcf4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	2220      	movs	r2, #32
 800bcfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	2200      	movs	r2, #0
 800bd02:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd08:	2b01      	cmp	r3, #1
 800bd0a:	d135      	bne.n	800bd78 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2200      	movs	r2, #0
 800bd10:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	330c      	adds	r3, #12
 800bd18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd1a:	697b      	ldr	r3, [r7, #20]
 800bd1c:	e853 3f00 	ldrex	r3, [r3]
 800bd20:	613b      	str	r3, [r7, #16]
   return(result);
 800bd22:	693b      	ldr	r3, [r7, #16]
 800bd24:	f023 0310 	bic.w	r3, r3, #16
 800bd28:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	330c      	adds	r3, #12
 800bd30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd32:	623a      	str	r2, [r7, #32]
 800bd34:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd36:	69f9      	ldr	r1, [r7, #28]
 800bd38:	6a3a      	ldr	r2, [r7, #32]
 800bd3a:	e841 2300 	strex	r3, r2, [r1]
 800bd3e:	61bb      	str	r3, [r7, #24]
   return(result);
 800bd40:	69bb      	ldr	r3, [r7, #24]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d1e5      	bne.n	800bd12 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	f003 0310 	and.w	r3, r3, #16
 800bd50:	2b10      	cmp	r3, #16
 800bd52:	d10a      	bne.n	800bd6a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bd54:	2300      	movs	r3, #0
 800bd56:	60fb      	str	r3, [r7, #12]
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	60fb      	str	r3, [r7, #12]
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	685b      	ldr	r3, [r3, #4]
 800bd66:	60fb      	str	r3, [r7, #12]
 800bd68:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bd6e:	4619      	mov	r1, r3
 800bd70:	6878      	ldr	r0, [r7, #4]
 800bd72:	f7ff fc3f 	bl	800b5f4 <HAL_UARTEx_RxEventCallback>
 800bd76:	e002      	b.n	800bd7e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800bd78:	6878      	ldr	r0, [r7, #4]
 800bd7a:	f7ff fc1d 	bl	800b5b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800bd7e:	2300      	movs	r3, #0
 800bd80:	e002      	b.n	800bd88 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800bd82:	2300      	movs	r3, #0
 800bd84:	e000      	b.n	800bd88 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800bd86:	2302      	movs	r3, #2
  }
}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	3730      	adds	r7, #48	@ 0x30
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}

0800bd90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bd90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bd94:	b0c0      	sub	sp, #256	@ 0x100
 800bd96:	af00      	add	r7, sp, #0
 800bd98:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bd9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	691b      	ldr	r3, [r3, #16]
 800bda4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800bda8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdac:	68d9      	ldr	r1, [r3, #12]
 800bdae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdb2:	681a      	ldr	r2, [r3, #0]
 800bdb4:	ea40 0301 	orr.w	r3, r0, r1
 800bdb8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bdba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdbe:	689a      	ldr	r2, [r3, #8]
 800bdc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdc4:	691b      	ldr	r3, [r3, #16]
 800bdc6:	431a      	orrs	r2, r3
 800bdc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdcc:	695b      	ldr	r3, [r3, #20]
 800bdce:	431a      	orrs	r2, r3
 800bdd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdd4:	69db      	ldr	r3, [r3, #28]
 800bdd6:	4313      	orrs	r3, r2
 800bdd8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800bddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	68db      	ldr	r3, [r3, #12]
 800bde4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800bde8:	f021 010c 	bic.w	r1, r1, #12
 800bdec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdf0:	681a      	ldr	r2, [r3, #0]
 800bdf2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800bdf6:	430b      	orrs	r3, r1
 800bdf8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bdfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	695b      	ldr	r3, [r3, #20]
 800be02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800be06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be0a:	6999      	ldr	r1, [r3, #24]
 800be0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be10:	681a      	ldr	r2, [r3, #0]
 800be12:	ea40 0301 	orr.w	r3, r0, r1
 800be16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800be18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be1c:	681a      	ldr	r2, [r3, #0]
 800be1e:	4b8f      	ldr	r3, [pc, #572]	@ (800c05c <UART_SetConfig+0x2cc>)
 800be20:	429a      	cmp	r2, r3
 800be22:	d005      	beq.n	800be30 <UART_SetConfig+0xa0>
 800be24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be28:	681a      	ldr	r2, [r3, #0]
 800be2a:	4b8d      	ldr	r3, [pc, #564]	@ (800c060 <UART_SetConfig+0x2d0>)
 800be2c:	429a      	cmp	r2, r3
 800be2e:	d104      	bne.n	800be3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800be30:	f7fc fe00 	bl	8008a34 <HAL_RCC_GetPCLK2Freq>
 800be34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800be38:	e003      	b.n	800be42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800be3a:	f7fc fde7 	bl	8008a0c <HAL_RCC_GetPCLK1Freq>
 800be3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800be42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be46:	69db      	ldr	r3, [r3, #28]
 800be48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800be4c:	f040 810c 	bne.w	800c068 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800be50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800be54:	2200      	movs	r2, #0
 800be56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800be5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800be5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800be62:	4622      	mov	r2, r4
 800be64:	462b      	mov	r3, r5
 800be66:	1891      	adds	r1, r2, r2
 800be68:	65b9      	str	r1, [r7, #88]	@ 0x58
 800be6a:	415b      	adcs	r3, r3
 800be6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800be6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800be72:	4621      	mov	r1, r4
 800be74:	eb12 0801 	adds.w	r8, r2, r1
 800be78:	4629      	mov	r1, r5
 800be7a:	eb43 0901 	adc.w	r9, r3, r1
 800be7e:	f04f 0200 	mov.w	r2, #0
 800be82:	f04f 0300 	mov.w	r3, #0
 800be86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800be8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800be8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800be92:	4690      	mov	r8, r2
 800be94:	4699      	mov	r9, r3
 800be96:	4623      	mov	r3, r4
 800be98:	eb18 0303 	adds.w	r3, r8, r3
 800be9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800bea0:	462b      	mov	r3, r5
 800bea2:	eb49 0303 	adc.w	r3, r9, r3
 800bea6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800beaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800beae:	685b      	ldr	r3, [r3, #4]
 800beb0:	2200      	movs	r2, #0
 800beb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800beb6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800beba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800bebe:	460b      	mov	r3, r1
 800bec0:	18db      	adds	r3, r3, r3
 800bec2:	653b      	str	r3, [r7, #80]	@ 0x50
 800bec4:	4613      	mov	r3, r2
 800bec6:	eb42 0303 	adc.w	r3, r2, r3
 800beca:	657b      	str	r3, [r7, #84]	@ 0x54
 800becc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800bed0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800bed4:	f7f4 feb8 	bl	8000c48 <__aeabi_uldivmod>
 800bed8:	4602      	mov	r2, r0
 800beda:	460b      	mov	r3, r1
 800bedc:	4b61      	ldr	r3, [pc, #388]	@ (800c064 <UART_SetConfig+0x2d4>)
 800bede:	fba3 2302 	umull	r2, r3, r3, r2
 800bee2:	095b      	lsrs	r3, r3, #5
 800bee4:	011c      	lsls	r4, r3, #4
 800bee6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800beea:	2200      	movs	r2, #0
 800beec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bef0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800bef4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800bef8:	4642      	mov	r2, r8
 800befa:	464b      	mov	r3, r9
 800befc:	1891      	adds	r1, r2, r2
 800befe:	64b9      	str	r1, [r7, #72]	@ 0x48
 800bf00:	415b      	adcs	r3, r3
 800bf02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bf04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800bf08:	4641      	mov	r1, r8
 800bf0a:	eb12 0a01 	adds.w	sl, r2, r1
 800bf0e:	4649      	mov	r1, r9
 800bf10:	eb43 0b01 	adc.w	fp, r3, r1
 800bf14:	f04f 0200 	mov.w	r2, #0
 800bf18:	f04f 0300 	mov.w	r3, #0
 800bf1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bf20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bf24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bf28:	4692      	mov	sl, r2
 800bf2a:	469b      	mov	fp, r3
 800bf2c:	4643      	mov	r3, r8
 800bf2e:	eb1a 0303 	adds.w	r3, sl, r3
 800bf32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bf36:	464b      	mov	r3, r9
 800bf38:	eb4b 0303 	adc.w	r3, fp, r3
 800bf3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800bf40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bf44:	685b      	ldr	r3, [r3, #4]
 800bf46:	2200      	movs	r2, #0
 800bf48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bf4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800bf50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800bf54:	460b      	mov	r3, r1
 800bf56:	18db      	adds	r3, r3, r3
 800bf58:	643b      	str	r3, [r7, #64]	@ 0x40
 800bf5a:	4613      	mov	r3, r2
 800bf5c:	eb42 0303 	adc.w	r3, r2, r3
 800bf60:	647b      	str	r3, [r7, #68]	@ 0x44
 800bf62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800bf66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800bf6a:	f7f4 fe6d 	bl	8000c48 <__aeabi_uldivmod>
 800bf6e:	4602      	mov	r2, r0
 800bf70:	460b      	mov	r3, r1
 800bf72:	4611      	mov	r1, r2
 800bf74:	4b3b      	ldr	r3, [pc, #236]	@ (800c064 <UART_SetConfig+0x2d4>)
 800bf76:	fba3 2301 	umull	r2, r3, r3, r1
 800bf7a:	095b      	lsrs	r3, r3, #5
 800bf7c:	2264      	movs	r2, #100	@ 0x64
 800bf7e:	fb02 f303 	mul.w	r3, r2, r3
 800bf82:	1acb      	subs	r3, r1, r3
 800bf84:	00db      	lsls	r3, r3, #3
 800bf86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800bf8a:	4b36      	ldr	r3, [pc, #216]	@ (800c064 <UART_SetConfig+0x2d4>)
 800bf8c:	fba3 2302 	umull	r2, r3, r3, r2
 800bf90:	095b      	lsrs	r3, r3, #5
 800bf92:	005b      	lsls	r3, r3, #1
 800bf94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800bf98:	441c      	add	r4, r3
 800bf9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bfa4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800bfa8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800bfac:	4642      	mov	r2, r8
 800bfae:	464b      	mov	r3, r9
 800bfb0:	1891      	adds	r1, r2, r2
 800bfb2:	63b9      	str	r1, [r7, #56]	@ 0x38
 800bfb4:	415b      	adcs	r3, r3
 800bfb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bfb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800bfbc:	4641      	mov	r1, r8
 800bfbe:	1851      	adds	r1, r2, r1
 800bfc0:	6339      	str	r1, [r7, #48]	@ 0x30
 800bfc2:	4649      	mov	r1, r9
 800bfc4:	414b      	adcs	r3, r1
 800bfc6:	637b      	str	r3, [r7, #52]	@ 0x34
 800bfc8:	f04f 0200 	mov.w	r2, #0
 800bfcc:	f04f 0300 	mov.w	r3, #0
 800bfd0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800bfd4:	4659      	mov	r1, fp
 800bfd6:	00cb      	lsls	r3, r1, #3
 800bfd8:	4651      	mov	r1, sl
 800bfda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bfde:	4651      	mov	r1, sl
 800bfe0:	00ca      	lsls	r2, r1, #3
 800bfe2:	4610      	mov	r0, r2
 800bfe4:	4619      	mov	r1, r3
 800bfe6:	4603      	mov	r3, r0
 800bfe8:	4642      	mov	r2, r8
 800bfea:	189b      	adds	r3, r3, r2
 800bfec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bff0:	464b      	mov	r3, r9
 800bff2:	460a      	mov	r2, r1
 800bff4:	eb42 0303 	adc.w	r3, r2, r3
 800bff8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c000:	685b      	ldr	r3, [r3, #4]
 800c002:	2200      	movs	r2, #0
 800c004:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c008:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800c00c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c010:	460b      	mov	r3, r1
 800c012:	18db      	adds	r3, r3, r3
 800c014:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c016:	4613      	mov	r3, r2
 800c018:	eb42 0303 	adc.w	r3, r2, r3
 800c01c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c01e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800c022:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800c026:	f7f4 fe0f 	bl	8000c48 <__aeabi_uldivmod>
 800c02a:	4602      	mov	r2, r0
 800c02c:	460b      	mov	r3, r1
 800c02e:	4b0d      	ldr	r3, [pc, #52]	@ (800c064 <UART_SetConfig+0x2d4>)
 800c030:	fba3 1302 	umull	r1, r3, r3, r2
 800c034:	095b      	lsrs	r3, r3, #5
 800c036:	2164      	movs	r1, #100	@ 0x64
 800c038:	fb01 f303 	mul.w	r3, r1, r3
 800c03c:	1ad3      	subs	r3, r2, r3
 800c03e:	00db      	lsls	r3, r3, #3
 800c040:	3332      	adds	r3, #50	@ 0x32
 800c042:	4a08      	ldr	r2, [pc, #32]	@ (800c064 <UART_SetConfig+0x2d4>)
 800c044:	fba2 2303 	umull	r2, r3, r2, r3
 800c048:	095b      	lsrs	r3, r3, #5
 800c04a:	f003 0207 	and.w	r2, r3, #7
 800c04e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	4422      	add	r2, r4
 800c056:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c058:	e106      	b.n	800c268 <UART_SetConfig+0x4d8>
 800c05a:	bf00      	nop
 800c05c:	40011000 	.word	0x40011000
 800c060:	40011400 	.word	0x40011400
 800c064:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c068:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c06c:	2200      	movs	r2, #0
 800c06e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c072:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800c076:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800c07a:	4642      	mov	r2, r8
 800c07c:	464b      	mov	r3, r9
 800c07e:	1891      	adds	r1, r2, r2
 800c080:	6239      	str	r1, [r7, #32]
 800c082:	415b      	adcs	r3, r3
 800c084:	627b      	str	r3, [r7, #36]	@ 0x24
 800c086:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c08a:	4641      	mov	r1, r8
 800c08c:	1854      	adds	r4, r2, r1
 800c08e:	4649      	mov	r1, r9
 800c090:	eb43 0501 	adc.w	r5, r3, r1
 800c094:	f04f 0200 	mov.w	r2, #0
 800c098:	f04f 0300 	mov.w	r3, #0
 800c09c:	00eb      	lsls	r3, r5, #3
 800c09e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c0a2:	00e2      	lsls	r2, r4, #3
 800c0a4:	4614      	mov	r4, r2
 800c0a6:	461d      	mov	r5, r3
 800c0a8:	4643      	mov	r3, r8
 800c0aa:	18e3      	adds	r3, r4, r3
 800c0ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c0b0:	464b      	mov	r3, r9
 800c0b2:	eb45 0303 	adc.w	r3, r5, r3
 800c0b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c0ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c0be:	685b      	ldr	r3, [r3, #4]
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c0c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c0ca:	f04f 0200 	mov.w	r2, #0
 800c0ce:	f04f 0300 	mov.w	r3, #0
 800c0d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800c0d6:	4629      	mov	r1, r5
 800c0d8:	008b      	lsls	r3, r1, #2
 800c0da:	4621      	mov	r1, r4
 800c0dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c0e0:	4621      	mov	r1, r4
 800c0e2:	008a      	lsls	r2, r1, #2
 800c0e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800c0e8:	f7f4 fdae 	bl	8000c48 <__aeabi_uldivmod>
 800c0ec:	4602      	mov	r2, r0
 800c0ee:	460b      	mov	r3, r1
 800c0f0:	4b60      	ldr	r3, [pc, #384]	@ (800c274 <UART_SetConfig+0x4e4>)
 800c0f2:	fba3 2302 	umull	r2, r3, r3, r2
 800c0f6:	095b      	lsrs	r3, r3, #5
 800c0f8:	011c      	lsls	r4, r3, #4
 800c0fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c0fe:	2200      	movs	r2, #0
 800c100:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c104:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800c108:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800c10c:	4642      	mov	r2, r8
 800c10e:	464b      	mov	r3, r9
 800c110:	1891      	adds	r1, r2, r2
 800c112:	61b9      	str	r1, [r7, #24]
 800c114:	415b      	adcs	r3, r3
 800c116:	61fb      	str	r3, [r7, #28]
 800c118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c11c:	4641      	mov	r1, r8
 800c11e:	1851      	adds	r1, r2, r1
 800c120:	6139      	str	r1, [r7, #16]
 800c122:	4649      	mov	r1, r9
 800c124:	414b      	adcs	r3, r1
 800c126:	617b      	str	r3, [r7, #20]
 800c128:	f04f 0200 	mov.w	r2, #0
 800c12c:	f04f 0300 	mov.w	r3, #0
 800c130:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800c134:	4659      	mov	r1, fp
 800c136:	00cb      	lsls	r3, r1, #3
 800c138:	4651      	mov	r1, sl
 800c13a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c13e:	4651      	mov	r1, sl
 800c140:	00ca      	lsls	r2, r1, #3
 800c142:	4610      	mov	r0, r2
 800c144:	4619      	mov	r1, r3
 800c146:	4603      	mov	r3, r0
 800c148:	4642      	mov	r2, r8
 800c14a:	189b      	adds	r3, r3, r2
 800c14c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c150:	464b      	mov	r3, r9
 800c152:	460a      	mov	r2, r1
 800c154:	eb42 0303 	adc.w	r3, r2, r3
 800c158:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c15c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c160:	685b      	ldr	r3, [r3, #4]
 800c162:	2200      	movs	r2, #0
 800c164:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c166:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800c168:	f04f 0200 	mov.w	r2, #0
 800c16c:	f04f 0300 	mov.w	r3, #0
 800c170:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800c174:	4649      	mov	r1, r9
 800c176:	008b      	lsls	r3, r1, #2
 800c178:	4641      	mov	r1, r8
 800c17a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c17e:	4641      	mov	r1, r8
 800c180:	008a      	lsls	r2, r1, #2
 800c182:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c186:	f7f4 fd5f 	bl	8000c48 <__aeabi_uldivmod>
 800c18a:	4602      	mov	r2, r0
 800c18c:	460b      	mov	r3, r1
 800c18e:	4611      	mov	r1, r2
 800c190:	4b38      	ldr	r3, [pc, #224]	@ (800c274 <UART_SetConfig+0x4e4>)
 800c192:	fba3 2301 	umull	r2, r3, r3, r1
 800c196:	095b      	lsrs	r3, r3, #5
 800c198:	2264      	movs	r2, #100	@ 0x64
 800c19a:	fb02 f303 	mul.w	r3, r2, r3
 800c19e:	1acb      	subs	r3, r1, r3
 800c1a0:	011b      	lsls	r3, r3, #4
 800c1a2:	3332      	adds	r3, #50	@ 0x32
 800c1a4:	4a33      	ldr	r2, [pc, #204]	@ (800c274 <UART_SetConfig+0x4e4>)
 800c1a6:	fba2 2303 	umull	r2, r3, r2, r3
 800c1aa:	095b      	lsrs	r3, r3, #5
 800c1ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c1b0:	441c      	add	r4, r3
 800c1b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	673b      	str	r3, [r7, #112]	@ 0x70
 800c1ba:	677a      	str	r2, [r7, #116]	@ 0x74
 800c1bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800c1c0:	4642      	mov	r2, r8
 800c1c2:	464b      	mov	r3, r9
 800c1c4:	1891      	adds	r1, r2, r2
 800c1c6:	60b9      	str	r1, [r7, #8]
 800c1c8:	415b      	adcs	r3, r3
 800c1ca:	60fb      	str	r3, [r7, #12]
 800c1cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c1d0:	4641      	mov	r1, r8
 800c1d2:	1851      	adds	r1, r2, r1
 800c1d4:	6039      	str	r1, [r7, #0]
 800c1d6:	4649      	mov	r1, r9
 800c1d8:	414b      	adcs	r3, r1
 800c1da:	607b      	str	r3, [r7, #4]
 800c1dc:	f04f 0200 	mov.w	r2, #0
 800c1e0:	f04f 0300 	mov.w	r3, #0
 800c1e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c1e8:	4659      	mov	r1, fp
 800c1ea:	00cb      	lsls	r3, r1, #3
 800c1ec:	4651      	mov	r1, sl
 800c1ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c1f2:	4651      	mov	r1, sl
 800c1f4:	00ca      	lsls	r2, r1, #3
 800c1f6:	4610      	mov	r0, r2
 800c1f8:	4619      	mov	r1, r3
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	4642      	mov	r2, r8
 800c1fe:	189b      	adds	r3, r3, r2
 800c200:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c202:	464b      	mov	r3, r9
 800c204:	460a      	mov	r2, r1
 800c206:	eb42 0303 	adc.w	r3, r2, r3
 800c20a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c20c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c210:	685b      	ldr	r3, [r3, #4]
 800c212:	2200      	movs	r2, #0
 800c214:	663b      	str	r3, [r7, #96]	@ 0x60
 800c216:	667a      	str	r2, [r7, #100]	@ 0x64
 800c218:	f04f 0200 	mov.w	r2, #0
 800c21c:	f04f 0300 	mov.w	r3, #0
 800c220:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800c224:	4649      	mov	r1, r9
 800c226:	008b      	lsls	r3, r1, #2
 800c228:	4641      	mov	r1, r8
 800c22a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c22e:	4641      	mov	r1, r8
 800c230:	008a      	lsls	r2, r1, #2
 800c232:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c236:	f7f4 fd07 	bl	8000c48 <__aeabi_uldivmod>
 800c23a:	4602      	mov	r2, r0
 800c23c:	460b      	mov	r3, r1
 800c23e:	4b0d      	ldr	r3, [pc, #52]	@ (800c274 <UART_SetConfig+0x4e4>)
 800c240:	fba3 1302 	umull	r1, r3, r3, r2
 800c244:	095b      	lsrs	r3, r3, #5
 800c246:	2164      	movs	r1, #100	@ 0x64
 800c248:	fb01 f303 	mul.w	r3, r1, r3
 800c24c:	1ad3      	subs	r3, r2, r3
 800c24e:	011b      	lsls	r3, r3, #4
 800c250:	3332      	adds	r3, #50	@ 0x32
 800c252:	4a08      	ldr	r2, [pc, #32]	@ (800c274 <UART_SetConfig+0x4e4>)
 800c254:	fba2 2303 	umull	r2, r3, r2, r3
 800c258:	095b      	lsrs	r3, r3, #5
 800c25a:	f003 020f 	and.w	r2, r3, #15
 800c25e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	4422      	add	r2, r4
 800c266:	609a      	str	r2, [r3, #8]
}
 800c268:	bf00      	nop
 800c26a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800c26e:	46bd      	mov	sp, r7
 800c270:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c274:	51eb851f 	.word	0x51eb851f

0800c278 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c278:	b084      	sub	sp, #16
 800c27a:	b580      	push	{r7, lr}
 800c27c:	b084      	sub	sp, #16
 800c27e:	af00      	add	r7, sp, #0
 800c280:	6078      	str	r0, [r7, #4]
 800c282:	f107 001c 	add.w	r0, r7, #28
 800c286:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c28a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800c28e:	2b01      	cmp	r3, #1
 800c290:	d123      	bne.n	800c2da <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c296:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	68db      	ldr	r3, [r3, #12]
 800c2a2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800c2a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c2aa:	687a      	ldr	r2, [r7, #4]
 800c2ac:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	68db      	ldr	r3, [r3, #12]
 800c2b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c2ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c2be:	2b01      	cmp	r3, #1
 800c2c0:	d105      	bne.n	800c2ce <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	68db      	ldr	r3, [r3, #12]
 800c2c6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c2ce:	6878      	ldr	r0, [r7, #4]
 800c2d0:	f001 fae8 	bl	800d8a4 <USB_CoreReset>
 800c2d4:	4603      	mov	r3, r0
 800c2d6:	73fb      	strb	r3, [r7, #15]
 800c2d8:	e01b      	b.n	800c312 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	68db      	ldr	r3, [r3, #12]
 800c2de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c2e6:	6878      	ldr	r0, [r7, #4]
 800c2e8:	f001 fadc 	bl	800d8a4 <USB_CoreReset>
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c2f0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d106      	bne.n	800c306 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2fc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	639a      	str	r2, [r3, #56]	@ 0x38
 800c304:	e005      	b.n	800c312 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c30a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800c312:	7fbb      	ldrb	r3, [r7, #30]
 800c314:	2b01      	cmp	r3, #1
 800c316:	d10b      	bne.n	800c330 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	689b      	ldr	r3, [r3, #8]
 800c31c:	f043 0206 	orr.w	r2, r3, #6
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	689b      	ldr	r3, [r3, #8]
 800c328:	f043 0220 	orr.w	r2, r3, #32
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c330:	7bfb      	ldrb	r3, [r7, #15]
}
 800c332:	4618      	mov	r0, r3
 800c334:	3710      	adds	r7, #16
 800c336:	46bd      	mov	sp, r7
 800c338:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c33c:	b004      	add	sp, #16
 800c33e:	4770      	bx	lr

0800c340 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c340:	b480      	push	{r7}
 800c342:	b087      	sub	sp, #28
 800c344:	af00      	add	r7, sp, #0
 800c346:	60f8      	str	r0, [r7, #12]
 800c348:	60b9      	str	r1, [r7, #8]
 800c34a:	4613      	mov	r3, r2
 800c34c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c34e:	79fb      	ldrb	r3, [r7, #7]
 800c350:	2b02      	cmp	r3, #2
 800c352:	d165      	bne.n	800c420 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	4a41      	ldr	r2, [pc, #260]	@ (800c45c <USB_SetTurnaroundTime+0x11c>)
 800c358:	4293      	cmp	r3, r2
 800c35a:	d906      	bls.n	800c36a <USB_SetTurnaroundTime+0x2a>
 800c35c:	68bb      	ldr	r3, [r7, #8]
 800c35e:	4a40      	ldr	r2, [pc, #256]	@ (800c460 <USB_SetTurnaroundTime+0x120>)
 800c360:	4293      	cmp	r3, r2
 800c362:	d202      	bcs.n	800c36a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c364:	230f      	movs	r3, #15
 800c366:	617b      	str	r3, [r7, #20]
 800c368:	e062      	b.n	800c430 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c36a:	68bb      	ldr	r3, [r7, #8]
 800c36c:	4a3c      	ldr	r2, [pc, #240]	@ (800c460 <USB_SetTurnaroundTime+0x120>)
 800c36e:	4293      	cmp	r3, r2
 800c370:	d306      	bcc.n	800c380 <USB_SetTurnaroundTime+0x40>
 800c372:	68bb      	ldr	r3, [r7, #8]
 800c374:	4a3b      	ldr	r2, [pc, #236]	@ (800c464 <USB_SetTurnaroundTime+0x124>)
 800c376:	4293      	cmp	r3, r2
 800c378:	d202      	bcs.n	800c380 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c37a:	230e      	movs	r3, #14
 800c37c:	617b      	str	r3, [r7, #20]
 800c37e:	e057      	b.n	800c430 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c380:	68bb      	ldr	r3, [r7, #8]
 800c382:	4a38      	ldr	r2, [pc, #224]	@ (800c464 <USB_SetTurnaroundTime+0x124>)
 800c384:	4293      	cmp	r3, r2
 800c386:	d306      	bcc.n	800c396 <USB_SetTurnaroundTime+0x56>
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	4a37      	ldr	r2, [pc, #220]	@ (800c468 <USB_SetTurnaroundTime+0x128>)
 800c38c:	4293      	cmp	r3, r2
 800c38e:	d202      	bcs.n	800c396 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c390:	230d      	movs	r3, #13
 800c392:	617b      	str	r3, [r7, #20]
 800c394:	e04c      	b.n	800c430 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c396:	68bb      	ldr	r3, [r7, #8]
 800c398:	4a33      	ldr	r2, [pc, #204]	@ (800c468 <USB_SetTurnaroundTime+0x128>)
 800c39a:	4293      	cmp	r3, r2
 800c39c:	d306      	bcc.n	800c3ac <USB_SetTurnaroundTime+0x6c>
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	4a32      	ldr	r2, [pc, #200]	@ (800c46c <USB_SetTurnaroundTime+0x12c>)
 800c3a2:	4293      	cmp	r3, r2
 800c3a4:	d802      	bhi.n	800c3ac <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c3a6:	230c      	movs	r3, #12
 800c3a8:	617b      	str	r3, [r7, #20]
 800c3aa:	e041      	b.n	800c430 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c3ac:	68bb      	ldr	r3, [r7, #8]
 800c3ae:	4a2f      	ldr	r2, [pc, #188]	@ (800c46c <USB_SetTurnaroundTime+0x12c>)
 800c3b0:	4293      	cmp	r3, r2
 800c3b2:	d906      	bls.n	800c3c2 <USB_SetTurnaroundTime+0x82>
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	4a2e      	ldr	r2, [pc, #184]	@ (800c470 <USB_SetTurnaroundTime+0x130>)
 800c3b8:	4293      	cmp	r3, r2
 800c3ba:	d802      	bhi.n	800c3c2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c3bc:	230b      	movs	r3, #11
 800c3be:	617b      	str	r3, [r7, #20]
 800c3c0:	e036      	b.n	800c430 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c3c2:	68bb      	ldr	r3, [r7, #8]
 800c3c4:	4a2a      	ldr	r2, [pc, #168]	@ (800c470 <USB_SetTurnaroundTime+0x130>)
 800c3c6:	4293      	cmp	r3, r2
 800c3c8:	d906      	bls.n	800c3d8 <USB_SetTurnaroundTime+0x98>
 800c3ca:	68bb      	ldr	r3, [r7, #8]
 800c3cc:	4a29      	ldr	r2, [pc, #164]	@ (800c474 <USB_SetTurnaroundTime+0x134>)
 800c3ce:	4293      	cmp	r3, r2
 800c3d0:	d802      	bhi.n	800c3d8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c3d2:	230a      	movs	r3, #10
 800c3d4:	617b      	str	r3, [r7, #20]
 800c3d6:	e02b      	b.n	800c430 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c3d8:	68bb      	ldr	r3, [r7, #8]
 800c3da:	4a26      	ldr	r2, [pc, #152]	@ (800c474 <USB_SetTurnaroundTime+0x134>)
 800c3dc:	4293      	cmp	r3, r2
 800c3de:	d906      	bls.n	800c3ee <USB_SetTurnaroundTime+0xae>
 800c3e0:	68bb      	ldr	r3, [r7, #8]
 800c3e2:	4a25      	ldr	r2, [pc, #148]	@ (800c478 <USB_SetTurnaroundTime+0x138>)
 800c3e4:	4293      	cmp	r3, r2
 800c3e6:	d202      	bcs.n	800c3ee <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c3e8:	2309      	movs	r3, #9
 800c3ea:	617b      	str	r3, [r7, #20]
 800c3ec:	e020      	b.n	800c430 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c3ee:	68bb      	ldr	r3, [r7, #8]
 800c3f0:	4a21      	ldr	r2, [pc, #132]	@ (800c478 <USB_SetTurnaroundTime+0x138>)
 800c3f2:	4293      	cmp	r3, r2
 800c3f4:	d306      	bcc.n	800c404 <USB_SetTurnaroundTime+0xc4>
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	4a20      	ldr	r2, [pc, #128]	@ (800c47c <USB_SetTurnaroundTime+0x13c>)
 800c3fa:	4293      	cmp	r3, r2
 800c3fc:	d802      	bhi.n	800c404 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c3fe:	2308      	movs	r3, #8
 800c400:	617b      	str	r3, [r7, #20]
 800c402:	e015      	b.n	800c430 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c404:	68bb      	ldr	r3, [r7, #8]
 800c406:	4a1d      	ldr	r2, [pc, #116]	@ (800c47c <USB_SetTurnaroundTime+0x13c>)
 800c408:	4293      	cmp	r3, r2
 800c40a:	d906      	bls.n	800c41a <USB_SetTurnaroundTime+0xda>
 800c40c:	68bb      	ldr	r3, [r7, #8]
 800c40e:	4a1c      	ldr	r2, [pc, #112]	@ (800c480 <USB_SetTurnaroundTime+0x140>)
 800c410:	4293      	cmp	r3, r2
 800c412:	d202      	bcs.n	800c41a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c414:	2307      	movs	r3, #7
 800c416:	617b      	str	r3, [r7, #20]
 800c418:	e00a      	b.n	800c430 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c41a:	2306      	movs	r3, #6
 800c41c:	617b      	str	r3, [r7, #20]
 800c41e:	e007      	b.n	800c430 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c420:	79fb      	ldrb	r3, [r7, #7]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d102      	bne.n	800c42c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c426:	2309      	movs	r3, #9
 800c428:	617b      	str	r3, [r7, #20]
 800c42a:	e001      	b.n	800c430 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c42c:	2309      	movs	r3, #9
 800c42e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	68db      	ldr	r3, [r3, #12]
 800c434:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	68da      	ldr	r2, [r3, #12]
 800c440:	697b      	ldr	r3, [r7, #20]
 800c442:	029b      	lsls	r3, r3, #10
 800c444:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800c448:	431a      	orrs	r2, r3
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c44e:	2300      	movs	r3, #0
}
 800c450:	4618      	mov	r0, r3
 800c452:	371c      	adds	r7, #28
 800c454:	46bd      	mov	sp, r7
 800c456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45a:	4770      	bx	lr
 800c45c:	00d8acbf 	.word	0x00d8acbf
 800c460:	00e4e1c0 	.word	0x00e4e1c0
 800c464:	00f42400 	.word	0x00f42400
 800c468:	01067380 	.word	0x01067380
 800c46c:	011a499f 	.word	0x011a499f
 800c470:	01312cff 	.word	0x01312cff
 800c474:	014ca43f 	.word	0x014ca43f
 800c478:	016e3600 	.word	0x016e3600
 800c47c:	01a6ab1f 	.word	0x01a6ab1f
 800c480:	01e84800 	.word	0x01e84800

0800c484 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c484:	b480      	push	{r7}
 800c486:	b083      	sub	sp, #12
 800c488:	af00      	add	r7, sp, #0
 800c48a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	689b      	ldr	r3, [r3, #8]
 800c490:	f043 0201 	orr.w	r2, r3, #1
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c498:	2300      	movs	r3, #0
}
 800c49a:	4618      	mov	r0, r3
 800c49c:	370c      	adds	r7, #12
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a4:	4770      	bx	lr

0800c4a6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c4a6:	b480      	push	{r7}
 800c4a8:	b083      	sub	sp, #12
 800c4aa:	af00      	add	r7, sp, #0
 800c4ac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	689b      	ldr	r3, [r3, #8]
 800c4b2:	f023 0201 	bic.w	r2, r3, #1
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c4ba:	2300      	movs	r3, #0
}
 800c4bc:	4618      	mov	r0, r3
 800c4be:	370c      	adds	r7, #12
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c6:	4770      	bx	lr

0800c4c8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b084      	sub	sp, #16
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]
 800c4d0:	460b      	mov	r3, r1
 800c4d2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	68db      	ldr	r3, [r3, #12]
 800c4dc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c4e4:	78fb      	ldrb	r3, [r7, #3]
 800c4e6:	2b01      	cmp	r3, #1
 800c4e8:	d115      	bne.n	800c516 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	68db      	ldr	r3, [r3, #12]
 800c4ee:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800c4f6:	200a      	movs	r0, #10
 800c4f8:	f7f9 fd08 	bl	8005f0c <HAL_Delay>
      ms += 10U;
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	330a      	adds	r3, #10
 800c500:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800c502:	6878      	ldr	r0, [r7, #4]
 800c504:	f001 f93f 	bl	800d786 <USB_GetMode>
 800c508:	4603      	mov	r3, r0
 800c50a:	2b01      	cmp	r3, #1
 800c50c:	d01e      	beq.n	800c54c <USB_SetCurrentMode+0x84>
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	2bc7      	cmp	r3, #199	@ 0xc7
 800c512:	d9f0      	bls.n	800c4f6 <USB_SetCurrentMode+0x2e>
 800c514:	e01a      	b.n	800c54c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800c516:	78fb      	ldrb	r3, [r7, #3]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d115      	bne.n	800c548 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	68db      	ldr	r3, [r3, #12]
 800c520:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800c528:	200a      	movs	r0, #10
 800c52a:	f7f9 fcef 	bl	8005f0c <HAL_Delay>
      ms += 10U;
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	330a      	adds	r3, #10
 800c532:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800c534:	6878      	ldr	r0, [r7, #4]
 800c536:	f001 f926 	bl	800d786 <USB_GetMode>
 800c53a:	4603      	mov	r3, r0
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d005      	beq.n	800c54c <USB_SetCurrentMode+0x84>
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	2bc7      	cmp	r3, #199	@ 0xc7
 800c544:	d9f0      	bls.n	800c528 <USB_SetCurrentMode+0x60>
 800c546:	e001      	b.n	800c54c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800c548:	2301      	movs	r3, #1
 800c54a:	e005      	b.n	800c558 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	2bc8      	cmp	r3, #200	@ 0xc8
 800c550:	d101      	bne.n	800c556 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800c552:	2301      	movs	r3, #1
 800c554:	e000      	b.n	800c558 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800c556:	2300      	movs	r3, #0
}
 800c558:	4618      	mov	r0, r3
 800c55a:	3710      	adds	r7, #16
 800c55c:	46bd      	mov	sp, r7
 800c55e:	bd80      	pop	{r7, pc}

0800c560 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c560:	b084      	sub	sp, #16
 800c562:	b580      	push	{r7, lr}
 800c564:	b086      	sub	sp, #24
 800c566:	af00      	add	r7, sp, #0
 800c568:	6078      	str	r0, [r7, #4]
 800c56a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800c56e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c572:	2300      	movs	r3, #0
 800c574:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c57a:	2300      	movs	r3, #0
 800c57c:	613b      	str	r3, [r7, #16]
 800c57e:	e009      	b.n	800c594 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c580:	687a      	ldr	r2, [r7, #4]
 800c582:	693b      	ldr	r3, [r7, #16]
 800c584:	3340      	adds	r3, #64	@ 0x40
 800c586:	009b      	lsls	r3, r3, #2
 800c588:	4413      	add	r3, r2
 800c58a:	2200      	movs	r2, #0
 800c58c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c58e:	693b      	ldr	r3, [r7, #16]
 800c590:	3301      	adds	r3, #1
 800c592:	613b      	str	r3, [r7, #16]
 800c594:	693b      	ldr	r3, [r7, #16]
 800c596:	2b0e      	cmp	r3, #14
 800c598:	d9f2      	bls.n	800c580 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c59a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d11c      	bne.n	800c5dc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c5a8:	685b      	ldr	r3, [r3, #4]
 800c5aa:	68fa      	ldr	r2, [r7, #12]
 800c5ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c5b0:	f043 0302 	orr.w	r3, r3, #2
 800c5b4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5ba:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5c6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5d2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	639a      	str	r2, [r3, #56]	@ 0x38
 800c5da:	e00b      	b.n	800c5f4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5e0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5ec:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c5fa:	461a      	mov	r2, r3
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c600:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c604:	2b01      	cmp	r3, #1
 800c606:	d10d      	bne.n	800c624 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c608:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d104      	bne.n	800c61a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c610:	2100      	movs	r1, #0
 800c612:	6878      	ldr	r0, [r7, #4]
 800c614:	f000 f968 	bl	800c8e8 <USB_SetDevSpeed>
 800c618:	e008      	b.n	800c62c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c61a:	2101      	movs	r1, #1
 800c61c:	6878      	ldr	r0, [r7, #4]
 800c61e:	f000 f963 	bl	800c8e8 <USB_SetDevSpeed>
 800c622:	e003      	b.n	800c62c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c624:	2103      	movs	r1, #3
 800c626:	6878      	ldr	r0, [r7, #4]
 800c628:	f000 f95e 	bl	800c8e8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c62c:	2110      	movs	r1, #16
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f000 f8fa 	bl	800c828 <USB_FlushTxFifo>
 800c634:	4603      	mov	r3, r0
 800c636:	2b00      	cmp	r3, #0
 800c638:	d001      	beq.n	800c63e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800c63a:	2301      	movs	r3, #1
 800c63c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c63e:	6878      	ldr	r0, [r7, #4]
 800c640:	f000 f924 	bl	800c88c <USB_FlushRxFifo>
 800c644:	4603      	mov	r3, r0
 800c646:	2b00      	cmp	r3, #0
 800c648:	d001      	beq.n	800c64e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800c64a:	2301      	movs	r3, #1
 800c64c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c654:	461a      	mov	r2, r3
 800c656:	2300      	movs	r3, #0
 800c658:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c660:	461a      	mov	r2, r3
 800c662:	2300      	movs	r3, #0
 800c664:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c66c:	461a      	mov	r2, r3
 800c66e:	2300      	movs	r3, #0
 800c670:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c672:	2300      	movs	r3, #0
 800c674:	613b      	str	r3, [r7, #16]
 800c676:	e043      	b.n	800c700 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c678:	693b      	ldr	r3, [r7, #16]
 800c67a:	015a      	lsls	r2, r3, #5
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	4413      	add	r3, r2
 800c680:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c68a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c68e:	d118      	bne.n	800c6c2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 800c690:	693b      	ldr	r3, [r7, #16]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d10a      	bne.n	800c6ac <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c696:	693b      	ldr	r3, [r7, #16]
 800c698:	015a      	lsls	r2, r3, #5
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	4413      	add	r3, r2
 800c69e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c6a2:	461a      	mov	r2, r3
 800c6a4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c6a8:	6013      	str	r3, [r2, #0]
 800c6aa:	e013      	b.n	800c6d4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c6ac:	693b      	ldr	r3, [r7, #16]
 800c6ae:	015a      	lsls	r2, r3, #5
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	4413      	add	r3, r2
 800c6b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c6b8:	461a      	mov	r2, r3
 800c6ba:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c6be:	6013      	str	r3, [r2, #0]
 800c6c0:	e008      	b.n	800c6d4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c6c2:	693b      	ldr	r3, [r7, #16]
 800c6c4:	015a      	lsls	r2, r3, #5
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	4413      	add	r3, r2
 800c6ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c6ce:	461a      	mov	r2, r3
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c6d4:	693b      	ldr	r3, [r7, #16]
 800c6d6:	015a      	lsls	r2, r3, #5
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	4413      	add	r3, r2
 800c6dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c6e0:	461a      	mov	r2, r3
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c6e6:	693b      	ldr	r3, [r7, #16]
 800c6e8:	015a      	lsls	r2, r3, #5
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	4413      	add	r3, r2
 800c6ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c6f2:	461a      	mov	r2, r3
 800c6f4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c6f8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c6fa:	693b      	ldr	r3, [r7, #16]
 800c6fc:	3301      	adds	r3, #1
 800c6fe:	613b      	str	r3, [r7, #16]
 800c700:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c704:	461a      	mov	r2, r3
 800c706:	693b      	ldr	r3, [r7, #16]
 800c708:	4293      	cmp	r3, r2
 800c70a:	d3b5      	bcc.n	800c678 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c70c:	2300      	movs	r3, #0
 800c70e:	613b      	str	r3, [r7, #16]
 800c710:	e043      	b.n	800c79a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c712:	693b      	ldr	r3, [r7, #16]
 800c714:	015a      	lsls	r2, r3, #5
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	4413      	add	r3, r2
 800c71a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c724:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c728:	d118      	bne.n	800c75c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800c72a:	693b      	ldr	r3, [r7, #16]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d10a      	bne.n	800c746 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c730:	693b      	ldr	r3, [r7, #16]
 800c732:	015a      	lsls	r2, r3, #5
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	4413      	add	r3, r2
 800c738:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c73c:	461a      	mov	r2, r3
 800c73e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c742:	6013      	str	r3, [r2, #0]
 800c744:	e013      	b.n	800c76e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c746:	693b      	ldr	r3, [r7, #16]
 800c748:	015a      	lsls	r2, r3, #5
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	4413      	add	r3, r2
 800c74e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c752:	461a      	mov	r2, r3
 800c754:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c758:	6013      	str	r3, [r2, #0]
 800c75a:	e008      	b.n	800c76e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c75c:	693b      	ldr	r3, [r7, #16]
 800c75e:	015a      	lsls	r2, r3, #5
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	4413      	add	r3, r2
 800c764:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c768:	461a      	mov	r2, r3
 800c76a:	2300      	movs	r3, #0
 800c76c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c76e:	693b      	ldr	r3, [r7, #16]
 800c770:	015a      	lsls	r2, r3, #5
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	4413      	add	r3, r2
 800c776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c77a:	461a      	mov	r2, r3
 800c77c:	2300      	movs	r3, #0
 800c77e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	015a      	lsls	r2, r3, #5
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	4413      	add	r3, r2
 800c788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c78c:	461a      	mov	r2, r3
 800c78e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c792:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c794:	693b      	ldr	r3, [r7, #16]
 800c796:	3301      	adds	r3, #1
 800c798:	613b      	str	r3, [r7, #16]
 800c79a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c79e:	461a      	mov	r2, r3
 800c7a0:	693b      	ldr	r3, [r7, #16]
 800c7a2:	4293      	cmp	r3, r2
 800c7a4:	d3b5      	bcc.n	800c712 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c7ac:	691b      	ldr	r3, [r3, #16]
 800c7ae:	68fa      	ldr	r2, [r7, #12]
 800c7b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c7b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c7b8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	2200      	movs	r2, #0
 800c7be:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800c7c6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c7c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d105      	bne.n	800c7dc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	699b      	ldr	r3, [r3, #24]
 800c7d4:	f043 0210 	orr.w	r2, r3, #16
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	699a      	ldr	r2, [r3, #24]
 800c7e0:	4b10      	ldr	r3, [pc, #64]	@ (800c824 <USB_DevInit+0x2c4>)
 800c7e2:	4313      	orrs	r3, r2
 800c7e4:	687a      	ldr	r2, [r7, #4]
 800c7e6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c7e8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d005      	beq.n	800c7fc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	699b      	ldr	r3, [r3, #24]
 800c7f4:	f043 0208 	orr.w	r2, r3, #8
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c7fc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c800:	2b01      	cmp	r3, #1
 800c802:	d107      	bne.n	800c814 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	699b      	ldr	r3, [r3, #24]
 800c808:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c80c:	f043 0304 	orr.w	r3, r3, #4
 800c810:	687a      	ldr	r2, [r7, #4]
 800c812:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c814:	7dfb      	ldrb	r3, [r7, #23]
}
 800c816:	4618      	mov	r0, r3
 800c818:	3718      	adds	r7, #24
 800c81a:	46bd      	mov	sp, r7
 800c81c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c820:	b004      	add	sp, #16
 800c822:	4770      	bx	lr
 800c824:	803c3800 	.word	0x803c3800

0800c828 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c828:	b480      	push	{r7}
 800c82a:	b085      	sub	sp, #20
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
 800c830:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c832:	2300      	movs	r3, #0
 800c834:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	3301      	adds	r3, #1
 800c83a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c842:	d901      	bls.n	800c848 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800c844:	2303      	movs	r3, #3
 800c846:	e01b      	b.n	800c880 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	691b      	ldr	r3, [r3, #16]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	daf2      	bge.n	800c836 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800c850:	2300      	movs	r3, #0
 800c852:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c854:	683b      	ldr	r3, [r7, #0]
 800c856:	019b      	lsls	r3, r3, #6
 800c858:	f043 0220 	orr.w	r2, r3, #32
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	3301      	adds	r3, #1
 800c864:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c86c:	d901      	bls.n	800c872 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800c86e:	2303      	movs	r3, #3
 800c870:	e006      	b.n	800c880 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	691b      	ldr	r3, [r3, #16]
 800c876:	f003 0320 	and.w	r3, r3, #32
 800c87a:	2b20      	cmp	r3, #32
 800c87c:	d0f0      	beq.n	800c860 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800c87e:	2300      	movs	r3, #0
}
 800c880:	4618      	mov	r0, r3
 800c882:	3714      	adds	r7, #20
 800c884:	46bd      	mov	sp, r7
 800c886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88a:	4770      	bx	lr

0800c88c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c88c:	b480      	push	{r7}
 800c88e:	b085      	sub	sp, #20
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c894:	2300      	movs	r3, #0
 800c896:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	3301      	adds	r3, #1
 800c89c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c8a4:	d901      	bls.n	800c8aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800c8a6:	2303      	movs	r3, #3
 800c8a8:	e018      	b.n	800c8dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	691b      	ldr	r3, [r3, #16]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	daf2      	bge.n	800c898 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	2210      	movs	r2, #16
 800c8ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	3301      	adds	r3, #1
 800c8c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c8c8:	d901      	bls.n	800c8ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800c8ca:	2303      	movs	r3, #3
 800c8cc:	e006      	b.n	800c8dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	691b      	ldr	r3, [r3, #16]
 800c8d2:	f003 0310 	and.w	r3, r3, #16
 800c8d6:	2b10      	cmp	r3, #16
 800c8d8:	d0f0      	beq.n	800c8bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800c8da:	2300      	movs	r3, #0
}
 800c8dc:	4618      	mov	r0, r3
 800c8de:	3714      	adds	r7, #20
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e6:	4770      	bx	lr

0800c8e8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c8e8:	b480      	push	{r7}
 800c8ea:	b085      	sub	sp, #20
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
 800c8f0:	460b      	mov	r3, r1
 800c8f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c8fe:	681a      	ldr	r2, [r3, #0]
 800c900:	78fb      	ldrb	r3, [r7, #3]
 800c902:	68f9      	ldr	r1, [r7, #12]
 800c904:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c908:	4313      	orrs	r3, r2
 800c90a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c90c:	2300      	movs	r3, #0
}
 800c90e:	4618      	mov	r0, r3
 800c910:	3714      	adds	r7, #20
 800c912:	46bd      	mov	sp, r7
 800c914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c918:	4770      	bx	lr

0800c91a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800c91a:	b480      	push	{r7}
 800c91c:	b087      	sub	sp, #28
 800c91e:	af00      	add	r7, sp, #0
 800c920:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c926:	693b      	ldr	r3, [r7, #16]
 800c928:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c92c:	689b      	ldr	r3, [r3, #8]
 800c92e:	f003 0306 	and.w	r3, r3, #6
 800c932:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d102      	bne.n	800c940 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c93a:	2300      	movs	r3, #0
 800c93c:	75fb      	strb	r3, [r7, #23]
 800c93e:	e00a      	b.n	800c956 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	2b02      	cmp	r3, #2
 800c944:	d002      	beq.n	800c94c <USB_GetDevSpeed+0x32>
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	2b06      	cmp	r3, #6
 800c94a:	d102      	bne.n	800c952 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c94c:	2302      	movs	r3, #2
 800c94e:	75fb      	strb	r3, [r7, #23]
 800c950:	e001      	b.n	800c956 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c952:	230f      	movs	r3, #15
 800c954:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c956:	7dfb      	ldrb	r3, [r7, #23]
}
 800c958:	4618      	mov	r0, r3
 800c95a:	371c      	adds	r7, #28
 800c95c:	46bd      	mov	sp, r7
 800c95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c962:	4770      	bx	lr

0800c964 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c964:	b480      	push	{r7}
 800c966:	b085      	sub	sp, #20
 800c968:	af00      	add	r7, sp, #0
 800c96a:	6078      	str	r0, [r7, #4]
 800c96c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	781b      	ldrb	r3, [r3, #0]
 800c976:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c978:	683b      	ldr	r3, [r7, #0]
 800c97a:	785b      	ldrb	r3, [r3, #1]
 800c97c:	2b01      	cmp	r3, #1
 800c97e:	d13a      	bne.n	800c9f6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c986:	69da      	ldr	r2, [r3, #28]
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	781b      	ldrb	r3, [r3, #0]
 800c98c:	f003 030f 	and.w	r3, r3, #15
 800c990:	2101      	movs	r1, #1
 800c992:	fa01 f303 	lsl.w	r3, r1, r3
 800c996:	b29b      	uxth	r3, r3
 800c998:	68f9      	ldr	r1, [r7, #12]
 800c99a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c99e:	4313      	orrs	r3, r2
 800c9a0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c9a2:	68bb      	ldr	r3, [r7, #8]
 800c9a4:	015a      	lsls	r2, r3, #5
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	4413      	add	r3, r2
 800c9aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d155      	bne.n	800ca64 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	015a      	lsls	r2, r3, #5
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	4413      	add	r3, r2
 800c9c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c9c4:	681a      	ldr	r2, [r3, #0]
 800c9c6:	683b      	ldr	r3, [r7, #0]
 800c9c8:	689b      	ldr	r3, [r3, #8]
 800c9ca:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	791b      	ldrb	r3, [r3, #4]
 800c9d2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c9d4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c9d6:	68bb      	ldr	r3, [r7, #8]
 800c9d8:	059b      	lsls	r3, r3, #22
 800c9da:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c9dc:	4313      	orrs	r3, r2
 800c9de:	68ba      	ldr	r2, [r7, #8]
 800c9e0:	0151      	lsls	r1, r2, #5
 800c9e2:	68fa      	ldr	r2, [r7, #12]
 800c9e4:	440a      	add	r2, r1
 800c9e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c9ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c9ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c9f2:	6013      	str	r3, [r2, #0]
 800c9f4:	e036      	b.n	800ca64 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c9fc:	69da      	ldr	r2, [r3, #28]
 800c9fe:	683b      	ldr	r3, [r7, #0]
 800ca00:	781b      	ldrb	r3, [r3, #0]
 800ca02:	f003 030f 	and.w	r3, r3, #15
 800ca06:	2101      	movs	r1, #1
 800ca08:	fa01 f303 	lsl.w	r3, r1, r3
 800ca0c:	041b      	lsls	r3, r3, #16
 800ca0e:	68f9      	ldr	r1, [r7, #12]
 800ca10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ca14:	4313      	orrs	r3, r2
 800ca16:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ca18:	68bb      	ldr	r3, [r7, #8]
 800ca1a:	015a      	lsls	r2, r3, #5
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	4413      	add	r3, r2
 800ca20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d11a      	bne.n	800ca64 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	015a      	lsls	r2, r3, #5
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	4413      	add	r3, r2
 800ca36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca3a:	681a      	ldr	r2, [r3, #0]
 800ca3c:	683b      	ldr	r3, [r7, #0]
 800ca3e:	689b      	ldr	r3, [r3, #8]
 800ca40:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	791b      	ldrb	r3, [r3, #4]
 800ca48:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ca4a:	430b      	orrs	r3, r1
 800ca4c:	4313      	orrs	r3, r2
 800ca4e:	68ba      	ldr	r2, [r7, #8]
 800ca50:	0151      	lsls	r1, r2, #5
 800ca52:	68fa      	ldr	r2, [r7, #12]
 800ca54:	440a      	add	r2, r1
 800ca56:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ca5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ca5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca62:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800ca64:	2300      	movs	r3, #0
}
 800ca66:	4618      	mov	r0, r3
 800ca68:	3714      	adds	r7, #20
 800ca6a:	46bd      	mov	sp, r7
 800ca6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca70:	4770      	bx	lr
	...

0800ca74 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ca74:	b480      	push	{r7}
 800ca76:	b085      	sub	sp, #20
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	6078      	str	r0, [r7, #4]
 800ca7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ca82:	683b      	ldr	r3, [r7, #0]
 800ca84:	781b      	ldrb	r3, [r3, #0]
 800ca86:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	785b      	ldrb	r3, [r3, #1]
 800ca8c:	2b01      	cmp	r3, #1
 800ca8e:	d161      	bne.n	800cb54 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ca90:	68bb      	ldr	r3, [r7, #8]
 800ca92:	015a      	lsls	r2, r3, #5
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	4413      	add	r3, r2
 800ca98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800caa2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800caa6:	d11f      	bne.n	800cae8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800caa8:	68bb      	ldr	r3, [r7, #8]
 800caaa:	015a      	lsls	r2, r3, #5
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	4413      	add	r3, r2
 800cab0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	68ba      	ldr	r2, [r7, #8]
 800cab8:	0151      	lsls	r1, r2, #5
 800caba:	68fa      	ldr	r2, [r7, #12]
 800cabc:	440a      	add	r2, r1
 800cabe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cac2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800cac6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800cac8:	68bb      	ldr	r3, [r7, #8]
 800caca:	015a      	lsls	r2, r3, #5
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	4413      	add	r3, r2
 800cad0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	68ba      	ldr	r2, [r7, #8]
 800cad8:	0151      	lsls	r1, r2, #5
 800cada:	68fa      	ldr	r2, [r7, #12]
 800cadc:	440a      	add	r2, r1
 800cade:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cae2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cae6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800caee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800caf0:	683b      	ldr	r3, [r7, #0]
 800caf2:	781b      	ldrb	r3, [r3, #0]
 800caf4:	f003 030f 	and.w	r3, r3, #15
 800caf8:	2101      	movs	r1, #1
 800cafa:	fa01 f303 	lsl.w	r3, r1, r3
 800cafe:	b29b      	uxth	r3, r3
 800cb00:	43db      	mvns	r3, r3
 800cb02:	68f9      	ldr	r1, [r7, #12]
 800cb04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cb08:	4013      	ands	r3, r2
 800cb0a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb12:	69da      	ldr	r2, [r3, #28]
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	781b      	ldrb	r3, [r3, #0]
 800cb18:	f003 030f 	and.w	r3, r3, #15
 800cb1c:	2101      	movs	r1, #1
 800cb1e:	fa01 f303 	lsl.w	r3, r1, r3
 800cb22:	b29b      	uxth	r3, r3
 800cb24:	43db      	mvns	r3, r3
 800cb26:	68f9      	ldr	r1, [r7, #12]
 800cb28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cb2c:	4013      	ands	r3, r2
 800cb2e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800cb30:	68bb      	ldr	r3, [r7, #8]
 800cb32:	015a      	lsls	r2, r3, #5
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	4413      	add	r3, r2
 800cb38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb3c:	681a      	ldr	r2, [r3, #0]
 800cb3e:	68bb      	ldr	r3, [r7, #8]
 800cb40:	0159      	lsls	r1, r3, #5
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	440b      	add	r3, r1
 800cb46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb4a:	4619      	mov	r1, r3
 800cb4c:	4b35      	ldr	r3, [pc, #212]	@ (800cc24 <USB_DeactivateEndpoint+0x1b0>)
 800cb4e:	4013      	ands	r3, r2
 800cb50:	600b      	str	r3, [r1, #0]
 800cb52:	e060      	b.n	800cc16 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	015a      	lsls	r2, r3, #5
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	4413      	add	r3, r2
 800cb5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cb66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cb6a:	d11f      	bne.n	800cbac <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	015a      	lsls	r2, r3, #5
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	4413      	add	r3, r2
 800cb74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	68ba      	ldr	r2, [r7, #8]
 800cb7c:	0151      	lsls	r1, r2, #5
 800cb7e:	68fa      	ldr	r2, [r7, #12]
 800cb80:	440a      	add	r2, r1
 800cb82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cb86:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800cb8a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800cb8c:	68bb      	ldr	r3, [r7, #8]
 800cb8e:	015a      	lsls	r2, r3, #5
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	4413      	add	r3, r2
 800cb94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	68ba      	ldr	r2, [r7, #8]
 800cb9c:	0151      	lsls	r1, r2, #5
 800cb9e:	68fa      	ldr	r2, [r7, #12]
 800cba0:	440a      	add	r2, r1
 800cba2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cba6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cbaa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbb2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cbb4:	683b      	ldr	r3, [r7, #0]
 800cbb6:	781b      	ldrb	r3, [r3, #0]
 800cbb8:	f003 030f 	and.w	r3, r3, #15
 800cbbc:	2101      	movs	r1, #1
 800cbbe:	fa01 f303 	lsl.w	r3, r1, r3
 800cbc2:	041b      	lsls	r3, r3, #16
 800cbc4:	43db      	mvns	r3, r3
 800cbc6:	68f9      	ldr	r1, [r7, #12]
 800cbc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cbcc:	4013      	ands	r3, r2
 800cbce:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbd6:	69da      	ldr	r2, [r3, #28]
 800cbd8:	683b      	ldr	r3, [r7, #0]
 800cbda:	781b      	ldrb	r3, [r3, #0]
 800cbdc:	f003 030f 	and.w	r3, r3, #15
 800cbe0:	2101      	movs	r1, #1
 800cbe2:	fa01 f303 	lsl.w	r3, r1, r3
 800cbe6:	041b      	lsls	r3, r3, #16
 800cbe8:	43db      	mvns	r3, r3
 800cbea:	68f9      	ldr	r1, [r7, #12]
 800cbec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cbf0:	4013      	ands	r3, r2
 800cbf2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800cbf4:	68bb      	ldr	r3, [r7, #8]
 800cbf6:	015a      	lsls	r2, r3, #5
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	4413      	add	r3, r2
 800cbfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc00:	681a      	ldr	r2, [r3, #0]
 800cc02:	68bb      	ldr	r3, [r7, #8]
 800cc04:	0159      	lsls	r1, r3, #5
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	440b      	add	r3, r1
 800cc0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc0e:	4619      	mov	r1, r3
 800cc10:	4b05      	ldr	r3, [pc, #20]	@ (800cc28 <USB_DeactivateEndpoint+0x1b4>)
 800cc12:	4013      	ands	r3, r2
 800cc14:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800cc16:	2300      	movs	r3, #0
}
 800cc18:	4618      	mov	r0, r3
 800cc1a:	3714      	adds	r7, #20
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc22:	4770      	bx	lr
 800cc24:	ec337800 	.word	0xec337800
 800cc28:	eff37800 	.word	0xeff37800

0800cc2c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	b08a      	sub	sp, #40	@ 0x28
 800cc30:	af02      	add	r7, sp, #8
 800cc32:	60f8      	str	r0, [r7, #12]
 800cc34:	60b9      	str	r1, [r7, #8]
 800cc36:	4613      	mov	r3, r2
 800cc38:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800cc3e:	68bb      	ldr	r3, [r7, #8]
 800cc40:	781b      	ldrb	r3, [r3, #0]
 800cc42:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cc44:	68bb      	ldr	r3, [r7, #8]
 800cc46:	785b      	ldrb	r3, [r3, #1]
 800cc48:	2b01      	cmp	r3, #1
 800cc4a:	f040 817f 	bne.w	800cf4c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800cc4e:	68bb      	ldr	r3, [r7, #8]
 800cc50:	691b      	ldr	r3, [r3, #16]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d132      	bne.n	800ccbc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cc56:	69bb      	ldr	r3, [r7, #24]
 800cc58:	015a      	lsls	r2, r3, #5
 800cc5a:	69fb      	ldr	r3, [r7, #28]
 800cc5c:	4413      	add	r3, r2
 800cc5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc62:	691b      	ldr	r3, [r3, #16]
 800cc64:	69ba      	ldr	r2, [r7, #24]
 800cc66:	0151      	lsls	r1, r2, #5
 800cc68:	69fa      	ldr	r2, [r7, #28]
 800cc6a:	440a      	add	r2, r1
 800cc6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cc70:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800cc74:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800cc78:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cc7a:	69bb      	ldr	r3, [r7, #24]
 800cc7c:	015a      	lsls	r2, r3, #5
 800cc7e:	69fb      	ldr	r3, [r7, #28]
 800cc80:	4413      	add	r3, r2
 800cc82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc86:	691b      	ldr	r3, [r3, #16]
 800cc88:	69ba      	ldr	r2, [r7, #24]
 800cc8a:	0151      	lsls	r1, r2, #5
 800cc8c:	69fa      	ldr	r2, [r7, #28]
 800cc8e:	440a      	add	r2, r1
 800cc90:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cc94:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cc98:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cc9a:	69bb      	ldr	r3, [r7, #24]
 800cc9c:	015a      	lsls	r2, r3, #5
 800cc9e:	69fb      	ldr	r3, [r7, #28]
 800cca0:	4413      	add	r3, r2
 800cca2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cca6:	691b      	ldr	r3, [r3, #16]
 800cca8:	69ba      	ldr	r2, [r7, #24]
 800ccaa:	0151      	lsls	r1, r2, #5
 800ccac:	69fa      	ldr	r2, [r7, #28]
 800ccae:	440a      	add	r2, r1
 800ccb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ccb4:	0cdb      	lsrs	r3, r3, #19
 800ccb6:	04db      	lsls	r3, r3, #19
 800ccb8:	6113      	str	r3, [r2, #16]
 800ccba:	e097      	b.n	800cdec <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ccbc:	69bb      	ldr	r3, [r7, #24]
 800ccbe:	015a      	lsls	r2, r3, #5
 800ccc0:	69fb      	ldr	r3, [r7, #28]
 800ccc2:	4413      	add	r3, r2
 800ccc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ccc8:	691b      	ldr	r3, [r3, #16]
 800ccca:	69ba      	ldr	r2, [r7, #24]
 800cccc:	0151      	lsls	r1, r2, #5
 800ccce:	69fa      	ldr	r2, [r7, #28]
 800ccd0:	440a      	add	r2, r1
 800ccd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ccd6:	0cdb      	lsrs	r3, r3, #19
 800ccd8:	04db      	lsls	r3, r3, #19
 800ccda:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ccdc:	69bb      	ldr	r3, [r7, #24]
 800ccde:	015a      	lsls	r2, r3, #5
 800cce0:	69fb      	ldr	r3, [r7, #28]
 800cce2:	4413      	add	r3, r2
 800cce4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cce8:	691b      	ldr	r3, [r3, #16]
 800ccea:	69ba      	ldr	r2, [r7, #24]
 800ccec:	0151      	lsls	r1, r2, #5
 800ccee:	69fa      	ldr	r2, [r7, #28]
 800ccf0:	440a      	add	r2, r1
 800ccf2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ccf6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ccfa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ccfe:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800cd00:	69bb      	ldr	r3, [r7, #24]
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d11a      	bne.n	800cd3c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800cd06:	68bb      	ldr	r3, [r7, #8]
 800cd08:	691a      	ldr	r2, [r3, #16]
 800cd0a:	68bb      	ldr	r3, [r7, #8]
 800cd0c:	689b      	ldr	r3, [r3, #8]
 800cd0e:	429a      	cmp	r2, r3
 800cd10:	d903      	bls.n	800cd1a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	689a      	ldr	r2, [r3, #8]
 800cd16:	68bb      	ldr	r3, [r7, #8]
 800cd18:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cd1a:	69bb      	ldr	r3, [r7, #24]
 800cd1c:	015a      	lsls	r2, r3, #5
 800cd1e:	69fb      	ldr	r3, [r7, #28]
 800cd20:	4413      	add	r3, r2
 800cd22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd26:	691b      	ldr	r3, [r3, #16]
 800cd28:	69ba      	ldr	r2, [r7, #24]
 800cd2a:	0151      	lsls	r1, r2, #5
 800cd2c:	69fa      	ldr	r2, [r7, #28]
 800cd2e:	440a      	add	r2, r1
 800cd30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cd34:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cd38:	6113      	str	r3, [r2, #16]
 800cd3a:	e044      	b.n	800cdc6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800cd3c:	68bb      	ldr	r3, [r7, #8]
 800cd3e:	691a      	ldr	r2, [r3, #16]
 800cd40:	68bb      	ldr	r3, [r7, #8]
 800cd42:	689b      	ldr	r3, [r3, #8]
 800cd44:	4413      	add	r3, r2
 800cd46:	1e5a      	subs	r2, r3, #1
 800cd48:	68bb      	ldr	r3, [r7, #8]
 800cd4a:	689b      	ldr	r3, [r3, #8]
 800cd4c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd50:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800cd52:	69bb      	ldr	r3, [r7, #24]
 800cd54:	015a      	lsls	r2, r3, #5
 800cd56:	69fb      	ldr	r3, [r7, #28]
 800cd58:	4413      	add	r3, r2
 800cd5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd5e:	691a      	ldr	r2, [r3, #16]
 800cd60:	8afb      	ldrh	r3, [r7, #22]
 800cd62:	04d9      	lsls	r1, r3, #19
 800cd64:	4ba4      	ldr	r3, [pc, #656]	@ (800cff8 <USB_EPStartXfer+0x3cc>)
 800cd66:	400b      	ands	r3, r1
 800cd68:	69b9      	ldr	r1, [r7, #24]
 800cd6a:	0148      	lsls	r0, r1, #5
 800cd6c:	69f9      	ldr	r1, [r7, #28]
 800cd6e:	4401      	add	r1, r0
 800cd70:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800cd74:	4313      	orrs	r3, r2
 800cd76:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800cd78:	68bb      	ldr	r3, [r7, #8]
 800cd7a:	791b      	ldrb	r3, [r3, #4]
 800cd7c:	2b01      	cmp	r3, #1
 800cd7e:	d122      	bne.n	800cdc6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800cd80:	69bb      	ldr	r3, [r7, #24]
 800cd82:	015a      	lsls	r2, r3, #5
 800cd84:	69fb      	ldr	r3, [r7, #28]
 800cd86:	4413      	add	r3, r2
 800cd88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd8c:	691b      	ldr	r3, [r3, #16]
 800cd8e:	69ba      	ldr	r2, [r7, #24]
 800cd90:	0151      	lsls	r1, r2, #5
 800cd92:	69fa      	ldr	r2, [r7, #28]
 800cd94:	440a      	add	r2, r1
 800cd96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cd9a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800cd9e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800cda0:	69bb      	ldr	r3, [r7, #24]
 800cda2:	015a      	lsls	r2, r3, #5
 800cda4:	69fb      	ldr	r3, [r7, #28]
 800cda6:	4413      	add	r3, r2
 800cda8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cdac:	691a      	ldr	r2, [r3, #16]
 800cdae:	8afb      	ldrh	r3, [r7, #22]
 800cdb0:	075b      	lsls	r3, r3, #29
 800cdb2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800cdb6:	69b9      	ldr	r1, [r7, #24]
 800cdb8:	0148      	lsls	r0, r1, #5
 800cdba:	69f9      	ldr	r1, [r7, #28]
 800cdbc:	4401      	add	r1, r0
 800cdbe:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800cdc2:	4313      	orrs	r3, r2
 800cdc4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800cdc6:	69bb      	ldr	r3, [r7, #24]
 800cdc8:	015a      	lsls	r2, r3, #5
 800cdca:	69fb      	ldr	r3, [r7, #28]
 800cdcc:	4413      	add	r3, r2
 800cdce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cdd2:	691a      	ldr	r2, [r3, #16]
 800cdd4:	68bb      	ldr	r3, [r7, #8]
 800cdd6:	691b      	ldr	r3, [r3, #16]
 800cdd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cddc:	69b9      	ldr	r1, [r7, #24]
 800cdde:	0148      	lsls	r0, r1, #5
 800cde0:	69f9      	ldr	r1, [r7, #28]
 800cde2:	4401      	add	r1, r0
 800cde4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800cde8:	4313      	orrs	r3, r2
 800cdea:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800cdec:	79fb      	ldrb	r3, [r7, #7]
 800cdee:	2b01      	cmp	r3, #1
 800cdf0:	d14b      	bne.n	800ce8a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cdf2:	68bb      	ldr	r3, [r7, #8]
 800cdf4:	69db      	ldr	r3, [r3, #28]
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d009      	beq.n	800ce0e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cdfa:	69bb      	ldr	r3, [r7, #24]
 800cdfc:	015a      	lsls	r2, r3, #5
 800cdfe:	69fb      	ldr	r3, [r7, #28]
 800ce00:	4413      	add	r3, r2
 800ce02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ce06:	461a      	mov	r2, r3
 800ce08:	68bb      	ldr	r3, [r7, #8]
 800ce0a:	69db      	ldr	r3, [r3, #28]
 800ce0c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ce0e:	68bb      	ldr	r3, [r7, #8]
 800ce10:	791b      	ldrb	r3, [r3, #4]
 800ce12:	2b01      	cmp	r3, #1
 800ce14:	d128      	bne.n	800ce68 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ce16:	69fb      	ldr	r3, [r7, #28]
 800ce18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce1c:	689b      	ldr	r3, [r3, #8]
 800ce1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d110      	bne.n	800ce48 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ce26:	69bb      	ldr	r3, [r7, #24]
 800ce28:	015a      	lsls	r2, r3, #5
 800ce2a:	69fb      	ldr	r3, [r7, #28]
 800ce2c:	4413      	add	r3, r2
 800ce2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	69ba      	ldr	r2, [r7, #24]
 800ce36:	0151      	lsls	r1, r2, #5
 800ce38:	69fa      	ldr	r2, [r7, #28]
 800ce3a:	440a      	add	r2, r1
 800ce3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ce40:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ce44:	6013      	str	r3, [r2, #0]
 800ce46:	e00f      	b.n	800ce68 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ce48:	69bb      	ldr	r3, [r7, #24]
 800ce4a:	015a      	lsls	r2, r3, #5
 800ce4c:	69fb      	ldr	r3, [r7, #28]
 800ce4e:	4413      	add	r3, r2
 800ce50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	69ba      	ldr	r2, [r7, #24]
 800ce58:	0151      	lsls	r1, r2, #5
 800ce5a:	69fa      	ldr	r2, [r7, #28]
 800ce5c:	440a      	add	r2, r1
 800ce5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ce62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ce66:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ce68:	69bb      	ldr	r3, [r7, #24]
 800ce6a:	015a      	lsls	r2, r3, #5
 800ce6c:	69fb      	ldr	r3, [r7, #28]
 800ce6e:	4413      	add	r3, r2
 800ce70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	69ba      	ldr	r2, [r7, #24]
 800ce78:	0151      	lsls	r1, r2, #5
 800ce7a:	69fa      	ldr	r2, [r7, #28]
 800ce7c:	440a      	add	r2, r1
 800ce7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ce82:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ce86:	6013      	str	r3, [r2, #0]
 800ce88:	e166      	b.n	800d158 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ce8a:	69bb      	ldr	r3, [r7, #24]
 800ce8c:	015a      	lsls	r2, r3, #5
 800ce8e:	69fb      	ldr	r3, [r7, #28]
 800ce90:	4413      	add	r3, r2
 800ce92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	69ba      	ldr	r2, [r7, #24]
 800ce9a:	0151      	lsls	r1, r2, #5
 800ce9c:	69fa      	ldr	r2, [r7, #28]
 800ce9e:	440a      	add	r2, r1
 800cea0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cea4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800cea8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ceaa:	68bb      	ldr	r3, [r7, #8]
 800ceac:	791b      	ldrb	r3, [r3, #4]
 800ceae:	2b01      	cmp	r3, #1
 800ceb0:	d015      	beq.n	800cede <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ceb2:	68bb      	ldr	r3, [r7, #8]
 800ceb4:	691b      	ldr	r3, [r3, #16]
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	f000 814e 	beq.w	800d158 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800cebc:	69fb      	ldr	r3, [r7, #28]
 800cebe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cec2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cec4:	68bb      	ldr	r3, [r7, #8]
 800cec6:	781b      	ldrb	r3, [r3, #0]
 800cec8:	f003 030f 	and.w	r3, r3, #15
 800cecc:	2101      	movs	r1, #1
 800cece:	fa01 f303 	lsl.w	r3, r1, r3
 800ced2:	69f9      	ldr	r1, [r7, #28]
 800ced4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ced8:	4313      	orrs	r3, r2
 800ceda:	634b      	str	r3, [r1, #52]	@ 0x34
 800cedc:	e13c      	b.n	800d158 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cede:	69fb      	ldr	r3, [r7, #28]
 800cee0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cee4:	689b      	ldr	r3, [r3, #8]
 800cee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d110      	bne.n	800cf10 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ceee:	69bb      	ldr	r3, [r7, #24]
 800cef0:	015a      	lsls	r2, r3, #5
 800cef2:	69fb      	ldr	r3, [r7, #28]
 800cef4:	4413      	add	r3, r2
 800cef6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	69ba      	ldr	r2, [r7, #24]
 800cefe:	0151      	lsls	r1, r2, #5
 800cf00:	69fa      	ldr	r2, [r7, #28]
 800cf02:	440a      	add	r2, r1
 800cf04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cf08:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800cf0c:	6013      	str	r3, [r2, #0]
 800cf0e:	e00f      	b.n	800cf30 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800cf10:	69bb      	ldr	r3, [r7, #24]
 800cf12:	015a      	lsls	r2, r3, #5
 800cf14:	69fb      	ldr	r3, [r7, #28]
 800cf16:	4413      	add	r3, r2
 800cf18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	69ba      	ldr	r2, [r7, #24]
 800cf20:	0151      	lsls	r1, r2, #5
 800cf22:	69fa      	ldr	r2, [r7, #28]
 800cf24:	440a      	add	r2, r1
 800cf26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cf2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cf2e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800cf30:	68bb      	ldr	r3, [r7, #8]
 800cf32:	68d9      	ldr	r1, [r3, #12]
 800cf34:	68bb      	ldr	r3, [r7, #8]
 800cf36:	781a      	ldrb	r2, [r3, #0]
 800cf38:	68bb      	ldr	r3, [r7, #8]
 800cf3a:	691b      	ldr	r3, [r3, #16]
 800cf3c:	b298      	uxth	r0, r3
 800cf3e:	79fb      	ldrb	r3, [r7, #7]
 800cf40:	9300      	str	r3, [sp, #0]
 800cf42:	4603      	mov	r3, r0
 800cf44:	68f8      	ldr	r0, [r7, #12]
 800cf46:	f000 f9b9 	bl	800d2bc <USB_WritePacket>
 800cf4a:	e105      	b.n	800d158 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800cf4c:	69bb      	ldr	r3, [r7, #24]
 800cf4e:	015a      	lsls	r2, r3, #5
 800cf50:	69fb      	ldr	r3, [r7, #28]
 800cf52:	4413      	add	r3, r2
 800cf54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf58:	691b      	ldr	r3, [r3, #16]
 800cf5a:	69ba      	ldr	r2, [r7, #24]
 800cf5c:	0151      	lsls	r1, r2, #5
 800cf5e:	69fa      	ldr	r2, [r7, #28]
 800cf60:	440a      	add	r2, r1
 800cf62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cf66:	0cdb      	lsrs	r3, r3, #19
 800cf68:	04db      	lsls	r3, r3, #19
 800cf6a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800cf6c:	69bb      	ldr	r3, [r7, #24]
 800cf6e:	015a      	lsls	r2, r3, #5
 800cf70:	69fb      	ldr	r3, [r7, #28]
 800cf72:	4413      	add	r3, r2
 800cf74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf78:	691b      	ldr	r3, [r3, #16]
 800cf7a:	69ba      	ldr	r2, [r7, #24]
 800cf7c:	0151      	lsls	r1, r2, #5
 800cf7e:	69fa      	ldr	r2, [r7, #28]
 800cf80:	440a      	add	r2, r1
 800cf82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cf86:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800cf8a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800cf8e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800cf90:	69bb      	ldr	r3, [r7, #24]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d132      	bne.n	800cffc <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800cf96:	68bb      	ldr	r3, [r7, #8]
 800cf98:	691b      	ldr	r3, [r3, #16]
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d003      	beq.n	800cfa6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800cf9e:	68bb      	ldr	r3, [r7, #8]
 800cfa0:	689a      	ldr	r2, [r3, #8]
 800cfa2:	68bb      	ldr	r3, [r7, #8]
 800cfa4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800cfa6:	68bb      	ldr	r3, [r7, #8]
 800cfa8:	689a      	ldr	r2, [r3, #8]
 800cfaa:	68bb      	ldr	r3, [r7, #8]
 800cfac:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800cfae:	69bb      	ldr	r3, [r7, #24]
 800cfb0:	015a      	lsls	r2, r3, #5
 800cfb2:	69fb      	ldr	r3, [r7, #28]
 800cfb4:	4413      	add	r3, r2
 800cfb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cfba:	691a      	ldr	r2, [r3, #16]
 800cfbc:	68bb      	ldr	r3, [r7, #8]
 800cfbe:	6a1b      	ldr	r3, [r3, #32]
 800cfc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cfc4:	69b9      	ldr	r1, [r7, #24]
 800cfc6:	0148      	lsls	r0, r1, #5
 800cfc8:	69f9      	ldr	r1, [r7, #28]
 800cfca:	4401      	add	r1, r0
 800cfcc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800cfd0:	4313      	orrs	r3, r2
 800cfd2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cfd4:	69bb      	ldr	r3, [r7, #24]
 800cfd6:	015a      	lsls	r2, r3, #5
 800cfd8:	69fb      	ldr	r3, [r7, #28]
 800cfda:	4413      	add	r3, r2
 800cfdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cfe0:	691b      	ldr	r3, [r3, #16]
 800cfe2:	69ba      	ldr	r2, [r7, #24]
 800cfe4:	0151      	lsls	r1, r2, #5
 800cfe6:	69fa      	ldr	r2, [r7, #28]
 800cfe8:	440a      	add	r2, r1
 800cfea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cfee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cff2:	6113      	str	r3, [r2, #16]
 800cff4:	e062      	b.n	800d0bc <USB_EPStartXfer+0x490>
 800cff6:	bf00      	nop
 800cff8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800cffc:	68bb      	ldr	r3, [r7, #8]
 800cffe:	691b      	ldr	r3, [r3, #16]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d123      	bne.n	800d04c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d004:	69bb      	ldr	r3, [r7, #24]
 800d006:	015a      	lsls	r2, r3, #5
 800d008:	69fb      	ldr	r3, [r7, #28]
 800d00a:	4413      	add	r3, r2
 800d00c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d010:	691a      	ldr	r2, [r3, #16]
 800d012:	68bb      	ldr	r3, [r7, #8]
 800d014:	689b      	ldr	r3, [r3, #8]
 800d016:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d01a:	69b9      	ldr	r1, [r7, #24]
 800d01c:	0148      	lsls	r0, r1, #5
 800d01e:	69f9      	ldr	r1, [r7, #28]
 800d020:	4401      	add	r1, r0
 800d022:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d026:	4313      	orrs	r3, r2
 800d028:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d02a:	69bb      	ldr	r3, [r7, #24]
 800d02c:	015a      	lsls	r2, r3, #5
 800d02e:	69fb      	ldr	r3, [r7, #28]
 800d030:	4413      	add	r3, r2
 800d032:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d036:	691b      	ldr	r3, [r3, #16]
 800d038:	69ba      	ldr	r2, [r7, #24]
 800d03a:	0151      	lsls	r1, r2, #5
 800d03c:	69fa      	ldr	r2, [r7, #28]
 800d03e:	440a      	add	r2, r1
 800d040:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d044:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d048:	6113      	str	r3, [r2, #16]
 800d04a:	e037      	b.n	800d0bc <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d04c:	68bb      	ldr	r3, [r7, #8]
 800d04e:	691a      	ldr	r2, [r3, #16]
 800d050:	68bb      	ldr	r3, [r7, #8]
 800d052:	689b      	ldr	r3, [r3, #8]
 800d054:	4413      	add	r3, r2
 800d056:	1e5a      	subs	r2, r3, #1
 800d058:	68bb      	ldr	r3, [r7, #8]
 800d05a:	689b      	ldr	r3, [r3, #8]
 800d05c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d060:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800d062:	68bb      	ldr	r3, [r7, #8]
 800d064:	689b      	ldr	r3, [r3, #8]
 800d066:	8afa      	ldrh	r2, [r7, #22]
 800d068:	fb03 f202 	mul.w	r2, r3, r2
 800d06c:	68bb      	ldr	r3, [r7, #8]
 800d06e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d070:	69bb      	ldr	r3, [r7, #24]
 800d072:	015a      	lsls	r2, r3, #5
 800d074:	69fb      	ldr	r3, [r7, #28]
 800d076:	4413      	add	r3, r2
 800d078:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d07c:	691a      	ldr	r2, [r3, #16]
 800d07e:	8afb      	ldrh	r3, [r7, #22]
 800d080:	04d9      	lsls	r1, r3, #19
 800d082:	4b38      	ldr	r3, [pc, #224]	@ (800d164 <USB_EPStartXfer+0x538>)
 800d084:	400b      	ands	r3, r1
 800d086:	69b9      	ldr	r1, [r7, #24]
 800d088:	0148      	lsls	r0, r1, #5
 800d08a:	69f9      	ldr	r1, [r7, #28]
 800d08c:	4401      	add	r1, r0
 800d08e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d092:	4313      	orrs	r3, r2
 800d094:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800d096:	69bb      	ldr	r3, [r7, #24]
 800d098:	015a      	lsls	r2, r3, #5
 800d09a:	69fb      	ldr	r3, [r7, #28]
 800d09c:	4413      	add	r3, r2
 800d09e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0a2:	691a      	ldr	r2, [r3, #16]
 800d0a4:	68bb      	ldr	r3, [r7, #8]
 800d0a6:	6a1b      	ldr	r3, [r3, #32]
 800d0a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d0ac:	69b9      	ldr	r1, [r7, #24]
 800d0ae:	0148      	lsls	r0, r1, #5
 800d0b0:	69f9      	ldr	r1, [r7, #28]
 800d0b2:	4401      	add	r1, r0
 800d0b4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d0b8:	4313      	orrs	r3, r2
 800d0ba:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800d0bc:	79fb      	ldrb	r3, [r7, #7]
 800d0be:	2b01      	cmp	r3, #1
 800d0c0:	d10d      	bne.n	800d0de <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d0c2:	68bb      	ldr	r3, [r7, #8]
 800d0c4:	68db      	ldr	r3, [r3, #12]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d009      	beq.n	800d0de <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d0ca:	68bb      	ldr	r3, [r7, #8]
 800d0cc:	68d9      	ldr	r1, [r3, #12]
 800d0ce:	69bb      	ldr	r3, [r7, #24]
 800d0d0:	015a      	lsls	r2, r3, #5
 800d0d2:	69fb      	ldr	r3, [r7, #28]
 800d0d4:	4413      	add	r3, r2
 800d0d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0da:	460a      	mov	r2, r1
 800d0dc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d0de:	68bb      	ldr	r3, [r7, #8]
 800d0e0:	791b      	ldrb	r3, [r3, #4]
 800d0e2:	2b01      	cmp	r3, #1
 800d0e4:	d128      	bne.n	800d138 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d0e6:	69fb      	ldr	r3, [r7, #28]
 800d0e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d0ec:	689b      	ldr	r3, [r3, #8]
 800d0ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d110      	bne.n	800d118 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d0f6:	69bb      	ldr	r3, [r7, #24]
 800d0f8:	015a      	lsls	r2, r3, #5
 800d0fa:	69fb      	ldr	r3, [r7, #28]
 800d0fc:	4413      	add	r3, r2
 800d0fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	69ba      	ldr	r2, [r7, #24]
 800d106:	0151      	lsls	r1, r2, #5
 800d108:	69fa      	ldr	r2, [r7, #28]
 800d10a:	440a      	add	r2, r1
 800d10c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d110:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d114:	6013      	str	r3, [r2, #0]
 800d116:	e00f      	b.n	800d138 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d118:	69bb      	ldr	r3, [r7, #24]
 800d11a:	015a      	lsls	r2, r3, #5
 800d11c:	69fb      	ldr	r3, [r7, #28]
 800d11e:	4413      	add	r3, r2
 800d120:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	69ba      	ldr	r2, [r7, #24]
 800d128:	0151      	lsls	r1, r2, #5
 800d12a:	69fa      	ldr	r2, [r7, #28]
 800d12c:	440a      	add	r2, r1
 800d12e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d132:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d136:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d138:	69bb      	ldr	r3, [r7, #24]
 800d13a:	015a      	lsls	r2, r3, #5
 800d13c:	69fb      	ldr	r3, [r7, #28]
 800d13e:	4413      	add	r3, r2
 800d140:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	69ba      	ldr	r2, [r7, #24]
 800d148:	0151      	lsls	r1, r2, #5
 800d14a:	69fa      	ldr	r2, [r7, #28]
 800d14c:	440a      	add	r2, r1
 800d14e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d152:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d156:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d158:	2300      	movs	r3, #0
}
 800d15a:	4618      	mov	r0, r3
 800d15c:	3720      	adds	r7, #32
 800d15e:	46bd      	mov	sp, r7
 800d160:	bd80      	pop	{r7, pc}
 800d162:	bf00      	nop
 800d164:	1ff80000 	.word	0x1ff80000

0800d168 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d168:	b480      	push	{r7}
 800d16a:	b087      	sub	sp, #28
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
 800d170:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d172:	2300      	movs	r3, #0
 800d174:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800d176:	2300      	movs	r3, #0
 800d178:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d17e:	683b      	ldr	r3, [r7, #0]
 800d180:	785b      	ldrb	r3, [r3, #1]
 800d182:	2b01      	cmp	r3, #1
 800d184:	d14a      	bne.n	800d21c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d186:	683b      	ldr	r3, [r7, #0]
 800d188:	781b      	ldrb	r3, [r3, #0]
 800d18a:	015a      	lsls	r2, r3, #5
 800d18c:	693b      	ldr	r3, [r7, #16]
 800d18e:	4413      	add	r3, r2
 800d190:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d19a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d19e:	f040 8086 	bne.w	800d2ae <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800d1a2:	683b      	ldr	r3, [r7, #0]
 800d1a4:	781b      	ldrb	r3, [r3, #0]
 800d1a6:	015a      	lsls	r2, r3, #5
 800d1a8:	693b      	ldr	r3, [r7, #16]
 800d1aa:	4413      	add	r3, r2
 800d1ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	683a      	ldr	r2, [r7, #0]
 800d1b4:	7812      	ldrb	r2, [r2, #0]
 800d1b6:	0151      	lsls	r1, r2, #5
 800d1b8:	693a      	ldr	r2, [r7, #16]
 800d1ba:	440a      	add	r2, r1
 800d1bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d1c0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d1c4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800d1c6:	683b      	ldr	r3, [r7, #0]
 800d1c8:	781b      	ldrb	r3, [r3, #0]
 800d1ca:	015a      	lsls	r2, r3, #5
 800d1cc:	693b      	ldr	r3, [r7, #16]
 800d1ce:	4413      	add	r3, r2
 800d1d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	683a      	ldr	r2, [r7, #0]
 800d1d8:	7812      	ldrb	r2, [r2, #0]
 800d1da:	0151      	lsls	r1, r2, #5
 800d1dc:	693a      	ldr	r2, [r7, #16]
 800d1de:	440a      	add	r2, r1
 800d1e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d1e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d1e8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	3301      	adds	r3, #1
 800d1ee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d1f6:	4293      	cmp	r3, r2
 800d1f8:	d902      	bls.n	800d200 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	75fb      	strb	r3, [r7, #23]
          break;
 800d1fe:	e056      	b.n	800d2ae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800d200:	683b      	ldr	r3, [r7, #0]
 800d202:	781b      	ldrb	r3, [r3, #0]
 800d204:	015a      	lsls	r2, r3, #5
 800d206:	693b      	ldr	r3, [r7, #16]
 800d208:	4413      	add	r3, r2
 800d20a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d214:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d218:	d0e7      	beq.n	800d1ea <USB_EPStopXfer+0x82>
 800d21a:	e048      	b.n	800d2ae <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d21c:	683b      	ldr	r3, [r7, #0]
 800d21e:	781b      	ldrb	r3, [r3, #0]
 800d220:	015a      	lsls	r2, r3, #5
 800d222:	693b      	ldr	r3, [r7, #16]
 800d224:	4413      	add	r3, r2
 800d226:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d230:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d234:	d13b      	bne.n	800d2ae <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800d236:	683b      	ldr	r3, [r7, #0]
 800d238:	781b      	ldrb	r3, [r3, #0]
 800d23a:	015a      	lsls	r2, r3, #5
 800d23c:	693b      	ldr	r3, [r7, #16]
 800d23e:	4413      	add	r3, r2
 800d240:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	683a      	ldr	r2, [r7, #0]
 800d248:	7812      	ldrb	r2, [r2, #0]
 800d24a:	0151      	lsls	r1, r2, #5
 800d24c:	693a      	ldr	r2, [r7, #16]
 800d24e:	440a      	add	r2, r1
 800d250:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d254:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d258:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800d25a:	683b      	ldr	r3, [r7, #0]
 800d25c:	781b      	ldrb	r3, [r3, #0]
 800d25e:	015a      	lsls	r2, r3, #5
 800d260:	693b      	ldr	r3, [r7, #16]
 800d262:	4413      	add	r3, r2
 800d264:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	683a      	ldr	r2, [r7, #0]
 800d26c:	7812      	ldrb	r2, [r2, #0]
 800d26e:	0151      	lsls	r1, r2, #5
 800d270:	693a      	ldr	r2, [r7, #16]
 800d272:	440a      	add	r2, r1
 800d274:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d278:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d27c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	3301      	adds	r3, #1
 800d282:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d28a:	4293      	cmp	r3, r2
 800d28c:	d902      	bls.n	800d294 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800d28e:	2301      	movs	r3, #1
 800d290:	75fb      	strb	r3, [r7, #23]
          break;
 800d292:	e00c      	b.n	800d2ae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800d294:	683b      	ldr	r3, [r7, #0]
 800d296:	781b      	ldrb	r3, [r3, #0]
 800d298:	015a      	lsls	r2, r3, #5
 800d29a:	693b      	ldr	r3, [r7, #16]
 800d29c:	4413      	add	r3, r2
 800d29e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d2a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d2ac:	d0e7      	beq.n	800d27e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800d2ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	371c      	adds	r7, #28
 800d2b4:	46bd      	mov	sp, r7
 800d2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ba:	4770      	bx	lr

0800d2bc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d2bc:	b480      	push	{r7}
 800d2be:	b089      	sub	sp, #36	@ 0x24
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	60f8      	str	r0, [r7, #12]
 800d2c4:	60b9      	str	r1, [r7, #8]
 800d2c6:	4611      	mov	r1, r2
 800d2c8:	461a      	mov	r2, r3
 800d2ca:	460b      	mov	r3, r1
 800d2cc:	71fb      	strb	r3, [r7, #7]
 800d2ce:	4613      	mov	r3, r2
 800d2d0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800d2d6:	68bb      	ldr	r3, [r7, #8]
 800d2d8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800d2da:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d123      	bne.n	800d32a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d2e2:	88bb      	ldrh	r3, [r7, #4]
 800d2e4:	3303      	adds	r3, #3
 800d2e6:	089b      	lsrs	r3, r3, #2
 800d2e8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	61bb      	str	r3, [r7, #24]
 800d2ee:	e018      	b.n	800d322 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d2f0:	79fb      	ldrb	r3, [r7, #7]
 800d2f2:	031a      	lsls	r2, r3, #12
 800d2f4:	697b      	ldr	r3, [r7, #20]
 800d2f6:	4413      	add	r3, r2
 800d2f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d2fc:	461a      	mov	r2, r3
 800d2fe:	69fb      	ldr	r3, [r7, #28]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d304:	69fb      	ldr	r3, [r7, #28]
 800d306:	3301      	adds	r3, #1
 800d308:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d30a:	69fb      	ldr	r3, [r7, #28]
 800d30c:	3301      	adds	r3, #1
 800d30e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d310:	69fb      	ldr	r3, [r7, #28]
 800d312:	3301      	adds	r3, #1
 800d314:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d316:	69fb      	ldr	r3, [r7, #28]
 800d318:	3301      	adds	r3, #1
 800d31a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d31c:	69bb      	ldr	r3, [r7, #24]
 800d31e:	3301      	adds	r3, #1
 800d320:	61bb      	str	r3, [r7, #24]
 800d322:	69ba      	ldr	r2, [r7, #24]
 800d324:	693b      	ldr	r3, [r7, #16]
 800d326:	429a      	cmp	r2, r3
 800d328:	d3e2      	bcc.n	800d2f0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d32a:	2300      	movs	r3, #0
}
 800d32c:	4618      	mov	r0, r3
 800d32e:	3724      	adds	r7, #36	@ 0x24
 800d330:	46bd      	mov	sp, r7
 800d332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d336:	4770      	bx	lr

0800d338 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d338:	b480      	push	{r7}
 800d33a:	b08b      	sub	sp, #44	@ 0x2c
 800d33c:	af00      	add	r7, sp, #0
 800d33e:	60f8      	str	r0, [r7, #12]
 800d340:	60b9      	str	r1, [r7, #8]
 800d342:	4613      	mov	r3, r2
 800d344:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800d34a:	68bb      	ldr	r3, [r7, #8]
 800d34c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800d34e:	88fb      	ldrh	r3, [r7, #6]
 800d350:	089b      	lsrs	r3, r3, #2
 800d352:	b29b      	uxth	r3, r3
 800d354:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800d356:	88fb      	ldrh	r3, [r7, #6]
 800d358:	f003 0303 	and.w	r3, r3, #3
 800d35c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800d35e:	2300      	movs	r3, #0
 800d360:	623b      	str	r3, [r7, #32]
 800d362:	e014      	b.n	800d38e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d364:	69bb      	ldr	r3, [r7, #24]
 800d366:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d36a:	681a      	ldr	r2, [r3, #0]
 800d36c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d36e:	601a      	str	r2, [r3, #0]
    pDest++;
 800d370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d372:	3301      	adds	r3, #1
 800d374:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d378:	3301      	adds	r3, #1
 800d37a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d37c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d37e:	3301      	adds	r3, #1
 800d380:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d384:	3301      	adds	r3, #1
 800d386:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800d388:	6a3b      	ldr	r3, [r7, #32]
 800d38a:	3301      	adds	r3, #1
 800d38c:	623b      	str	r3, [r7, #32]
 800d38e:	6a3a      	ldr	r2, [r7, #32]
 800d390:	697b      	ldr	r3, [r7, #20]
 800d392:	429a      	cmp	r2, r3
 800d394:	d3e6      	bcc.n	800d364 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800d396:	8bfb      	ldrh	r3, [r7, #30]
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d01e      	beq.n	800d3da <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800d39c:	2300      	movs	r3, #0
 800d39e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800d3a0:	69bb      	ldr	r3, [r7, #24]
 800d3a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d3a6:	461a      	mov	r2, r3
 800d3a8:	f107 0310 	add.w	r3, r7, #16
 800d3ac:	6812      	ldr	r2, [r2, #0]
 800d3ae:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d3b0:	693a      	ldr	r2, [r7, #16]
 800d3b2:	6a3b      	ldr	r3, [r7, #32]
 800d3b4:	b2db      	uxtb	r3, r3
 800d3b6:	00db      	lsls	r3, r3, #3
 800d3b8:	fa22 f303 	lsr.w	r3, r2, r3
 800d3bc:	b2da      	uxtb	r2, r3
 800d3be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3c0:	701a      	strb	r2, [r3, #0]
      i++;
 800d3c2:	6a3b      	ldr	r3, [r7, #32]
 800d3c4:	3301      	adds	r3, #1
 800d3c6:	623b      	str	r3, [r7, #32]
      pDest++;
 800d3c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3ca:	3301      	adds	r3, #1
 800d3cc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800d3ce:	8bfb      	ldrh	r3, [r7, #30]
 800d3d0:	3b01      	subs	r3, #1
 800d3d2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800d3d4:	8bfb      	ldrh	r3, [r7, #30]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d1ea      	bne.n	800d3b0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800d3da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d3dc:	4618      	mov	r0, r3
 800d3de:	372c      	adds	r7, #44	@ 0x2c
 800d3e0:	46bd      	mov	sp, r7
 800d3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e6:	4770      	bx	lr

0800d3e8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d3e8:	b480      	push	{r7}
 800d3ea:	b085      	sub	sp, #20
 800d3ec:	af00      	add	r7, sp, #0
 800d3ee:	6078      	str	r0, [r7, #4]
 800d3f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d3f6:	683b      	ldr	r3, [r7, #0]
 800d3f8:	781b      	ldrb	r3, [r3, #0]
 800d3fa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	785b      	ldrb	r3, [r3, #1]
 800d400:	2b01      	cmp	r3, #1
 800d402:	d12c      	bne.n	800d45e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d404:	68bb      	ldr	r3, [r7, #8]
 800d406:	015a      	lsls	r2, r3, #5
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	4413      	add	r3, r2
 800d40c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	2b00      	cmp	r3, #0
 800d414:	db12      	blt.n	800d43c <USB_EPSetStall+0x54>
 800d416:	68bb      	ldr	r3, [r7, #8]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d00f      	beq.n	800d43c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d41c:	68bb      	ldr	r3, [r7, #8]
 800d41e:	015a      	lsls	r2, r3, #5
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	4413      	add	r3, r2
 800d424:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	68ba      	ldr	r2, [r7, #8]
 800d42c:	0151      	lsls	r1, r2, #5
 800d42e:	68fa      	ldr	r2, [r7, #12]
 800d430:	440a      	add	r2, r1
 800d432:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d436:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d43a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d43c:	68bb      	ldr	r3, [r7, #8]
 800d43e:	015a      	lsls	r2, r3, #5
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	4413      	add	r3, r2
 800d444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	68ba      	ldr	r2, [r7, #8]
 800d44c:	0151      	lsls	r1, r2, #5
 800d44e:	68fa      	ldr	r2, [r7, #12]
 800d450:	440a      	add	r2, r1
 800d452:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d456:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d45a:	6013      	str	r3, [r2, #0]
 800d45c:	e02b      	b.n	800d4b6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d45e:	68bb      	ldr	r3, [r7, #8]
 800d460:	015a      	lsls	r2, r3, #5
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	4413      	add	r3, r2
 800d466:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	db12      	blt.n	800d496 <USB_EPSetStall+0xae>
 800d470:	68bb      	ldr	r3, [r7, #8]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d00f      	beq.n	800d496 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d476:	68bb      	ldr	r3, [r7, #8]
 800d478:	015a      	lsls	r2, r3, #5
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	4413      	add	r3, r2
 800d47e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	68ba      	ldr	r2, [r7, #8]
 800d486:	0151      	lsls	r1, r2, #5
 800d488:	68fa      	ldr	r2, [r7, #12]
 800d48a:	440a      	add	r2, r1
 800d48c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d490:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d494:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d496:	68bb      	ldr	r3, [r7, #8]
 800d498:	015a      	lsls	r2, r3, #5
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	4413      	add	r3, r2
 800d49e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	68ba      	ldr	r2, [r7, #8]
 800d4a6:	0151      	lsls	r1, r2, #5
 800d4a8:	68fa      	ldr	r2, [r7, #12]
 800d4aa:	440a      	add	r2, r1
 800d4ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d4b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d4b4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d4b6:	2300      	movs	r3, #0
}
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	3714      	adds	r7, #20
 800d4bc:	46bd      	mov	sp, r7
 800d4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c2:	4770      	bx	lr

0800d4c4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d4c4:	b480      	push	{r7}
 800d4c6:	b085      	sub	sp, #20
 800d4c8:	af00      	add	r7, sp, #0
 800d4ca:	6078      	str	r0, [r7, #4]
 800d4cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d4d2:	683b      	ldr	r3, [r7, #0]
 800d4d4:	781b      	ldrb	r3, [r3, #0]
 800d4d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d4d8:	683b      	ldr	r3, [r7, #0]
 800d4da:	785b      	ldrb	r3, [r3, #1]
 800d4dc:	2b01      	cmp	r3, #1
 800d4de:	d128      	bne.n	800d532 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d4e0:	68bb      	ldr	r3, [r7, #8]
 800d4e2:	015a      	lsls	r2, r3, #5
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	4413      	add	r3, r2
 800d4e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	68ba      	ldr	r2, [r7, #8]
 800d4f0:	0151      	lsls	r1, r2, #5
 800d4f2:	68fa      	ldr	r2, [r7, #12]
 800d4f4:	440a      	add	r2, r1
 800d4f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d4fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d4fe:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d500:	683b      	ldr	r3, [r7, #0]
 800d502:	791b      	ldrb	r3, [r3, #4]
 800d504:	2b03      	cmp	r3, #3
 800d506:	d003      	beq.n	800d510 <USB_EPClearStall+0x4c>
 800d508:	683b      	ldr	r3, [r7, #0]
 800d50a:	791b      	ldrb	r3, [r3, #4]
 800d50c:	2b02      	cmp	r3, #2
 800d50e:	d138      	bne.n	800d582 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d510:	68bb      	ldr	r3, [r7, #8]
 800d512:	015a      	lsls	r2, r3, #5
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	4413      	add	r3, r2
 800d518:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	68ba      	ldr	r2, [r7, #8]
 800d520:	0151      	lsls	r1, r2, #5
 800d522:	68fa      	ldr	r2, [r7, #12]
 800d524:	440a      	add	r2, r1
 800d526:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d52a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d52e:	6013      	str	r3, [r2, #0]
 800d530:	e027      	b.n	800d582 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d532:	68bb      	ldr	r3, [r7, #8]
 800d534:	015a      	lsls	r2, r3, #5
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	4413      	add	r3, r2
 800d53a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	68ba      	ldr	r2, [r7, #8]
 800d542:	0151      	lsls	r1, r2, #5
 800d544:	68fa      	ldr	r2, [r7, #12]
 800d546:	440a      	add	r2, r1
 800d548:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d54c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d550:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d552:	683b      	ldr	r3, [r7, #0]
 800d554:	791b      	ldrb	r3, [r3, #4]
 800d556:	2b03      	cmp	r3, #3
 800d558:	d003      	beq.n	800d562 <USB_EPClearStall+0x9e>
 800d55a:	683b      	ldr	r3, [r7, #0]
 800d55c:	791b      	ldrb	r3, [r3, #4]
 800d55e:	2b02      	cmp	r3, #2
 800d560:	d10f      	bne.n	800d582 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d562:	68bb      	ldr	r3, [r7, #8]
 800d564:	015a      	lsls	r2, r3, #5
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	4413      	add	r3, r2
 800d56a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	68ba      	ldr	r2, [r7, #8]
 800d572:	0151      	lsls	r1, r2, #5
 800d574:	68fa      	ldr	r2, [r7, #12]
 800d576:	440a      	add	r2, r1
 800d578:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d57c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d580:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d582:	2300      	movs	r3, #0
}
 800d584:	4618      	mov	r0, r3
 800d586:	3714      	adds	r7, #20
 800d588:	46bd      	mov	sp, r7
 800d58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58e:	4770      	bx	lr

0800d590 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d590:	b480      	push	{r7}
 800d592:	b085      	sub	sp, #20
 800d594:	af00      	add	r7, sp, #0
 800d596:	6078      	str	r0, [r7, #4]
 800d598:	460b      	mov	r3, r1
 800d59a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	68fa      	ldr	r2, [r7, #12]
 800d5aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d5ae:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800d5b2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d5ba:	681a      	ldr	r2, [r3, #0]
 800d5bc:	78fb      	ldrb	r3, [r7, #3]
 800d5be:	011b      	lsls	r3, r3, #4
 800d5c0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800d5c4:	68f9      	ldr	r1, [r7, #12]
 800d5c6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d5ca:	4313      	orrs	r3, r2
 800d5cc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d5ce:	2300      	movs	r3, #0
}
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	3714      	adds	r7, #20
 800d5d4:	46bd      	mov	sp, r7
 800d5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5da:	4770      	bx	lr

0800d5dc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800d5dc:	b480      	push	{r7}
 800d5de:	b085      	sub	sp, #20
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	68fa      	ldr	r2, [r7, #12]
 800d5f2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d5f6:	f023 0303 	bic.w	r3, r3, #3
 800d5fa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d602:	685b      	ldr	r3, [r3, #4]
 800d604:	68fa      	ldr	r2, [r7, #12]
 800d606:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d60a:	f023 0302 	bic.w	r3, r3, #2
 800d60e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d610:	2300      	movs	r3, #0
}
 800d612:	4618      	mov	r0, r3
 800d614:	3714      	adds	r7, #20
 800d616:	46bd      	mov	sp, r7
 800d618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d61c:	4770      	bx	lr

0800d61e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800d61e:	b480      	push	{r7}
 800d620:	b085      	sub	sp, #20
 800d622:	af00      	add	r7, sp, #0
 800d624:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	68fa      	ldr	r2, [r7, #12]
 800d634:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d638:	f023 0303 	bic.w	r3, r3, #3
 800d63c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d644:	685b      	ldr	r3, [r3, #4]
 800d646:	68fa      	ldr	r2, [r7, #12]
 800d648:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d64c:	f043 0302 	orr.w	r3, r3, #2
 800d650:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d652:	2300      	movs	r3, #0
}
 800d654:	4618      	mov	r0, r3
 800d656:	3714      	adds	r7, #20
 800d658:	46bd      	mov	sp, r7
 800d65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65e:	4770      	bx	lr

0800d660 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800d660:	b480      	push	{r7}
 800d662:	b085      	sub	sp, #20
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	695b      	ldr	r3, [r3, #20]
 800d66c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	699b      	ldr	r3, [r3, #24]
 800d672:	68fa      	ldr	r2, [r7, #12]
 800d674:	4013      	ands	r3, r2
 800d676:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d678:	68fb      	ldr	r3, [r7, #12]
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	3714      	adds	r7, #20
 800d67e:	46bd      	mov	sp, r7
 800d680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d684:	4770      	bx	lr

0800d686 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800d686:	b480      	push	{r7}
 800d688:	b085      	sub	sp, #20
 800d68a:	af00      	add	r7, sp, #0
 800d68c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d698:	699b      	ldr	r3, [r3, #24]
 800d69a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d6a2:	69db      	ldr	r3, [r3, #28]
 800d6a4:	68ba      	ldr	r2, [r7, #8]
 800d6a6:	4013      	ands	r3, r2
 800d6a8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d6aa:	68bb      	ldr	r3, [r7, #8]
 800d6ac:	0c1b      	lsrs	r3, r3, #16
}
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	3714      	adds	r7, #20
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b8:	4770      	bx	lr

0800d6ba <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800d6ba:	b480      	push	{r7}
 800d6bc:	b085      	sub	sp, #20
 800d6be:	af00      	add	r7, sp, #0
 800d6c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d6cc:	699b      	ldr	r3, [r3, #24]
 800d6ce:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d6d6:	69db      	ldr	r3, [r3, #28]
 800d6d8:	68ba      	ldr	r2, [r7, #8]
 800d6da:	4013      	ands	r3, r2
 800d6dc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d6de:	68bb      	ldr	r3, [r7, #8]
 800d6e0:	b29b      	uxth	r3, r3
}
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	3714      	adds	r7, #20
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ec:	4770      	bx	lr

0800d6ee <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d6ee:	b480      	push	{r7}
 800d6f0:	b085      	sub	sp, #20
 800d6f2:	af00      	add	r7, sp, #0
 800d6f4:	6078      	str	r0, [r7, #4]
 800d6f6:	460b      	mov	r3, r1
 800d6f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d6fe:	78fb      	ldrb	r3, [r7, #3]
 800d700:	015a      	lsls	r2, r3, #5
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	4413      	add	r3, r2
 800d706:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d70a:	689b      	ldr	r3, [r3, #8]
 800d70c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d714:	695b      	ldr	r3, [r3, #20]
 800d716:	68ba      	ldr	r2, [r7, #8]
 800d718:	4013      	ands	r3, r2
 800d71a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d71c:	68bb      	ldr	r3, [r7, #8]
}
 800d71e:	4618      	mov	r0, r3
 800d720:	3714      	adds	r7, #20
 800d722:	46bd      	mov	sp, r7
 800d724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d728:	4770      	bx	lr

0800d72a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d72a:	b480      	push	{r7}
 800d72c:	b087      	sub	sp, #28
 800d72e:	af00      	add	r7, sp, #0
 800d730:	6078      	str	r0, [r7, #4]
 800d732:	460b      	mov	r3, r1
 800d734:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d73a:	697b      	ldr	r3, [r7, #20]
 800d73c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d740:	691b      	ldr	r3, [r3, #16]
 800d742:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d744:	697b      	ldr	r3, [r7, #20]
 800d746:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d74a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d74c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d74e:	78fb      	ldrb	r3, [r7, #3]
 800d750:	f003 030f 	and.w	r3, r3, #15
 800d754:	68fa      	ldr	r2, [r7, #12]
 800d756:	fa22 f303 	lsr.w	r3, r2, r3
 800d75a:	01db      	lsls	r3, r3, #7
 800d75c:	b2db      	uxtb	r3, r3
 800d75e:	693a      	ldr	r2, [r7, #16]
 800d760:	4313      	orrs	r3, r2
 800d762:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d764:	78fb      	ldrb	r3, [r7, #3]
 800d766:	015a      	lsls	r2, r3, #5
 800d768:	697b      	ldr	r3, [r7, #20]
 800d76a:	4413      	add	r3, r2
 800d76c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d770:	689b      	ldr	r3, [r3, #8]
 800d772:	693a      	ldr	r2, [r7, #16]
 800d774:	4013      	ands	r3, r2
 800d776:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d778:	68bb      	ldr	r3, [r7, #8]
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	371c      	adds	r7, #28
 800d77e:	46bd      	mov	sp, r7
 800d780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d784:	4770      	bx	lr

0800d786 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800d786:	b480      	push	{r7}
 800d788:	b083      	sub	sp, #12
 800d78a:	af00      	add	r7, sp, #0
 800d78c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	695b      	ldr	r3, [r3, #20]
 800d792:	f003 0301 	and.w	r3, r3, #1
}
 800d796:	4618      	mov	r0, r3
 800d798:	370c      	adds	r7, #12
 800d79a:	46bd      	mov	sp, r7
 800d79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a0:	4770      	bx	lr

0800d7a2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800d7a2:	b480      	push	{r7}
 800d7a4:	b085      	sub	sp, #20
 800d7a6:	af00      	add	r7, sp, #0
 800d7a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	68fa      	ldr	r2, [r7, #12]
 800d7b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d7bc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800d7c0:	f023 0307 	bic.w	r3, r3, #7
 800d7c4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d7cc:	685b      	ldr	r3, [r3, #4]
 800d7ce:	68fa      	ldr	r2, [r7, #12]
 800d7d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d7d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d7d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d7da:	2300      	movs	r3, #0
}
 800d7dc:	4618      	mov	r0, r3
 800d7de:	3714      	adds	r7, #20
 800d7e0:	46bd      	mov	sp, r7
 800d7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e6:	4770      	bx	lr

0800d7e8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800d7e8:	b480      	push	{r7}
 800d7ea:	b087      	sub	sp, #28
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	60f8      	str	r0, [r7, #12]
 800d7f0:	460b      	mov	r3, r1
 800d7f2:	607a      	str	r2, [r7, #4]
 800d7f4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	333c      	adds	r3, #60	@ 0x3c
 800d7fe:	3304      	adds	r3, #4
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d804:	693b      	ldr	r3, [r7, #16]
 800d806:	4a26      	ldr	r2, [pc, #152]	@ (800d8a0 <USB_EP0_OutStart+0xb8>)
 800d808:	4293      	cmp	r3, r2
 800d80a:	d90a      	bls.n	800d822 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d80c:	697b      	ldr	r3, [r7, #20]
 800d80e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d818:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d81c:	d101      	bne.n	800d822 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d81e:	2300      	movs	r3, #0
 800d820:	e037      	b.n	800d892 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d822:	697b      	ldr	r3, [r7, #20]
 800d824:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d828:	461a      	mov	r2, r3
 800d82a:	2300      	movs	r3, #0
 800d82c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d82e:	697b      	ldr	r3, [r7, #20]
 800d830:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d834:	691b      	ldr	r3, [r3, #16]
 800d836:	697a      	ldr	r2, [r7, #20]
 800d838:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d83c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d840:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d842:	697b      	ldr	r3, [r7, #20]
 800d844:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d848:	691b      	ldr	r3, [r3, #16]
 800d84a:	697a      	ldr	r2, [r7, #20]
 800d84c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d850:	f043 0318 	orr.w	r3, r3, #24
 800d854:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d856:	697b      	ldr	r3, [r7, #20]
 800d858:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d85c:	691b      	ldr	r3, [r3, #16]
 800d85e:	697a      	ldr	r2, [r7, #20]
 800d860:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d864:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800d868:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d86a:	7afb      	ldrb	r3, [r7, #11]
 800d86c:	2b01      	cmp	r3, #1
 800d86e:	d10f      	bne.n	800d890 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d870:	697b      	ldr	r3, [r7, #20]
 800d872:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d876:	461a      	mov	r2, r3
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d87c:	697b      	ldr	r3, [r7, #20]
 800d87e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	697a      	ldr	r2, [r7, #20]
 800d886:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d88a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800d88e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d890:	2300      	movs	r3, #0
}
 800d892:	4618      	mov	r0, r3
 800d894:	371c      	adds	r7, #28
 800d896:	46bd      	mov	sp, r7
 800d898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89c:	4770      	bx	lr
 800d89e:	bf00      	nop
 800d8a0:	4f54300a 	.word	0x4f54300a

0800d8a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d8a4:	b480      	push	{r7}
 800d8a6:	b085      	sub	sp, #20
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	3301      	adds	r3, #1
 800d8b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d8bc:	d901      	bls.n	800d8c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d8be:	2303      	movs	r3, #3
 800d8c0:	e022      	b.n	800d908 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	691b      	ldr	r3, [r3, #16]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	daf2      	bge.n	800d8b0 <USB_CoreReset+0xc>

  count = 10U;
 800d8ca:	230a      	movs	r3, #10
 800d8cc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800d8ce:	e002      	b.n	800d8d6 <USB_CoreReset+0x32>
  {
    count--;
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	3b01      	subs	r3, #1
 800d8d4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d1f9      	bne.n	800d8d0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	691b      	ldr	r3, [r3, #16]
 800d8e0:	f043 0201 	orr.w	r2, r3, #1
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	3301      	adds	r3, #1
 800d8ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d8f4:	d901      	bls.n	800d8fa <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800d8f6:	2303      	movs	r3, #3
 800d8f8:	e006      	b.n	800d908 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	691b      	ldr	r3, [r3, #16]
 800d8fe:	f003 0301 	and.w	r3, r3, #1
 800d902:	2b01      	cmp	r3, #1
 800d904:	d0f0      	beq.n	800d8e8 <USB_CoreReset+0x44>

  return HAL_OK;
 800d906:	2300      	movs	r3, #0
}
 800d908:	4618      	mov	r0, r3
 800d90a:	3714      	adds	r7, #20
 800d90c:	46bd      	mov	sp, r7
 800d90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d912:	4770      	bx	lr

0800d914 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d914:	b580      	push	{r7, lr}
 800d916:	b084      	sub	sp, #16
 800d918:	af00      	add	r7, sp, #0
 800d91a:	6078      	str	r0, [r7, #4]
 800d91c:	460b      	mov	r3, r1
 800d91e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800d920:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800d924:	f005 f9d0 	bl	8012cc8 <USBD_static_malloc>
 800d928:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d109      	bne.n	800d944 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	32b0      	adds	r2, #176	@ 0xb0
 800d93a:	2100      	movs	r1, #0
 800d93c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800d940:	2302      	movs	r3, #2
 800d942:	e0d4      	b.n	800daee <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800d944:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800d948:	2100      	movs	r1, #0
 800d94a:	68f8      	ldr	r0, [r7, #12]
 800d94c:	f005 ff5b 	bl	8013806 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	32b0      	adds	r2, #176	@ 0xb0
 800d95a:	68f9      	ldr	r1, [r7, #12]
 800d95c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	32b0      	adds	r2, #176	@ 0xb0
 800d96a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	7c1b      	ldrb	r3, [r3, #16]
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d138      	bne.n	800d9ee <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800d97c:	4b5e      	ldr	r3, [pc, #376]	@ (800daf8 <USBD_CDC_Init+0x1e4>)
 800d97e:	7819      	ldrb	r1, [r3, #0]
 800d980:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d984:	2202      	movs	r2, #2
 800d986:	6878      	ldr	r0, [r7, #4]
 800d988:	f005 f87b 	bl	8012a82 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800d98c:	4b5a      	ldr	r3, [pc, #360]	@ (800daf8 <USBD_CDC_Init+0x1e4>)
 800d98e:	781b      	ldrb	r3, [r3, #0]
 800d990:	f003 020f 	and.w	r2, r3, #15
 800d994:	6879      	ldr	r1, [r7, #4]
 800d996:	4613      	mov	r3, r2
 800d998:	009b      	lsls	r3, r3, #2
 800d99a:	4413      	add	r3, r2
 800d99c:	009b      	lsls	r3, r3, #2
 800d99e:	440b      	add	r3, r1
 800d9a0:	3323      	adds	r3, #35	@ 0x23
 800d9a2:	2201      	movs	r2, #1
 800d9a4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800d9a6:	4b55      	ldr	r3, [pc, #340]	@ (800dafc <USBD_CDC_Init+0x1e8>)
 800d9a8:	7819      	ldrb	r1, [r3, #0]
 800d9aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d9ae:	2202      	movs	r2, #2
 800d9b0:	6878      	ldr	r0, [r7, #4]
 800d9b2:	f005 f866 	bl	8012a82 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800d9b6:	4b51      	ldr	r3, [pc, #324]	@ (800dafc <USBD_CDC_Init+0x1e8>)
 800d9b8:	781b      	ldrb	r3, [r3, #0]
 800d9ba:	f003 020f 	and.w	r2, r3, #15
 800d9be:	6879      	ldr	r1, [r7, #4]
 800d9c0:	4613      	mov	r3, r2
 800d9c2:	009b      	lsls	r3, r3, #2
 800d9c4:	4413      	add	r3, r2
 800d9c6:	009b      	lsls	r3, r3, #2
 800d9c8:	440b      	add	r3, r1
 800d9ca:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800d9ce:	2201      	movs	r2, #1
 800d9d0:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800d9d2:	4b4b      	ldr	r3, [pc, #300]	@ (800db00 <USBD_CDC_Init+0x1ec>)
 800d9d4:	781b      	ldrb	r3, [r3, #0]
 800d9d6:	f003 020f 	and.w	r2, r3, #15
 800d9da:	6879      	ldr	r1, [r7, #4]
 800d9dc:	4613      	mov	r3, r2
 800d9de:	009b      	lsls	r3, r3, #2
 800d9e0:	4413      	add	r3, r2
 800d9e2:	009b      	lsls	r3, r3, #2
 800d9e4:	440b      	add	r3, r1
 800d9e6:	331c      	adds	r3, #28
 800d9e8:	2210      	movs	r2, #16
 800d9ea:	601a      	str	r2, [r3, #0]
 800d9ec:	e035      	b.n	800da5a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800d9ee:	4b42      	ldr	r3, [pc, #264]	@ (800daf8 <USBD_CDC_Init+0x1e4>)
 800d9f0:	7819      	ldrb	r1, [r3, #0]
 800d9f2:	2340      	movs	r3, #64	@ 0x40
 800d9f4:	2202      	movs	r2, #2
 800d9f6:	6878      	ldr	r0, [r7, #4]
 800d9f8:	f005 f843 	bl	8012a82 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800d9fc:	4b3e      	ldr	r3, [pc, #248]	@ (800daf8 <USBD_CDC_Init+0x1e4>)
 800d9fe:	781b      	ldrb	r3, [r3, #0]
 800da00:	f003 020f 	and.w	r2, r3, #15
 800da04:	6879      	ldr	r1, [r7, #4]
 800da06:	4613      	mov	r3, r2
 800da08:	009b      	lsls	r3, r3, #2
 800da0a:	4413      	add	r3, r2
 800da0c:	009b      	lsls	r3, r3, #2
 800da0e:	440b      	add	r3, r1
 800da10:	3323      	adds	r3, #35	@ 0x23
 800da12:	2201      	movs	r2, #1
 800da14:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800da16:	4b39      	ldr	r3, [pc, #228]	@ (800dafc <USBD_CDC_Init+0x1e8>)
 800da18:	7819      	ldrb	r1, [r3, #0]
 800da1a:	2340      	movs	r3, #64	@ 0x40
 800da1c:	2202      	movs	r2, #2
 800da1e:	6878      	ldr	r0, [r7, #4]
 800da20:	f005 f82f 	bl	8012a82 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800da24:	4b35      	ldr	r3, [pc, #212]	@ (800dafc <USBD_CDC_Init+0x1e8>)
 800da26:	781b      	ldrb	r3, [r3, #0]
 800da28:	f003 020f 	and.w	r2, r3, #15
 800da2c:	6879      	ldr	r1, [r7, #4]
 800da2e:	4613      	mov	r3, r2
 800da30:	009b      	lsls	r3, r3, #2
 800da32:	4413      	add	r3, r2
 800da34:	009b      	lsls	r3, r3, #2
 800da36:	440b      	add	r3, r1
 800da38:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800da3c:	2201      	movs	r2, #1
 800da3e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800da40:	4b2f      	ldr	r3, [pc, #188]	@ (800db00 <USBD_CDC_Init+0x1ec>)
 800da42:	781b      	ldrb	r3, [r3, #0]
 800da44:	f003 020f 	and.w	r2, r3, #15
 800da48:	6879      	ldr	r1, [r7, #4]
 800da4a:	4613      	mov	r3, r2
 800da4c:	009b      	lsls	r3, r3, #2
 800da4e:	4413      	add	r3, r2
 800da50:	009b      	lsls	r3, r3, #2
 800da52:	440b      	add	r3, r1
 800da54:	331c      	adds	r3, #28
 800da56:	2210      	movs	r2, #16
 800da58:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800da5a:	4b29      	ldr	r3, [pc, #164]	@ (800db00 <USBD_CDC_Init+0x1ec>)
 800da5c:	7819      	ldrb	r1, [r3, #0]
 800da5e:	2308      	movs	r3, #8
 800da60:	2203      	movs	r2, #3
 800da62:	6878      	ldr	r0, [r7, #4]
 800da64:	f005 f80d 	bl	8012a82 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800da68:	4b25      	ldr	r3, [pc, #148]	@ (800db00 <USBD_CDC_Init+0x1ec>)
 800da6a:	781b      	ldrb	r3, [r3, #0]
 800da6c:	f003 020f 	and.w	r2, r3, #15
 800da70:	6879      	ldr	r1, [r7, #4]
 800da72:	4613      	mov	r3, r2
 800da74:	009b      	lsls	r3, r3, #2
 800da76:	4413      	add	r3, r2
 800da78:	009b      	lsls	r3, r3, #2
 800da7a:	440b      	add	r3, r1
 800da7c:	3323      	adds	r3, #35	@ 0x23
 800da7e:	2201      	movs	r2, #1
 800da80:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	2200      	movs	r2, #0
 800da86:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800da90:	687a      	ldr	r2, [r7, #4]
 800da92:	33b0      	adds	r3, #176	@ 0xb0
 800da94:	009b      	lsls	r3, r3, #2
 800da96:	4413      	add	r3, r2
 800da98:	685b      	ldr	r3, [r3, #4]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	2200      	movs	r2, #0
 800daa2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	2200      	movs	r2, #0
 800daaa:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d101      	bne.n	800dabc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800dab8:	2302      	movs	r3, #2
 800daba:	e018      	b.n	800daee <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	7c1b      	ldrb	r3, [r3, #16]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d10a      	bne.n	800dada <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800dac4:	4b0d      	ldr	r3, [pc, #52]	@ (800dafc <USBD_CDC_Init+0x1e8>)
 800dac6:	7819      	ldrb	r1, [r3, #0]
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800dace:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dad2:	6878      	ldr	r0, [r7, #4]
 800dad4:	f005 f8c4 	bl	8012c60 <USBD_LL_PrepareReceive>
 800dad8:	e008      	b.n	800daec <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800dada:	4b08      	ldr	r3, [pc, #32]	@ (800dafc <USBD_CDC_Init+0x1e8>)
 800dadc:	7819      	ldrb	r1, [r3, #0]
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800dae4:	2340      	movs	r3, #64	@ 0x40
 800dae6:	6878      	ldr	r0, [r7, #4]
 800dae8:	f005 f8ba 	bl	8012c60 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800daec:	2300      	movs	r3, #0
}
 800daee:	4618      	mov	r0, r3
 800daf0:	3710      	adds	r7, #16
 800daf2:	46bd      	mov	sp, r7
 800daf4:	bd80      	pop	{r7, pc}
 800daf6:	bf00      	nop
 800daf8:	20000097 	.word	0x20000097
 800dafc:	20000098 	.word	0x20000098
 800db00:	20000099 	.word	0x20000099

0800db04 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b082      	sub	sp, #8
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
 800db0c:	460b      	mov	r3, r1
 800db0e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800db10:	4b3a      	ldr	r3, [pc, #232]	@ (800dbfc <USBD_CDC_DeInit+0xf8>)
 800db12:	781b      	ldrb	r3, [r3, #0]
 800db14:	4619      	mov	r1, r3
 800db16:	6878      	ldr	r0, [r7, #4]
 800db18:	f004 ffd9 	bl	8012ace <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800db1c:	4b37      	ldr	r3, [pc, #220]	@ (800dbfc <USBD_CDC_DeInit+0xf8>)
 800db1e:	781b      	ldrb	r3, [r3, #0]
 800db20:	f003 020f 	and.w	r2, r3, #15
 800db24:	6879      	ldr	r1, [r7, #4]
 800db26:	4613      	mov	r3, r2
 800db28:	009b      	lsls	r3, r3, #2
 800db2a:	4413      	add	r3, r2
 800db2c:	009b      	lsls	r3, r3, #2
 800db2e:	440b      	add	r3, r1
 800db30:	3323      	adds	r3, #35	@ 0x23
 800db32:	2200      	movs	r2, #0
 800db34:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800db36:	4b32      	ldr	r3, [pc, #200]	@ (800dc00 <USBD_CDC_DeInit+0xfc>)
 800db38:	781b      	ldrb	r3, [r3, #0]
 800db3a:	4619      	mov	r1, r3
 800db3c:	6878      	ldr	r0, [r7, #4]
 800db3e:	f004 ffc6 	bl	8012ace <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800db42:	4b2f      	ldr	r3, [pc, #188]	@ (800dc00 <USBD_CDC_DeInit+0xfc>)
 800db44:	781b      	ldrb	r3, [r3, #0]
 800db46:	f003 020f 	and.w	r2, r3, #15
 800db4a:	6879      	ldr	r1, [r7, #4]
 800db4c:	4613      	mov	r3, r2
 800db4e:	009b      	lsls	r3, r3, #2
 800db50:	4413      	add	r3, r2
 800db52:	009b      	lsls	r3, r3, #2
 800db54:	440b      	add	r3, r1
 800db56:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800db5a:	2200      	movs	r2, #0
 800db5c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800db5e:	4b29      	ldr	r3, [pc, #164]	@ (800dc04 <USBD_CDC_DeInit+0x100>)
 800db60:	781b      	ldrb	r3, [r3, #0]
 800db62:	4619      	mov	r1, r3
 800db64:	6878      	ldr	r0, [r7, #4]
 800db66:	f004 ffb2 	bl	8012ace <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800db6a:	4b26      	ldr	r3, [pc, #152]	@ (800dc04 <USBD_CDC_DeInit+0x100>)
 800db6c:	781b      	ldrb	r3, [r3, #0]
 800db6e:	f003 020f 	and.w	r2, r3, #15
 800db72:	6879      	ldr	r1, [r7, #4]
 800db74:	4613      	mov	r3, r2
 800db76:	009b      	lsls	r3, r3, #2
 800db78:	4413      	add	r3, r2
 800db7a:	009b      	lsls	r3, r3, #2
 800db7c:	440b      	add	r3, r1
 800db7e:	3323      	adds	r3, #35	@ 0x23
 800db80:	2200      	movs	r2, #0
 800db82:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800db84:	4b1f      	ldr	r3, [pc, #124]	@ (800dc04 <USBD_CDC_DeInit+0x100>)
 800db86:	781b      	ldrb	r3, [r3, #0]
 800db88:	f003 020f 	and.w	r2, r3, #15
 800db8c:	6879      	ldr	r1, [r7, #4]
 800db8e:	4613      	mov	r3, r2
 800db90:	009b      	lsls	r3, r3, #2
 800db92:	4413      	add	r3, r2
 800db94:	009b      	lsls	r3, r3, #2
 800db96:	440b      	add	r3, r1
 800db98:	331c      	adds	r3, #28
 800db9a:	2200      	movs	r2, #0
 800db9c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	32b0      	adds	r2, #176	@ 0xb0
 800dba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d01f      	beq.n	800dbf0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dbb6:	687a      	ldr	r2, [r7, #4]
 800dbb8:	33b0      	adds	r3, #176	@ 0xb0
 800dbba:	009b      	lsls	r3, r3, #2
 800dbbc:	4413      	add	r3, r2
 800dbbe:	685b      	ldr	r3, [r3, #4]
 800dbc0:	685b      	ldr	r3, [r3, #4]
 800dbc2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	32b0      	adds	r2, #176	@ 0xb0
 800dbce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	f005 f886 	bl	8012ce4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	32b0      	adds	r2, #176	@ 0xb0
 800dbe2:	2100      	movs	r1, #0
 800dbe4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	2200      	movs	r2, #0
 800dbec:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800dbf0:	2300      	movs	r3, #0
}
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	3708      	adds	r7, #8
 800dbf6:	46bd      	mov	sp, r7
 800dbf8:	bd80      	pop	{r7, pc}
 800dbfa:	bf00      	nop
 800dbfc:	20000097 	.word	0x20000097
 800dc00:	20000098 	.word	0x20000098
 800dc04:	20000099 	.word	0x20000099

0800dc08 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	b086      	sub	sp, #24
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	6078      	str	r0, [r7, #4]
 800dc10:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	32b0      	adds	r2, #176	@ 0xb0
 800dc1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc20:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800dc22:	2300      	movs	r3, #0
 800dc24:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800dc26:	2300      	movs	r3, #0
 800dc28:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800dc2e:	693b      	ldr	r3, [r7, #16]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d101      	bne.n	800dc38 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800dc34:	2303      	movs	r3, #3
 800dc36:	e0bf      	b.n	800ddb8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dc38:	683b      	ldr	r3, [r7, #0]
 800dc3a:	781b      	ldrb	r3, [r3, #0]
 800dc3c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d050      	beq.n	800dce6 <USBD_CDC_Setup+0xde>
 800dc44:	2b20      	cmp	r3, #32
 800dc46:	f040 80af 	bne.w	800dda8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800dc4a:	683b      	ldr	r3, [r7, #0]
 800dc4c:	88db      	ldrh	r3, [r3, #6]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d03a      	beq.n	800dcc8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800dc52:	683b      	ldr	r3, [r7, #0]
 800dc54:	781b      	ldrb	r3, [r3, #0]
 800dc56:	b25b      	sxtb	r3, r3
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	da1b      	bge.n	800dc94 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dc62:	687a      	ldr	r2, [r7, #4]
 800dc64:	33b0      	adds	r3, #176	@ 0xb0
 800dc66:	009b      	lsls	r3, r3, #2
 800dc68:	4413      	add	r3, r2
 800dc6a:	685b      	ldr	r3, [r3, #4]
 800dc6c:	689b      	ldr	r3, [r3, #8]
 800dc6e:	683a      	ldr	r2, [r7, #0]
 800dc70:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800dc72:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800dc74:	683a      	ldr	r2, [r7, #0]
 800dc76:	88d2      	ldrh	r2, [r2, #6]
 800dc78:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	88db      	ldrh	r3, [r3, #6]
 800dc7e:	2b07      	cmp	r3, #7
 800dc80:	bf28      	it	cs
 800dc82:	2307      	movcs	r3, #7
 800dc84:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800dc86:	693b      	ldr	r3, [r7, #16]
 800dc88:	89fa      	ldrh	r2, [r7, #14]
 800dc8a:	4619      	mov	r1, r3
 800dc8c:	6878      	ldr	r0, [r7, #4]
 800dc8e:	f001 fd69 	bl	800f764 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800dc92:	e090      	b.n	800ddb6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800dc94:	683b      	ldr	r3, [r7, #0]
 800dc96:	785a      	ldrb	r2, [r3, #1]
 800dc98:	693b      	ldr	r3, [r7, #16]
 800dc9a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800dc9e:	683b      	ldr	r3, [r7, #0]
 800dca0:	88db      	ldrh	r3, [r3, #6]
 800dca2:	2b3f      	cmp	r3, #63	@ 0x3f
 800dca4:	d803      	bhi.n	800dcae <USBD_CDC_Setup+0xa6>
 800dca6:	683b      	ldr	r3, [r7, #0]
 800dca8:	88db      	ldrh	r3, [r3, #6]
 800dcaa:	b2da      	uxtb	r2, r3
 800dcac:	e000      	b.n	800dcb0 <USBD_CDC_Setup+0xa8>
 800dcae:	2240      	movs	r2, #64	@ 0x40
 800dcb0:	693b      	ldr	r3, [r7, #16]
 800dcb2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800dcb6:	6939      	ldr	r1, [r7, #16]
 800dcb8:	693b      	ldr	r3, [r7, #16]
 800dcba:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800dcbe:	461a      	mov	r2, r3
 800dcc0:	6878      	ldr	r0, [r7, #4]
 800dcc2:	f001 fd7e 	bl	800f7c2 <USBD_CtlPrepareRx>
      break;
 800dcc6:	e076      	b.n	800ddb6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dcce:	687a      	ldr	r2, [r7, #4]
 800dcd0:	33b0      	adds	r3, #176	@ 0xb0
 800dcd2:	009b      	lsls	r3, r3, #2
 800dcd4:	4413      	add	r3, r2
 800dcd6:	685b      	ldr	r3, [r3, #4]
 800dcd8:	689b      	ldr	r3, [r3, #8]
 800dcda:	683a      	ldr	r2, [r7, #0]
 800dcdc:	7850      	ldrb	r0, [r2, #1]
 800dcde:	2200      	movs	r2, #0
 800dce0:	6839      	ldr	r1, [r7, #0]
 800dce2:	4798      	blx	r3
      break;
 800dce4:	e067      	b.n	800ddb6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800dce6:	683b      	ldr	r3, [r7, #0]
 800dce8:	785b      	ldrb	r3, [r3, #1]
 800dcea:	2b0b      	cmp	r3, #11
 800dcec:	d851      	bhi.n	800dd92 <USBD_CDC_Setup+0x18a>
 800dcee:	a201      	add	r2, pc, #4	@ (adr r2, 800dcf4 <USBD_CDC_Setup+0xec>)
 800dcf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcf4:	0800dd25 	.word	0x0800dd25
 800dcf8:	0800dda1 	.word	0x0800dda1
 800dcfc:	0800dd93 	.word	0x0800dd93
 800dd00:	0800dd93 	.word	0x0800dd93
 800dd04:	0800dd93 	.word	0x0800dd93
 800dd08:	0800dd93 	.word	0x0800dd93
 800dd0c:	0800dd93 	.word	0x0800dd93
 800dd10:	0800dd93 	.word	0x0800dd93
 800dd14:	0800dd93 	.word	0x0800dd93
 800dd18:	0800dd93 	.word	0x0800dd93
 800dd1c:	0800dd4f 	.word	0x0800dd4f
 800dd20:	0800dd79 	.word	0x0800dd79
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd2a:	b2db      	uxtb	r3, r3
 800dd2c:	2b03      	cmp	r3, #3
 800dd2e:	d107      	bne.n	800dd40 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800dd30:	f107 030a 	add.w	r3, r7, #10
 800dd34:	2202      	movs	r2, #2
 800dd36:	4619      	mov	r1, r3
 800dd38:	6878      	ldr	r0, [r7, #4]
 800dd3a:	f001 fd13 	bl	800f764 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800dd3e:	e032      	b.n	800dda6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800dd40:	6839      	ldr	r1, [r7, #0]
 800dd42:	6878      	ldr	r0, [r7, #4]
 800dd44:	f001 fc91 	bl	800f66a <USBD_CtlError>
            ret = USBD_FAIL;
 800dd48:	2303      	movs	r3, #3
 800dd4a:	75fb      	strb	r3, [r7, #23]
          break;
 800dd4c:	e02b      	b.n	800dda6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd54:	b2db      	uxtb	r3, r3
 800dd56:	2b03      	cmp	r3, #3
 800dd58:	d107      	bne.n	800dd6a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800dd5a:	f107 030d 	add.w	r3, r7, #13
 800dd5e:	2201      	movs	r2, #1
 800dd60:	4619      	mov	r1, r3
 800dd62:	6878      	ldr	r0, [r7, #4]
 800dd64:	f001 fcfe 	bl	800f764 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800dd68:	e01d      	b.n	800dda6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800dd6a:	6839      	ldr	r1, [r7, #0]
 800dd6c:	6878      	ldr	r0, [r7, #4]
 800dd6e:	f001 fc7c 	bl	800f66a <USBD_CtlError>
            ret = USBD_FAIL;
 800dd72:	2303      	movs	r3, #3
 800dd74:	75fb      	strb	r3, [r7, #23]
          break;
 800dd76:	e016      	b.n	800dda6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd7e:	b2db      	uxtb	r3, r3
 800dd80:	2b03      	cmp	r3, #3
 800dd82:	d00f      	beq.n	800dda4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800dd84:	6839      	ldr	r1, [r7, #0]
 800dd86:	6878      	ldr	r0, [r7, #4]
 800dd88:	f001 fc6f 	bl	800f66a <USBD_CtlError>
            ret = USBD_FAIL;
 800dd8c:	2303      	movs	r3, #3
 800dd8e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800dd90:	e008      	b.n	800dda4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800dd92:	6839      	ldr	r1, [r7, #0]
 800dd94:	6878      	ldr	r0, [r7, #4]
 800dd96:	f001 fc68 	bl	800f66a <USBD_CtlError>
          ret = USBD_FAIL;
 800dd9a:	2303      	movs	r3, #3
 800dd9c:	75fb      	strb	r3, [r7, #23]
          break;
 800dd9e:	e002      	b.n	800dda6 <USBD_CDC_Setup+0x19e>
          break;
 800dda0:	bf00      	nop
 800dda2:	e008      	b.n	800ddb6 <USBD_CDC_Setup+0x1ae>
          break;
 800dda4:	bf00      	nop
      }
      break;
 800dda6:	e006      	b.n	800ddb6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800dda8:	6839      	ldr	r1, [r7, #0]
 800ddaa:	6878      	ldr	r0, [r7, #4]
 800ddac:	f001 fc5d 	bl	800f66a <USBD_CtlError>
      ret = USBD_FAIL;
 800ddb0:	2303      	movs	r3, #3
 800ddb2:	75fb      	strb	r3, [r7, #23]
      break;
 800ddb4:	bf00      	nop
  }

  return (uint8_t)ret;
 800ddb6:	7dfb      	ldrb	r3, [r7, #23]
}
 800ddb8:	4618      	mov	r0, r3
 800ddba:	3718      	adds	r7, #24
 800ddbc:	46bd      	mov	sp, r7
 800ddbe:	bd80      	pop	{r7, pc}

0800ddc0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	b084      	sub	sp, #16
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
 800ddc8:	460b      	mov	r3, r1
 800ddca:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ddd2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	32b0      	adds	r2, #176	@ 0xb0
 800ddde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d101      	bne.n	800ddea <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800dde6:	2303      	movs	r3, #3
 800dde8:	e065      	b.n	800deb6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	32b0      	adds	r2, #176	@ 0xb0
 800ddf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ddf8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ddfa:	78fb      	ldrb	r3, [r7, #3]
 800ddfc:	f003 020f 	and.w	r2, r3, #15
 800de00:	6879      	ldr	r1, [r7, #4]
 800de02:	4613      	mov	r3, r2
 800de04:	009b      	lsls	r3, r3, #2
 800de06:	4413      	add	r3, r2
 800de08:	009b      	lsls	r3, r3, #2
 800de0a:	440b      	add	r3, r1
 800de0c:	3314      	adds	r3, #20
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	2b00      	cmp	r3, #0
 800de12:	d02f      	beq.n	800de74 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800de14:	78fb      	ldrb	r3, [r7, #3]
 800de16:	f003 020f 	and.w	r2, r3, #15
 800de1a:	6879      	ldr	r1, [r7, #4]
 800de1c:	4613      	mov	r3, r2
 800de1e:	009b      	lsls	r3, r3, #2
 800de20:	4413      	add	r3, r2
 800de22:	009b      	lsls	r3, r3, #2
 800de24:	440b      	add	r3, r1
 800de26:	3314      	adds	r3, #20
 800de28:	681a      	ldr	r2, [r3, #0]
 800de2a:	78fb      	ldrb	r3, [r7, #3]
 800de2c:	f003 010f 	and.w	r1, r3, #15
 800de30:	68f8      	ldr	r0, [r7, #12]
 800de32:	460b      	mov	r3, r1
 800de34:	00db      	lsls	r3, r3, #3
 800de36:	440b      	add	r3, r1
 800de38:	009b      	lsls	r3, r3, #2
 800de3a:	4403      	add	r3, r0
 800de3c:	331c      	adds	r3, #28
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	fbb2 f1f3 	udiv	r1, r2, r3
 800de44:	fb01 f303 	mul.w	r3, r1, r3
 800de48:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d112      	bne.n	800de74 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800de4e:	78fb      	ldrb	r3, [r7, #3]
 800de50:	f003 020f 	and.w	r2, r3, #15
 800de54:	6879      	ldr	r1, [r7, #4]
 800de56:	4613      	mov	r3, r2
 800de58:	009b      	lsls	r3, r3, #2
 800de5a:	4413      	add	r3, r2
 800de5c:	009b      	lsls	r3, r3, #2
 800de5e:	440b      	add	r3, r1
 800de60:	3314      	adds	r3, #20
 800de62:	2200      	movs	r2, #0
 800de64:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800de66:	78f9      	ldrb	r1, [r7, #3]
 800de68:	2300      	movs	r3, #0
 800de6a:	2200      	movs	r2, #0
 800de6c:	6878      	ldr	r0, [r7, #4]
 800de6e:	f004 fed6 	bl	8012c1e <USBD_LL_Transmit>
 800de72:	e01f      	b.n	800deb4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800de74:	68bb      	ldr	r3, [r7, #8]
 800de76:	2200      	movs	r2, #0
 800de78:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800de82:	687a      	ldr	r2, [r7, #4]
 800de84:	33b0      	adds	r3, #176	@ 0xb0
 800de86:	009b      	lsls	r3, r3, #2
 800de88:	4413      	add	r3, r2
 800de8a:	685b      	ldr	r3, [r3, #4]
 800de8c:	691b      	ldr	r3, [r3, #16]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d010      	beq.n	800deb4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800de98:	687a      	ldr	r2, [r7, #4]
 800de9a:	33b0      	adds	r3, #176	@ 0xb0
 800de9c:	009b      	lsls	r3, r3, #2
 800de9e:	4413      	add	r3, r2
 800dea0:	685b      	ldr	r3, [r3, #4]
 800dea2:	691b      	ldr	r3, [r3, #16]
 800dea4:	68ba      	ldr	r2, [r7, #8]
 800dea6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800deaa:	68ba      	ldr	r2, [r7, #8]
 800deac:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800deb0:	78fa      	ldrb	r2, [r7, #3]
 800deb2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800deb4:	2300      	movs	r3, #0
}
 800deb6:	4618      	mov	r0, r3
 800deb8:	3710      	adds	r7, #16
 800deba:	46bd      	mov	sp, r7
 800debc:	bd80      	pop	{r7, pc}

0800debe <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800debe:	b580      	push	{r7, lr}
 800dec0:	b084      	sub	sp, #16
 800dec2:	af00      	add	r7, sp, #0
 800dec4:	6078      	str	r0, [r7, #4]
 800dec6:	460b      	mov	r3, r1
 800dec8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	32b0      	adds	r2, #176	@ 0xb0
 800ded4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ded8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	32b0      	adds	r2, #176	@ 0xb0
 800dee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d101      	bne.n	800def0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800deec:	2303      	movs	r3, #3
 800deee:	e01a      	b.n	800df26 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800def0:	78fb      	ldrb	r3, [r7, #3]
 800def2:	4619      	mov	r1, r3
 800def4:	6878      	ldr	r0, [r7, #4]
 800def6:	f004 fed4 	bl	8012ca2 <USBD_LL_GetRxDataSize>
 800defa:	4602      	mov	r2, r0
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800df08:	687a      	ldr	r2, [r7, #4]
 800df0a:	33b0      	adds	r3, #176	@ 0xb0
 800df0c:	009b      	lsls	r3, r3, #2
 800df0e:	4413      	add	r3, r2
 800df10:	685b      	ldr	r3, [r3, #4]
 800df12:	68db      	ldr	r3, [r3, #12]
 800df14:	68fa      	ldr	r2, [r7, #12]
 800df16:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800df1a:	68fa      	ldr	r2, [r7, #12]
 800df1c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800df20:	4611      	mov	r1, r2
 800df22:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800df24:	2300      	movs	r3, #0
}
 800df26:	4618      	mov	r0, r3
 800df28:	3710      	adds	r7, #16
 800df2a:	46bd      	mov	sp, r7
 800df2c:	bd80      	pop	{r7, pc}

0800df2e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800df2e:	b580      	push	{r7, lr}
 800df30:	b084      	sub	sp, #16
 800df32:	af00      	add	r7, sp, #0
 800df34:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	32b0      	adds	r2, #176	@ 0xb0
 800df40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df44:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d101      	bne.n	800df50 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800df4c:	2303      	movs	r3, #3
 800df4e:	e024      	b.n	800df9a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800df56:	687a      	ldr	r2, [r7, #4]
 800df58:	33b0      	adds	r3, #176	@ 0xb0
 800df5a:	009b      	lsls	r3, r3, #2
 800df5c:	4413      	add	r3, r2
 800df5e:	685b      	ldr	r3, [r3, #4]
 800df60:	2b00      	cmp	r3, #0
 800df62:	d019      	beq.n	800df98 <USBD_CDC_EP0_RxReady+0x6a>
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800df6a:	2bff      	cmp	r3, #255	@ 0xff
 800df6c:	d014      	beq.n	800df98 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800df74:	687a      	ldr	r2, [r7, #4]
 800df76:	33b0      	adds	r3, #176	@ 0xb0
 800df78:	009b      	lsls	r3, r3, #2
 800df7a:	4413      	add	r3, r2
 800df7c:	685b      	ldr	r3, [r3, #4]
 800df7e:	689b      	ldr	r3, [r3, #8]
 800df80:	68fa      	ldr	r2, [r7, #12]
 800df82:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800df86:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800df88:	68fa      	ldr	r2, [r7, #12]
 800df8a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800df8e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	22ff      	movs	r2, #255	@ 0xff
 800df94:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800df98:	2300      	movs	r3, #0
}
 800df9a:	4618      	mov	r0, r3
 800df9c:	3710      	adds	r7, #16
 800df9e:	46bd      	mov	sp, r7
 800dfa0:	bd80      	pop	{r7, pc}
	...

0800dfa4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	b086      	sub	sp, #24
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800dfac:	2182      	movs	r1, #130	@ 0x82
 800dfae:	4818      	ldr	r0, [pc, #96]	@ (800e010 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800dfb0:	f000 fd22 	bl	800e9f8 <USBD_GetEpDesc>
 800dfb4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800dfb6:	2101      	movs	r1, #1
 800dfb8:	4815      	ldr	r0, [pc, #84]	@ (800e010 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800dfba:	f000 fd1d 	bl	800e9f8 <USBD_GetEpDesc>
 800dfbe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800dfc0:	2181      	movs	r1, #129	@ 0x81
 800dfc2:	4813      	ldr	r0, [pc, #76]	@ (800e010 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800dfc4:	f000 fd18 	bl	800e9f8 <USBD_GetEpDesc>
 800dfc8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800dfca:	697b      	ldr	r3, [r7, #20]
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d002      	beq.n	800dfd6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800dfd0:	697b      	ldr	r3, [r7, #20]
 800dfd2:	2210      	movs	r2, #16
 800dfd4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800dfd6:	693b      	ldr	r3, [r7, #16]
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d006      	beq.n	800dfea <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800dfdc:	693b      	ldr	r3, [r7, #16]
 800dfde:	2200      	movs	r2, #0
 800dfe0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800dfe4:	711a      	strb	r2, [r3, #4]
 800dfe6:	2200      	movs	r2, #0
 800dfe8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d006      	beq.n	800dffe <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	2200      	movs	r2, #0
 800dff4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800dff8:	711a      	strb	r2, [r3, #4]
 800dffa:	2200      	movs	r2, #0
 800dffc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	2243      	movs	r2, #67	@ 0x43
 800e002:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e004:	4b02      	ldr	r3, [pc, #8]	@ (800e010 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800e006:	4618      	mov	r0, r3
 800e008:	3718      	adds	r7, #24
 800e00a:	46bd      	mov	sp, r7
 800e00c:	bd80      	pop	{r7, pc}
 800e00e:	bf00      	nop
 800e010:	20000054 	.word	0x20000054

0800e014 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b086      	sub	sp, #24
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e01c:	2182      	movs	r1, #130	@ 0x82
 800e01e:	4818      	ldr	r0, [pc, #96]	@ (800e080 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e020:	f000 fcea 	bl	800e9f8 <USBD_GetEpDesc>
 800e024:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e026:	2101      	movs	r1, #1
 800e028:	4815      	ldr	r0, [pc, #84]	@ (800e080 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e02a:	f000 fce5 	bl	800e9f8 <USBD_GetEpDesc>
 800e02e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e030:	2181      	movs	r1, #129	@ 0x81
 800e032:	4813      	ldr	r0, [pc, #76]	@ (800e080 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e034:	f000 fce0 	bl	800e9f8 <USBD_GetEpDesc>
 800e038:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e03a:	697b      	ldr	r3, [r7, #20]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d002      	beq.n	800e046 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800e040:	697b      	ldr	r3, [r7, #20]
 800e042:	2210      	movs	r2, #16
 800e044:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e046:	693b      	ldr	r3, [r7, #16]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d006      	beq.n	800e05a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e04c:	693b      	ldr	r3, [r7, #16]
 800e04e:	2200      	movs	r2, #0
 800e050:	711a      	strb	r2, [r3, #4]
 800e052:	2200      	movs	r2, #0
 800e054:	f042 0202 	orr.w	r2, r2, #2
 800e058:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d006      	beq.n	800e06e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	2200      	movs	r2, #0
 800e064:	711a      	strb	r2, [r3, #4]
 800e066:	2200      	movs	r2, #0
 800e068:	f042 0202 	orr.w	r2, r2, #2
 800e06c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	2243      	movs	r2, #67	@ 0x43
 800e072:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e074:	4b02      	ldr	r3, [pc, #8]	@ (800e080 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800e076:	4618      	mov	r0, r3
 800e078:	3718      	adds	r7, #24
 800e07a:	46bd      	mov	sp, r7
 800e07c:	bd80      	pop	{r7, pc}
 800e07e:	bf00      	nop
 800e080:	20000054 	.word	0x20000054

0800e084 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e084:	b580      	push	{r7, lr}
 800e086:	b086      	sub	sp, #24
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e08c:	2182      	movs	r1, #130	@ 0x82
 800e08e:	4818      	ldr	r0, [pc, #96]	@ (800e0f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e090:	f000 fcb2 	bl	800e9f8 <USBD_GetEpDesc>
 800e094:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e096:	2101      	movs	r1, #1
 800e098:	4815      	ldr	r0, [pc, #84]	@ (800e0f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e09a:	f000 fcad 	bl	800e9f8 <USBD_GetEpDesc>
 800e09e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e0a0:	2181      	movs	r1, #129	@ 0x81
 800e0a2:	4813      	ldr	r0, [pc, #76]	@ (800e0f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e0a4:	f000 fca8 	bl	800e9f8 <USBD_GetEpDesc>
 800e0a8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e0aa:	697b      	ldr	r3, [r7, #20]
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d002      	beq.n	800e0b6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e0b0:	697b      	ldr	r3, [r7, #20]
 800e0b2:	2210      	movs	r2, #16
 800e0b4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e0b6:	693b      	ldr	r3, [r7, #16]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d006      	beq.n	800e0ca <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e0bc:	693b      	ldr	r3, [r7, #16]
 800e0be:	2200      	movs	r2, #0
 800e0c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e0c4:	711a      	strb	r2, [r3, #4]
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d006      	beq.n	800e0de <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e0d8:	711a      	strb	r2, [r3, #4]
 800e0da:	2200      	movs	r2, #0
 800e0dc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	2243      	movs	r2, #67	@ 0x43
 800e0e2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e0e4:	4b02      	ldr	r3, [pc, #8]	@ (800e0f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800e0e6:	4618      	mov	r0, r3
 800e0e8:	3718      	adds	r7, #24
 800e0ea:	46bd      	mov	sp, r7
 800e0ec:	bd80      	pop	{r7, pc}
 800e0ee:	bf00      	nop
 800e0f0:	20000054 	.word	0x20000054

0800e0f4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e0f4:	b480      	push	{r7}
 800e0f6:	b083      	sub	sp, #12
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	220a      	movs	r2, #10
 800e100:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e102:	4b03      	ldr	r3, [pc, #12]	@ (800e110 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e104:	4618      	mov	r0, r3
 800e106:	370c      	adds	r7, #12
 800e108:	46bd      	mov	sp, r7
 800e10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10e:	4770      	bx	lr
 800e110:	20000010 	.word	0x20000010

0800e114 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e114:	b480      	push	{r7}
 800e116:	b083      	sub	sp, #12
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
 800e11c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	2b00      	cmp	r3, #0
 800e122:	d101      	bne.n	800e128 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e124:	2303      	movs	r3, #3
 800e126:	e009      	b.n	800e13c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e12e:	687a      	ldr	r2, [r7, #4]
 800e130:	33b0      	adds	r3, #176	@ 0xb0
 800e132:	009b      	lsls	r3, r3, #2
 800e134:	4413      	add	r3, r2
 800e136:	683a      	ldr	r2, [r7, #0]
 800e138:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800e13a:	2300      	movs	r3, #0
}
 800e13c:	4618      	mov	r0, r3
 800e13e:	370c      	adds	r7, #12
 800e140:	46bd      	mov	sp, r7
 800e142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e146:	4770      	bx	lr

0800e148 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e148:	b480      	push	{r7}
 800e14a:	b087      	sub	sp, #28
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	60f8      	str	r0, [r7, #12]
 800e150:	60b9      	str	r1, [r7, #8]
 800e152:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	32b0      	adds	r2, #176	@ 0xb0
 800e15e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e162:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800e164:	697b      	ldr	r3, [r7, #20]
 800e166:	2b00      	cmp	r3, #0
 800e168:	d101      	bne.n	800e16e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800e16a:	2303      	movs	r3, #3
 800e16c:	e008      	b.n	800e180 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800e16e:	697b      	ldr	r3, [r7, #20]
 800e170:	68ba      	ldr	r2, [r7, #8]
 800e172:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800e176:	697b      	ldr	r3, [r7, #20]
 800e178:	687a      	ldr	r2, [r7, #4]
 800e17a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800e17e:	2300      	movs	r3, #0
}
 800e180:	4618      	mov	r0, r3
 800e182:	371c      	adds	r7, #28
 800e184:	46bd      	mov	sp, r7
 800e186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e18a:	4770      	bx	lr

0800e18c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e18c:	b480      	push	{r7}
 800e18e:	b085      	sub	sp, #20
 800e190:	af00      	add	r7, sp, #0
 800e192:	6078      	str	r0, [r7, #4]
 800e194:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	32b0      	adds	r2, #176	@ 0xb0
 800e1a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1a4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d101      	bne.n	800e1b0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800e1ac:	2303      	movs	r3, #3
 800e1ae:	e004      	b.n	800e1ba <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	683a      	ldr	r2, [r7, #0]
 800e1b4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800e1b8:	2300      	movs	r3, #0
}
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	3714      	adds	r7, #20
 800e1be:	46bd      	mov	sp, r7
 800e1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c4:	4770      	bx	lr
	...

0800e1c8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e1c8:	b580      	push	{r7, lr}
 800e1ca:	b084      	sub	sp, #16
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	32b0      	adds	r2, #176	@ 0xb0
 800e1da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1de:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	32b0      	adds	r2, #176	@ 0xb0
 800e1ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d101      	bne.n	800e1f6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800e1f2:	2303      	movs	r3, #3
 800e1f4:	e018      	b.n	800e228 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	7c1b      	ldrb	r3, [r3, #16]
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d10a      	bne.n	800e214 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e1fe:	4b0c      	ldr	r3, [pc, #48]	@ (800e230 <USBD_CDC_ReceivePacket+0x68>)
 800e200:	7819      	ldrb	r1, [r3, #0]
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e208:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e20c:	6878      	ldr	r0, [r7, #4]
 800e20e:	f004 fd27 	bl	8012c60 <USBD_LL_PrepareReceive>
 800e212:	e008      	b.n	800e226 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e214:	4b06      	ldr	r3, [pc, #24]	@ (800e230 <USBD_CDC_ReceivePacket+0x68>)
 800e216:	7819      	ldrb	r1, [r3, #0]
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e21e:	2340      	movs	r3, #64	@ 0x40
 800e220:	6878      	ldr	r0, [r7, #4]
 800e222:	f004 fd1d 	bl	8012c60 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e226:	2300      	movs	r3, #0
}
 800e228:	4618      	mov	r0, r3
 800e22a:	3710      	adds	r7, #16
 800e22c:	46bd      	mov	sp, r7
 800e22e:	bd80      	pop	{r7, pc}
 800e230:	20000098 	.word	0x20000098

0800e234 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b086      	sub	sp, #24
 800e238:	af00      	add	r7, sp, #0
 800e23a:	60f8      	str	r0, [r7, #12]
 800e23c:	60b9      	str	r1, [r7, #8]
 800e23e:	4613      	mov	r3, r2
 800e240:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	2b00      	cmp	r3, #0
 800e246:	d101      	bne.n	800e24c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e248:	2303      	movs	r3, #3
 800e24a:	e01f      	b.n	800e28c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	2200      	movs	r2, #0
 800e250:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	2200      	movs	r2, #0
 800e258:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	2200      	movs	r2, #0
 800e260:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e264:	68bb      	ldr	r3, [r7, #8]
 800e266:	2b00      	cmp	r3, #0
 800e268:	d003      	beq.n	800e272 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	68ba      	ldr	r2, [r7, #8]
 800e26e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	2201      	movs	r2, #1
 800e276:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	79fa      	ldrb	r2, [r7, #7]
 800e27e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e280:	68f8      	ldr	r0, [r7, #12]
 800e282:	f004 fb97 	bl	80129b4 <USBD_LL_Init>
 800e286:	4603      	mov	r3, r0
 800e288:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e28a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e28c:	4618      	mov	r0, r3
 800e28e:	3718      	adds	r7, #24
 800e290:	46bd      	mov	sp, r7
 800e292:	bd80      	pop	{r7, pc}

0800e294 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e294:	b580      	push	{r7, lr}
 800e296:	b084      	sub	sp, #16
 800e298:	af00      	add	r7, sp, #0
 800e29a:	6078      	str	r0, [r7, #4]
 800e29c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e29e:	2300      	movs	r3, #0
 800e2a0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e2a2:	683b      	ldr	r3, [r7, #0]
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d101      	bne.n	800e2ac <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e2a8:	2303      	movs	r3, #3
 800e2aa:	e025      	b.n	800e2f8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	683a      	ldr	r2, [r7, #0]
 800e2b0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	32ae      	adds	r2, #174	@ 0xae
 800e2be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e2c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d00f      	beq.n	800e2e8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	32ae      	adds	r2, #174	@ 0xae
 800e2d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e2d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2d8:	f107 020e 	add.w	r2, r7, #14
 800e2dc:	4610      	mov	r0, r2
 800e2de:	4798      	blx	r3
 800e2e0:	4602      	mov	r2, r0
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e2ee:	1c5a      	adds	r2, r3, #1
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800e2f6:	2300      	movs	r3, #0
}
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	3710      	adds	r7, #16
 800e2fc:	46bd      	mov	sp, r7
 800e2fe:	bd80      	pop	{r7, pc}

0800e300 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e300:	b580      	push	{r7, lr}
 800e302:	b082      	sub	sp, #8
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e308:	6878      	ldr	r0, [r7, #4]
 800e30a:	f004 fb9f 	bl	8012a4c <USBD_LL_Start>
 800e30e:	4603      	mov	r3, r0
}
 800e310:	4618      	mov	r0, r3
 800e312:	3708      	adds	r7, #8
 800e314:	46bd      	mov	sp, r7
 800e316:	bd80      	pop	{r7, pc}

0800e318 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800e318:	b480      	push	{r7}
 800e31a:	b083      	sub	sp, #12
 800e31c:	af00      	add	r7, sp, #0
 800e31e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e320:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800e322:	4618      	mov	r0, r3
 800e324:	370c      	adds	r7, #12
 800e326:	46bd      	mov	sp, r7
 800e328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e32c:	4770      	bx	lr

0800e32e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e32e:	b580      	push	{r7, lr}
 800e330:	b084      	sub	sp, #16
 800e332:	af00      	add	r7, sp, #0
 800e334:	6078      	str	r0, [r7, #4]
 800e336:	460b      	mov	r3, r1
 800e338:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e33a:	2300      	movs	r3, #0
 800e33c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e344:	2b00      	cmp	r3, #0
 800e346:	d009      	beq.n	800e35c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	78fa      	ldrb	r2, [r7, #3]
 800e352:	4611      	mov	r1, r2
 800e354:	6878      	ldr	r0, [r7, #4]
 800e356:	4798      	blx	r3
 800e358:	4603      	mov	r3, r0
 800e35a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e35c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e35e:	4618      	mov	r0, r3
 800e360:	3710      	adds	r7, #16
 800e362:	46bd      	mov	sp, r7
 800e364:	bd80      	pop	{r7, pc}

0800e366 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e366:	b580      	push	{r7, lr}
 800e368:	b084      	sub	sp, #16
 800e36a:	af00      	add	r7, sp, #0
 800e36c:	6078      	str	r0, [r7, #4]
 800e36e:	460b      	mov	r3, r1
 800e370:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e372:	2300      	movs	r3, #0
 800e374:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e37c:	685b      	ldr	r3, [r3, #4]
 800e37e:	78fa      	ldrb	r2, [r7, #3]
 800e380:	4611      	mov	r1, r2
 800e382:	6878      	ldr	r0, [r7, #4]
 800e384:	4798      	blx	r3
 800e386:	4603      	mov	r3, r0
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d001      	beq.n	800e390 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800e38c:	2303      	movs	r3, #3
 800e38e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e390:	7bfb      	ldrb	r3, [r7, #15]
}
 800e392:	4618      	mov	r0, r3
 800e394:	3710      	adds	r7, #16
 800e396:	46bd      	mov	sp, r7
 800e398:	bd80      	pop	{r7, pc}

0800e39a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e39a:	b580      	push	{r7, lr}
 800e39c:	b084      	sub	sp, #16
 800e39e:	af00      	add	r7, sp, #0
 800e3a0:	6078      	str	r0, [r7, #4]
 800e3a2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e3aa:	6839      	ldr	r1, [r7, #0]
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	f001 f922 	bl	800f5f6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	2201      	movs	r2, #1
 800e3b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e3c0:	461a      	mov	r2, r3
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e3ce:	f003 031f 	and.w	r3, r3, #31
 800e3d2:	2b02      	cmp	r3, #2
 800e3d4:	d01a      	beq.n	800e40c <USBD_LL_SetupStage+0x72>
 800e3d6:	2b02      	cmp	r3, #2
 800e3d8:	d822      	bhi.n	800e420 <USBD_LL_SetupStage+0x86>
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d002      	beq.n	800e3e4 <USBD_LL_SetupStage+0x4a>
 800e3de:	2b01      	cmp	r3, #1
 800e3e0:	d00a      	beq.n	800e3f8 <USBD_LL_SetupStage+0x5e>
 800e3e2:	e01d      	b.n	800e420 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e3ea:	4619      	mov	r1, r3
 800e3ec:	6878      	ldr	r0, [r7, #4]
 800e3ee:	f000 fb77 	bl	800eae0 <USBD_StdDevReq>
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	73fb      	strb	r3, [r7, #15]
      break;
 800e3f6:	e020      	b.n	800e43a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e3fe:	4619      	mov	r1, r3
 800e400:	6878      	ldr	r0, [r7, #4]
 800e402:	f000 fbdf 	bl	800ebc4 <USBD_StdItfReq>
 800e406:	4603      	mov	r3, r0
 800e408:	73fb      	strb	r3, [r7, #15]
      break;
 800e40a:	e016      	b.n	800e43a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e412:	4619      	mov	r1, r3
 800e414:	6878      	ldr	r0, [r7, #4]
 800e416:	f000 fc41 	bl	800ec9c <USBD_StdEPReq>
 800e41a:	4603      	mov	r3, r0
 800e41c:	73fb      	strb	r3, [r7, #15]
      break;
 800e41e:	e00c      	b.n	800e43a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e426:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e42a:	b2db      	uxtb	r3, r3
 800e42c:	4619      	mov	r1, r3
 800e42e:	6878      	ldr	r0, [r7, #4]
 800e430:	f004 fb6c 	bl	8012b0c <USBD_LL_StallEP>
 800e434:	4603      	mov	r3, r0
 800e436:	73fb      	strb	r3, [r7, #15]
      break;
 800e438:	bf00      	nop
  }

  return ret;
 800e43a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e43c:	4618      	mov	r0, r3
 800e43e:	3710      	adds	r7, #16
 800e440:	46bd      	mov	sp, r7
 800e442:	bd80      	pop	{r7, pc}

0800e444 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e444:	b580      	push	{r7, lr}
 800e446:	b086      	sub	sp, #24
 800e448:	af00      	add	r7, sp, #0
 800e44a:	60f8      	str	r0, [r7, #12]
 800e44c:	460b      	mov	r3, r1
 800e44e:	607a      	str	r2, [r7, #4]
 800e450:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800e452:	2300      	movs	r3, #0
 800e454:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800e456:	7afb      	ldrb	r3, [r7, #11]
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d177      	bne.n	800e54c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800e462:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e46a:	2b03      	cmp	r3, #3
 800e46c:	f040 80a1 	bne.w	800e5b2 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800e470:	693b      	ldr	r3, [r7, #16]
 800e472:	685b      	ldr	r3, [r3, #4]
 800e474:	693a      	ldr	r2, [r7, #16]
 800e476:	8992      	ldrh	r2, [r2, #12]
 800e478:	4293      	cmp	r3, r2
 800e47a:	d91c      	bls.n	800e4b6 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800e47c:	693b      	ldr	r3, [r7, #16]
 800e47e:	685b      	ldr	r3, [r3, #4]
 800e480:	693a      	ldr	r2, [r7, #16]
 800e482:	8992      	ldrh	r2, [r2, #12]
 800e484:	1a9a      	subs	r2, r3, r2
 800e486:	693b      	ldr	r3, [r7, #16]
 800e488:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800e48a:	693b      	ldr	r3, [r7, #16]
 800e48c:	691b      	ldr	r3, [r3, #16]
 800e48e:	693a      	ldr	r2, [r7, #16]
 800e490:	8992      	ldrh	r2, [r2, #12]
 800e492:	441a      	add	r2, r3
 800e494:	693b      	ldr	r3, [r7, #16]
 800e496:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800e498:	693b      	ldr	r3, [r7, #16]
 800e49a:	6919      	ldr	r1, [r3, #16]
 800e49c:	693b      	ldr	r3, [r7, #16]
 800e49e:	899b      	ldrh	r3, [r3, #12]
 800e4a0:	461a      	mov	r2, r3
 800e4a2:	693b      	ldr	r3, [r7, #16]
 800e4a4:	685b      	ldr	r3, [r3, #4]
 800e4a6:	4293      	cmp	r3, r2
 800e4a8:	bf38      	it	cc
 800e4aa:	4613      	movcc	r3, r2
 800e4ac:	461a      	mov	r2, r3
 800e4ae:	68f8      	ldr	r0, [r7, #12]
 800e4b0:	f001 f9a8 	bl	800f804 <USBD_CtlContinueRx>
 800e4b4:	e07d      	b.n	800e5b2 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e4bc:	f003 031f 	and.w	r3, r3, #31
 800e4c0:	2b02      	cmp	r3, #2
 800e4c2:	d014      	beq.n	800e4ee <USBD_LL_DataOutStage+0xaa>
 800e4c4:	2b02      	cmp	r3, #2
 800e4c6:	d81d      	bhi.n	800e504 <USBD_LL_DataOutStage+0xc0>
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d002      	beq.n	800e4d2 <USBD_LL_DataOutStage+0x8e>
 800e4cc:	2b01      	cmp	r3, #1
 800e4ce:	d003      	beq.n	800e4d8 <USBD_LL_DataOutStage+0x94>
 800e4d0:	e018      	b.n	800e504 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800e4d2:	2300      	movs	r3, #0
 800e4d4:	75bb      	strb	r3, [r7, #22]
            break;
 800e4d6:	e018      	b.n	800e50a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800e4de:	b2db      	uxtb	r3, r3
 800e4e0:	4619      	mov	r1, r3
 800e4e2:	68f8      	ldr	r0, [r7, #12]
 800e4e4:	f000 fa6e 	bl	800e9c4 <USBD_CoreFindIF>
 800e4e8:	4603      	mov	r3, r0
 800e4ea:	75bb      	strb	r3, [r7, #22]
            break;
 800e4ec:	e00d      	b.n	800e50a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800e4f4:	b2db      	uxtb	r3, r3
 800e4f6:	4619      	mov	r1, r3
 800e4f8:	68f8      	ldr	r0, [r7, #12]
 800e4fa:	f000 fa70 	bl	800e9de <USBD_CoreFindEP>
 800e4fe:	4603      	mov	r3, r0
 800e500:	75bb      	strb	r3, [r7, #22]
            break;
 800e502:	e002      	b.n	800e50a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800e504:	2300      	movs	r3, #0
 800e506:	75bb      	strb	r3, [r7, #22]
            break;
 800e508:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800e50a:	7dbb      	ldrb	r3, [r7, #22]
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d119      	bne.n	800e544 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e516:	b2db      	uxtb	r3, r3
 800e518:	2b03      	cmp	r3, #3
 800e51a:	d113      	bne.n	800e544 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800e51c:	7dba      	ldrb	r2, [r7, #22]
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	32ae      	adds	r2, #174	@ 0xae
 800e522:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e526:	691b      	ldr	r3, [r3, #16]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d00b      	beq.n	800e544 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800e52c:	7dba      	ldrb	r2, [r7, #22]
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800e534:	7dba      	ldrb	r2, [r7, #22]
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	32ae      	adds	r2, #174	@ 0xae
 800e53a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e53e:	691b      	ldr	r3, [r3, #16]
 800e540:	68f8      	ldr	r0, [r7, #12]
 800e542:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e544:	68f8      	ldr	r0, [r7, #12]
 800e546:	f001 f96e 	bl	800f826 <USBD_CtlSendStatus>
 800e54a:	e032      	b.n	800e5b2 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800e54c:	7afb      	ldrb	r3, [r7, #11]
 800e54e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e552:	b2db      	uxtb	r3, r3
 800e554:	4619      	mov	r1, r3
 800e556:	68f8      	ldr	r0, [r7, #12]
 800e558:	f000 fa41 	bl	800e9de <USBD_CoreFindEP>
 800e55c:	4603      	mov	r3, r0
 800e55e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e560:	7dbb      	ldrb	r3, [r7, #22]
 800e562:	2bff      	cmp	r3, #255	@ 0xff
 800e564:	d025      	beq.n	800e5b2 <USBD_LL_DataOutStage+0x16e>
 800e566:	7dbb      	ldrb	r3, [r7, #22]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d122      	bne.n	800e5b2 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e572:	b2db      	uxtb	r3, r3
 800e574:	2b03      	cmp	r3, #3
 800e576:	d117      	bne.n	800e5a8 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800e578:	7dba      	ldrb	r2, [r7, #22]
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	32ae      	adds	r2, #174	@ 0xae
 800e57e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e582:	699b      	ldr	r3, [r3, #24]
 800e584:	2b00      	cmp	r3, #0
 800e586:	d00f      	beq.n	800e5a8 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800e588:	7dba      	ldrb	r2, [r7, #22]
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800e590:	7dba      	ldrb	r2, [r7, #22]
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	32ae      	adds	r2, #174	@ 0xae
 800e596:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e59a:	699b      	ldr	r3, [r3, #24]
 800e59c:	7afa      	ldrb	r2, [r7, #11]
 800e59e:	4611      	mov	r1, r2
 800e5a0:	68f8      	ldr	r0, [r7, #12]
 800e5a2:	4798      	blx	r3
 800e5a4:	4603      	mov	r3, r0
 800e5a6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800e5a8:	7dfb      	ldrb	r3, [r7, #23]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d001      	beq.n	800e5b2 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800e5ae:	7dfb      	ldrb	r3, [r7, #23]
 800e5b0:	e000      	b.n	800e5b4 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800e5b2:	2300      	movs	r3, #0
}
 800e5b4:	4618      	mov	r0, r3
 800e5b6:	3718      	adds	r7, #24
 800e5b8:	46bd      	mov	sp, r7
 800e5ba:	bd80      	pop	{r7, pc}

0800e5bc <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	b086      	sub	sp, #24
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	60f8      	str	r0, [r7, #12]
 800e5c4:	460b      	mov	r3, r1
 800e5c6:	607a      	str	r2, [r7, #4]
 800e5c8:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800e5ca:	7afb      	ldrb	r3, [r7, #11]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d178      	bne.n	800e6c2 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	3314      	adds	r3, #20
 800e5d4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e5dc:	2b02      	cmp	r3, #2
 800e5de:	d163      	bne.n	800e6a8 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800e5e0:	693b      	ldr	r3, [r7, #16]
 800e5e2:	685b      	ldr	r3, [r3, #4]
 800e5e4:	693a      	ldr	r2, [r7, #16]
 800e5e6:	8992      	ldrh	r2, [r2, #12]
 800e5e8:	4293      	cmp	r3, r2
 800e5ea:	d91c      	bls.n	800e626 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800e5ec:	693b      	ldr	r3, [r7, #16]
 800e5ee:	685b      	ldr	r3, [r3, #4]
 800e5f0:	693a      	ldr	r2, [r7, #16]
 800e5f2:	8992      	ldrh	r2, [r2, #12]
 800e5f4:	1a9a      	subs	r2, r3, r2
 800e5f6:	693b      	ldr	r3, [r7, #16]
 800e5f8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800e5fa:	693b      	ldr	r3, [r7, #16]
 800e5fc:	691b      	ldr	r3, [r3, #16]
 800e5fe:	693a      	ldr	r2, [r7, #16]
 800e600:	8992      	ldrh	r2, [r2, #12]
 800e602:	441a      	add	r2, r3
 800e604:	693b      	ldr	r3, [r7, #16]
 800e606:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800e608:	693b      	ldr	r3, [r7, #16]
 800e60a:	6919      	ldr	r1, [r3, #16]
 800e60c:	693b      	ldr	r3, [r7, #16]
 800e60e:	685b      	ldr	r3, [r3, #4]
 800e610:	461a      	mov	r2, r3
 800e612:	68f8      	ldr	r0, [r7, #12]
 800e614:	f001 f8c4 	bl	800f7a0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e618:	2300      	movs	r3, #0
 800e61a:	2200      	movs	r2, #0
 800e61c:	2100      	movs	r1, #0
 800e61e:	68f8      	ldr	r0, [r7, #12]
 800e620:	f004 fb1e 	bl	8012c60 <USBD_LL_PrepareReceive>
 800e624:	e040      	b.n	800e6a8 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e626:	693b      	ldr	r3, [r7, #16]
 800e628:	899b      	ldrh	r3, [r3, #12]
 800e62a:	461a      	mov	r2, r3
 800e62c:	693b      	ldr	r3, [r7, #16]
 800e62e:	685b      	ldr	r3, [r3, #4]
 800e630:	429a      	cmp	r2, r3
 800e632:	d11c      	bne.n	800e66e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800e634:	693b      	ldr	r3, [r7, #16]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	693a      	ldr	r2, [r7, #16]
 800e63a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e63c:	4293      	cmp	r3, r2
 800e63e:	d316      	bcc.n	800e66e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800e640:	693b      	ldr	r3, [r7, #16]
 800e642:	681a      	ldr	r2, [r3, #0]
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e64a:	429a      	cmp	r2, r3
 800e64c:	d20f      	bcs.n	800e66e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e64e:	2200      	movs	r2, #0
 800e650:	2100      	movs	r1, #0
 800e652:	68f8      	ldr	r0, [r7, #12]
 800e654:	f001 f8a4 	bl	800f7a0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	2200      	movs	r2, #0
 800e65c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e660:	2300      	movs	r3, #0
 800e662:	2200      	movs	r2, #0
 800e664:	2100      	movs	r1, #0
 800e666:	68f8      	ldr	r0, [r7, #12]
 800e668:	f004 fafa 	bl	8012c60 <USBD_LL_PrepareReceive>
 800e66c:	e01c      	b.n	800e6a8 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e674:	b2db      	uxtb	r3, r3
 800e676:	2b03      	cmp	r3, #3
 800e678:	d10f      	bne.n	800e69a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e680:	68db      	ldr	r3, [r3, #12]
 800e682:	2b00      	cmp	r3, #0
 800e684:	d009      	beq.n	800e69a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	2200      	movs	r2, #0
 800e68a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e694:	68db      	ldr	r3, [r3, #12]
 800e696:	68f8      	ldr	r0, [r7, #12]
 800e698:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e69a:	2180      	movs	r1, #128	@ 0x80
 800e69c:	68f8      	ldr	r0, [r7, #12]
 800e69e:	f004 fa35 	bl	8012b0c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e6a2:	68f8      	ldr	r0, [r7, #12]
 800e6a4:	f001 f8d2 	bl	800f84c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d03a      	beq.n	800e728 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800e6b2:	68f8      	ldr	r0, [r7, #12]
 800e6b4:	f7ff fe30 	bl	800e318 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	2200      	movs	r2, #0
 800e6bc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800e6c0:	e032      	b.n	800e728 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800e6c2:	7afb      	ldrb	r3, [r7, #11]
 800e6c4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e6c8:	b2db      	uxtb	r3, r3
 800e6ca:	4619      	mov	r1, r3
 800e6cc:	68f8      	ldr	r0, [r7, #12]
 800e6ce:	f000 f986 	bl	800e9de <USBD_CoreFindEP>
 800e6d2:	4603      	mov	r3, r0
 800e6d4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e6d6:	7dfb      	ldrb	r3, [r7, #23]
 800e6d8:	2bff      	cmp	r3, #255	@ 0xff
 800e6da:	d025      	beq.n	800e728 <USBD_LL_DataInStage+0x16c>
 800e6dc:	7dfb      	ldrb	r3, [r7, #23]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d122      	bne.n	800e728 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e6e2:	68fb      	ldr	r3, [r7, #12]
 800e6e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e6e8:	b2db      	uxtb	r3, r3
 800e6ea:	2b03      	cmp	r3, #3
 800e6ec:	d11c      	bne.n	800e728 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800e6ee:	7dfa      	ldrb	r2, [r7, #23]
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	32ae      	adds	r2, #174	@ 0xae
 800e6f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6f8:	695b      	ldr	r3, [r3, #20]
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d014      	beq.n	800e728 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800e6fe:	7dfa      	ldrb	r2, [r7, #23]
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800e706:	7dfa      	ldrb	r2, [r7, #23]
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	32ae      	adds	r2, #174	@ 0xae
 800e70c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e710:	695b      	ldr	r3, [r3, #20]
 800e712:	7afa      	ldrb	r2, [r7, #11]
 800e714:	4611      	mov	r1, r2
 800e716:	68f8      	ldr	r0, [r7, #12]
 800e718:	4798      	blx	r3
 800e71a:	4603      	mov	r3, r0
 800e71c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800e71e:	7dbb      	ldrb	r3, [r7, #22]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d001      	beq.n	800e728 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800e724:	7dbb      	ldrb	r3, [r7, #22]
 800e726:	e000      	b.n	800e72a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800e728:	2300      	movs	r3, #0
}
 800e72a:	4618      	mov	r0, r3
 800e72c:	3718      	adds	r7, #24
 800e72e:	46bd      	mov	sp, r7
 800e730:	bd80      	pop	{r7, pc}

0800e732 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e732:	b580      	push	{r7, lr}
 800e734:	b084      	sub	sp, #16
 800e736:	af00      	add	r7, sp, #0
 800e738:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800e73a:	2300      	movs	r3, #0
 800e73c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	2201      	movs	r2, #1
 800e742:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	2200      	movs	r2, #0
 800e74a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	2200      	movs	r2, #0
 800e752:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	2200      	movs	r2, #0
 800e758:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	2200      	movs	r2, #0
 800e760:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d014      	beq.n	800e798 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e774:	685b      	ldr	r3, [r3, #4]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d00e      	beq.n	800e798 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e780:	685b      	ldr	r3, [r3, #4]
 800e782:	687a      	ldr	r2, [r7, #4]
 800e784:	6852      	ldr	r2, [r2, #4]
 800e786:	b2d2      	uxtb	r2, r2
 800e788:	4611      	mov	r1, r2
 800e78a:	6878      	ldr	r0, [r7, #4]
 800e78c:	4798      	blx	r3
 800e78e:	4603      	mov	r3, r0
 800e790:	2b00      	cmp	r3, #0
 800e792:	d001      	beq.n	800e798 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800e794:	2303      	movs	r3, #3
 800e796:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e798:	2340      	movs	r3, #64	@ 0x40
 800e79a:	2200      	movs	r2, #0
 800e79c:	2100      	movs	r1, #0
 800e79e:	6878      	ldr	r0, [r7, #4]
 800e7a0:	f004 f96f 	bl	8012a82 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	2201      	movs	r2, #1
 800e7a8:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	2240      	movs	r2, #64	@ 0x40
 800e7b0:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e7b4:	2340      	movs	r3, #64	@ 0x40
 800e7b6:	2200      	movs	r2, #0
 800e7b8:	2180      	movs	r1, #128	@ 0x80
 800e7ba:	6878      	ldr	r0, [r7, #4]
 800e7bc:	f004 f961 	bl	8012a82 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	2201      	movs	r2, #1
 800e7c4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	2240      	movs	r2, #64	@ 0x40
 800e7cc:	841a      	strh	r2, [r3, #32]

  return ret;
 800e7ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7d0:	4618      	mov	r0, r3
 800e7d2:	3710      	adds	r7, #16
 800e7d4:	46bd      	mov	sp, r7
 800e7d6:	bd80      	pop	{r7, pc}

0800e7d8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e7d8:	b480      	push	{r7}
 800e7da:	b083      	sub	sp, #12
 800e7dc:	af00      	add	r7, sp, #0
 800e7de:	6078      	str	r0, [r7, #4]
 800e7e0:	460b      	mov	r3, r1
 800e7e2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	78fa      	ldrb	r2, [r7, #3]
 800e7e8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e7ea:	2300      	movs	r3, #0
}
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	370c      	adds	r7, #12
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f6:	4770      	bx	lr

0800e7f8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e7f8:	b480      	push	{r7}
 800e7fa:	b083      	sub	sp, #12
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e806:	b2db      	uxtb	r3, r3
 800e808:	2b04      	cmp	r3, #4
 800e80a:	d006      	beq.n	800e81a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e812:	b2da      	uxtb	r2, r3
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	2204      	movs	r2, #4
 800e81e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800e822:	2300      	movs	r3, #0
}
 800e824:	4618      	mov	r0, r3
 800e826:	370c      	adds	r7, #12
 800e828:	46bd      	mov	sp, r7
 800e82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e82e:	4770      	bx	lr

0800e830 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e830:	b480      	push	{r7}
 800e832:	b083      	sub	sp, #12
 800e834:	af00      	add	r7, sp, #0
 800e836:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e83e:	b2db      	uxtb	r3, r3
 800e840:	2b04      	cmp	r3, #4
 800e842:	d106      	bne.n	800e852 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e84a:	b2da      	uxtb	r2, r3
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e852:	2300      	movs	r3, #0
}
 800e854:	4618      	mov	r0, r3
 800e856:	370c      	adds	r7, #12
 800e858:	46bd      	mov	sp, r7
 800e85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e85e:	4770      	bx	lr

0800e860 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e860:	b580      	push	{r7, lr}
 800e862:	b082      	sub	sp, #8
 800e864:	af00      	add	r7, sp, #0
 800e866:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e86e:	b2db      	uxtb	r3, r3
 800e870:	2b03      	cmp	r3, #3
 800e872:	d110      	bne.n	800e896 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d00b      	beq.n	800e896 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e884:	69db      	ldr	r3, [r3, #28]
 800e886:	2b00      	cmp	r3, #0
 800e888:	d005      	beq.n	800e896 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e890:	69db      	ldr	r3, [r3, #28]
 800e892:	6878      	ldr	r0, [r7, #4]
 800e894:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800e896:	2300      	movs	r3, #0
}
 800e898:	4618      	mov	r0, r3
 800e89a:	3708      	adds	r7, #8
 800e89c:	46bd      	mov	sp, r7
 800e89e:	bd80      	pop	{r7, pc}

0800e8a0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800e8a0:	b580      	push	{r7, lr}
 800e8a2:	b082      	sub	sp, #8
 800e8a4:	af00      	add	r7, sp, #0
 800e8a6:	6078      	str	r0, [r7, #4]
 800e8a8:	460b      	mov	r3, r1
 800e8aa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	32ae      	adds	r2, #174	@ 0xae
 800e8b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d101      	bne.n	800e8c2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800e8be:	2303      	movs	r3, #3
 800e8c0:	e01c      	b.n	800e8fc <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e8c8:	b2db      	uxtb	r3, r3
 800e8ca:	2b03      	cmp	r3, #3
 800e8cc:	d115      	bne.n	800e8fa <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	32ae      	adds	r2, #174	@ 0xae
 800e8d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8dc:	6a1b      	ldr	r3, [r3, #32]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d00b      	beq.n	800e8fa <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	32ae      	adds	r2, #174	@ 0xae
 800e8ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8f0:	6a1b      	ldr	r3, [r3, #32]
 800e8f2:	78fa      	ldrb	r2, [r7, #3]
 800e8f4:	4611      	mov	r1, r2
 800e8f6:	6878      	ldr	r0, [r7, #4]
 800e8f8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e8fa:	2300      	movs	r3, #0
}
 800e8fc:	4618      	mov	r0, r3
 800e8fe:	3708      	adds	r7, #8
 800e900:	46bd      	mov	sp, r7
 800e902:	bd80      	pop	{r7, pc}

0800e904 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e904:	b580      	push	{r7, lr}
 800e906:	b082      	sub	sp, #8
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
 800e90c:	460b      	mov	r3, r1
 800e90e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	32ae      	adds	r2, #174	@ 0xae
 800e91a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d101      	bne.n	800e926 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800e922:	2303      	movs	r3, #3
 800e924:	e01c      	b.n	800e960 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e92c:	b2db      	uxtb	r3, r3
 800e92e:	2b03      	cmp	r3, #3
 800e930:	d115      	bne.n	800e95e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	32ae      	adds	r2, #174	@ 0xae
 800e93c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e942:	2b00      	cmp	r3, #0
 800e944:	d00b      	beq.n	800e95e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	32ae      	adds	r2, #174	@ 0xae
 800e950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e956:	78fa      	ldrb	r2, [r7, #3]
 800e958:	4611      	mov	r1, r2
 800e95a:	6878      	ldr	r0, [r7, #4]
 800e95c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e95e:	2300      	movs	r3, #0
}
 800e960:	4618      	mov	r0, r3
 800e962:	3708      	adds	r7, #8
 800e964:	46bd      	mov	sp, r7
 800e966:	bd80      	pop	{r7, pc}

0800e968 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e968:	b480      	push	{r7}
 800e96a:	b083      	sub	sp, #12
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e970:	2300      	movs	r3, #0
}
 800e972:	4618      	mov	r0, r3
 800e974:	370c      	adds	r7, #12
 800e976:	46bd      	mov	sp, r7
 800e978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97c:	4770      	bx	lr

0800e97e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e97e:	b580      	push	{r7, lr}
 800e980:	b084      	sub	sp, #16
 800e982:	af00      	add	r7, sp, #0
 800e984:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800e986:	2300      	movs	r3, #0
 800e988:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	2201      	movs	r2, #1
 800e98e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d00e      	beq.n	800e9ba <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e9a2:	685b      	ldr	r3, [r3, #4]
 800e9a4:	687a      	ldr	r2, [r7, #4]
 800e9a6:	6852      	ldr	r2, [r2, #4]
 800e9a8:	b2d2      	uxtb	r2, r2
 800e9aa:	4611      	mov	r1, r2
 800e9ac:	6878      	ldr	r0, [r7, #4]
 800e9ae:	4798      	blx	r3
 800e9b0:	4603      	mov	r3, r0
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d001      	beq.n	800e9ba <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800e9b6:	2303      	movs	r3, #3
 800e9b8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e9ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9bc:	4618      	mov	r0, r3
 800e9be:	3710      	adds	r7, #16
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	bd80      	pop	{r7, pc}

0800e9c4 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e9c4:	b480      	push	{r7}
 800e9c6:	b083      	sub	sp, #12
 800e9c8:	af00      	add	r7, sp, #0
 800e9ca:	6078      	str	r0, [r7, #4]
 800e9cc:	460b      	mov	r3, r1
 800e9ce:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e9d0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e9d2:	4618      	mov	r0, r3
 800e9d4:	370c      	adds	r7, #12
 800e9d6:	46bd      	mov	sp, r7
 800e9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9dc:	4770      	bx	lr

0800e9de <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e9de:	b480      	push	{r7}
 800e9e0:	b083      	sub	sp, #12
 800e9e2:	af00      	add	r7, sp, #0
 800e9e4:	6078      	str	r0, [r7, #4]
 800e9e6:	460b      	mov	r3, r1
 800e9e8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e9ea:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	370c      	adds	r7, #12
 800e9f0:	46bd      	mov	sp, r7
 800e9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9f6:	4770      	bx	lr

0800e9f8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800e9f8:	b580      	push	{r7, lr}
 800e9fa:	b086      	sub	sp, #24
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	6078      	str	r0, [r7, #4]
 800ea00:	460b      	mov	r3, r1
 800ea02:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800ea0c:	2300      	movs	r3, #0
 800ea0e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	885b      	ldrh	r3, [r3, #2]
 800ea14:	b29b      	uxth	r3, r3
 800ea16:	68fa      	ldr	r2, [r7, #12]
 800ea18:	7812      	ldrb	r2, [r2, #0]
 800ea1a:	4293      	cmp	r3, r2
 800ea1c:	d91f      	bls.n	800ea5e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	781b      	ldrb	r3, [r3, #0]
 800ea22:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800ea24:	e013      	b.n	800ea4e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800ea26:	f107 030a 	add.w	r3, r7, #10
 800ea2a:	4619      	mov	r1, r3
 800ea2c:	6978      	ldr	r0, [r7, #20]
 800ea2e:	f000 f81b 	bl	800ea68 <USBD_GetNextDesc>
 800ea32:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ea34:	697b      	ldr	r3, [r7, #20]
 800ea36:	785b      	ldrb	r3, [r3, #1]
 800ea38:	2b05      	cmp	r3, #5
 800ea3a:	d108      	bne.n	800ea4e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800ea3c:	697b      	ldr	r3, [r7, #20]
 800ea3e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800ea40:	693b      	ldr	r3, [r7, #16]
 800ea42:	789b      	ldrb	r3, [r3, #2]
 800ea44:	78fa      	ldrb	r2, [r7, #3]
 800ea46:	429a      	cmp	r2, r3
 800ea48:	d008      	beq.n	800ea5c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800ea4a:	2300      	movs	r3, #0
 800ea4c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	885b      	ldrh	r3, [r3, #2]
 800ea52:	b29a      	uxth	r2, r3
 800ea54:	897b      	ldrh	r3, [r7, #10]
 800ea56:	429a      	cmp	r2, r3
 800ea58:	d8e5      	bhi.n	800ea26 <USBD_GetEpDesc+0x2e>
 800ea5a:	e000      	b.n	800ea5e <USBD_GetEpDesc+0x66>
          break;
 800ea5c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800ea5e:	693b      	ldr	r3, [r7, #16]
}
 800ea60:	4618      	mov	r0, r3
 800ea62:	3718      	adds	r7, #24
 800ea64:	46bd      	mov	sp, r7
 800ea66:	bd80      	pop	{r7, pc}

0800ea68 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800ea68:	b480      	push	{r7}
 800ea6a:	b085      	sub	sp, #20
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	6078      	str	r0, [r7, #4]
 800ea70:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800ea76:	683b      	ldr	r3, [r7, #0]
 800ea78:	881b      	ldrh	r3, [r3, #0]
 800ea7a:	68fa      	ldr	r2, [r7, #12]
 800ea7c:	7812      	ldrb	r2, [r2, #0]
 800ea7e:	4413      	add	r3, r2
 800ea80:	b29a      	uxth	r2, r3
 800ea82:	683b      	ldr	r3, [r7, #0]
 800ea84:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	781b      	ldrb	r3, [r3, #0]
 800ea8a:	461a      	mov	r2, r3
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	4413      	add	r3, r2
 800ea90:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ea92:	68fb      	ldr	r3, [r7, #12]
}
 800ea94:	4618      	mov	r0, r3
 800ea96:	3714      	adds	r7, #20
 800ea98:	46bd      	mov	sp, r7
 800ea9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea9e:	4770      	bx	lr

0800eaa0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800eaa0:	b480      	push	{r7}
 800eaa2:	b087      	sub	sp, #28
 800eaa4:	af00      	add	r7, sp, #0
 800eaa6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800eaac:	697b      	ldr	r3, [r7, #20]
 800eaae:	781b      	ldrb	r3, [r3, #0]
 800eab0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800eab2:	697b      	ldr	r3, [r7, #20]
 800eab4:	3301      	adds	r3, #1
 800eab6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800eab8:	697b      	ldr	r3, [r7, #20]
 800eaba:	781b      	ldrb	r3, [r3, #0]
 800eabc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800eabe:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800eac2:	021b      	lsls	r3, r3, #8
 800eac4:	b21a      	sxth	r2, r3
 800eac6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800eaca:	4313      	orrs	r3, r2
 800eacc:	b21b      	sxth	r3, r3
 800eace:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ead0:	89fb      	ldrh	r3, [r7, #14]
}
 800ead2:	4618      	mov	r0, r3
 800ead4:	371c      	adds	r7, #28
 800ead6:	46bd      	mov	sp, r7
 800ead8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eadc:	4770      	bx	lr
	...

0800eae0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eae0:	b580      	push	{r7, lr}
 800eae2:	b084      	sub	sp, #16
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	6078      	str	r0, [r7, #4]
 800eae8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800eaea:	2300      	movs	r3, #0
 800eaec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eaee:	683b      	ldr	r3, [r7, #0]
 800eaf0:	781b      	ldrb	r3, [r3, #0]
 800eaf2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800eaf6:	2b40      	cmp	r3, #64	@ 0x40
 800eaf8:	d005      	beq.n	800eb06 <USBD_StdDevReq+0x26>
 800eafa:	2b40      	cmp	r3, #64	@ 0x40
 800eafc:	d857      	bhi.n	800ebae <USBD_StdDevReq+0xce>
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d00f      	beq.n	800eb22 <USBD_StdDevReq+0x42>
 800eb02:	2b20      	cmp	r3, #32
 800eb04:	d153      	bne.n	800ebae <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	32ae      	adds	r2, #174	@ 0xae
 800eb10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb14:	689b      	ldr	r3, [r3, #8]
 800eb16:	6839      	ldr	r1, [r7, #0]
 800eb18:	6878      	ldr	r0, [r7, #4]
 800eb1a:	4798      	blx	r3
 800eb1c:	4603      	mov	r3, r0
 800eb1e:	73fb      	strb	r3, [r7, #15]
      break;
 800eb20:	e04a      	b.n	800ebb8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800eb22:	683b      	ldr	r3, [r7, #0]
 800eb24:	785b      	ldrb	r3, [r3, #1]
 800eb26:	2b09      	cmp	r3, #9
 800eb28:	d83b      	bhi.n	800eba2 <USBD_StdDevReq+0xc2>
 800eb2a:	a201      	add	r2, pc, #4	@ (adr r2, 800eb30 <USBD_StdDevReq+0x50>)
 800eb2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb30:	0800eb85 	.word	0x0800eb85
 800eb34:	0800eb99 	.word	0x0800eb99
 800eb38:	0800eba3 	.word	0x0800eba3
 800eb3c:	0800eb8f 	.word	0x0800eb8f
 800eb40:	0800eba3 	.word	0x0800eba3
 800eb44:	0800eb63 	.word	0x0800eb63
 800eb48:	0800eb59 	.word	0x0800eb59
 800eb4c:	0800eba3 	.word	0x0800eba3
 800eb50:	0800eb7b 	.word	0x0800eb7b
 800eb54:	0800eb6d 	.word	0x0800eb6d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800eb58:	6839      	ldr	r1, [r7, #0]
 800eb5a:	6878      	ldr	r0, [r7, #4]
 800eb5c:	f000 fa3e 	bl	800efdc <USBD_GetDescriptor>
          break;
 800eb60:	e024      	b.n	800ebac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800eb62:	6839      	ldr	r1, [r7, #0]
 800eb64:	6878      	ldr	r0, [r7, #4]
 800eb66:	f000 fba3 	bl	800f2b0 <USBD_SetAddress>
          break;
 800eb6a:	e01f      	b.n	800ebac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800eb6c:	6839      	ldr	r1, [r7, #0]
 800eb6e:	6878      	ldr	r0, [r7, #4]
 800eb70:	f000 fbe2 	bl	800f338 <USBD_SetConfig>
 800eb74:	4603      	mov	r3, r0
 800eb76:	73fb      	strb	r3, [r7, #15]
          break;
 800eb78:	e018      	b.n	800ebac <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800eb7a:	6839      	ldr	r1, [r7, #0]
 800eb7c:	6878      	ldr	r0, [r7, #4]
 800eb7e:	f000 fc85 	bl	800f48c <USBD_GetConfig>
          break;
 800eb82:	e013      	b.n	800ebac <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800eb84:	6839      	ldr	r1, [r7, #0]
 800eb86:	6878      	ldr	r0, [r7, #4]
 800eb88:	f000 fcb6 	bl	800f4f8 <USBD_GetStatus>
          break;
 800eb8c:	e00e      	b.n	800ebac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800eb8e:	6839      	ldr	r1, [r7, #0]
 800eb90:	6878      	ldr	r0, [r7, #4]
 800eb92:	f000 fce5 	bl	800f560 <USBD_SetFeature>
          break;
 800eb96:	e009      	b.n	800ebac <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800eb98:	6839      	ldr	r1, [r7, #0]
 800eb9a:	6878      	ldr	r0, [r7, #4]
 800eb9c:	f000 fd09 	bl	800f5b2 <USBD_ClrFeature>
          break;
 800eba0:	e004      	b.n	800ebac <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800eba2:	6839      	ldr	r1, [r7, #0]
 800eba4:	6878      	ldr	r0, [r7, #4]
 800eba6:	f000 fd60 	bl	800f66a <USBD_CtlError>
          break;
 800ebaa:	bf00      	nop
      }
      break;
 800ebac:	e004      	b.n	800ebb8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800ebae:	6839      	ldr	r1, [r7, #0]
 800ebb0:	6878      	ldr	r0, [r7, #4]
 800ebb2:	f000 fd5a 	bl	800f66a <USBD_CtlError>
      break;
 800ebb6:	bf00      	nop
  }

  return ret;
 800ebb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebba:	4618      	mov	r0, r3
 800ebbc:	3710      	adds	r7, #16
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	bd80      	pop	{r7, pc}
 800ebc2:	bf00      	nop

0800ebc4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ebc4:	b580      	push	{r7, lr}
 800ebc6:	b084      	sub	sp, #16
 800ebc8:	af00      	add	r7, sp, #0
 800ebca:	6078      	str	r0, [r7, #4]
 800ebcc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ebce:	2300      	movs	r3, #0
 800ebd0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ebd2:	683b      	ldr	r3, [r7, #0]
 800ebd4:	781b      	ldrb	r3, [r3, #0]
 800ebd6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ebda:	2b40      	cmp	r3, #64	@ 0x40
 800ebdc:	d005      	beq.n	800ebea <USBD_StdItfReq+0x26>
 800ebde:	2b40      	cmp	r3, #64	@ 0x40
 800ebe0:	d852      	bhi.n	800ec88 <USBD_StdItfReq+0xc4>
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d001      	beq.n	800ebea <USBD_StdItfReq+0x26>
 800ebe6:	2b20      	cmp	r3, #32
 800ebe8:	d14e      	bne.n	800ec88 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ebf0:	b2db      	uxtb	r3, r3
 800ebf2:	3b01      	subs	r3, #1
 800ebf4:	2b02      	cmp	r3, #2
 800ebf6:	d840      	bhi.n	800ec7a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ebf8:	683b      	ldr	r3, [r7, #0]
 800ebfa:	889b      	ldrh	r3, [r3, #4]
 800ebfc:	b2db      	uxtb	r3, r3
 800ebfe:	2b01      	cmp	r3, #1
 800ec00:	d836      	bhi.n	800ec70 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ec02:	683b      	ldr	r3, [r7, #0]
 800ec04:	889b      	ldrh	r3, [r3, #4]
 800ec06:	b2db      	uxtb	r3, r3
 800ec08:	4619      	mov	r1, r3
 800ec0a:	6878      	ldr	r0, [r7, #4]
 800ec0c:	f7ff feda 	bl	800e9c4 <USBD_CoreFindIF>
 800ec10:	4603      	mov	r3, r0
 800ec12:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ec14:	7bbb      	ldrb	r3, [r7, #14]
 800ec16:	2bff      	cmp	r3, #255	@ 0xff
 800ec18:	d01d      	beq.n	800ec56 <USBD_StdItfReq+0x92>
 800ec1a:	7bbb      	ldrb	r3, [r7, #14]
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d11a      	bne.n	800ec56 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ec20:	7bba      	ldrb	r2, [r7, #14]
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	32ae      	adds	r2, #174	@ 0xae
 800ec26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec2a:	689b      	ldr	r3, [r3, #8]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d00f      	beq.n	800ec50 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ec30:	7bba      	ldrb	r2, [r7, #14]
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ec38:	7bba      	ldrb	r2, [r7, #14]
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	32ae      	adds	r2, #174	@ 0xae
 800ec3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec42:	689b      	ldr	r3, [r3, #8]
 800ec44:	6839      	ldr	r1, [r7, #0]
 800ec46:	6878      	ldr	r0, [r7, #4]
 800ec48:	4798      	blx	r3
 800ec4a:	4603      	mov	r3, r0
 800ec4c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ec4e:	e004      	b.n	800ec5a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ec50:	2303      	movs	r3, #3
 800ec52:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ec54:	e001      	b.n	800ec5a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ec56:	2303      	movs	r3, #3
 800ec58:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ec5a:	683b      	ldr	r3, [r7, #0]
 800ec5c:	88db      	ldrh	r3, [r3, #6]
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d110      	bne.n	800ec84 <USBD_StdItfReq+0xc0>
 800ec62:	7bfb      	ldrb	r3, [r7, #15]
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d10d      	bne.n	800ec84 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ec68:	6878      	ldr	r0, [r7, #4]
 800ec6a:	f000 fddc 	bl	800f826 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ec6e:	e009      	b.n	800ec84 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800ec70:	6839      	ldr	r1, [r7, #0]
 800ec72:	6878      	ldr	r0, [r7, #4]
 800ec74:	f000 fcf9 	bl	800f66a <USBD_CtlError>
          break;
 800ec78:	e004      	b.n	800ec84 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ec7a:	6839      	ldr	r1, [r7, #0]
 800ec7c:	6878      	ldr	r0, [r7, #4]
 800ec7e:	f000 fcf4 	bl	800f66a <USBD_CtlError>
          break;
 800ec82:	e000      	b.n	800ec86 <USBD_StdItfReq+0xc2>
          break;
 800ec84:	bf00      	nop
      }
      break;
 800ec86:	e004      	b.n	800ec92 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ec88:	6839      	ldr	r1, [r7, #0]
 800ec8a:	6878      	ldr	r0, [r7, #4]
 800ec8c:	f000 fced 	bl	800f66a <USBD_CtlError>
      break;
 800ec90:	bf00      	nop
  }

  return ret;
 800ec92:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec94:	4618      	mov	r0, r3
 800ec96:	3710      	adds	r7, #16
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	bd80      	pop	{r7, pc}

0800ec9c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ec9c:	b580      	push	{r7, lr}
 800ec9e:	b084      	sub	sp, #16
 800eca0:	af00      	add	r7, sp, #0
 800eca2:	6078      	str	r0, [r7, #4]
 800eca4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800eca6:	2300      	movs	r3, #0
 800eca8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800ecaa:	683b      	ldr	r3, [r7, #0]
 800ecac:	889b      	ldrh	r3, [r3, #4]
 800ecae:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ecb0:	683b      	ldr	r3, [r7, #0]
 800ecb2:	781b      	ldrb	r3, [r3, #0]
 800ecb4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ecb8:	2b40      	cmp	r3, #64	@ 0x40
 800ecba:	d007      	beq.n	800eccc <USBD_StdEPReq+0x30>
 800ecbc:	2b40      	cmp	r3, #64	@ 0x40
 800ecbe:	f200 8181 	bhi.w	800efc4 <USBD_StdEPReq+0x328>
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d02a      	beq.n	800ed1c <USBD_StdEPReq+0x80>
 800ecc6:	2b20      	cmp	r3, #32
 800ecc8:	f040 817c 	bne.w	800efc4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800eccc:	7bbb      	ldrb	r3, [r7, #14]
 800ecce:	4619      	mov	r1, r3
 800ecd0:	6878      	ldr	r0, [r7, #4]
 800ecd2:	f7ff fe84 	bl	800e9de <USBD_CoreFindEP>
 800ecd6:	4603      	mov	r3, r0
 800ecd8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ecda:	7b7b      	ldrb	r3, [r7, #13]
 800ecdc:	2bff      	cmp	r3, #255	@ 0xff
 800ecde:	f000 8176 	beq.w	800efce <USBD_StdEPReq+0x332>
 800ece2:	7b7b      	ldrb	r3, [r7, #13]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	f040 8172 	bne.w	800efce <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800ecea:	7b7a      	ldrb	r2, [r7, #13]
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800ecf2:	7b7a      	ldrb	r2, [r7, #13]
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	32ae      	adds	r2, #174	@ 0xae
 800ecf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ecfc:	689b      	ldr	r3, [r3, #8]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	f000 8165 	beq.w	800efce <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ed04:	7b7a      	ldrb	r2, [r7, #13]
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	32ae      	adds	r2, #174	@ 0xae
 800ed0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed0e:	689b      	ldr	r3, [r3, #8]
 800ed10:	6839      	ldr	r1, [r7, #0]
 800ed12:	6878      	ldr	r0, [r7, #4]
 800ed14:	4798      	blx	r3
 800ed16:	4603      	mov	r3, r0
 800ed18:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ed1a:	e158      	b.n	800efce <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ed1c:	683b      	ldr	r3, [r7, #0]
 800ed1e:	785b      	ldrb	r3, [r3, #1]
 800ed20:	2b03      	cmp	r3, #3
 800ed22:	d008      	beq.n	800ed36 <USBD_StdEPReq+0x9a>
 800ed24:	2b03      	cmp	r3, #3
 800ed26:	f300 8147 	bgt.w	800efb8 <USBD_StdEPReq+0x31c>
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	f000 809b 	beq.w	800ee66 <USBD_StdEPReq+0x1ca>
 800ed30:	2b01      	cmp	r3, #1
 800ed32:	d03c      	beq.n	800edae <USBD_StdEPReq+0x112>
 800ed34:	e140      	b.n	800efb8 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed3c:	b2db      	uxtb	r3, r3
 800ed3e:	2b02      	cmp	r3, #2
 800ed40:	d002      	beq.n	800ed48 <USBD_StdEPReq+0xac>
 800ed42:	2b03      	cmp	r3, #3
 800ed44:	d016      	beq.n	800ed74 <USBD_StdEPReq+0xd8>
 800ed46:	e02c      	b.n	800eda2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ed48:	7bbb      	ldrb	r3, [r7, #14]
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d00d      	beq.n	800ed6a <USBD_StdEPReq+0xce>
 800ed4e:	7bbb      	ldrb	r3, [r7, #14]
 800ed50:	2b80      	cmp	r3, #128	@ 0x80
 800ed52:	d00a      	beq.n	800ed6a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ed54:	7bbb      	ldrb	r3, [r7, #14]
 800ed56:	4619      	mov	r1, r3
 800ed58:	6878      	ldr	r0, [r7, #4]
 800ed5a:	f003 fed7 	bl	8012b0c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ed5e:	2180      	movs	r1, #128	@ 0x80
 800ed60:	6878      	ldr	r0, [r7, #4]
 800ed62:	f003 fed3 	bl	8012b0c <USBD_LL_StallEP>
 800ed66:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ed68:	e020      	b.n	800edac <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800ed6a:	6839      	ldr	r1, [r7, #0]
 800ed6c:	6878      	ldr	r0, [r7, #4]
 800ed6e:	f000 fc7c 	bl	800f66a <USBD_CtlError>
              break;
 800ed72:	e01b      	b.n	800edac <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ed74:	683b      	ldr	r3, [r7, #0]
 800ed76:	885b      	ldrh	r3, [r3, #2]
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d10e      	bne.n	800ed9a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ed7c:	7bbb      	ldrb	r3, [r7, #14]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d00b      	beq.n	800ed9a <USBD_StdEPReq+0xfe>
 800ed82:	7bbb      	ldrb	r3, [r7, #14]
 800ed84:	2b80      	cmp	r3, #128	@ 0x80
 800ed86:	d008      	beq.n	800ed9a <USBD_StdEPReq+0xfe>
 800ed88:	683b      	ldr	r3, [r7, #0]
 800ed8a:	88db      	ldrh	r3, [r3, #6]
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d104      	bne.n	800ed9a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ed90:	7bbb      	ldrb	r3, [r7, #14]
 800ed92:	4619      	mov	r1, r3
 800ed94:	6878      	ldr	r0, [r7, #4]
 800ed96:	f003 feb9 	bl	8012b0c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ed9a:	6878      	ldr	r0, [r7, #4]
 800ed9c:	f000 fd43 	bl	800f826 <USBD_CtlSendStatus>

              break;
 800eda0:	e004      	b.n	800edac <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800eda2:	6839      	ldr	r1, [r7, #0]
 800eda4:	6878      	ldr	r0, [r7, #4]
 800eda6:	f000 fc60 	bl	800f66a <USBD_CtlError>
              break;
 800edaa:	bf00      	nop
          }
          break;
 800edac:	e109      	b.n	800efc2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800edb4:	b2db      	uxtb	r3, r3
 800edb6:	2b02      	cmp	r3, #2
 800edb8:	d002      	beq.n	800edc0 <USBD_StdEPReq+0x124>
 800edba:	2b03      	cmp	r3, #3
 800edbc:	d016      	beq.n	800edec <USBD_StdEPReq+0x150>
 800edbe:	e04b      	b.n	800ee58 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800edc0:	7bbb      	ldrb	r3, [r7, #14]
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d00d      	beq.n	800ede2 <USBD_StdEPReq+0x146>
 800edc6:	7bbb      	ldrb	r3, [r7, #14]
 800edc8:	2b80      	cmp	r3, #128	@ 0x80
 800edca:	d00a      	beq.n	800ede2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800edcc:	7bbb      	ldrb	r3, [r7, #14]
 800edce:	4619      	mov	r1, r3
 800edd0:	6878      	ldr	r0, [r7, #4]
 800edd2:	f003 fe9b 	bl	8012b0c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800edd6:	2180      	movs	r1, #128	@ 0x80
 800edd8:	6878      	ldr	r0, [r7, #4]
 800edda:	f003 fe97 	bl	8012b0c <USBD_LL_StallEP>
 800edde:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ede0:	e040      	b.n	800ee64 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800ede2:	6839      	ldr	r1, [r7, #0]
 800ede4:	6878      	ldr	r0, [r7, #4]
 800ede6:	f000 fc40 	bl	800f66a <USBD_CtlError>
              break;
 800edea:	e03b      	b.n	800ee64 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800edec:	683b      	ldr	r3, [r7, #0]
 800edee:	885b      	ldrh	r3, [r3, #2]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d136      	bne.n	800ee62 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800edf4:	7bbb      	ldrb	r3, [r7, #14]
 800edf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d004      	beq.n	800ee08 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800edfe:	7bbb      	ldrb	r3, [r7, #14]
 800ee00:	4619      	mov	r1, r3
 800ee02:	6878      	ldr	r0, [r7, #4]
 800ee04:	f003 fea1 	bl	8012b4a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ee08:	6878      	ldr	r0, [r7, #4]
 800ee0a:	f000 fd0c 	bl	800f826 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ee0e:	7bbb      	ldrb	r3, [r7, #14]
 800ee10:	4619      	mov	r1, r3
 800ee12:	6878      	ldr	r0, [r7, #4]
 800ee14:	f7ff fde3 	bl	800e9de <USBD_CoreFindEP>
 800ee18:	4603      	mov	r3, r0
 800ee1a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ee1c:	7b7b      	ldrb	r3, [r7, #13]
 800ee1e:	2bff      	cmp	r3, #255	@ 0xff
 800ee20:	d01f      	beq.n	800ee62 <USBD_StdEPReq+0x1c6>
 800ee22:	7b7b      	ldrb	r3, [r7, #13]
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d11c      	bne.n	800ee62 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ee28:	7b7a      	ldrb	r2, [r7, #13]
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ee30:	7b7a      	ldrb	r2, [r7, #13]
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	32ae      	adds	r2, #174	@ 0xae
 800ee36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee3a:	689b      	ldr	r3, [r3, #8]
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d010      	beq.n	800ee62 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ee40:	7b7a      	ldrb	r2, [r7, #13]
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	32ae      	adds	r2, #174	@ 0xae
 800ee46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee4a:	689b      	ldr	r3, [r3, #8]
 800ee4c:	6839      	ldr	r1, [r7, #0]
 800ee4e:	6878      	ldr	r0, [r7, #4]
 800ee50:	4798      	blx	r3
 800ee52:	4603      	mov	r3, r0
 800ee54:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ee56:	e004      	b.n	800ee62 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ee58:	6839      	ldr	r1, [r7, #0]
 800ee5a:	6878      	ldr	r0, [r7, #4]
 800ee5c:	f000 fc05 	bl	800f66a <USBD_CtlError>
              break;
 800ee60:	e000      	b.n	800ee64 <USBD_StdEPReq+0x1c8>
              break;
 800ee62:	bf00      	nop
          }
          break;
 800ee64:	e0ad      	b.n	800efc2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee6c:	b2db      	uxtb	r3, r3
 800ee6e:	2b02      	cmp	r3, #2
 800ee70:	d002      	beq.n	800ee78 <USBD_StdEPReq+0x1dc>
 800ee72:	2b03      	cmp	r3, #3
 800ee74:	d033      	beq.n	800eede <USBD_StdEPReq+0x242>
 800ee76:	e099      	b.n	800efac <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ee78:	7bbb      	ldrb	r3, [r7, #14]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d007      	beq.n	800ee8e <USBD_StdEPReq+0x1f2>
 800ee7e:	7bbb      	ldrb	r3, [r7, #14]
 800ee80:	2b80      	cmp	r3, #128	@ 0x80
 800ee82:	d004      	beq.n	800ee8e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ee84:	6839      	ldr	r1, [r7, #0]
 800ee86:	6878      	ldr	r0, [r7, #4]
 800ee88:	f000 fbef 	bl	800f66a <USBD_CtlError>
                break;
 800ee8c:	e093      	b.n	800efb6 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ee8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	da0b      	bge.n	800eeae <USBD_StdEPReq+0x212>
 800ee96:	7bbb      	ldrb	r3, [r7, #14]
 800ee98:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ee9c:	4613      	mov	r3, r2
 800ee9e:	009b      	lsls	r3, r3, #2
 800eea0:	4413      	add	r3, r2
 800eea2:	009b      	lsls	r3, r3, #2
 800eea4:	3310      	adds	r3, #16
 800eea6:	687a      	ldr	r2, [r7, #4]
 800eea8:	4413      	add	r3, r2
 800eeaa:	3304      	adds	r3, #4
 800eeac:	e00b      	b.n	800eec6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800eeae:	7bbb      	ldrb	r3, [r7, #14]
 800eeb0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800eeb4:	4613      	mov	r3, r2
 800eeb6:	009b      	lsls	r3, r3, #2
 800eeb8:	4413      	add	r3, r2
 800eeba:	009b      	lsls	r3, r3, #2
 800eebc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800eec0:	687a      	ldr	r2, [r7, #4]
 800eec2:	4413      	add	r3, r2
 800eec4:	3304      	adds	r3, #4
 800eec6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800eec8:	68bb      	ldr	r3, [r7, #8]
 800eeca:	2200      	movs	r2, #0
 800eecc:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800eece:	68bb      	ldr	r3, [r7, #8]
 800eed0:	330e      	adds	r3, #14
 800eed2:	2202      	movs	r2, #2
 800eed4:	4619      	mov	r1, r3
 800eed6:	6878      	ldr	r0, [r7, #4]
 800eed8:	f000 fc44 	bl	800f764 <USBD_CtlSendData>
              break;
 800eedc:	e06b      	b.n	800efb6 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800eede:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	da11      	bge.n	800ef0a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800eee6:	7bbb      	ldrb	r3, [r7, #14]
 800eee8:	f003 020f 	and.w	r2, r3, #15
 800eeec:	6879      	ldr	r1, [r7, #4]
 800eeee:	4613      	mov	r3, r2
 800eef0:	009b      	lsls	r3, r3, #2
 800eef2:	4413      	add	r3, r2
 800eef4:	009b      	lsls	r3, r3, #2
 800eef6:	440b      	add	r3, r1
 800eef8:	3323      	adds	r3, #35	@ 0x23
 800eefa:	781b      	ldrb	r3, [r3, #0]
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d117      	bne.n	800ef30 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800ef00:	6839      	ldr	r1, [r7, #0]
 800ef02:	6878      	ldr	r0, [r7, #4]
 800ef04:	f000 fbb1 	bl	800f66a <USBD_CtlError>
                  break;
 800ef08:	e055      	b.n	800efb6 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ef0a:	7bbb      	ldrb	r3, [r7, #14]
 800ef0c:	f003 020f 	and.w	r2, r3, #15
 800ef10:	6879      	ldr	r1, [r7, #4]
 800ef12:	4613      	mov	r3, r2
 800ef14:	009b      	lsls	r3, r3, #2
 800ef16:	4413      	add	r3, r2
 800ef18:	009b      	lsls	r3, r3, #2
 800ef1a:	440b      	add	r3, r1
 800ef1c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ef20:	781b      	ldrb	r3, [r3, #0]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d104      	bne.n	800ef30 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800ef26:	6839      	ldr	r1, [r7, #0]
 800ef28:	6878      	ldr	r0, [r7, #4]
 800ef2a:	f000 fb9e 	bl	800f66a <USBD_CtlError>
                  break;
 800ef2e:	e042      	b.n	800efb6 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ef30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	da0b      	bge.n	800ef50 <USBD_StdEPReq+0x2b4>
 800ef38:	7bbb      	ldrb	r3, [r7, #14]
 800ef3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ef3e:	4613      	mov	r3, r2
 800ef40:	009b      	lsls	r3, r3, #2
 800ef42:	4413      	add	r3, r2
 800ef44:	009b      	lsls	r3, r3, #2
 800ef46:	3310      	adds	r3, #16
 800ef48:	687a      	ldr	r2, [r7, #4]
 800ef4a:	4413      	add	r3, r2
 800ef4c:	3304      	adds	r3, #4
 800ef4e:	e00b      	b.n	800ef68 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ef50:	7bbb      	ldrb	r3, [r7, #14]
 800ef52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ef56:	4613      	mov	r3, r2
 800ef58:	009b      	lsls	r3, r3, #2
 800ef5a:	4413      	add	r3, r2
 800ef5c:	009b      	lsls	r3, r3, #2
 800ef5e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ef62:	687a      	ldr	r2, [r7, #4]
 800ef64:	4413      	add	r3, r2
 800ef66:	3304      	adds	r3, #4
 800ef68:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ef6a:	7bbb      	ldrb	r3, [r7, #14]
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d002      	beq.n	800ef76 <USBD_StdEPReq+0x2da>
 800ef70:	7bbb      	ldrb	r3, [r7, #14]
 800ef72:	2b80      	cmp	r3, #128	@ 0x80
 800ef74:	d103      	bne.n	800ef7e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800ef76:	68bb      	ldr	r3, [r7, #8]
 800ef78:	2200      	movs	r2, #0
 800ef7a:	739a      	strb	r2, [r3, #14]
 800ef7c:	e00e      	b.n	800ef9c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ef7e:	7bbb      	ldrb	r3, [r7, #14]
 800ef80:	4619      	mov	r1, r3
 800ef82:	6878      	ldr	r0, [r7, #4]
 800ef84:	f003 fe00 	bl	8012b88 <USBD_LL_IsStallEP>
 800ef88:	4603      	mov	r3, r0
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d003      	beq.n	800ef96 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800ef8e:	68bb      	ldr	r3, [r7, #8]
 800ef90:	2201      	movs	r2, #1
 800ef92:	739a      	strb	r2, [r3, #14]
 800ef94:	e002      	b.n	800ef9c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800ef96:	68bb      	ldr	r3, [r7, #8]
 800ef98:	2200      	movs	r2, #0
 800ef9a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ef9c:	68bb      	ldr	r3, [r7, #8]
 800ef9e:	330e      	adds	r3, #14
 800efa0:	2202      	movs	r2, #2
 800efa2:	4619      	mov	r1, r3
 800efa4:	6878      	ldr	r0, [r7, #4]
 800efa6:	f000 fbdd 	bl	800f764 <USBD_CtlSendData>
              break;
 800efaa:	e004      	b.n	800efb6 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800efac:	6839      	ldr	r1, [r7, #0]
 800efae:	6878      	ldr	r0, [r7, #4]
 800efb0:	f000 fb5b 	bl	800f66a <USBD_CtlError>
              break;
 800efb4:	bf00      	nop
          }
          break;
 800efb6:	e004      	b.n	800efc2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800efb8:	6839      	ldr	r1, [r7, #0]
 800efba:	6878      	ldr	r0, [r7, #4]
 800efbc:	f000 fb55 	bl	800f66a <USBD_CtlError>
          break;
 800efc0:	bf00      	nop
      }
      break;
 800efc2:	e005      	b.n	800efd0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800efc4:	6839      	ldr	r1, [r7, #0]
 800efc6:	6878      	ldr	r0, [r7, #4]
 800efc8:	f000 fb4f 	bl	800f66a <USBD_CtlError>
      break;
 800efcc:	e000      	b.n	800efd0 <USBD_StdEPReq+0x334>
      break;
 800efce:	bf00      	nop
  }

  return ret;
 800efd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800efd2:	4618      	mov	r0, r3
 800efd4:	3710      	adds	r7, #16
 800efd6:	46bd      	mov	sp, r7
 800efd8:	bd80      	pop	{r7, pc}
	...

0800efdc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800efdc:	b580      	push	{r7, lr}
 800efde:	b084      	sub	sp, #16
 800efe0:	af00      	add	r7, sp, #0
 800efe2:	6078      	str	r0, [r7, #4]
 800efe4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800efe6:	2300      	movs	r3, #0
 800efe8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800efea:	2300      	movs	r3, #0
 800efec:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800efee:	2300      	movs	r3, #0
 800eff0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800eff2:	683b      	ldr	r3, [r7, #0]
 800eff4:	885b      	ldrh	r3, [r3, #2]
 800eff6:	0a1b      	lsrs	r3, r3, #8
 800eff8:	b29b      	uxth	r3, r3
 800effa:	3b01      	subs	r3, #1
 800effc:	2b06      	cmp	r3, #6
 800effe:	f200 8128 	bhi.w	800f252 <USBD_GetDescriptor+0x276>
 800f002:	a201      	add	r2, pc, #4	@ (adr r2, 800f008 <USBD_GetDescriptor+0x2c>)
 800f004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f008:	0800f025 	.word	0x0800f025
 800f00c:	0800f03d 	.word	0x0800f03d
 800f010:	0800f07d 	.word	0x0800f07d
 800f014:	0800f253 	.word	0x0800f253
 800f018:	0800f253 	.word	0x0800f253
 800f01c:	0800f1f3 	.word	0x0800f1f3
 800f020:	0800f21f 	.word	0x0800f21f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	687a      	ldr	r2, [r7, #4]
 800f02e:	7c12      	ldrb	r2, [r2, #16]
 800f030:	f107 0108 	add.w	r1, r7, #8
 800f034:	4610      	mov	r0, r2
 800f036:	4798      	blx	r3
 800f038:	60f8      	str	r0, [r7, #12]
      break;
 800f03a:	e112      	b.n	800f262 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	7c1b      	ldrb	r3, [r3, #16]
 800f040:	2b00      	cmp	r3, #0
 800f042:	d10d      	bne.n	800f060 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f04a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f04c:	f107 0208 	add.w	r2, r7, #8
 800f050:	4610      	mov	r0, r2
 800f052:	4798      	blx	r3
 800f054:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	3301      	adds	r3, #1
 800f05a:	2202      	movs	r2, #2
 800f05c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f05e:	e100      	b.n	800f262 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f068:	f107 0208 	add.w	r2, r7, #8
 800f06c:	4610      	mov	r0, r2
 800f06e:	4798      	blx	r3
 800f070:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	3301      	adds	r3, #1
 800f076:	2202      	movs	r2, #2
 800f078:	701a      	strb	r2, [r3, #0]
      break;
 800f07a:	e0f2      	b.n	800f262 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f07c:	683b      	ldr	r3, [r7, #0]
 800f07e:	885b      	ldrh	r3, [r3, #2]
 800f080:	b2db      	uxtb	r3, r3
 800f082:	2b05      	cmp	r3, #5
 800f084:	f200 80ac 	bhi.w	800f1e0 <USBD_GetDescriptor+0x204>
 800f088:	a201      	add	r2, pc, #4	@ (adr r2, 800f090 <USBD_GetDescriptor+0xb4>)
 800f08a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f08e:	bf00      	nop
 800f090:	0800f0a9 	.word	0x0800f0a9
 800f094:	0800f0dd 	.word	0x0800f0dd
 800f098:	0800f111 	.word	0x0800f111
 800f09c:	0800f145 	.word	0x0800f145
 800f0a0:	0800f179 	.word	0x0800f179
 800f0a4:	0800f1ad 	.word	0x0800f1ad
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f0ae:	685b      	ldr	r3, [r3, #4]
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d00b      	beq.n	800f0cc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f0ba:	685b      	ldr	r3, [r3, #4]
 800f0bc:	687a      	ldr	r2, [r7, #4]
 800f0be:	7c12      	ldrb	r2, [r2, #16]
 800f0c0:	f107 0108 	add.w	r1, r7, #8
 800f0c4:	4610      	mov	r0, r2
 800f0c6:	4798      	blx	r3
 800f0c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f0ca:	e091      	b.n	800f1f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f0cc:	6839      	ldr	r1, [r7, #0]
 800f0ce:	6878      	ldr	r0, [r7, #4]
 800f0d0:	f000 facb 	bl	800f66a <USBD_CtlError>
            err++;
 800f0d4:	7afb      	ldrb	r3, [r7, #11]
 800f0d6:	3301      	adds	r3, #1
 800f0d8:	72fb      	strb	r3, [r7, #11]
          break;
 800f0da:	e089      	b.n	800f1f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f0e2:	689b      	ldr	r3, [r3, #8]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d00b      	beq.n	800f100 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f0ee:	689b      	ldr	r3, [r3, #8]
 800f0f0:	687a      	ldr	r2, [r7, #4]
 800f0f2:	7c12      	ldrb	r2, [r2, #16]
 800f0f4:	f107 0108 	add.w	r1, r7, #8
 800f0f8:	4610      	mov	r0, r2
 800f0fa:	4798      	blx	r3
 800f0fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f0fe:	e077      	b.n	800f1f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f100:	6839      	ldr	r1, [r7, #0]
 800f102:	6878      	ldr	r0, [r7, #4]
 800f104:	f000 fab1 	bl	800f66a <USBD_CtlError>
            err++;
 800f108:	7afb      	ldrb	r3, [r7, #11]
 800f10a:	3301      	adds	r3, #1
 800f10c:	72fb      	strb	r3, [r7, #11]
          break;
 800f10e:	e06f      	b.n	800f1f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f116:	68db      	ldr	r3, [r3, #12]
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d00b      	beq.n	800f134 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f122:	68db      	ldr	r3, [r3, #12]
 800f124:	687a      	ldr	r2, [r7, #4]
 800f126:	7c12      	ldrb	r2, [r2, #16]
 800f128:	f107 0108 	add.w	r1, r7, #8
 800f12c:	4610      	mov	r0, r2
 800f12e:	4798      	blx	r3
 800f130:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f132:	e05d      	b.n	800f1f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f134:	6839      	ldr	r1, [r7, #0]
 800f136:	6878      	ldr	r0, [r7, #4]
 800f138:	f000 fa97 	bl	800f66a <USBD_CtlError>
            err++;
 800f13c:	7afb      	ldrb	r3, [r7, #11]
 800f13e:	3301      	adds	r3, #1
 800f140:	72fb      	strb	r3, [r7, #11]
          break;
 800f142:	e055      	b.n	800f1f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f14a:	691b      	ldr	r3, [r3, #16]
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d00b      	beq.n	800f168 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f156:	691b      	ldr	r3, [r3, #16]
 800f158:	687a      	ldr	r2, [r7, #4]
 800f15a:	7c12      	ldrb	r2, [r2, #16]
 800f15c:	f107 0108 	add.w	r1, r7, #8
 800f160:	4610      	mov	r0, r2
 800f162:	4798      	blx	r3
 800f164:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f166:	e043      	b.n	800f1f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f168:	6839      	ldr	r1, [r7, #0]
 800f16a:	6878      	ldr	r0, [r7, #4]
 800f16c:	f000 fa7d 	bl	800f66a <USBD_CtlError>
            err++;
 800f170:	7afb      	ldrb	r3, [r7, #11]
 800f172:	3301      	adds	r3, #1
 800f174:	72fb      	strb	r3, [r7, #11]
          break;
 800f176:	e03b      	b.n	800f1f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f17e:	695b      	ldr	r3, [r3, #20]
 800f180:	2b00      	cmp	r3, #0
 800f182:	d00b      	beq.n	800f19c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f18a:	695b      	ldr	r3, [r3, #20]
 800f18c:	687a      	ldr	r2, [r7, #4]
 800f18e:	7c12      	ldrb	r2, [r2, #16]
 800f190:	f107 0108 	add.w	r1, r7, #8
 800f194:	4610      	mov	r0, r2
 800f196:	4798      	blx	r3
 800f198:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f19a:	e029      	b.n	800f1f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f19c:	6839      	ldr	r1, [r7, #0]
 800f19e:	6878      	ldr	r0, [r7, #4]
 800f1a0:	f000 fa63 	bl	800f66a <USBD_CtlError>
            err++;
 800f1a4:	7afb      	ldrb	r3, [r7, #11]
 800f1a6:	3301      	adds	r3, #1
 800f1a8:	72fb      	strb	r3, [r7, #11]
          break;
 800f1aa:	e021      	b.n	800f1f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f1b2:	699b      	ldr	r3, [r3, #24]
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d00b      	beq.n	800f1d0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f1be:	699b      	ldr	r3, [r3, #24]
 800f1c0:	687a      	ldr	r2, [r7, #4]
 800f1c2:	7c12      	ldrb	r2, [r2, #16]
 800f1c4:	f107 0108 	add.w	r1, r7, #8
 800f1c8:	4610      	mov	r0, r2
 800f1ca:	4798      	blx	r3
 800f1cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f1ce:	e00f      	b.n	800f1f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f1d0:	6839      	ldr	r1, [r7, #0]
 800f1d2:	6878      	ldr	r0, [r7, #4]
 800f1d4:	f000 fa49 	bl	800f66a <USBD_CtlError>
            err++;
 800f1d8:	7afb      	ldrb	r3, [r7, #11]
 800f1da:	3301      	adds	r3, #1
 800f1dc:	72fb      	strb	r3, [r7, #11]
          break;
 800f1de:	e007      	b.n	800f1f0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f1e0:	6839      	ldr	r1, [r7, #0]
 800f1e2:	6878      	ldr	r0, [r7, #4]
 800f1e4:	f000 fa41 	bl	800f66a <USBD_CtlError>
          err++;
 800f1e8:	7afb      	ldrb	r3, [r7, #11]
 800f1ea:	3301      	adds	r3, #1
 800f1ec:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800f1ee:	bf00      	nop
      }
      break;
 800f1f0:	e037      	b.n	800f262 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	7c1b      	ldrb	r3, [r3, #16]
 800f1f6:	2b00      	cmp	r3, #0
 800f1f8:	d109      	bne.n	800f20e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f202:	f107 0208 	add.w	r2, r7, #8
 800f206:	4610      	mov	r0, r2
 800f208:	4798      	blx	r3
 800f20a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f20c:	e029      	b.n	800f262 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f20e:	6839      	ldr	r1, [r7, #0]
 800f210:	6878      	ldr	r0, [r7, #4]
 800f212:	f000 fa2a 	bl	800f66a <USBD_CtlError>
        err++;
 800f216:	7afb      	ldrb	r3, [r7, #11]
 800f218:	3301      	adds	r3, #1
 800f21a:	72fb      	strb	r3, [r7, #11]
      break;
 800f21c:	e021      	b.n	800f262 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	7c1b      	ldrb	r3, [r3, #16]
 800f222:	2b00      	cmp	r3, #0
 800f224:	d10d      	bne.n	800f242 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f22c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f22e:	f107 0208 	add.w	r2, r7, #8
 800f232:	4610      	mov	r0, r2
 800f234:	4798      	blx	r3
 800f236:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	3301      	adds	r3, #1
 800f23c:	2207      	movs	r2, #7
 800f23e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f240:	e00f      	b.n	800f262 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f242:	6839      	ldr	r1, [r7, #0]
 800f244:	6878      	ldr	r0, [r7, #4]
 800f246:	f000 fa10 	bl	800f66a <USBD_CtlError>
        err++;
 800f24a:	7afb      	ldrb	r3, [r7, #11]
 800f24c:	3301      	adds	r3, #1
 800f24e:	72fb      	strb	r3, [r7, #11]
      break;
 800f250:	e007      	b.n	800f262 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800f252:	6839      	ldr	r1, [r7, #0]
 800f254:	6878      	ldr	r0, [r7, #4]
 800f256:	f000 fa08 	bl	800f66a <USBD_CtlError>
      err++;
 800f25a:	7afb      	ldrb	r3, [r7, #11]
 800f25c:	3301      	adds	r3, #1
 800f25e:	72fb      	strb	r3, [r7, #11]
      break;
 800f260:	bf00      	nop
  }

  if (err != 0U)
 800f262:	7afb      	ldrb	r3, [r7, #11]
 800f264:	2b00      	cmp	r3, #0
 800f266:	d11e      	bne.n	800f2a6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800f268:	683b      	ldr	r3, [r7, #0]
 800f26a:	88db      	ldrh	r3, [r3, #6]
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d016      	beq.n	800f29e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800f270:	893b      	ldrh	r3, [r7, #8]
 800f272:	2b00      	cmp	r3, #0
 800f274:	d00e      	beq.n	800f294 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800f276:	683b      	ldr	r3, [r7, #0]
 800f278:	88da      	ldrh	r2, [r3, #6]
 800f27a:	893b      	ldrh	r3, [r7, #8]
 800f27c:	4293      	cmp	r3, r2
 800f27e:	bf28      	it	cs
 800f280:	4613      	movcs	r3, r2
 800f282:	b29b      	uxth	r3, r3
 800f284:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f286:	893b      	ldrh	r3, [r7, #8]
 800f288:	461a      	mov	r2, r3
 800f28a:	68f9      	ldr	r1, [r7, #12]
 800f28c:	6878      	ldr	r0, [r7, #4]
 800f28e:	f000 fa69 	bl	800f764 <USBD_CtlSendData>
 800f292:	e009      	b.n	800f2a8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f294:	6839      	ldr	r1, [r7, #0]
 800f296:	6878      	ldr	r0, [r7, #4]
 800f298:	f000 f9e7 	bl	800f66a <USBD_CtlError>
 800f29c:	e004      	b.n	800f2a8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f29e:	6878      	ldr	r0, [r7, #4]
 800f2a0:	f000 fac1 	bl	800f826 <USBD_CtlSendStatus>
 800f2a4:	e000      	b.n	800f2a8 <USBD_GetDescriptor+0x2cc>
    return;
 800f2a6:	bf00      	nop
  }
}
 800f2a8:	3710      	adds	r7, #16
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bd80      	pop	{r7, pc}
 800f2ae:	bf00      	nop

0800f2b0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f2b0:	b580      	push	{r7, lr}
 800f2b2:	b084      	sub	sp, #16
 800f2b4:	af00      	add	r7, sp, #0
 800f2b6:	6078      	str	r0, [r7, #4]
 800f2b8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f2ba:	683b      	ldr	r3, [r7, #0]
 800f2bc:	889b      	ldrh	r3, [r3, #4]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d131      	bne.n	800f326 <USBD_SetAddress+0x76>
 800f2c2:	683b      	ldr	r3, [r7, #0]
 800f2c4:	88db      	ldrh	r3, [r3, #6]
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d12d      	bne.n	800f326 <USBD_SetAddress+0x76>
 800f2ca:	683b      	ldr	r3, [r7, #0]
 800f2cc:	885b      	ldrh	r3, [r3, #2]
 800f2ce:	2b7f      	cmp	r3, #127	@ 0x7f
 800f2d0:	d829      	bhi.n	800f326 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f2d2:	683b      	ldr	r3, [r7, #0]
 800f2d4:	885b      	ldrh	r3, [r3, #2]
 800f2d6:	b2db      	uxtb	r3, r3
 800f2d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f2dc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f2e4:	b2db      	uxtb	r3, r3
 800f2e6:	2b03      	cmp	r3, #3
 800f2e8:	d104      	bne.n	800f2f4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f2ea:	6839      	ldr	r1, [r7, #0]
 800f2ec:	6878      	ldr	r0, [r7, #4]
 800f2ee:	f000 f9bc 	bl	800f66a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f2f2:	e01d      	b.n	800f330 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	7bfa      	ldrb	r2, [r7, #15]
 800f2f8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f2fc:	7bfb      	ldrb	r3, [r7, #15]
 800f2fe:	4619      	mov	r1, r3
 800f300:	6878      	ldr	r0, [r7, #4]
 800f302:	f003 fc6d 	bl	8012be0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f306:	6878      	ldr	r0, [r7, #4]
 800f308:	f000 fa8d 	bl	800f826 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f30c:	7bfb      	ldrb	r3, [r7, #15]
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d004      	beq.n	800f31c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	2202      	movs	r2, #2
 800f316:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f31a:	e009      	b.n	800f330 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	2201      	movs	r2, #1
 800f320:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f324:	e004      	b.n	800f330 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f326:	6839      	ldr	r1, [r7, #0]
 800f328:	6878      	ldr	r0, [r7, #4]
 800f32a:	f000 f99e 	bl	800f66a <USBD_CtlError>
  }
}
 800f32e:	bf00      	nop
 800f330:	bf00      	nop
 800f332:	3710      	adds	r7, #16
 800f334:	46bd      	mov	sp, r7
 800f336:	bd80      	pop	{r7, pc}

0800f338 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f338:	b580      	push	{r7, lr}
 800f33a:	b084      	sub	sp, #16
 800f33c:	af00      	add	r7, sp, #0
 800f33e:	6078      	str	r0, [r7, #4]
 800f340:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f342:	2300      	movs	r3, #0
 800f344:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f346:	683b      	ldr	r3, [r7, #0]
 800f348:	885b      	ldrh	r3, [r3, #2]
 800f34a:	b2da      	uxtb	r2, r3
 800f34c:	4b4e      	ldr	r3, [pc, #312]	@ (800f488 <USBD_SetConfig+0x150>)
 800f34e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f350:	4b4d      	ldr	r3, [pc, #308]	@ (800f488 <USBD_SetConfig+0x150>)
 800f352:	781b      	ldrb	r3, [r3, #0]
 800f354:	2b01      	cmp	r3, #1
 800f356:	d905      	bls.n	800f364 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f358:	6839      	ldr	r1, [r7, #0]
 800f35a:	6878      	ldr	r0, [r7, #4]
 800f35c:	f000 f985 	bl	800f66a <USBD_CtlError>
    return USBD_FAIL;
 800f360:	2303      	movs	r3, #3
 800f362:	e08c      	b.n	800f47e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f36a:	b2db      	uxtb	r3, r3
 800f36c:	2b02      	cmp	r3, #2
 800f36e:	d002      	beq.n	800f376 <USBD_SetConfig+0x3e>
 800f370:	2b03      	cmp	r3, #3
 800f372:	d029      	beq.n	800f3c8 <USBD_SetConfig+0x90>
 800f374:	e075      	b.n	800f462 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f376:	4b44      	ldr	r3, [pc, #272]	@ (800f488 <USBD_SetConfig+0x150>)
 800f378:	781b      	ldrb	r3, [r3, #0]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d020      	beq.n	800f3c0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800f37e:	4b42      	ldr	r3, [pc, #264]	@ (800f488 <USBD_SetConfig+0x150>)
 800f380:	781b      	ldrb	r3, [r3, #0]
 800f382:	461a      	mov	r2, r3
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f388:	4b3f      	ldr	r3, [pc, #252]	@ (800f488 <USBD_SetConfig+0x150>)
 800f38a:	781b      	ldrb	r3, [r3, #0]
 800f38c:	4619      	mov	r1, r3
 800f38e:	6878      	ldr	r0, [r7, #4]
 800f390:	f7fe ffcd 	bl	800e32e <USBD_SetClassConfig>
 800f394:	4603      	mov	r3, r0
 800f396:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f398:	7bfb      	ldrb	r3, [r7, #15]
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d008      	beq.n	800f3b0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800f39e:	6839      	ldr	r1, [r7, #0]
 800f3a0:	6878      	ldr	r0, [r7, #4]
 800f3a2:	f000 f962 	bl	800f66a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	2202      	movs	r2, #2
 800f3aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f3ae:	e065      	b.n	800f47c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f3b0:	6878      	ldr	r0, [r7, #4]
 800f3b2:	f000 fa38 	bl	800f826 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	2203      	movs	r2, #3
 800f3ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f3be:	e05d      	b.n	800f47c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f3c0:	6878      	ldr	r0, [r7, #4]
 800f3c2:	f000 fa30 	bl	800f826 <USBD_CtlSendStatus>
      break;
 800f3c6:	e059      	b.n	800f47c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f3c8:	4b2f      	ldr	r3, [pc, #188]	@ (800f488 <USBD_SetConfig+0x150>)
 800f3ca:	781b      	ldrb	r3, [r3, #0]
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d112      	bne.n	800f3f6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	2202      	movs	r2, #2
 800f3d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800f3d8:	4b2b      	ldr	r3, [pc, #172]	@ (800f488 <USBD_SetConfig+0x150>)
 800f3da:	781b      	ldrb	r3, [r3, #0]
 800f3dc:	461a      	mov	r2, r3
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f3e2:	4b29      	ldr	r3, [pc, #164]	@ (800f488 <USBD_SetConfig+0x150>)
 800f3e4:	781b      	ldrb	r3, [r3, #0]
 800f3e6:	4619      	mov	r1, r3
 800f3e8:	6878      	ldr	r0, [r7, #4]
 800f3ea:	f7fe ffbc 	bl	800e366 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f3ee:	6878      	ldr	r0, [r7, #4]
 800f3f0:	f000 fa19 	bl	800f826 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f3f4:	e042      	b.n	800f47c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800f3f6:	4b24      	ldr	r3, [pc, #144]	@ (800f488 <USBD_SetConfig+0x150>)
 800f3f8:	781b      	ldrb	r3, [r3, #0]
 800f3fa:	461a      	mov	r2, r3
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	685b      	ldr	r3, [r3, #4]
 800f400:	429a      	cmp	r2, r3
 800f402:	d02a      	beq.n	800f45a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	685b      	ldr	r3, [r3, #4]
 800f408:	b2db      	uxtb	r3, r3
 800f40a:	4619      	mov	r1, r3
 800f40c:	6878      	ldr	r0, [r7, #4]
 800f40e:	f7fe ffaa 	bl	800e366 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f412:	4b1d      	ldr	r3, [pc, #116]	@ (800f488 <USBD_SetConfig+0x150>)
 800f414:	781b      	ldrb	r3, [r3, #0]
 800f416:	461a      	mov	r2, r3
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f41c:	4b1a      	ldr	r3, [pc, #104]	@ (800f488 <USBD_SetConfig+0x150>)
 800f41e:	781b      	ldrb	r3, [r3, #0]
 800f420:	4619      	mov	r1, r3
 800f422:	6878      	ldr	r0, [r7, #4]
 800f424:	f7fe ff83 	bl	800e32e <USBD_SetClassConfig>
 800f428:	4603      	mov	r3, r0
 800f42a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f42c:	7bfb      	ldrb	r3, [r7, #15]
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d00f      	beq.n	800f452 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800f432:	6839      	ldr	r1, [r7, #0]
 800f434:	6878      	ldr	r0, [r7, #4]
 800f436:	f000 f918 	bl	800f66a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	685b      	ldr	r3, [r3, #4]
 800f43e:	b2db      	uxtb	r3, r3
 800f440:	4619      	mov	r1, r3
 800f442:	6878      	ldr	r0, [r7, #4]
 800f444:	f7fe ff8f 	bl	800e366 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	2202      	movs	r2, #2
 800f44c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f450:	e014      	b.n	800f47c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f452:	6878      	ldr	r0, [r7, #4]
 800f454:	f000 f9e7 	bl	800f826 <USBD_CtlSendStatus>
      break;
 800f458:	e010      	b.n	800f47c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f45a:	6878      	ldr	r0, [r7, #4]
 800f45c:	f000 f9e3 	bl	800f826 <USBD_CtlSendStatus>
      break;
 800f460:	e00c      	b.n	800f47c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800f462:	6839      	ldr	r1, [r7, #0]
 800f464:	6878      	ldr	r0, [r7, #4]
 800f466:	f000 f900 	bl	800f66a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f46a:	4b07      	ldr	r3, [pc, #28]	@ (800f488 <USBD_SetConfig+0x150>)
 800f46c:	781b      	ldrb	r3, [r3, #0]
 800f46e:	4619      	mov	r1, r3
 800f470:	6878      	ldr	r0, [r7, #4]
 800f472:	f7fe ff78 	bl	800e366 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f476:	2303      	movs	r3, #3
 800f478:	73fb      	strb	r3, [r7, #15]
      break;
 800f47a:	bf00      	nop
  }

  return ret;
 800f47c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f47e:	4618      	mov	r0, r3
 800f480:	3710      	adds	r7, #16
 800f482:	46bd      	mov	sp, r7
 800f484:	bd80      	pop	{r7, pc}
 800f486:	bf00      	nop
 800f488:	20001200 	.word	0x20001200

0800f48c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f48c:	b580      	push	{r7, lr}
 800f48e:	b082      	sub	sp, #8
 800f490:	af00      	add	r7, sp, #0
 800f492:	6078      	str	r0, [r7, #4]
 800f494:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f496:	683b      	ldr	r3, [r7, #0]
 800f498:	88db      	ldrh	r3, [r3, #6]
 800f49a:	2b01      	cmp	r3, #1
 800f49c:	d004      	beq.n	800f4a8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f49e:	6839      	ldr	r1, [r7, #0]
 800f4a0:	6878      	ldr	r0, [r7, #4]
 800f4a2:	f000 f8e2 	bl	800f66a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f4a6:	e023      	b.n	800f4f0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f4ae:	b2db      	uxtb	r3, r3
 800f4b0:	2b02      	cmp	r3, #2
 800f4b2:	dc02      	bgt.n	800f4ba <USBD_GetConfig+0x2e>
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	dc03      	bgt.n	800f4c0 <USBD_GetConfig+0x34>
 800f4b8:	e015      	b.n	800f4e6 <USBD_GetConfig+0x5a>
 800f4ba:	2b03      	cmp	r3, #3
 800f4bc:	d00b      	beq.n	800f4d6 <USBD_GetConfig+0x4a>
 800f4be:	e012      	b.n	800f4e6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	2200      	movs	r2, #0
 800f4c4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	3308      	adds	r3, #8
 800f4ca:	2201      	movs	r2, #1
 800f4cc:	4619      	mov	r1, r3
 800f4ce:	6878      	ldr	r0, [r7, #4]
 800f4d0:	f000 f948 	bl	800f764 <USBD_CtlSendData>
        break;
 800f4d4:	e00c      	b.n	800f4f0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	3304      	adds	r3, #4
 800f4da:	2201      	movs	r2, #1
 800f4dc:	4619      	mov	r1, r3
 800f4de:	6878      	ldr	r0, [r7, #4]
 800f4e0:	f000 f940 	bl	800f764 <USBD_CtlSendData>
        break;
 800f4e4:	e004      	b.n	800f4f0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f4e6:	6839      	ldr	r1, [r7, #0]
 800f4e8:	6878      	ldr	r0, [r7, #4]
 800f4ea:	f000 f8be 	bl	800f66a <USBD_CtlError>
        break;
 800f4ee:	bf00      	nop
}
 800f4f0:	bf00      	nop
 800f4f2:	3708      	adds	r7, #8
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	bd80      	pop	{r7, pc}

0800f4f8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f4f8:	b580      	push	{r7, lr}
 800f4fa:	b082      	sub	sp, #8
 800f4fc:	af00      	add	r7, sp, #0
 800f4fe:	6078      	str	r0, [r7, #4]
 800f500:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f508:	b2db      	uxtb	r3, r3
 800f50a:	3b01      	subs	r3, #1
 800f50c:	2b02      	cmp	r3, #2
 800f50e:	d81e      	bhi.n	800f54e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f510:	683b      	ldr	r3, [r7, #0]
 800f512:	88db      	ldrh	r3, [r3, #6]
 800f514:	2b02      	cmp	r3, #2
 800f516:	d004      	beq.n	800f522 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f518:	6839      	ldr	r1, [r7, #0]
 800f51a:	6878      	ldr	r0, [r7, #4]
 800f51c:	f000 f8a5 	bl	800f66a <USBD_CtlError>
        break;
 800f520:	e01a      	b.n	800f558 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	2201      	movs	r2, #1
 800f526:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d005      	beq.n	800f53e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	68db      	ldr	r3, [r3, #12]
 800f536:	f043 0202 	orr.w	r2, r3, #2
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	330c      	adds	r3, #12
 800f542:	2202      	movs	r2, #2
 800f544:	4619      	mov	r1, r3
 800f546:	6878      	ldr	r0, [r7, #4]
 800f548:	f000 f90c 	bl	800f764 <USBD_CtlSendData>
      break;
 800f54c:	e004      	b.n	800f558 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800f54e:	6839      	ldr	r1, [r7, #0]
 800f550:	6878      	ldr	r0, [r7, #4]
 800f552:	f000 f88a 	bl	800f66a <USBD_CtlError>
      break;
 800f556:	bf00      	nop
  }
}
 800f558:	bf00      	nop
 800f55a:	3708      	adds	r7, #8
 800f55c:	46bd      	mov	sp, r7
 800f55e:	bd80      	pop	{r7, pc}

0800f560 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f560:	b580      	push	{r7, lr}
 800f562:	b082      	sub	sp, #8
 800f564:	af00      	add	r7, sp, #0
 800f566:	6078      	str	r0, [r7, #4]
 800f568:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f56a:	683b      	ldr	r3, [r7, #0]
 800f56c:	885b      	ldrh	r3, [r3, #2]
 800f56e:	2b01      	cmp	r3, #1
 800f570:	d107      	bne.n	800f582 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	2201      	movs	r2, #1
 800f576:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f57a:	6878      	ldr	r0, [r7, #4]
 800f57c:	f000 f953 	bl	800f826 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800f580:	e013      	b.n	800f5aa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800f582:	683b      	ldr	r3, [r7, #0]
 800f584:	885b      	ldrh	r3, [r3, #2]
 800f586:	2b02      	cmp	r3, #2
 800f588:	d10b      	bne.n	800f5a2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800f58a:	683b      	ldr	r3, [r7, #0]
 800f58c:	889b      	ldrh	r3, [r3, #4]
 800f58e:	0a1b      	lsrs	r3, r3, #8
 800f590:	b29b      	uxth	r3, r3
 800f592:	b2da      	uxtb	r2, r3
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800f59a:	6878      	ldr	r0, [r7, #4]
 800f59c:	f000 f943 	bl	800f826 <USBD_CtlSendStatus>
}
 800f5a0:	e003      	b.n	800f5aa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800f5a2:	6839      	ldr	r1, [r7, #0]
 800f5a4:	6878      	ldr	r0, [r7, #4]
 800f5a6:	f000 f860 	bl	800f66a <USBD_CtlError>
}
 800f5aa:	bf00      	nop
 800f5ac:	3708      	adds	r7, #8
 800f5ae:	46bd      	mov	sp, r7
 800f5b0:	bd80      	pop	{r7, pc}

0800f5b2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f5b2:	b580      	push	{r7, lr}
 800f5b4:	b082      	sub	sp, #8
 800f5b6:	af00      	add	r7, sp, #0
 800f5b8:	6078      	str	r0, [r7, #4]
 800f5ba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f5c2:	b2db      	uxtb	r3, r3
 800f5c4:	3b01      	subs	r3, #1
 800f5c6:	2b02      	cmp	r3, #2
 800f5c8:	d80b      	bhi.n	800f5e2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f5ca:	683b      	ldr	r3, [r7, #0]
 800f5cc:	885b      	ldrh	r3, [r3, #2]
 800f5ce:	2b01      	cmp	r3, #1
 800f5d0:	d10c      	bne.n	800f5ec <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	2200      	movs	r2, #0
 800f5d6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f5da:	6878      	ldr	r0, [r7, #4]
 800f5dc:	f000 f923 	bl	800f826 <USBD_CtlSendStatus>
      }
      break;
 800f5e0:	e004      	b.n	800f5ec <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800f5e2:	6839      	ldr	r1, [r7, #0]
 800f5e4:	6878      	ldr	r0, [r7, #4]
 800f5e6:	f000 f840 	bl	800f66a <USBD_CtlError>
      break;
 800f5ea:	e000      	b.n	800f5ee <USBD_ClrFeature+0x3c>
      break;
 800f5ec:	bf00      	nop
  }
}
 800f5ee:	bf00      	nop
 800f5f0:	3708      	adds	r7, #8
 800f5f2:	46bd      	mov	sp, r7
 800f5f4:	bd80      	pop	{r7, pc}

0800f5f6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f5f6:	b580      	push	{r7, lr}
 800f5f8:	b084      	sub	sp, #16
 800f5fa:	af00      	add	r7, sp, #0
 800f5fc:	6078      	str	r0, [r7, #4]
 800f5fe:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f600:	683b      	ldr	r3, [r7, #0]
 800f602:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f604:	68fb      	ldr	r3, [r7, #12]
 800f606:	781a      	ldrb	r2, [r3, #0]
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	3301      	adds	r3, #1
 800f610:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	781a      	ldrb	r2, [r3, #0]
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	3301      	adds	r3, #1
 800f61e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f620:	68f8      	ldr	r0, [r7, #12]
 800f622:	f7ff fa3d 	bl	800eaa0 <SWAPBYTE>
 800f626:	4603      	mov	r3, r0
 800f628:	461a      	mov	r2, r3
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	3301      	adds	r3, #1
 800f632:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	3301      	adds	r3, #1
 800f638:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f63a:	68f8      	ldr	r0, [r7, #12]
 800f63c:	f7ff fa30 	bl	800eaa0 <SWAPBYTE>
 800f640:	4603      	mov	r3, r0
 800f642:	461a      	mov	r2, r3
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	3301      	adds	r3, #1
 800f64c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	3301      	adds	r3, #1
 800f652:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f654:	68f8      	ldr	r0, [r7, #12]
 800f656:	f7ff fa23 	bl	800eaa0 <SWAPBYTE>
 800f65a:	4603      	mov	r3, r0
 800f65c:	461a      	mov	r2, r3
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	80da      	strh	r2, [r3, #6]
}
 800f662:	bf00      	nop
 800f664:	3710      	adds	r7, #16
 800f666:	46bd      	mov	sp, r7
 800f668:	bd80      	pop	{r7, pc}

0800f66a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f66a:	b580      	push	{r7, lr}
 800f66c:	b082      	sub	sp, #8
 800f66e:	af00      	add	r7, sp, #0
 800f670:	6078      	str	r0, [r7, #4]
 800f672:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f674:	2180      	movs	r1, #128	@ 0x80
 800f676:	6878      	ldr	r0, [r7, #4]
 800f678:	f003 fa48 	bl	8012b0c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f67c:	2100      	movs	r1, #0
 800f67e:	6878      	ldr	r0, [r7, #4]
 800f680:	f003 fa44 	bl	8012b0c <USBD_LL_StallEP>
}
 800f684:	bf00      	nop
 800f686:	3708      	adds	r7, #8
 800f688:	46bd      	mov	sp, r7
 800f68a:	bd80      	pop	{r7, pc}

0800f68c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f68c:	b580      	push	{r7, lr}
 800f68e:	b086      	sub	sp, #24
 800f690:	af00      	add	r7, sp, #0
 800f692:	60f8      	str	r0, [r7, #12]
 800f694:	60b9      	str	r1, [r7, #8]
 800f696:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f698:	2300      	movs	r3, #0
 800f69a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d042      	beq.n	800f728 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800f6a6:	6938      	ldr	r0, [r7, #16]
 800f6a8:	f000 f842 	bl	800f730 <USBD_GetLen>
 800f6ac:	4603      	mov	r3, r0
 800f6ae:	3301      	adds	r3, #1
 800f6b0:	005b      	lsls	r3, r3, #1
 800f6b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f6b6:	d808      	bhi.n	800f6ca <USBD_GetString+0x3e>
 800f6b8:	6938      	ldr	r0, [r7, #16]
 800f6ba:	f000 f839 	bl	800f730 <USBD_GetLen>
 800f6be:	4603      	mov	r3, r0
 800f6c0:	3301      	adds	r3, #1
 800f6c2:	b29b      	uxth	r3, r3
 800f6c4:	005b      	lsls	r3, r3, #1
 800f6c6:	b29a      	uxth	r2, r3
 800f6c8:	e001      	b.n	800f6ce <USBD_GetString+0x42>
 800f6ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f6d2:	7dfb      	ldrb	r3, [r7, #23]
 800f6d4:	68ba      	ldr	r2, [r7, #8]
 800f6d6:	4413      	add	r3, r2
 800f6d8:	687a      	ldr	r2, [r7, #4]
 800f6da:	7812      	ldrb	r2, [r2, #0]
 800f6dc:	701a      	strb	r2, [r3, #0]
  idx++;
 800f6de:	7dfb      	ldrb	r3, [r7, #23]
 800f6e0:	3301      	adds	r3, #1
 800f6e2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f6e4:	7dfb      	ldrb	r3, [r7, #23]
 800f6e6:	68ba      	ldr	r2, [r7, #8]
 800f6e8:	4413      	add	r3, r2
 800f6ea:	2203      	movs	r2, #3
 800f6ec:	701a      	strb	r2, [r3, #0]
  idx++;
 800f6ee:	7dfb      	ldrb	r3, [r7, #23]
 800f6f0:	3301      	adds	r3, #1
 800f6f2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f6f4:	e013      	b.n	800f71e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800f6f6:	7dfb      	ldrb	r3, [r7, #23]
 800f6f8:	68ba      	ldr	r2, [r7, #8]
 800f6fa:	4413      	add	r3, r2
 800f6fc:	693a      	ldr	r2, [r7, #16]
 800f6fe:	7812      	ldrb	r2, [r2, #0]
 800f700:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f702:	693b      	ldr	r3, [r7, #16]
 800f704:	3301      	adds	r3, #1
 800f706:	613b      	str	r3, [r7, #16]
    idx++;
 800f708:	7dfb      	ldrb	r3, [r7, #23]
 800f70a:	3301      	adds	r3, #1
 800f70c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f70e:	7dfb      	ldrb	r3, [r7, #23]
 800f710:	68ba      	ldr	r2, [r7, #8]
 800f712:	4413      	add	r3, r2
 800f714:	2200      	movs	r2, #0
 800f716:	701a      	strb	r2, [r3, #0]
    idx++;
 800f718:	7dfb      	ldrb	r3, [r7, #23]
 800f71a:	3301      	adds	r3, #1
 800f71c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f71e:	693b      	ldr	r3, [r7, #16]
 800f720:	781b      	ldrb	r3, [r3, #0]
 800f722:	2b00      	cmp	r3, #0
 800f724:	d1e7      	bne.n	800f6f6 <USBD_GetString+0x6a>
 800f726:	e000      	b.n	800f72a <USBD_GetString+0x9e>
    return;
 800f728:	bf00      	nop
  }
}
 800f72a:	3718      	adds	r7, #24
 800f72c:	46bd      	mov	sp, r7
 800f72e:	bd80      	pop	{r7, pc}

0800f730 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f730:	b480      	push	{r7}
 800f732:	b085      	sub	sp, #20
 800f734:	af00      	add	r7, sp, #0
 800f736:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f738:	2300      	movs	r3, #0
 800f73a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f740:	e005      	b.n	800f74e <USBD_GetLen+0x1e>
  {
    len++;
 800f742:	7bfb      	ldrb	r3, [r7, #15]
 800f744:	3301      	adds	r3, #1
 800f746:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f748:	68bb      	ldr	r3, [r7, #8]
 800f74a:	3301      	adds	r3, #1
 800f74c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f74e:	68bb      	ldr	r3, [r7, #8]
 800f750:	781b      	ldrb	r3, [r3, #0]
 800f752:	2b00      	cmp	r3, #0
 800f754:	d1f5      	bne.n	800f742 <USBD_GetLen+0x12>
  }

  return len;
 800f756:	7bfb      	ldrb	r3, [r7, #15]
}
 800f758:	4618      	mov	r0, r3
 800f75a:	3714      	adds	r7, #20
 800f75c:	46bd      	mov	sp, r7
 800f75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f762:	4770      	bx	lr

0800f764 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f764:	b580      	push	{r7, lr}
 800f766:	b084      	sub	sp, #16
 800f768:	af00      	add	r7, sp, #0
 800f76a:	60f8      	str	r0, [r7, #12]
 800f76c:	60b9      	str	r1, [r7, #8]
 800f76e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	2202      	movs	r2, #2
 800f774:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	687a      	ldr	r2, [r7, #4]
 800f77c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	68ba      	ldr	r2, [r7, #8]
 800f782:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	687a      	ldr	r2, [r7, #4]
 800f788:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	68ba      	ldr	r2, [r7, #8]
 800f78e:	2100      	movs	r1, #0
 800f790:	68f8      	ldr	r0, [r7, #12]
 800f792:	f003 fa44 	bl	8012c1e <USBD_LL_Transmit>

  return USBD_OK;
 800f796:	2300      	movs	r3, #0
}
 800f798:	4618      	mov	r0, r3
 800f79a:	3710      	adds	r7, #16
 800f79c:	46bd      	mov	sp, r7
 800f79e:	bd80      	pop	{r7, pc}

0800f7a0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f7a0:	b580      	push	{r7, lr}
 800f7a2:	b084      	sub	sp, #16
 800f7a4:	af00      	add	r7, sp, #0
 800f7a6:	60f8      	str	r0, [r7, #12]
 800f7a8:	60b9      	str	r1, [r7, #8]
 800f7aa:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	68ba      	ldr	r2, [r7, #8]
 800f7b0:	2100      	movs	r1, #0
 800f7b2:	68f8      	ldr	r0, [r7, #12]
 800f7b4:	f003 fa33 	bl	8012c1e <USBD_LL_Transmit>

  return USBD_OK;
 800f7b8:	2300      	movs	r3, #0
}
 800f7ba:	4618      	mov	r0, r3
 800f7bc:	3710      	adds	r7, #16
 800f7be:	46bd      	mov	sp, r7
 800f7c0:	bd80      	pop	{r7, pc}

0800f7c2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f7c2:	b580      	push	{r7, lr}
 800f7c4:	b084      	sub	sp, #16
 800f7c6:	af00      	add	r7, sp, #0
 800f7c8:	60f8      	str	r0, [r7, #12]
 800f7ca:	60b9      	str	r1, [r7, #8]
 800f7cc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	2203      	movs	r2, #3
 800f7d2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	687a      	ldr	r2, [r7, #4]
 800f7da:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	68ba      	ldr	r2, [r7, #8]
 800f7e2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	687a      	ldr	r2, [r7, #4]
 800f7ea:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	68ba      	ldr	r2, [r7, #8]
 800f7f2:	2100      	movs	r1, #0
 800f7f4:	68f8      	ldr	r0, [r7, #12]
 800f7f6:	f003 fa33 	bl	8012c60 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f7fa:	2300      	movs	r3, #0
}
 800f7fc:	4618      	mov	r0, r3
 800f7fe:	3710      	adds	r7, #16
 800f800:	46bd      	mov	sp, r7
 800f802:	bd80      	pop	{r7, pc}

0800f804 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f804:	b580      	push	{r7, lr}
 800f806:	b084      	sub	sp, #16
 800f808:	af00      	add	r7, sp, #0
 800f80a:	60f8      	str	r0, [r7, #12]
 800f80c:	60b9      	str	r1, [r7, #8]
 800f80e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	68ba      	ldr	r2, [r7, #8]
 800f814:	2100      	movs	r1, #0
 800f816:	68f8      	ldr	r0, [r7, #12]
 800f818:	f003 fa22 	bl	8012c60 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f81c:	2300      	movs	r3, #0
}
 800f81e:	4618      	mov	r0, r3
 800f820:	3710      	adds	r7, #16
 800f822:	46bd      	mov	sp, r7
 800f824:	bd80      	pop	{r7, pc}

0800f826 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f826:	b580      	push	{r7, lr}
 800f828:	b082      	sub	sp, #8
 800f82a:	af00      	add	r7, sp, #0
 800f82c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	2204      	movs	r2, #4
 800f832:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f836:	2300      	movs	r3, #0
 800f838:	2200      	movs	r2, #0
 800f83a:	2100      	movs	r1, #0
 800f83c:	6878      	ldr	r0, [r7, #4]
 800f83e:	f003 f9ee 	bl	8012c1e <USBD_LL_Transmit>

  return USBD_OK;
 800f842:	2300      	movs	r3, #0
}
 800f844:	4618      	mov	r0, r3
 800f846:	3708      	adds	r7, #8
 800f848:	46bd      	mov	sp, r7
 800f84a:	bd80      	pop	{r7, pc}

0800f84c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f84c:	b580      	push	{r7, lr}
 800f84e:	b082      	sub	sp, #8
 800f850:	af00      	add	r7, sp, #0
 800f852:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	2205      	movs	r2, #5
 800f858:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f85c:	2300      	movs	r3, #0
 800f85e:	2200      	movs	r2, #0
 800f860:	2100      	movs	r1, #0
 800f862:	6878      	ldr	r0, [r7, #4]
 800f864:	f003 f9fc 	bl	8012c60 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f868:	2300      	movs	r3, #0
}
 800f86a:	4618      	mov	r0, r3
 800f86c:	3708      	adds	r7, #8
 800f86e:	46bd      	mov	sp, r7
 800f870:	bd80      	pop	{r7, pc}

0800f872 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800f872:	b480      	push	{r7}
 800f874:	b085      	sub	sp, #20
 800f876:	af00      	add	r7, sp, #0
 800f878:	4603      	mov	r3, r0
 800f87a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800f87c:	2300      	movs	r3, #0
 800f87e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800f880:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f884:	2b84      	cmp	r3, #132	@ 0x84
 800f886:	d005      	beq.n	800f894 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800f888:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f88c:	68fb      	ldr	r3, [r7, #12]
 800f88e:	4413      	add	r3, r2
 800f890:	3303      	adds	r3, #3
 800f892:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800f894:	68fb      	ldr	r3, [r7, #12]
}
 800f896:	4618      	mov	r0, r3
 800f898:	3714      	adds	r7, #20
 800f89a:	46bd      	mov	sp, r7
 800f89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a0:	4770      	bx	lr

0800f8a2 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800f8a2:	b480      	push	{r7}
 800f8a4:	b083      	sub	sp, #12
 800f8a6:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f8a8:	f3ef 8305 	mrs	r3, IPSR
 800f8ac:	607b      	str	r3, [r7, #4]
  return(result);
 800f8ae:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	bf14      	ite	ne
 800f8b4:	2301      	movne	r3, #1
 800f8b6:	2300      	moveq	r3, #0
 800f8b8:	b2db      	uxtb	r3, r3
}
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	370c      	adds	r7, #12
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c4:	4770      	bx	lr

0800f8c6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800f8c6:	b580      	push	{r7, lr}
 800f8c8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800f8ca:	f001 f935 	bl	8010b38 <vTaskStartScheduler>
  
  return osOK;
 800f8ce:	2300      	movs	r3, #0
}
 800f8d0:	4618      	mov	r0, r3
 800f8d2:	bd80      	pop	{r7, pc}

0800f8d4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800f8d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f8d6:	b089      	sub	sp, #36	@ 0x24
 800f8d8:	af04      	add	r7, sp, #16
 800f8da:	6078      	str	r0, [r7, #4]
 800f8dc:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	695b      	ldr	r3, [r3, #20]
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d020      	beq.n	800f928 <osThreadCreate+0x54>
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	699b      	ldr	r3, [r3, #24]
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d01c      	beq.n	800f928 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	685c      	ldr	r4, [r3, #4]
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	691e      	ldr	r6, [r3, #16]
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f900:	4618      	mov	r0, r3
 800f902:	f7ff ffb6 	bl	800f872 <makeFreeRtosPriority>
 800f906:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	695b      	ldr	r3, [r3, #20]
 800f90c:	687a      	ldr	r2, [r7, #4]
 800f90e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f910:	9202      	str	r2, [sp, #8]
 800f912:	9301      	str	r3, [sp, #4]
 800f914:	9100      	str	r1, [sp, #0]
 800f916:	683b      	ldr	r3, [r7, #0]
 800f918:	4632      	mov	r2, r6
 800f91a:	4629      	mov	r1, r5
 800f91c:	4620      	mov	r0, r4
 800f91e:	f000 ff3d 	bl	801079c <xTaskCreateStatic>
 800f922:	4603      	mov	r3, r0
 800f924:	60fb      	str	r3, [r7, #12]
 800f926:	e01c      	b.n	800f962 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	685c      	ldr	r4, [r3, #4]
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f934:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f93c:	4618      	mov	r0, r3
 800f93e:	f7ff ff98 	bl	800f872 <makeFreeRtosPriority>
 800f942:	4602      	mov	r2, r0
 800f944:	f107 030c 	add.w	r3, r7, #12
 800f948:	9301      	str	r3, [sp, #4]
 800f94a:	9200      	str	r2, [sp, #0]
 800f94c:	683b      	ldr	r3, [r7, #0]
 800f94e:	4632      	mov	r2, r6
 800f950:	4629      	mov	r1, r5
 800f952:	4620      	mov	r0, r4
 800f954:	f000 ff82 	bl	801085c <xTaskCreate>
 800f958:	4603      	mov	r3, r0
 800f95a:	2b01      	cmp	r3, #1
 800f95c:	d001      	beq.n	800f962 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800f95e:	2300      	movs	r3, #0
 800f960:	e000      	b.n	800f964 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800f962:	68fb      	ldr	r3, [r7, #12]
}
 800f964:	4618      	mov	r0, r3
 800f966:	3714      	adds	r7, #20
 800f968:	46bd      	mov	sp, r7
 800f96a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f96c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800f96c:	b580      	push	{r7, lr}
 800f96e:	b084      	sub	sp, #16
 800f970:	af00      	add	r7, sp, #0
 800f972:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d001      	beq.n	800f982 <osDelay+0x16>
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	e000      	b.n	800f984 <osDelay+0x18>
 800f982:	2301      	movs	r3, #1
 800f984:	4618      	mov	r0, r3
 800f986:	f001 f8a1 	bl	8010acc <vTaskDelay>
  
  return osOK;
 800f98a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800f98c:	4618      	mov	r0, r3
 800f98e:	3710      	adds	r7, #16
 800f990:	46bd      	mov	sp, r7
 800f992:	bd80      	pop	{r7, pc}

0800f994 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800f994:	b580      	push	{r7, lr}
 800f996:	b086      	sub	sp, #24
 800f998:	af02      	add	r7, sp, #8
 800f99a:	6078      	str	r0, [r7, #4]
 800f99c:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	685b      	ldr	r3, [r3, #4]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d00f      	beq.n	800f9c6 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800f9a6:	683b      	ldr	r3, [r7, #0]
 800f9a8:	2b01      	cmp	r3, #1
 800f9aa:	d10a      	bne.n	800f9c2 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	685b      	ldr	r3, [r3, #4]
 800f9b0:	2203      	movs	r2, #3
 800f9b2:	9200      	str	r2, [sp, #0]
 800f9b4:	2200      	movs	r2, #0
 800f9b6:	2100      	movs	r1, #0
 800f9b8:	2001      	movs	r0, #1
 800f9ba:	f000 f9cb 	bl	800fd54 <xQueueGenericCreateStatic>
 800f9be:	4603      	mov	r3, r0
 800f9c0:	e016      	b.n	800f9f0 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800f9c2:	2300      	movs	r3, #0
 800f9c4:	e014      	b.n	800f9f0 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800f9c6:	683b      	ldr	r3, [r7, #0]
 800f9c8:	2b01      	cmp	r3, #1
 800f9ca:	d110      	bne.n	800f9ee <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800f9cc:	2203      	movs	r2, #3
 800f9ce:	2100      	movs	r1, #0
 800f9d0:	2001      	movs	r0, #1
 800f9d2:	f000 fa3c 	bl	800fe4e <xQueueGenericCreate>
 800f9d6:	60f8      	str	r0, [r7, #12]
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d005      	beq.n	800f9ea <osSemaphoreCreate+0x56>
 800f9de:	2300      	movs	r3, #0
 800f9e0:	2200      	movs	r2, #0
 800f9e2:	2100      	movs	r1, #0
 800f9e4:	68f8      	ldr	r0, [r7, #12]
 800f9e6:	f000 fa8d 	bl	800ff04 <xQueueGenericSend>
      return sema;
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	e000      	b.n	800f9f0 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800f9ee:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	3710      	adds	r7, #16
 800f9f4:	46bd      	mov	sp, r7
 800f9f6:	bd80      	pop	{r7, pc}

0800f9f8 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800f9f8:	b580      	push	{r7, lr}
 800f9fa:	b084      	sub	sp, #16
 800f9fc:	af00      	add	r7, sp, #0
 800f9fe:	6078      	str	r0, [r7, #4]
 800fa00:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800fa02:	2300      	movs	r3, #0
 800fa04:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d101      	bne.n	800fa10 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800fa0c:	2380      	movs	r3, #128	@ 0x80
 800fa0e:	e03a      	b.n	800fa86 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800fa10:	2300      	movs	r3, #0
 800fa12:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800fa14:	683b      	ldr	r3, [r7, #0]
 800fa16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa1a:	d103      	bne.n	800fa24 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800fa1c:	f04f 33ff 	mov.w	r3, #4294967295
 800fa20:	60fb      	str	r3, [r7, #12]
 800fa22:	e009      	b.n	800fa38 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800fa24:	683b      	ldr	r3, [r7, #0]
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d006      	beq.n	800fa38 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800fa2a:	683b      	ldr	r3, [r7, #0]
 800fa2c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d101      	bne.n	800fa38 <osSemaphoreWait+0x40>
      ticks = 1;
 800fa34:	2301      	movs	r3, #1
 800fa36:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800fa38:	f7ff ff33 	bl	800f8a2 <inHandlerMode>
 800fa3c:	4603      	mov	r3, r0
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d017      	beq.n	800fa72 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800fa42:	f107 0308 	add.w	r3, r7, #8
 800fa46:	461a      	mov	r2, r3
 800fa48:	2100      	movs	r1, #0
 800fa4a:	6878      	ldr	r0, [r7, #4]
 800fa4c:	f000 fcfc 	bl	8010448 <xQueueReceiveFromISR>
 800fa50:	4603      	mov	r3, r0
 800fa52:	2b01      	cmp	r3, #1
 800fa54:	d001      	beq.n	800fa5a <osSemaphoreWait+0x62>
      return osErrorOS;
 800fa56:	23ff      	movs	r3, #255	@ 0xff
 800fa58:	e015      	b.n	800fa86 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800fa5a:	68bb      	ldr	r3, [r7, #8]
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d011      	beq.n	800fa84 <osSemaphoreWait+0x8c>
 800fa60:	4b0b      	ldr	r3, [pc, #44]	@ (800fa90 <osSemaphoreWait+0x98>)
 800fa62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fa66:	601a      	str	r2, [r3, #0]
 800fa68:	f3bf 8f4f 	dsb	sy
 800fa6c:	f3bf 8f6f 	isb	sy
 800fa70:	e008      	b.n	800fa84 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800fa72:	68f9      	ldr	r1, [r7, #12]
 800fa74:	6878      	ldr	r0, [r7, #4]
 800fa76:	f000 fbd7 	bl	8010228 <xQueueSemaphoreTake>
 800fa7a:	4603      	mov	r3, r0
 800fa7c:	2b01      	cmp	r3, #1
 800fa7e:	d001      	beq.n	800fa84 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800fa80:	23ff      	movs	r3, #255	@ 0xff
 800fa82:	e000      	b.n	800fa86 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800fa84:	2300      	movs	r3, #0
}
 800fa86:	4618      	mov	r0, r3
 800fa88:	3710      	adds	r7, #16
 800fa8a:	46bd      	mov	sp, r7
 800fa8c:	bd80      	pop	{r7, pc}
 800fa8e:	bf00      	nop
 800fa90:	e000ed04 	.word	0xe000ed04

0800fa94 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800fa94:	b580      	push	{r7, lr}
 800fa96:	b084      	sub	sp, #16
 800fa98:	af00      	add	r7, sp, #0
 800fa9a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800fa9c:	2300      	movs	r3, #0
 800fa9e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800faa0:	2300      	movs	r3, #0
 800faa2:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800faa4:	f7ff fefd 	bl	800f8a2 <inHandlerMode>
 800faa8:	4603      	mov	r3, r0
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d016      	beq.n	800fadc <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800faae:	f107 0308 	add.w	r3, r7, #8
 800fab2:	4619      	mov	r1, r3
 800fab4:	6878      	ldr	r0, [r7, #4]
 800fab6:	f000 fb27 	bl	8010108 <xQueueGiveFromISR>
 800faba:	4603      	mov	r3, r0
 800fabc:	2b01      	cmp	r3, #1
 800fabe:	d001      	beq.n	800fac4 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800fac0:	23ff      	movs	r3, #255	@ 0xff
 800fac2:	e017      	b.n	800faf4 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800fac4:	68bb      	ldr	r3, [r7, #8]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d013      	beq.n	800faf2 <osSemaphoreRelease+0x5e>
 800faca:	4b0c      	ldr	r3, [pc, #48]	@ (800fafc <osSemaphoreRelease+0x68>)
 800facc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fad0:	601a      	str	r2, [r3, #0]
 800fad2:	f3bf 8f4f 	dsb	sy
 800fad6:	f3bf 8f6f 	isb	sy
 800fada:	e00a      	b.n	800faf2 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800fadc:	2300      	movs	r3, #0
 800fade:	2200      	movs	r2, #0
 800fae0:	2100      	movs	r1, #0
 800fae2:	6878      	ldr	r0, [r7, #4]
 800fae4:	f000 fa0e 	bl	800ff04 <xQueueGenericSend>
 800fae8:	4603      	mov	r3, r0
 800faea:	2b01      	cmp	r3, #1
 800faec:	d001      	beq.n	800faf2 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800faee:	23ff      	movs	r3, #255	@ 0xff
 800faf0:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800faf2:	68fb      	ldr	r3, [r7, #12]
}
 800faf4:	4618      	mov	r0, r3
 800faf6:	3710      	adds	r7, #16
 800faf8:	46bd      	mov	sp, r7
 800fafa:	bd80      	pop	{r7, pc}
 800fafc:	e000ed04 	.word	0xe000ed04

0800fb00 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 800fb00:	b480      	push	{r7}
 800fb02:	b083      	sub	sp, #12
 800fb04:	af00      	add	r7, sp, #0
 800fb06:	6078      	str	r0, [r7, #4]
 800fb08:	6039      	str	r1, [r7, #0]
  return osOK;
#else
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
 800fb0a:	2381      	movs	r3, #129	@ 0x81
#endif
}
 800fb0c:	4618      	mov	r0, r3
 800fb0e:	370c      	adds	r7, #12
 800fb10:	46bd      	mov	sp, r7
 800fb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb16:	4770      	bx	lr

0800fb18 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800fb18:	b480      	push	{r7}
 800fb1a:	b083      	sub	sp, #12
 800fb1c:	af00      	add	r7, sp, #0
 800fb1e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	f103 0208 	add.w	r2, r3, #8
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	f04f 32ff 	mov.w	r2, #4294967295
 800fb30:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	f103 0208 	add.w	r2, r3, #8
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	f103 0208 	add.w	r2, r3, #8
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	2200      	movs	r2, #0
 800fb4a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800fb4c:	bf00      	nop
 800fb4e:	370c      	adds	r7, #12
 800fb50:	46bd      	mov	sp, r7
 800fb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb56:	4770      	bx	lr

0800fb58 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800fb58:	b480      	push	{r7}
 800fb5a:	b083      	sub	sp, #12
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	2200      	movs	r2, #0
 800fb64:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800fb66:	bf00      	nop
 800fb68:	370c      	adds	r7, #12
 800fb6a:	46bd      	mov	sp, r7
 800fb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb70:	4770      	bx	lr

0800fb72 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fb72:	b480      	push	{r7}
 800fb74:	b085      	sub	sp, #20
 800fb76:	af00      	add	r7, sp, #0
 800fb78:	6078      	str	r0, [r7, #4]
 800fb7a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	685b      	ldr	r3, [r3, #4]
 800fb80:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800fb82:	683b      	ldr	r3, [r7, #0]
 800fb84:	68fa      	ldr	r2, [r7, #12]
 800fb86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	689a      	ldr	r2, [r3, #8]
 800fb8c:	683b      	ldr	r3, [r7, #0]
 800fb8e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	689b      	ldr	r3, [r3, #8]
 800fb94:	683a      	ldr	r2, [r7, #0]
 800fb96:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	683a      	ldr	r2, [r7, #0]
 800fb9c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800fb9e:	683b      	ldr	r3, [r7, #0]
 800fba0:	687a      	ldr	r2, [r7, #4]
 800fba2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	1c5a      	adds	r2, r3, #1
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	601a      	str	r2, [r3, #0]
}
 800fbae:	bf00      	nop
 800fbb0:	3714      	adds	r7, #20
 800fbb2:	46bd      	mov	sp, r7
 800fbb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb8:	4770      	bx	lr

0800fbba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fbba:	b480      	push	{r7}
 800fbbc:	b085      	sub	sp, #20
 800fbbe:	af00      	add	r7, sp, #0
 800fbc0:	6078      	str	r0, [r7, #4]
 800fbc2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800fbc4:	683b      	ldr	r3, [r7, #0]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800fbca:	68bb      	ldr	r3, [r7, #8]
 800fbcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbd0:	d103      	bne.n	800fbda <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	691b      	ldr	r3, [r3, #16]
 800fbd6:	60fb      	str	r3, [r7, #12]
 800fbd8:	e00c      	b.n	800fbf4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	3308      	adds	r3, #8
 800fbde:	60fb      	str	r3, [r7, #12]
 800fbe0:	e002      	b.n	800fbe8 <vListInsert+0x2e>
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	685b      	ldr	r3, [r3, #4]
 800fbe6:	60fb      	str	r3, [r7, #12]
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	685b      	ldr	r3, [r3, #4]
 800fbec:	681b      	ldr	r3, [r3, #0]
 800fbee:	68ba      	ldr	r2, [r7, #8]
 800fbf0:	429a      	cmp	r2, r3
 800fbf2:	d2f6      	bcs.n	800fbe2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	685a      	ldr	r2, [r3, #4]
 800fbf8:	683b      	ldr	r3, [r7, #0]
 800fbfa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800fbfc:	683b      	ldr	r3, [r7, #0]
 800fbfe:	685b      	ldr	r3, [r3, #4]
 800fc00:	683a      	ldr	r2, [r7, #0]
 800fc02:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800fc04:	683b      	ldr	r3, [r7, #0]
 800fc06:	68fa      	ldr	r2, [r7, #12]
 800fc08:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	683a      	ldr	r2, [r7, #0]
 800fc0e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800fc10:	683b      	ldr	r3, [r7, #0]
 800fc12:	687a      	ldr	r2, [r7, #4]
 800fc14:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	1c5a      	adds	r2, r3, #1
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	601a      	str	r2, [r3, #0]
}
 800fc20:	bf00      	nop
 800fc22:	3714      	adds	r7, #20
 800fc24:	46bd      	mov	sp, r7
 800fc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc2a:	4770      	bx	lr

0800fc2c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800fc2c:	b480      	push	{r7}
 800fc2e:	b085      	sub	sp, #20
 800fc30:	af00      	add	r7, sp, #0
 800fc32:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	691b      	ldr	r3, [r3, #16]
 800fc38:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	685b      	ldr	r3, [r3, #4]
 800fc3e:	687a      	ldr	r2, [r7, #4]
 800fc40:	6892      	ldr	r2, [r2, #8]
 800fc42:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	689b      	ldr	r3, [r3, #8]
 800fc48:	687a      	ldr	r2, [r7, #4]
 800fc4a:	6852      	ldr	r2, [r2, #4]
 800fc4c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	685b      	ldr	r3, [r3, #4]
 800fc52:	687a      	ldr	r2, [r7, #4]
 800fc54:	429a      	cmp	r2, r3
 800fc56:	d103      	bne.n	800fc60 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	689a      	ldr	r2, [r3, #8]
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	2200      	movs	r2, #0
 800fc64:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	1e5a      	subs	r2, r3, #1
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	681b      	ldr	r3, [r3, #0]
}
 800fc74:	4618      	mov	r0, r3
 800fc76:	3714      	adds	r7, #20
 800fc78:	46bd      	mov	sp, r7
 800fc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7e:	4770      	bx	lr

0800fc80 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800fc80:	b580      	push	{r7, lr}
 800fc82:	b084      	sub	sp, #16
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	6078      	str	r0, [r7, #4]
 800fc88:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d10b      	bne.n	800fcac <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800fc94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc98:	f383 8811 	msr	BASEPRI, r3
 800fc9c:	f3bf 8f6f 	isb	sy
 800fca0:	f3bf 8f4f 	dsb	sy
 800fca4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800fca6:	bf00      	nop
 800fca8:	bf00      	nop
 800fcaa:	e7fd      	b.n	800fca8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800fcac:	f002 f84c 	bl	8011d48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	681a      	ldr	r2, [r3, #0]
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fcb8:	68f9      	ldr	r1, [r7, #12]
 800fcba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800fcbc:	fb01 f303 	mul.w	r3, r1, r3
 800fcc0:	441a      	add	r2, r3
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	2200      	movs	r2, #0
 800fcca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	681a      	ldr	r2, [r3, #0]
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	681a      	ldr	r2, [r3, #0]
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fcdc:	3b01      	subs	r3, #1
 800fcde:	68f9      	ldr	r1, [r7, #12]
 800fce0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800fce2:	fb01 f303 	mul.w	r3, r1, r3
 800fce6:	441a      	add	r2, r3
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	22ff      	movs	r2, #255	@ 0xff
 800fcf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	22ff      	movs	r2, #255	@ 0xff
 800fcf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800fcfc:	683b      	ldr	r3, [r7, #0]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d114      	bne.n	800fd2c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	691b      	ldr	r3, [r3, #16]
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d01a      	beq.n	800fd40 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	3310      	adds	r3, #16
 800fd0e:	4618      	mov	r0, r3
 800fd10:	f001 f96c 	bl	8010fec <xTaskRemoveFromEventList>
 800fd14:	4603      	mov	r3, r0
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d012      	beq.n	800fd40 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800fd1a:	4b0d      	ldr	r3, [pc, #52]	@ (800fd50 <xQueueGenericReset+0xd0>)
 800fd1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fd20:	601a      	str	r2, [r3, #0]
 800fd22:	f3bf 8f4f 	dsb	sy
 800fd26:	f3bf 8f6f 	isb	sy
 800fd2a:	e009      	b.n	800fd40 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	3310      	adds	r3, #16
 800fd30:	4618      	mov	r0, r3
 800fd32:	f7ff fef1 	bl	800fb18 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800fd36:	68fb      	ldr	r3, [r7, #12]
 800fd38:	3324      	adds	r3, #36	@ 0x24
 800fd3a:	4618      	mov	r0, r3
 800fd3c:	f7ff feec 	bl	800fb18 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800fd40:	f002 f834 	bl	8011dac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800fd44:	2301      	movs	r3, #1
}
 800fd46:	4618      	mov	r0, r3
 800fd48:	3710      	adds	r7, #16
 800fd4a:	46bd      	mov	sp, r7
 800fd4c:	bd80      	pop	{r7, pc}
 800fd4e:	bf00      	nop
 800fd50:	e000ed04 	.word	0xe000ed04

0800fd54 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800fd54:	b580      	push	{r7, lr}
 800fd56:	b08e      	sub	sp, #56	@ 0x38
 800fd58:	af02      	add	r7, sp, #8
 800fd5a:	60f8      	str	r0, [r7, #12]
 800fd5c:	60b9      	str	r1, [r7, #8]
 800fd5e:	607a      	str	r2, [r7, #4]
 800fd60:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d10b      	bne.n	800fd80 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800fd68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd6c:	f383 8811 	msr	BASEPRI, r3
 800fd70:	f3bf 8f6f 	isb	sy
 800fd74:	f3bf 8f4f 	dsb	sy
 800fd78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fd7a:	bf00      	nop
 800fd7c:	bf00      	nop
 800fd7e:	e7fd      	b.n	800fd7c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800fd80:	683b      	ldr	r3, [r7, #0]
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d10b      	bne.n	800fd9e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800fd86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd8a:	f383 8811 	msr	BASEPRI, r3
 800fd8e:	f3bf 8f6f 	isb	sy
 800fd92:	f3bf 8f4f 	dsb	sy
 800fd96:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fd98:	bf00      	nop
 800fd9a:	bf00      	nop
 800fd9c:	e7fd      	b.n	800fd9a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d002      	beq.n	800fdaa <xQueueGenericCreateStatic+0x56>
 800fda4:	68bb      	ldr	r3, [r7, #8]
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d001      	beq.n	800fdae <xQueueGenericCreateStatic+0x5a>
 800fdaa:	2301      	movs	r3, #1
 800fdac:	e000      	b.n	800fdb0 <xQueueGenericCreateStatic+0x5c>
 800fdae:	2300      	movs	r3, #0
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d10b      	bne.n	800fdcc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800fdb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdb8:	f383 8811 	msr	BASEPRI, r3
 800fdbc:	f3bf 8f6f 	isb	sy
 800fdc0:	f3bf 8f4f 	dsb	sy
 800fdc4:	623b      	str	r3, [r7, #32]
}
 800fdc6:	bf00      	nop
 800fdc8:	bf00      	nop
 800fdca:	e7fd      	b.n	800fdc8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d102      	bne.n	800fdd8 <xQueueGenericCreateStatic+0x84>
 800fdd2:	68bb      	ldr	r3, [r7, #8]
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d101      	bne.n	800fddc <xQueueGenericCreateStatic+0x88>
 800fdd8:	2301      	movs	r3, #1
 800fdda:	e000      	b.n	800fdde <xQueueGenericCreateStatic+0x8a>
 800fddc:	2300      	movs	r3, #0
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d10b      	bne.n	800fdfa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800fde2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fde6:	f383 8811 	msr	BASEPRI, r3
 800fdea:	f3bf 8f6f 	isb	sy
 800fdee:	f3bf 8f4f 	dsb	sy
 800fdf2:	61fb      	str	r3, [r7, #28]
}
 800fdf4:	bf00      	nop
 800fdf6:	bf00      	nop
 800fdf8:	e7fd      	b.n	800fdf6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800fdfa:	2348      	movs	r3, #72	@ 0x48
 800fdfc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fdfe:	697b      	ldr	r3, [r7, #20]
 800fe00:	2b48      	cmp	r3, #72	@ 0x48
 800fe02:	d00b      	beq.n	800fe1c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800fe04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe08:	f383 8811 	msr	BASEPRI, r3
 800fe0c:	f3bf 8f6f 	isb	sy
 800fe10:	f3bf 8f4f 	dsb	sy
 800fe14:	61bb      	str	r3, [r7, #24]
}
 800fe16:	bf00      	nop
 800fe18:	bf00      	nop
 800fe1a:	e7fd      	b.n	800fe18 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800fe1c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fe1e:	683b      	ldr	r3, [r7, #0]
 800fe20:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800fe22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d00d      	beq.n	800fe44 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800fe28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe2a:	2201      	movs	r2, #1
 800fe2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fe30:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800fe34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe36:	9300      	str	r3, [sp, #0]
 800fe38:	4613      	mov	r3, r2
 800fe3a:	687a      	ldr	r2, [r7, #4]
 800fe3c:	68b9      	ldr	r1, [r7, #8]
 800fe3e:	68f8      	ldr	r0, [r7, #12]
 800fe40:	f000 f840 	bl	800fec4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fe44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800fe46:	4618      	mov	r0, r3
 800fe48:	3730      	adds	r7, #48	@ 0x30
 800fe4a:	46bd      	mov	sp, r7
 800fe4c:	bd80      	pop	{r7, pc}

0800fe4e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800fe4e:	b580      	push	{r7, lr}
 800fe50:	b08a      	sub	sp, #40	@ 0x28
 800fe52:	af02      	add	r7, sp, #8
 800fe54:	60f8      	str	r0, [r7, #12]
 800fe56:	60b9      	str	r1, [r7, #8]
 800fe58:	4613      	mov	r3, r2
 800fe5a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fe5c:	68fb      	ldr	r3, [r7, #12]
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d10b      	bne.n	800fe7a <xQueueGenericCreate+0x2c>
	__asm volatile
 800fe62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe66:	f383 8811 	msr	BASEPRI, r3
 800fe6a:	f3bf 8f6f 	isb	sy
 800fe6e:	f3bf 8f4f 	dsb	sy
 800fe72:	613b      	str	r3, [r7, #16]
}
 800fe74:	bf00      	nop
 800fe76:	bf00      	nop
 800fe78:	e7fd      	b.n	800fe76 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fe7a:	68fb      	ldr	r3, [r7, #12]
 800fe7c:	68ba      	ldr	r2, [r7, #8]
 800fe7e:	fb02 f303 	mul.w	r3, r2, r3
 800fe82:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800fe84:	69fb      	ldr	r3, [r7, #28]
 800fe86:	3348      	adds	r3, #72	@ 0x48
 800fe88:	4618      	mov	r0, r3
 800fe8a:	f002 f87f 	bl	8011f8c <pvPortMalloc>
 800fe8e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800fe90:	69bb      	ldr	r3, [r7, #24]
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d011      	beq.n	800feba <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800fe96:	69bb      	ldr	r3, [r7, #24]
 800fe98:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fe9a:	697b      	ldr	r3, [r7, #20]
 800fe9c:	3348      	adds	r3, #72	@ 0x48
 800fe9e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800fea0:	69bb      	ldr	r3, [r7, #24]
 800fea2:	2200      	movs	r2, #0
 800fea4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fea8:	79fa      	ldrb	r2, [r7, #7]
 800feaa:	69bb      	ldr	r3, [r7, #24]
 800feac:	9300      	str	r3, [sp, #0]
 800feae:	4613      	mov	r3, r2
 800feb0:	697a      	ldr	r2, [r7, #20]
 800feb2:	68b9      	ldr	r1, [r7, #8]
 800feb4:	68f8      	ldr	r0, [r7, #12]
 800feb6:	f000 f805 	bl	800fec4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800feba:	69bb      	ldr	r3, [r7, #24]
	}
 800febc:	4618      	mov	r0, r3
 800febe:	3720      	adds	r7, #32
 800fec0:	46bd      	mov	sp, r7
 800fec2:	bd80      	pop	{r7, pc}

0800fec4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800fec4:	b580      	push	{r7, lr}
 800fec6:	b084      	sub	sp, #16
 800fec8:	af00      	add	r7, sp, #0
 800feca:	60f8      	str	r0, [r7, #12]
 800fecc:	60b9      	str	r1, [r7, #8]
 800fece:	607a      	str	r2, [r7, #4]
 800fed0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800fed2:	68bb      	ldr	r3, [r7, #8]
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d103      	bne.n	800fee0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800fed8:	69bb      	ldr	r3, [r7, #24]
 800feda:	69ba      	ldr	r2, [r7, #24]
 800fedc:	601a      	str	r2, [r3, #0]
 800fede:	e002      	b.n	800fee6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fee0:	69bb      	ldr	r3, [r7, #24]
 800fee2:	687a      	ldr	r2, [r7, #4]
 800fee4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fee6:	69bb      	ldr	r3, [r7, #24]
 800fee8:	68fa      	ldr	r2, [r7, #12]
 800feea:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800feec:	69bb      	ldr	r3, [r7, #24]
 800feee:	68ba      	ldr	r2, [r7, #8]
 800fef0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fef2:	2101      	movs	r1, #1
 800fef4:	69b8      	ldr	r0, [r7, #24]
 800fef6:	f7ff fec3 	bl	800fc80 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fefa:	bf00      	nop
 800fefc:	3710      	adds	r7, #16
 800fefe:	46bd      	mov	sp, r7
 800ff00:	bd80      	pop	{r7, pc}
	...

0800ff04 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ff04:	b580      	push	{r7, lr}
 800ff06:	b08e      	sub	sp, #56	@ 0x38
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	60f8      	str	r0, [r7, #12]
 800ff0c:	60b9      	str	r1, [r7, #8]
 800ff0e:	607a      	str	r2, [r7, #4]
 800ff10:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ff12:	2300      	movs	r3, #0
 800ff14:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ff1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	d10b      	bne.n	800ff38 <xQueueGenericSend+0x34>
	__asm volatile
 800ff20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff24:	f383 8811 	msr	BASEPRI, r3
 800ff28:	f3bf 8f6f 	isb	sy
 800ff2c:	f3bf 8f4f 	dsb	sy
 800ff30:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ff32:	bf00      	nop
 800ff34:	bf00      	nop
 800ff36:	e7fd      	b.n	800ff34 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ff38:	68bb      	ldr	r3, [r7, #8]
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d103      	bne.n	800ff46 <xQueueGenericSend+0x42>
 800ff3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff42:	2b00      	cmp	r3, #0
 800ff44:	d101      	bne.n	800ff4a <xQueueGenericSend+0x46>
 800ff46:	2301      	movs	r3, #1
 800ff48:	e000      	b.n	800ff4c <xQueueGenericSend+0x48>
 800ff4a:	2300      	movs	r3, #0
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d10b      	bne.n	800ff68 <xQueueGenericSend+0x64>
	__asm volatile
 800ff50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff54:	f383 8811 	msr	BASEPRI, r3
 800ff58:	f3bf 8f6f 	isb	sy
 800ff5c:	f3bf 8f4f 	dsb	sy
 800ff60:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ff62:	bf00      	nop
 800ff64:	bf00      	nop
 800ff66:	e7fd      	b.n	800ff64 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ff68:	683b      	ldr	r3, [r7, #0]
 800ff6a:	2b02      	cmp	r3, #2
 800ff6c:	d103      	bne.n	800ff76 <xQueueGenericSend+0x72>
 800ff6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ff72:	2b01      	cmp	r3, #1
 800ff74:	d101      	bne.n	800ff7a <xQueueGenericSend+0x76>
 800ff76:	2301      	movs	r3, #1
 800ff78:	e000      	b.n	800ff7c <xQueueGenericSend+0x78>
 800ff7a:	2300      	movs	r3, #0
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d10b      	bne.n	800ff98 <xQueueGenericSend+0x94>
	__asm volatile
 800ff80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff84:	f383 8811 	msr	BASEPRI, r3
 800ff88:	f3bf 8f6f 	isb	sy
 800ff8c:	f3bf 8f4f 	dsb	sy
 800ff90:	623b      	str	r3, [r7, #32]
}
 800ff92:	bf00      	nop
 800ff94:	bf00      	nop
 800ff96:	e7fd      	b.n	800ff94 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ff98:	f001 f9e8 	bl	801136c <xTaskGetSchedulerState>
 800ff9c:	4603      	mov	r3, r0
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d102      	bne.n	800ffa8 <xQueueGenericSend+0xa4>
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d101      	bne.n	800ffac <xQueueGenericSend+0xa8>
 800ffa8:	2301      	movs	r3, #1
 800ffaa:	e000      	b.n	800ffae <xQueueGenericSend+0xaa>
 800ffac:	2300      	movs	r3, #0
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d10b      	bne.n	800ffca <xQueueGenericSend+0xc6>
	__asm volatile
 800ffb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffb6:	f383 8811 	msr	BASEPRI, r3
 800ffba:	f3bf 8f6f 	isb	sy
 800ffbe:	f3bf 8f4f 	dsb	sy
 800ffc2:	61fb      	str	r3, [r7, #28]
}
 800ffc4:	bf00      	nop
 800ffc6:	bf00      	nop
 800ffc8:	e7fd      	b.n	800ffc6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ffca:	f001 febd 	bl	8011d48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ffce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ffd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ffd6:	429a      	cmp	r2, r3
 800ffd8:	d302      	bcc.n	800ffe0 <xQueueGenericSend+0xdc>
 800ffda:	683b      	ldr	r3, [r7, #0]
 800ffdc:	2b02      	cmp	r3, #2
 800ffde:	d129      	bne.n	8010034 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ffe0:	683a      	ldr	r2, [r7, #0]
 800ffe2:	68b9      	ldr	r1, [r7, #8]
 800ffe4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ffe6:	f000 fac9 	bl	801057c <prvCopyDataToQueue>
 800ffea:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ffec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d010      	beq.n	8010016 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fff6:	3324      	adds	r3, #36	@ 0x24
 800fff8:	4618      	mov	r0, r3
 800fffa:	f000 fff7 	bl	8010fec <xTaskRemoveFromEventList>
 800fffe:	4603      	mov	r3, r0
 8010000:	2b00      	cmp	r3, #0
 8010002:	d013      	beq.n	801002c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010004:	4b3f      	ldr	r3, [pc, #252]	@ (8010104 <xQueueGenericSend+0x200>)
 8010006:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801000a:	601a      	str	r2, [r3, #0]
 801000c:	f3bf 8f4f 	dsb	sy
 8010010:	f3bf 8f6f 	isb	sy
 8010014:	e00a      	b.n	801002c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8010016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010018:	2b00      	cmp	r3, #0
 801001a:	d007      	beq.n	801002c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801001c:	4b39      	ldr	r3, [pc, #228]	@ (8010104 <xQueueGenericSend+0x200>)
 801001e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010022:	601a      	str	r2, [r3, #0]
 8010024:	f3bf 8f4f 	dsb	sy
 8010028:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801002c:	f001 febe 	bl	8011dac <vPortExitCritical>
				return pdPASS;
 8010030:	2301      	movs	r3, #1
 8010032:	e063      	b.n	80100fc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	2b00      	cmp	r3, #0
 8010038:	d103      	bne.n	8010042 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801003a:	f001 feb7 	bl	8011dac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801003e:	2300      	movs	r3, #0
 8010040:	e05c      	b.n	80100fc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010042:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010044:	2b00      	cmp	r3, #0
 8010046:	d106      	bne.n	8010056 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010048:	f107 0314 	add.w	r3, r7, #20
 801004c:	4618      	mov	r0, r3
 801004e:	f001 f831 	bl	80110b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010052:	2301      	movs	r3, #1
 8010054:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010056:	f001 fea9 	bl	8011dac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801005a:	f000 fdcf 	bl	8010bfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801005e:	f001 fe73 	bl	8011d48 <vPortEnterCritical>
 8010062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010064:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010068:	b25b      	sxtb	r3, r3
 801006a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801006e:	d103      	bne.n	8010078 <xQueueGenericSend+0x174>
 8010070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010072:	2200      	movs	r2, #0
 8010074:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801007a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801007e:	b25b      	sxtb	r3, r3
 8010080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010084:	d103      	bne.n	801008e <xQueueGenericSend+0x18a>
 8010086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010088:	2200      	movs	r2, #0
 801008a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801008e:	f001 fe8d 	bl	8011dac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010092:	1d3a      	adds	r2, r7, #4
 8010094:	f107 0314 	add.w	r3, r7, #20
 8010098:	4611      	mov	r1, r2
 801009a:	4618      	mov	r0, r3
 801009c:	f001 f820 	bl	80110e0 <xTaskCheckForTimeOut>
 80100a0:	4603      	mov	r3, r0
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d124      	bne.n	80100f0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80100a6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80100a8:	f000 fb60 	bl	801076c <prvIsQueueFull>
 80100ac:	4603      	mov	r3, r0
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d018      	beq.n	80100e4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80100b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100b4:	3310      	adds	r3, #16
 80100b6:	687a      	ldr	r2, [r7, #4]
 80100b8:	4611      	mov	r1, r2
 80100ba:	4618      	mov	r0, r3
 80100bc:	f000 ff70 	bl	8010fa0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80100c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80100c2:	f000 faeb 	bl	801069c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80100c6:	f000 fda7 	bl	8010c18 <xTaskResumeAll>
 80100ca:	4603      	mov	r3, r0
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	f47f af7c 	bne.w	800ffca <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80100d2:	4b0c      	ldr	r3, [pc, #48]	@ (8010104 <xQueueGenericSend+0x200>)
 80100d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80100d8:	601a      	str	r2, [r3, #0]
 80100da:	f3bf 8f4f 	dsb	sy
 80100de:	f3bf 8f6f 	isb	sy
 80100e2:	e772      	b.n	800ffca <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80100e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80100e6:	f000 fad9 	bl	801069c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80100ea:	f000 fd95 	bl	8010c18 <xTaskResumeAll>
 80100ee:	e76c      	b.n	800ffca <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80100f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80100f2:	f000 fad3 	bl	801069c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80100f6:	f000 fd8f 	bl	8010c18 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80100fa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80100fc:	4618      	mov	r0, r3
 80100fe:	3738      	adds	r7, #56	@ 0x38
 8010100:	46bd      	mov	sp, r7
 8010102:	bd80      	pop	{r7, pc}
 8010104:	e000ed04 	.word	0xe000ed04

08010108 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010108:	b580      	push	{r7, lr}
 801010a:	b08e      	sub	sp, #56	@ 0x38
 801010c:	af00      	add	r7, sp, #0
 801010e:	6078      	str	r0, [r7, #4]
 8010110:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8010116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010118:	2b00      	cmp	r3, #0
 801011a:	d10b      	bne.n	8010134 <xQueueGiveFromISR+0x2c>
	__asm volatile
 801011c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010120:	f383 8811 	msr	BASEPRI, r3
 8010124:	f3bf 8f6f 	isb	sy
 8010128:	f3bf 8f4f 	dsb	sy
 801012c:	623b      	str	r3, [r7, #32]
}
 801012e:	bf00      	nop
 8010130:	bf00      	nop
 8010132:	e7fd      	b.n	8010130 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010138:	2b00      	cmp	r3, #0
 801013a:	d00b      	beq.n	8010154 <xQueueGiveFromISR+0x4c>
	__asm volatile
 801013c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010140:	f383 8811 	msr	BASEPRI, r3
 8010144:	f3bf 8f6f 	isb	sy
 8010148:	f3bf 8f4f 	dsb	sy
 801014c:	61fb      	str	r3, [r7, #28]
}
 801014e:	bf00      	nop
 8010150:	bf00      	nop
 8010152:	e7fd      	b.n	8010150 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	2b00      	cmp	r3, #0
 801015a:	d103      	bne.n	8010164 <xQueueGiveFromISR+0x5c>
 801015c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801015e:	689b      	ldr	r3, [r3, #8]
 8010160:	2b00      	cmp	r3, #0
 8010162:	d101      	bne.n	8010168 <xQueueGiveFromISR+0x60>
 8010164:	2301      	movs	r3, #1
 8010166:	e000      	b.n	801016a <xQueueGiveFromISR+0x62>
 8010168:	2300      	movs	r3, #0
 801016a:	2b00      	cmp	r3, #0
 801016c:	d10b      	bne.n	8010186 <xQueueGiveFromISR+0x7e>
	__asm volatile
 801016e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010172:	f383 8811 	msr	BASEPRI, r3
 8010176:	f3bf 8f6f 	isb	sy
 801017a:	f3bf 8f4f 	dsb	sy
 801017e:	61bb      	str	r3, [r7, #24]
}
 8010180:	bf00      	nop
 8010182:	bf00      	nop
 8010184:	e7fd      	b.n	8010182 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010186:	f001 febf 	bl	8011f08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801018a:	f3ef 8211 	mrs	r2, BASEPRI
 801018e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010192:	f383 8811 	msr	BASEPRI, r3
 8010196:	f3bf 8f6f 	isb	sy
 801019a:	f3bf 8f4f 	dsb	sy
 801019e:	617a      	str	r2, [r7, #20]
 80101a0:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80101a2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80101a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80101a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80101aa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80101ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80101b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80101b2:	429a      	cmp	r2, r3
 80101b4:	d22b      	bcs.n	801020e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80101b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80101bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80101c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101c2:	1c5a      	adds	r2, r3, #1
 80101c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101c6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80101c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80101cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101d0:	d112      	bne.n	80101f8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80101d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d016      	beq.n	8010208 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80101da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101dc:	3324      	adds	r3, #36	@ 0x24
 80101de:	4618      	mov	r0, r3
 80101e0:	f000 ff04 	bl	8010fec <xTaskRemoveFromEventList>
 80101e4:	4603      	mov	r3, r0
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d00e      	beq.n	8010208 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80101ea:	683b      	ldr	r3, [r7, #0]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d00b      	beq.n	8010208 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80101f0:	683b      	ldr	r3, [r7, #0]
 80101f2:	2201      	movs	r2, #1
 80101f4:	601a      	str	r2, [r3, #0]
 80101f6:	e007      	b.n	8010208 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80101f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80101fc:	3301      	adds	r3, #1
 80101fe:	b2db      	uxtb	r3, r3
 8010200:	b25a      	sxtb	r2, r3
 8010202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010204:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010208:	2301      	movs	r3, #1
 801020a:	637b      	str	r3, [r7, #52]	@ 0x34
 801020c:	e001      	b.n	8010212 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801020e:	2300      	movs	r3, #0
 8010210:	637b      	str	r3, [r7, #52]	@ 0x34
 8010212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010214:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801021c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801021e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010220:	4618      	mov	r0, r3
 8010222:	3738      	adds	r7, #56	@ 0x38
 8010224:	46bd      	mov	sp, r7
 8010226:	bd80      	pop	{r7, pc}

08010228 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010228:	b580      	push	{r7, lr}
 801022a:	b08e      	sub	sp, #56	@ 0x38
 801022c:	af00      	add	r7, sp, #0
 801022e:	6078      	str	r0, [r7, #4]
 8010230:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010232:	2300      	movs	r3, #0
 8010234:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801023a:	2300      	movs	r3, #0
 801023c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801023e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010240:	2b00      	cmp	r3, #0
 8010242:	d10b      	bne.n	801025c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8010244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010248:	f383 8811 	msr	BASEPRI, r3
 801024c:	f3bf 8f6f 	isb	sy
 8010250:	f3bf 8f4f 	dsb	sy
 8010254:	623b      	str	r3, [r7, #32]
}
 8010256:	bf00      	nop
 8010258:	bf00      	nop
 801025a:	e7fd      	b.n	8010258 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801025c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801025e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010260:	2b00      	cmp	r3, #0
 8010262:	d00b      	beq.n	801027c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8010264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010268:	f383 8811 	msr	BASEPRI, r3
 801026c:	f3bf 8f6f 	isb	sy
 8010270:	f3bf 8f4f 	dsb	sy
 8010274:	61fb      	str	r3, [r7, #28]
}
 8010276:	bf00      	nop
 8010278:	bf00      	nop
 801027a:	e7fd      	b.n	8010278 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801027c:	f001 f876 	bl	801136c <xTaskGetSchedulerState>
 8010280:	4603      	mov	r3, r0
 8010282:	2b00      	cmp	r3, #0
 8010284:	d102      	bne.n	801028c <xQueueSemaphoreTake+0x64>
 8010286:	683b      	ldr	r3, [r7, #0]
 8010288:	2b00      	cmp	r3, #0
 801028a:	d101      	bne.n	8010290 <xQueueSemaphoreTake+0x68>
 801028c:	2301      	movs	r3, #1
 801028e:	e000      	b.n	8010292 <xQueueSemaphoreTake+0x6a>
 8010290:	2300      	movs	r3, #0
 8010292:	2b00      	cmp	r3, #0
 8010294:	d10b      	bne.n	80102ae <xQueueSemaphoreTake+0x86>
	__asm volatile
 8010296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801029a:	f383 8811 	msr	BASEPRI, r3
 801029e:	f3bf 8f6f 	isb	sy
 80102a2:	f3bf 8f4f 	dsb	sy
 80102a6:	61bb      	str	r3, [r7, #24]
}
 80102a8:	bf00      	nop
 80102aa:	bf00      	nop
 80102ac:	e7fd      	b.n	80102aa <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80102ae:	f001 fd4b 	bl	8011d48 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80102b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80102b6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80102b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d024      	beq.n	8010308 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80102be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102c0:	1e5a      	subs	r2, r3, #1
 80102c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102c4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80102c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102c8:	681b      	ldr	r3, [r3, #0]
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d104      	bne.n	80102d8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80102ce:	f001 f9f9 	bl	80116c4 <pvTaskIncrementMutexHeldCount>
 80102d2:	4602      	mov	r2, r0
 80102d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102d6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80102d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102da:	691b      	ldr	r3, [r3, #16]
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d00f      	beq.n	8010300 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80102e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102e2:	3310      	adds	r3, #16
 80102e4:	4618      	mov	r0, r3
 80102e6:	f000 fe81 	bl	8010fec <xTaskRemoveFromEventList>
 80102ea:	4603      	mov	r3, r0
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d007      	beq.n	8010300 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80102f0:	4b54      	ldr	r3, [pc, #336]	@ (8010444 <xQueueSemaphoreTake+0x21c>)
 80102f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80102f6:	601a      	str	r2, [r3, #0]
 80102f8:	f3bf 8f4f 	dsb	sy
 80102fc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010300:	f001 fd54 	bl	8011dac <vPortExitCritical>
				return pdPASS;
 8010304:	2301      	movs	r3, #1
 8010306:	e098      	b.n	801043a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010308:	683b      	ldr	r3, [r7, #0]
 801030a:	2b00      	cmp	r3, #0
 801030c:	d112      	bne.n	8010334 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801030e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010310:	2b00      	cmp	r3, #0
 8010312:	d00b      	beq.n	801032c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8010314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010318:	f383 8811 	msr	BASEPRI, r3
 801031c:	f3bf 8f6f 	isb	sy
 8010320:	f3bf 8f4f 	dsb	sy
 8010324:	617b      	str	r3, [r7, #20]
}
 8010326:	bf00      	nop
 8010328:	bf00      	nop
 801032a:	e7fd      	b.n	8010328 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 801032c:	f001 fd3e 	bl	8011dac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010330:	2300      	movs	r3, #0
 8010332:	e082      	b.n	801043a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010336:	2b00      	cmp	r3, #0
 8010338:	d106      	bne.n	8010348 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801033a:	f107 030c 	add.w	r3, r7, #12
 801033e:	4618      	mov	r0, r3
 8010340:	f000 feb8 	bl	80110b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010344:	2301      	movs	r3, #1
 8010346:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010348:	f001 fd30 	bl	8011dac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 801034c:	f000 fc56 	bl	8010bfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010350:	f001 fcfa 	bl	8011d48 <vPortEnterCritical>
 8010354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010356:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801035a:	b25b      	sxtb	r3, r3
 801035c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010360:	d103      	bne.n	801036a <xQueueSemaphoreTake+0x142>
 8010362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010364:	2200      	movs	r2, #0
 8010366:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801036a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801036c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010370:	b25b      	sxtb	r3, r3
 8010372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010376:	d103      	bne.n	8010380 <xQueueSemaphoreTake+0x158>
 8010378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801037a:	2200      	movs	r2, #0
 801037c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010380:	f001 fd14 	bl	8011dac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010384:	463a      	mov	r2, r7
 8010386:	f107 030c 	add.w	r3, r7, #12
 801038a:	4611      	mov	r1, r2
 801038c:	4618      	mov	r0, r3
 801038e:	f000 fea7 	bl	80110e0 <xTaskCheckForTimeOut>
 8010392:	4603      	mov	r3, r0
 8010394:	2b00      	cmp	r3, #0
 8010396:	d132      	bne.n	80103fe <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010398:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801039a:	f000 f9d1 	bl	8010740 <prvIsQueueEmpty>
 801039e:	4603      	mov	r3, r0
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d026      	beq.n	80103f2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80103a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d109      	bne.n	80103c0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80103ac:	f001 fccc 	bl	8011d48 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80103b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103b2:	689b      	ldr	r3, [r3, #8]
 80103b4:	4618      	mov	r0, r3
 80103b6:	f000 fff7 	bl	80113a8 <xTaskPriorityInherit>
 80103ba:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80103bc:	f001 fcf6 	bl	8011dac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80103c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103c2:	3324      	adds	r3, #36	@ 0x24
 80103c4:	683a      	ldr	r2, [r7, #0]
 80103c6:	4611      	mov	r1, r2
 80103c8:	4618      	mov	r0, r3
 80103ca:	f000 fde9 	bl	8010fa0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80103ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80103d0:	f000 f964 	bl	801069c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80103d4:	f000 fc20 	bl	8010c18 <xTaskResumeAll>
 80103d8:	4603      	mov	r3, r0
 80103da:	2b00      	cmp	r3, #0
 80103dc:	f47f af67 	bne.w	80102ae <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80103e0:	4b18      	ldr	r3, [pc, #96]	@ (8010444 <xQueueSemaphoreTake+0x21c>)
 80103e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80103e6:	601a      	str	r2, [r3, #0]
 80103e8:	f3bf 8f4f 	dsb	sy
 80103ec:	f3bf 8f6f 	isb	sy
 80103f0:	e75d      	b.n	80102ae <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80103f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80103f4:	f000 f952 	bl	801069c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80103f8:	f000 fc0e 	bl	8010c18 <xTaskResumeAll>
 80103fc:	e757      	b.n	80102ae <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80103fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010400:	f000 f94c 	bl	801069c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010404:	f000 fc08 	bl	8010c18 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010408:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801040a:	f000 f999 	bl	8010740 <prvIsQueueEmpty>
 801040e:	4603      	mov	r3, r0
 8010410:	2b00      	cmp	r3, #0
 8010412:	f43f af4c 	beq.w	80102ae <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8010416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010418:	2b00      	cmp	r3, #0
 801041a:	d00d      	beq.n	8010438 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 801041c:	f001 fc94 	bl	8011d48 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010420:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010422:	f000 f893 	bl	801054c <prvGetDisinheritPriorityAfterTimeout>
 8010426:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8010428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801042a:	689b      	ldr	r3, [r3, #8]
 801042c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801042e:	4618      	mov	r0, r3
 8010430:	f001 f8b8 	bl	80115a4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010434:	f001 fcba 	bl	8011dac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010438:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801043a:	4618      	mov	r0, r3
 801043c:	3738      	adds	r7, #56	@ 0x38
 801043e:	46bd      	mov	sp, r7
 8010440:	bd80      	pop	{r7, pc}
 8010442:	bf00      	nop
 8010444:	e000ed04 	.word	0xe000ed04

08010448 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010448:	b580      	push	{r7, lr}
 801044a:	b08e      	sub	sp, #56	@ 0x38
 801044c:	af00      	add	r7, sp, #0
 801044e:	60f8      	str	r0, [r7, #12]
 8010450:	60b9      	str	r1, [r7, #8]
 8010452:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801045a:	2b00      	cmp	r3, #0
 801045c:	d10b      	bne.n	8010476 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 801045e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010462:	f383 8811 	msr	BASEPRI, r3
 8010466:	f3bf 8f6f 	isb	sy
 801046a:	f3bf 8f4f 	dsb	sy
 801046e:	623b      	str	r3, [r7, #32]
}
 8010470:	bf00      	nop
 8010472:	bf00      	nop
 8010474:	e7fd      	b.n	8010472 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010476:	68bb      	ldr	r3, [r7, #8]
 8010478:	2b00      	cmp	r3, #0
 801047a:	d103      	bne.n	8010484 <xQueueReceiveFromISR+0x3c>
 801047c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801047e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010480:	2b00      	cmp	r3, #0
 8010482:	d101      	bne.n	8010488 <xQueueReceiveFromISR+0x40>
 8010484:	2301      	movs	r3, #1
 8010486:	e000      	b.n	801048a <xQueueReceiveFromISR+0x42>
 8010488:	2300      	movs	r3, #0
 801048a:	2b00      	cmp	r3, #0
 801048c:	d10b      	bne.n	80104a6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 801048e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010492:	f383 8811 	msr	BASEPRI, r3
 8010496:	f3bf 8f6f 	isb	sy
 801049a:	f3bf 8f4f 	dsb	sy
 801049e:	61fb      	str	r3, [r7, #28]
}
 80104a0:	bf00      	nop
 80104a2:	bf00      	nop
 80104a4:	e7fd      	b.n	80104a2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80104a6:	f001 fd2f 	bl	8011f08 <vPortValidateInterruptPriority>
	__asm volatile
 80104aa:	f3ef 8211 	mrs	r2, BASEPRI
 80104ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104b2:	f383 8811 	msr	BASEPRI, r3
 80104b6:	f3bf 8f6f 	isb	sy
 80104ba:	f3bf 8f4f 	dsb	sy
 80104be:	61ba      	str	r2, [r7, #24]
 80104c0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80104c2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80104c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80104c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104ca:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80104cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d02f      	beq.n	8010532 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80104d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80104d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80104dc:	68b9      	ldr	r1, [r7, #8]
 80104de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80104e0:	f000 f8b6 	bl	8010650 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80104e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104e6:	1e5a      	subs	r2, r3, #1
 80104e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104ea:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80104ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80104f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104f4:	d112      	bne.n	801051c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80104f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104f8:	691b      	ldr	r3, [r3, #16]
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d016      	beq.n	801052c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80104fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010500:	3310      	adds	r3, #16
 8010502:	4618      	mov	r0, r3
 8010504:	f000 fd72 	bl	8010fec <xTaskRemoveFromEventList>
 8010508:	4603      	mov	r3, r0
 801050a:	2b00      	cmp	r3, #0
 801050c:	d00e      	beq.n	801052c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d00b      	beq.n	801052c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	2201      	movs	r2, #1
 8010518:	601a      	str	r2, [r3, #0]
 801051a:	e007      	b.n	801052c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801051c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010520:	3301      	adds	r3, #1
 8010522:	b2db      	uxtb	r3, r3
 8010524:	b25a      	sxtb	r2, r3
 8010526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010528:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 801052c:	2301      	movs	r3, #1
 801052e:	637b      	str	r3, [r7, #52]	@ 0x34
 8010530:	e001      	b.n	8010536 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8010532:	2300      	movs	r3, #0
 8010534:	637b      	str	r3, [r7, #52]	@ 0x34
 8010536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010538:	613b      	str	r3, [r7, #16]
	__asm volatile
 801053a:	693b      	ldr	r3, [r7, #16]
 801053c:	f383 8811 	msr	BASEPRI, r3
}
 8010540:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010544:	4618      	mov	r0, r3
 8010546:	3738      	adds	r7, #56	@ 0x38
 8010548:	46bd      	mov	sp, r7
 801054a:	bd80      	pop	{r7, pc}

0801054c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801054c:	b480      	push	{r7}
 801054e:	b085      	sub	sp, #20
 8010550:	af00      	add	r7, sp, #0
 8010552:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010558:	2b00      	cmp	r3, #0
 801055a:	d006      	beq.n	801056a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	f1c3 0307 	rsb	r3, r3, #7
 8010566:	60fb      	str	r3, [r7, #12]
 8010568:	e001      	b.n	801056e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801056a:	2300      	movs	r3, #0
 801056c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801056e:	68fb      	ldr	r3, [r7, #12]
	}
 8010570:	4618      	mov	r0, r3
 8010572:	3714      	adds	r7, #20
 8010574:	46bd      	mov	sp, r7
 8010576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801057a:	4770      	bx	lr

0801057c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801057c:	b580      	push	{r7, lr}
 801057e:	b086      	sub	sp, #24
 8010580:	af00      	add	r7, sp, #0
 8010582:	60f8      	str	r0, [r7, #12]
 8010584:	60b9      	str	r1, [r7, #8]
 8010586:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010588:	2300      	movs	r3, #0
 801058a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010590:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010596:	2b00      	cmp	r3, #0
 8010598:	d10d      	bne.n	80105b6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801059a:	68fb      	ldr	r3, [r7, #12]
 801059c:	681b      	ldr	r3, [r3, #0]
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d14d      	bne.n	801063e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80105a2:	68fb      	ldr	r3, [r7, #12]
 80105a4:	689b      	ldr	r3, [r3, #8]
 80105a6:	4618      	mov	r0, r3
 80105a8:	f000 ff74 	bl	8011494 <xTaskPriorityDisinherit>
 80105ac:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80105ae:	68fb      	ldr	r3, [r7, #12]
 80105b0:	2200      	movs	r2, #0
 80105b2:	609a      	str	r2, [r3, #8]
 80105b4:	e043      	b.n	801063e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d119      	bne.n	80105f0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80105bc:	68fb      	ldr	r3, [r7, #12]
 80105be:	6858      	ldr	r0, [r3, #4]
 80105c0:	68fb      	ldr	r3, [r7, #12]
 80105c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80105c4:	461a      	mov	r2, r3
 80105c6:	68b9      	ldr	r1, [r7, #8]
 80105c8:	f003 f99d 	bl	8013906 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80105cc:	68fb      	ldr	r3, [r7, #12]
 80105ce:	685a      	ldr	r2, [r3, #4]
 80105d0:	68fb      	ldr	r3, [r7, #12]
 80105d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80105d4:	441a      	add	r2, r3
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80105da:	68fb      	ldr	r3, [r7, #12]
 80105dc:	685a      	ldr	r2, [r3, #4]
 80105de:	68fb      	ldr	r3, [r7, #12]
 80105e0:	689b      	ldr	r3, [r3, #8]
 80105e2:	429a      	cmp	r2, r3
 80105e4:	d32b      	bcc.n	801063e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80105e6:	68fb      	ldr	r3, [r7, #12]
 80105e8:	681a      	ldr	r2, [r3, #0]
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	605a      	str	r2, [r3, #4]
 80105ee:	e026      	b.n	801063e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80105f0:	68fb      	ldr	r3, [r7, #12]
 80105f2:	68d8      	ldr	r0, [r3, #12]
 80105f4:	68fb      	ldr	r3, [r7, #12]
 80105f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80105f8:	461a      	mov	r2, r3
 80105fa:	68b9      	ldr	r1, [r7, #8]
 80105fc:	f003 f983 	bl	8013906 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	68da      	ldr	r2, [r3, #12]
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010608:	425b      	negs	r3, r3
 801060a:	441a      	add	r2, r3
 801060c:	68fb      	ldr	r3, [r7, #12]
 801060e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010610:	68fb      	ldr	r3, [r7, #12]
 8010612:	68da      	ldr	r2, [r3, #12]
 8010614:	68fb      	ldr	r3, [r7, #12]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	429a      	cmp	r2, r3
 801061a:	d207      	bcs.n	801062c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801061c:	68fb      	ldr	r3, [r7, #12]
 801061e:	689a      	ldr	r2, [r3, #8]
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010624:	425b      	negs	r3, r3
 8010626:	441a      	add	r2, r3
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	2b02      	cmp	r3, #2
 8010630:	d105      	bne.n	801063e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010632:	693b      	ldr	r3, [r7, #16]
 8010634:	2b00      	cmp	r3, #0
 8010636:	d002      	beq.n	801063e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010638:	693b      	ldr	r3, [r7, #16]
 801063a:	3b01      	subs	r3, #1
 801063c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801063e:	693b      	ldr	r3, [r7, #16]
 8010640:	1c5a      	adds	r2, r3, #1
 8010642:	68fb      	ldr	r3, [r7, #12]
 8010644:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8010646:	697b      	ldr	r3, [r7, #20]
}
 8010648:	4618      	mov	r0, r3
 801064a:	3718      	adds	r7, #24
 801064c:	46bd      	mov	sp, r7
 801064e:	bd80      	pop	{r7, pc}

08010650 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010650:	b580      	push	{r7, lr}
 8010652:	b082      	sub	sp, #8
 8010654:	af00      	add	r7, sp, #0
 8010656:	6078      	str	r0, [r7, #4]
 8010658:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801065e:	2b00      	cmp	r3, #0
 8010660:	d018      	beq.n	8010694 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	68da      	ldr	r2, [r3, #12]
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801066a:	441a      	add	r2, r3
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	68da      	ldr	r2, [r3, #12]
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	689b      	ldr	r3, [r3, #8]
 8010678:	429a      	cmp	r2, r3
 801067a:	d303      	bcc.n	8010684 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	681a      	ldr	r2, [r3, #0]
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	68d9      	ldr	r1, [r3, #12]
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801068c:	461a      	mov	r2, r3
 801068e:	6838      	ldr	r0, [r7, #0]
 8010690:	f003 f939 	bl	8013906 <memcpy>
	}
}
 8010694:	bf00      	nop
 8010696:	3708      	adds	r7, #8
 8010698:	46bd      	mov	sp, r7
 801069a:	bd80      	pop	{r7, pc}

0801069c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801069c:	b580      	push	{r7, lr}
 801069e:	b084      	sub	sp, #16
 80106a0:	af00      	add	r7, sp, #0
 80106a2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80106a4:	f001 fb50 	bl	8011d48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80106ae:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80106b0:	e011      	b.n	80106d6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d012      	beq.n	80106e0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	3324      	adds	r3, #36	@ 0x24
 80106be:	4618      	mov	r0, r3
 80106c0:	f000 fc94 	bl	8010fec <xTaskRemoveFromEventList>
 80106c4:	4603      	mov	r3, r0
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d001      	beq.n	80106ce <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80106ca:	f000 fd6d 	bl	80111a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80106ce:	7bfb      	ldrb	r3, [r7, #15]
 80106d0:	3b01      	subs	r3, #1
 80106d2:	b2db      	uxtb	r3, r3
 80106d4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80106d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80106da:	2b00      	cmp	r3, #0
 80106dc:	dce9      	bgt.n	80106b2 <prvUnlockQueue+0x16>
 80106de:	e000      	b.n	80106e2 <prvUnlockQueue+0x46>
					break;
 80106e0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	22ff      	movs	r2, #255	@ 0xff
 80106e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80106ea:	f001 fb5f 	bl	8011dac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80106ee:	f001 fb2b 	bl	8011d48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80106f8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80106fa:	e011      	b.n	8010720 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	691b      	ldr	r3, [r3, #16]
 8010700:	2b00      	cmp	r3, #0
 8010702:	d012      	beq.n	801072a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	3310      	adds	r3, #16
 8010708:	4618      	mov	r0, r3
 801070a:	f000 fc6f 	bl	8010fec <xTaskRemoveFromEventList>
 801070e:	4603      	mov	r3, r0
 8010710:	2b00      	cmp	r3, #0
 8010712:	d001      	beq.n	8010718 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010714:	f000 fd48 	bl	80111a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010718:	7bbb      	ldrb	r3, [r7, #14]
 801071a:	3b01      	subs	r3, #1
 801071c:	b2db      	uxtb	r3, r3
 801071e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010720:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010724:	2b00      	cmp	r3, #0
 8010726:	dce9      	bgt.n	80106fc <prvUnlockQueue+0x60>
 8010728:	e000      	b.n	801072c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801072a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	22ff      	movs	r2, #255	@ 0xff
 8010730:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8010734:	f001 fb3a 	bl	8011dac <vPortExitCritical>
}
 8010738:	bf00      	nop
 801073a:	3710      	adds	r7, #16
 801073c:	46bd      	mov	sp, r7
 801073e:	bd80      	pop	{r7, pc}

08010740 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010740:	b580      	push	{r7, lr}
 8010742:	b084      	sub	sp, #16
 8010744:	af00      	add	r7, sp, #0
 8010746:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010748:	f001 fafe 	bl	8011d48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010750:	2b00      	cmp	r3, #0
 8010752:	d102      	bne.n	801075a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010754:	2301      	movs	r3, #1
 8010756:	60fb      	str	r3, [r7, #12]
 8010758:	e001      	b.n	801075e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801075a:	2300      	movs	r3, #0
 801075c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801075e:	f001 fb25 	bl	8011dac <vPortExitCritical>

	return xReturn;
 8010762:	68fb      	ldr	r3, [r7, #12]
}
 8010764:	4618      	mov	r0, r3
 8010766:	3710      	adds	r7, #16
 8010768:	46bd      	mov	sp, r7
 801076a:	bd80      	pop	{r7, pc}

0801076c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801076c:	b580      	push	{r7, lr}
 801076e:	b084      	sub	sp, #16
 8010770:	af00      	add	r7, sp, #0
 8010772:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010774:	f001 fae8 	bl	8011d48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010780:	429a      	cmp	r2, r3
 8010782:	d102      	bne.n	801078a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010784:	2301      	movs	r3, #1
 8010786:	60fb      	str	r3, [r7, #12]
 8010788:	e001      	b.n	801078e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801078a:	2300      	movs	r3, #0
 801078c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801078e:	f001 fb0d 	bl	8011dac <vPortExitCritical>

	return xReturn;
 8010792:	68fb      	ldr	r3, [r7, #12]
}
 8010794:	4618      	mov	r0, r3
 8010796:	3710      	adds	r7, #16
 8010798:	46bd      	mov	sp, r7
 801079a:	bd80      	pop	{r7, pc}

0801079c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801079c:	b580      	push	{r7, lr}
 801079e:	b08e      	sub	sp, #56	@ 0x38
 80107a0:	af04      	add	r7, sp, #16
 80107a2:	60f8      	str	r0, [r7, #12]
 80107a4:	60b9      	str	r1, [r7, #8]
 80107a6:	607a      	str	r2, [r7, #4]
 80107a8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80107aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d10b      	bne.n	80107c8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80107b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107b4:	f383 8811 	msr	BASEPRI, r3
 80107b8:	f3bf 8f6f 	isb	sy
 80107bc:	f3bf 8f4f 	dsb	sy
 80107c0:	623b      	str	r3, [r7, #32]
}
 80107c2:	bf00      	nop
 80107c4:	bf00      	nop
 80107c6:	e7fd      	b.n	80107c4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80107c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d10b      	bne.n	80107e6 <xTaskCreateStatic+0x4a>
	__asm volatile
 80107ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107d2:	f383 8811 	msr	BASEPRI, r3
 80107d6:	f3bf 8f6f 	isb	sy
 80107da:	f3bf 8f4f 	dsb	sy
 80107de:	61fb      	str	r3, [r7, #28]
}
 80107e0:	bf00      	nop
 80107e2:	bf00      	nop
 80107e4:	e7fd      	b.n	80107e2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80107e6:	2354      	movs	r3, #84	@ 0x54
 80107e8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80107ea:	693b      	ldr	r3, [r7, #16]
 80107ec:	2b54      	cmp	r3, #84	@ 0x54
 80107ee:	d00b      	beq.n	8010808 <xTaskCreateStatic+0x6c>
	__asm volatile
 80107f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107f4:	f383 8811 	msr	BASEPRI, r3
 80107f8:	f3bf 8f6f 	isb	sy
 80107fc:	f3bf 8f4f 	dsb	sy
 8010800:	61bb      	str	r3, [r7, #24]
}
 8010802:	bf00      	nop
 8010804:	bf00      	nop
 8010806:	e7fd      	b.n	8010804 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010808:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801080a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801080c:	2b00      	cmp	r3, #0
 801080e:	d01e      	beq.n	801084e <xTaskCreateStatic+0xb2>
 8010810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010812:	2b00      	cmp	r3, #0
 8010814:	d01b      	beq.n	801084e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010818:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801081a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801081c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801081e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010822:	2202      	movs	r2, #2
 8010824:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010828:	2300      	movs	r3, #0
 801082a:	9303      	str	r3, [sp, #12]
 801082c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801082e:	9302      	str	r3, [sp, #8]
 8010830:	f107 0314 	add.w	r3, r7, #20
 8010834:	9301      	str	r3, [sp, #4]
 8010836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010838:	9300      	str	r3, [sp, #0]
 801083a:	683b      	ldr	r3, [r7, #0]
 801083c:	687a      	ldr	r2, [r7, #4]
 801083e:	68b9      	ldr	r1, [r7, #8]
 8010840:	68f8      	ldr	r0, [r7, #12]
 8010842:	f000 f850 	bl	80108e6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010846:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010848:	f000 f8d6 	bl	80109f8 <prvAddNewTaskToReadyList>
 801084c:	e001      	b.n	8010852 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 801084e:	2300      	movs	r3, #0
 8010850:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010852:	697b      	ldr	r3, [r7, #20]
	}
 8010854:	4618      	mov	r0, r3
 8010856:	3728      	adds	r7, #40	@ 0x28
 8010858:	46bd      	mov	sp, r7
 801085a:	bd80      	pop	{r7, pc}

0801085c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801085c:	b580      	push	{r7, lr}
 801085e:	b08c      	sub	sp, #48	@ 0x30
 8010860:	af04      	add	r7, sp, #16
 8010862:	60f8      	str	r0, [r7, #12]
 8010864:	60b9      	str	r1, [r7, #8]
 8010866:	603b      	str	r3, [r7, #0]
 8010868:	4613      	mov	r3, r2
 801086a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801086c:	88fb      	ldrh	r3, [r7, #6]
 801086e:	009b      	lsls	r3, r3, #2
 8010870:	4618      	mov	r0, r3
 8010872:	f001 fb8b 	bl	8011f8c <pvPortMalloc>
 8010876:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010878:	697b      	ldr	r3, [r7, #20]
 801087a:	2b00      	cmp	r3, #0
 801087c:	d00e      	beq.n	801089c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801087e:	2054      	movs	r0, #84	@ 0x54
 8010880:	f001 fb84 	bl	8011f8c <pvPortMalloc>
 8010884:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010886:	69fb      	ldr	r3, [r7, #28]
 8010888:	2b00      	cmp	r3, #0
 801088a:	d003      	beq.n	8010894 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801088c:	69fb      	ldr	r3, [r7, #28]
 801088e:	697a      	ldr	r2, [r7, #20]
 8010890:	631a      	str	r2, [r3, #48]	@ 0x30
 8010892:	e005      	b.n	80108a0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010894:	6978      	ldr	r0, [r7, #20]
 8010896:	f001 fc47 	bl	8012128 <vPortFree>
 801089a:	e001      	b.n	80108a0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801089c:	2300      	movs	r3, #0
 801089e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80108a0:	69fb      	ldr	r3, [r7, #28]
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d017      	beq.n	80108d6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80108a6:	69fb      	ldr	r3, [r7, #28]
 80108a8:	2200      	movs	r2, #0
 80108aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80108ae:	88fa      	ldrh	r2, [r7, #6]
 80108b0:	2300      	movs	r3, #0
 80108b2:	9303      	str	r3, [sp, #12]
 80108b4:	69fb      	ldr	r3, [r7, #28]
 80108b6:	9302      	str	r3, [sp, #8]
 80108b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80108ba:	9301      	str	r3, [sp, #4]
 80108bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108be:	9300      	str	r3, [sp, #0]
 80108c0:	683b      	ldr	r3, [r7, #0]
 80108c2:	68b9      	ldr	r1, [r7, #8]
 80108c4:	68f8      	ldr	r0, [r7, #12]
 80108c6:	f000 f80e 	bl	80108e6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80108ca:	69f8      	ldr	r0, [r7, #28]
 80108cc:	f000 f894 	bl	80109f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80108d0:	2301      	movs	r3, #1
 80108d2:	61bb      	str	r3, [r7, #24]
 80108d4:	e002      	b.n	80108dc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80108d6:	f04f 33ff 	mov.w	r3, #4294967295
 80108da:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80108dc:	69bb      	ldr	r3, [r7, #24]
	}
 80108de:	4618      	mov	r0, r3
 80108e0:	3720      	adds	r7, #32
 80108e2:	46bd      	mov	sp, r7
 80108e4:	bd80      	pop	{r7, pc}

080108e6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80108e6:	b580      	push	{r7, lr}
 80108e8:	b088      	sub	sp, #32
 80108ea:	af00      	add	r7, sp, #0
 80108ec:	60f8      	str	r0, [r7, #12]
 80108ee:	60b9      	str	r1, [r7, #8]
 80108f0:	607a      	str	r2, [r7, #4]
 80108f2:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80108f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80108fe:	3b01      	subs	r3, #1
 8010900:	009b      	lsls	r3, r3, #2
 8010902:	4413      	add	r3, r2
 8010904:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010906:	69bb      	ldr	r3, [r7, #24]
 8010908:	f023 0307 	bic.w	r3, r3, #7
 801090c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801090e:	69bb      	ldr	r3, [r7, #24]
 8010910:	f003 0307 	and.w	r3, r3, #7
 8010914:	2b00      	cmp	r3, #0
 8010916:	d00b      	beq.n	8010930 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8010918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801091c:	f383 8811 	msr	BASEPRI, r3
 8010920:	f3bf 8f6f 	isb	sy
 8010924:	f3bf 8f4f 	dsb	sy
 8010928:	617b      	str	r3, [r7, #20]
}
 801092a:	bf00      	nop
 801092c:	bf00      	nop
 801092e:	e7fd      	b.n	801092c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010930:	68bb      	ldr	r3, [r7, #8]
 8010932:	2b00      	cmp	r3, #0
 8010934:	d01f      	beq.n	8010976 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010936:	2300      	movs	r3, #0
 8010938:	61fb      	str	r3, [r7, #28]
 801093a:	e012      	b.n	8010962 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801093c:	68ba      	ldr	r2, [r7, #8]
 801093e:	69fb      	ldr	r3, [r7, #28]
 8010940:	4413      	add	r3, r2
 8010942:	7819      	ldrb	r1, [r3, #0]
 8010944:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010946:	69fb      	ldr	r3, [r7, #28]
 8010948:	4413      	add	r3, r2
 801094a:	3334      	adds	r3, #52	@ 0x34
 801094c:	460a      	mov	r2, r1
 801094e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010950:	68ba      	ldr	r2, [r7, #8]
 8010952:	69fb      	ldr	r3, [r7, #28]
 8010954:	4413      	add	r3, r2
 8010956:	781b      	ldrb	r3, [r3, #0]
 8010958:	2b00      	cmp	r3, #0
 801095a:	d006      	beq.n	801096a <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801095c:	69fb      	ldr	r3, [r7, #28]
 801095e:	3301      	adds	r3, #1
 8010960:	61fb      	str	r3, [r7, #28]
 8010962:	69fb      	ldr	r3, [r7, #28]
 8010964:	2b0f      	cmp	r3, #15
 8010966:	d9e9      	bls.n	801093c <prvInitialiseNewTask+0x56>
 8010968:	e000      	b.n	801096c <prvInitialiseNewTask+0x86>
			{
				break;
 801096a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801096c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801096e:	2200      	movs	r2, #0
 8010970:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010974:	e003      	b.n	801097e <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010978:	2200      	movs	r2, #0
 801097a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801097e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010980:	2b06      	cmp	r3, #6
 8010982:	d901      	bls.n	8010988 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010984:	2306      	movs	r3, #6
 8010986:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801098a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801098c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801098e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010990:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010992:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8010994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010996:	2200      	movs	r2, #0
 8010998:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801099a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801099c:	3304      	adds	r3, #4
 801099e:	4618      	mov	r0, r3
 80109a0:	f7ff f8da 	bl	800fb58 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80109a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109a6:	3318      	adds	r3, #24
 80109a8:	4618      	mov	r0, r3
 80109aa:	f7ff f8d5 	bl	800fb58 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80109ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80109b2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80109b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109b6:	f1c3 0207 	rsb	r2, r3, #7
 80109ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109bc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80109be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80109c2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80109c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109c6:	2200      	movs	r2, #0
 80109c8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80109ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109cc:	2200      	movs	r2, #0
 80109ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80109d2:	683a      	ldr	r2, [r7, #0]
 80109d4:	68f9      	ldr	r1, [r7, #12]
 80109d6:	69b8      	ldr	r0, [r7, #24]
 80109d8:	f001 f882 	bl	8011ae0 <pxPortInitialiseStack>
 80109dc:	4602      	mov	r2, r0
 80109de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109e0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80109e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	d002      	beq.n	80109ee <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80109e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80109ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80109ee:	bf00      	nop
 80109f0:	3720      	adds	r7, #32
 80109f2:	46bd      	mov	sp, r7
 80109f4:	bd80      	pop	{r7, pc}
	...

080109f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80109f8:	b580      	push	{r7, lr}
 80109fa:	b082      	sub	sp, #8
 80109fc:	af00      	add	r7, sp, #0
 80109fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010a00:	f001 f9a2 	bl	8011d48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010a04:	4b2a      	ldr	r3, [pc, #168]	@ (8010ab0 <prvAddNewTaskToReadyList+0xb8>)
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	3301      	adds	r3, #1
 8010a0a:	4a29      	ldr	r2, [pc, #164]	@ (8010ab0 <prvAddNewTaskToReadyList+0xb8>)
 8010a0c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010a0e:	4b29      	ldr	r3, [pc, #164]	@ (8010ab4 <prvAddNewTaskToReadyList+0xbc>)
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d109      	bne.n	8010a2a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010a16:	4a27      	ldr	r2, [pc, #156]	@ (8010ab4 <prvAddNewTaskToReadyList+0xbc>)
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010a1c:	4b24      	ldr	r3, [pc, #144]	@ (8010ab0 <prvAddNewTaskToReadyList+0xb8>)
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	2b01      	cmp	r3, #1
 8010a22:	d110      	bne.n	8010a46 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010a24:	f000 fbe4 	bl	80111f0 <prvInitialiseTaskLists>
 8010a28:	e00d      	b.n	8010a46 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010a2a:	4b23      	ldr	r3, [pc, #140]	@ (8010ab8 <prvAddNewTaskToReadyList+0xc0>)
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d109      	bne.n	8010a46 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010a32:	4b20      	ldr	r3, [pc, #128]	@ (8010ab4 <prvAddNewTaskToReadyList+0xbc>)
 8010a34:	681b      	ldr	r3, [r3, #0]
 8010a36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a3c:	429a      	cmp	r2, r3
 8010a3e:	d802      	bhi.n	8010a46 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010a40:	4a1c      	ldr	r2, [pc, #112]	@ (8010ab4 <prvAddNewTaskToReadyList+0xbc>)
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010a46:	4b1d      	ldr	r3, [pc, #116]	@ (8010abc <prvAddNewTaskToReadyList+0xc4>)
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	3301      	adds	r3, #1
 8010a4c:	4a1b      	ldr	r2, [pc, #108]	@ (8010abc <prvAddNewTaskToReadyList+0xc4>)
 8010a4e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a54:	2201      	movs	r2, #1
 8010a56:	409a      	lsls	r2, r3
 8010a58:	4b19      	ldr	r3, [pc, #100]	@ (8010ac0 <prvAddNewTaskToReadyList+0xc8>)
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	4313      	orrs	r3, r2
 8010a5e:	4a18      	ldr	r2, [pc, #96]	@ (8010ac0 <prvAddNewTaskToReadyList+0xc8>)
 8010a60:	6013      	str	r3, [r2, #0]
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a66:	4613      	mov	r3, r2
 8010a68:	009b      	lsls	r3, r3, #2
 8010a6a:	4413      	add	r3, r2
 8010a6c:	009b      	lsls	r3, r3, #2
 8010a6e:	4a15      	ldr	r2, [pc, #84]	@ (8010ac4 <prvAddNewTaskToReadyList+0xcc>)
 8010a70:	441a      	add	r2, r3
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	3304      	adds	r3, #4
 8010a76:	4619      	mov	r1, r3
 8010a78:	4610      	mov	r0, r2
 8010a7a:	f7ff f87a 	bl	800fb72 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010a7e:	f001 f995 	bl	8011dac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010a82:	4b0d      	ldr	r3, [pc, #52]	@ (8010ab8 <prvAddNewTaskToReadyList+0xc0>)
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d00e      	beq.n	8010aa8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8010ab4 <prvAddNewTaskToReadyList+0xbc>)
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a94:	429a      	cmp	r2, r3
 8010a96:	d207      	bcs.n	8010aa8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010a98:	4b0b      	ldr	r3, [pc, #44]	@ (8010ac8 <prvAddNewTaskToReadyList+0xd0>)
 8010a9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010a9e:	601a      	str	r2, [r3, #0]
 8010aa0:	f3bf 8f4f 	dsb	sy
 8010aa4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010aa8:	bf00      	nop
 8010aaa:	3708      	adds	r7, #8
 8010aac:	46bd      	mov	sp, r7
 8010aae:	bd80      	pop	{r7, pc}
 8010ab0:	20001304 	.word	0x20001304
 8010ab4:	20001204 	.word	0x20001204
 8010ab8:	20001310 	.word	0x20001310
 8010abc:	20001320 	.word	0x20001320
 8010ac0:	2000130c 	.word	0x2000130c
 8010ac4:	20001208 	.word	0x20001208
 8010ac8:	e000ed04 	.word	0xe000ed04

08010acc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010acc:	b580      	push	{r7, lr}
 8010ace:	b084      	sub	sp, #16
 8010ad0:	af00      	add	r7, sp, #0
 8010ad2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010ad4:	2300      	movs	r3, #0
 8010ad6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d018      	beq.n	8010b10 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010ade:	4b14      	ldr	r3, [pc, #80]	@ (8010b30 <vTaskDelay+0x64>)
 8010ae0:	681b      	ldr	r3, [r3, #0]
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d00b      	beq.n	8010afe <vTaskDelay+0x32>
	__asm volatile
 8010ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aea:	f383 8811 	msr	BASEPRI, r3
 8010aee:	f3bf 8f6f 	isb	sy
 8010af2:	f3bf 8f4f 	dsb	sy
 8010af6:	60bb      	str	r3, [r7, #8]
}
 8010af8:	bf00      	nop
 8010afa:	bf00      	nop
 8010afc:	e7fd      	b.n	8010afa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010afe:	f000 f87d 	bl	8010bfc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010b02:	2100      	movs	r1, #0
 8010b04:	6878      	ldr	r0, [r7, #4]
 8010b06:	f000 ff85 	bl	8011a14 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010b0a:	f000 f885 	bl	8010c18 <xTaskResumeAll>
 8010b0e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d107      	bne.n	8010b26 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8010b16:	4b07      	ldr	r3, [pc, #28]	@ (8010b34 <vTaskDelay+0x68>)
 8010b18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010b1c:	601a      	str	r2, [r3, #0]
 8010b1e:	f3bf 8f4f 	dsb	sy
 8010b22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010b26:	bf00      	nop
 8010b28:	3710      	adds	r7, #16
 8010b2a:	46bd      	mov	sp, r7
 8010b2c:	bd80      	pop	{r7, pc}
 8010b2e:	bf00      	nop
 8010b30:	2000132c 	.word	0x2000132c
 8010b34:	e000ed04 	.word	0xe000ed04

08010b38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010b38:	b580      	push	{r7, lr}
 8010b3a:	b08a      	sub	sp, #40	@ 0x28
 8010b3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010b3e:	2300      	movs	r3, #0
 8010b40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010b42:	2300      	movs	r3, #0
 8010b44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010b46:	463a      	mov	r2, r7
 8010b48:	1d39      	adds	r1, r7, #4
 8010b4a:	f107 0308 	add.w	r3, r7, #8
 8010b4e:	4618      	mov	r0, r3
 8010b50:	f7f2 fc22 	bl	8003398 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010b54:	6839      	ldr	r1, [r7, #0]
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	68ba      	ldr	r2, [r7, #8]
 8010b5a:	9202      	str	r2, [sp, #8]
 8010b5c:	9301      	str	r3, [sp, #4]
 8010b5e:	2300      	movs	r3, #0
 8010b60:	9300      	str	r3, [sp, #0]
 8010b62:	2300      	movs	r3, #0
 8010b64:	460a      	mov	r2, r1
 8010b66:	491f      	ldr	r1, [pc, #124]	@ (8010be4 <vTaskStartScheduler+0xac>)
 8010b68:	481f      	ldr	r0, [pc, #124]	@ (8010be8 <vTaskStartScheduler+0xb0>)
 8010b6a:	f7ff fe17 	bl	801079c <xTaskCreateStatic>
 8010b6e:	4603      	mov	r3, r0
 8010b70:	4a1e      	ldr	r2, [pc, #120]	@ (8010bec <vTaskStartScheduler+0xb4>)
 8010b72:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010b74:	4b1d      	ldr	r3, [pc, #116]	@ (8010bec <vTaskStartScheduler+0xb4>)
 8010b76:	681b      	ldr	r3, [r3, #0]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d002      	beq.n	8010b82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010b7c:	2301      	movs	r3, #1
 8010b7e:	617b      	str	r3, [r7, #20]
 8010b80:	e001      	b.n	8010b86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010b82:	2300      	movs	r3, #0
 8010b84:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010b86:	697b      	ldr	r3, [r7, #20]
 8010b88:	2b01      	cmp	r3, #1
 8010b8a:	d116      	bne.n	8010bba <vTaskStartScheduler+0x82>
	__asm volatile
 8010b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b90:	f383 8811 	msr	BASEPRI, r3
 8010b94:	f3bf 8f6f 	isb	sy
 8010b98:	f3bf 8f4f 	dsb	sy
 8010b9c:	613b      	str	r3, [r7, #16]
}
 8010b9e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010ba0:	4b13      	ldr	r3, [pc, #76]	@ (8010bf0 <vTaskStartScheduler+0xb8>)
 8010ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8010ba6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010ba8:	4b12      	ldr	r3, [pc, #72]	@ (8010bf4 <vTaskStartScheduler+0xbc>)
 8010baa:	2201      	movs	r2, #1
 8010bac:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010bae:	4b12      	ldr	r3, [pc, #72]	@ (8010bf8 <vTaskStartScheduler+0xc0>)
 8010bb0:	2200      	movs	r2, #0
 8010bb2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010bb4:	f001 f824 	bl	8011c00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010bb8:	e00f      	b.n	8010bda <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010bba:	697b      	ldr	r3, [r7, #20]
 8010bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010bc0:	d10b      	bne.n	8010bda <vTaskStartScheduler+0xa2>
	__asm volatile
 8010bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bc6:	f383 8811 	msr	BASEPRI, r3
 8010bca:	f3bf 8f6f 	isb	sy
 8010bce:	f3bf 8f4f 	dsb	sy
 8010bd2:	60fb      	str	r3, [r7, #12]
}
 8010bd4:	bf00      	nop
 8010bd6:	bf00      	nop
 8010bd8:	e7fd      	b.n	8010bd6 <vTaskStartScheduler+0x9e>
}
 8010bda:	bf00      	nop
 8010bdc:	3718      	adds	r7, #24
 8010bde:	46bd      	mov	sp, r7
 8010be0:	bd80      	pop	{r7, pc}
 8010be2:	bf00      	nop
 8010be4:	08015c98 	.word	0x08015c98
 8010be8:	080111c1 	.word	0x080111c1
 8010bec:	20001328 	.word	0x20001328
 8010bf0:	20001324 	.word	0x20001324
 8010bf4:	20001310 	.word	0x20001310
 8010bf8:	20001308 	.word	0x20001308

08010bfc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010bfc:	b480      	push	{r7}
 8010bfe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010c00:	4b04      	ldr	r3, [pc, #16]	@ (8010c14 <vTaskSuspendAll+0x18>)
 8010c02:	681b      	ldr	r3, [r3, #0]
 8010c04:	3301      	adds	r3, #1
 8010c06:	4a03      	ldr	r2, [pc, #12]	@ (8010c14 <vTaskSuspendAll+0x18>)
 8010c08:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010c0a:	bf00      	nop
 8010c0c:	46bd      	mov	sp, r7
 8010c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c12:	4770      	bx	lr
 8010c14:	2000132c 	.word	0x2000132c

08010c18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010c18:	b580      	push	{r7, lr}
 8010c1a:	b084      	sub	sp, #16
 8010c1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010c1e:	2300      	movs	r3, #0
 8010c20:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010c22:	2300      	movs	r3, #0
 8010c24:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010c26:	4b42      	ldr	r3, [pc, #264]	@ (8010d30 <xTaskResumeAll+0x118>)
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d10b      	bne.n	8010c46 <xTaskResumeAll+0x2e>
	__asm volatile
 8010c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c32:	f383 8811 	msr	BASEPRI, r3
 8010c36:	f3bf 8f6f 	isb	sy
 8010c3a:	f3bf 8f4f 	dsb	sy
 8010c3e:	603b      	str	r3, [r7, #0]
}
 8010c40:	bf00      	nop
 8010c42:	bf00      	nop
 8010c44:	e7fd      	b.n	8010c42 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010c46:	f001 f87f 	bl	8011d48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010c4a:	4b39      	ldr	r3, [pc, #228]	@ (8010d30 <xTaskResumeAll+0x118>)
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	3b01      	subs	r3, #1
 8010c50:	4a37      	ldr	r2, [pc, #220]	@ (8010d30 <xTaskResumeAll+0x118>)
 8010c52:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010c54:	4b36      	ldr	r3, [pc, #216]	@ (8010d30 <xTaskResumeAll+0x118>)
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d161      	bne.n	8010d20 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010c5c:	4b35      	ldr	r3, [pc, #212]	@ (8010d34 <xTaskResumeAll+0x11c>)
 8010c5e:	681b      	ldr	r3, [r3, #0]
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d05d      	beq.n	8010d20 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010c64:	e02e      	b.n	8010cc4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c66:	4b34      	ldr	r3, [pc, #208]	@ (8010d38 <xTaskResumeAll+0x120>)
 8010c68:	68db      	ldr	r3, [r3, #12]
 8010c6a:	68db      	ldr	r3, [r3, #12]
 8010c6c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	3318      	adds	r3, #24
 8010c72:	4618      	mov	r0, r3
 8010c74:	f7fe ffda 	bl	800fc2c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	3304      	adds	r3, #4
 8010c7c:	4618      	mov	r0, r3
 8010c7e:	f7fe ffd5 	bl	800fc2c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010c82:	68fb      	ldr	r3, [r7, #12]
 8010c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c86:	2201      	movs	r2, #1
 8010c88:	409a      	lsls	r2, r3
 8010c8a:	4b2c      	ldr	r3, [pc, #176]	@ (8010d3c <xTaskResumeAll+0x124>)
 8010c8c:	681b      	ldr	r3, [r3, #0]
 8010c8e:	4313      	orrs	r3, r2
 8010c90:	4a2a      	ldr	r2, [pc, #168]	@ (8010d3c <xTaskResumeAll+0x124>)
 8010c92:	6013      	str	r3, [r2, #0]
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c98:	4613      	mov	r3, r2
 8010c9a:	009b      	lsls	r3, r3, #2
 8010c9c:	4413      	add	r3, r2
 8010c9e:	009b      	lsls	r3, r3, #2
 8010ca0:	4a27      	ldr	r2, [pc, #156]	@ (8010d40 <xTaskResumeAll+0x128>)
 8010ca2:	441a      	add	r2, r3
 8010ca4:	68fb      	ldr	r3, [r7, #12]
 8010ca6:	3304      	adds	r3, #4
 8010ca8:	4619      	mov	r1, r3
 8010caa:	4610      	mov	r0, r2
 8010cac:	f7fe ff61 	bl	800fb72 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010cb4:	4b23      	ldr	r3, [pc, #140]	@ (8010d44 <xTaskResumeAll+0x12c>)
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010cba:	429a      	cmp	r2, r3
 8010cbc:	d302      	bcc.n	8010cc4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010cbe:	4b22      	ldr	r3, [pc, #136]	@ (8010d48 <xTaskResumeAll+0x130>)
 8010cc0:	2201      	movs	r2, #1
 8010cc2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010cc4:	4b1c      	ldr	r3, [pc, #112]	@ (8010d38 <xTaskResumeAll+0x120>)
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d1cc      	bne.n	8010c66 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010ccc:	68fb      	ldr	r3, [r7, #12]
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d001      	beq.n	8010cd6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010cd2:	f000 fb2b 	bl	801132c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010cd6:	4b1d      	ldr	r3, [pc, #116]	@ (8010d4c <xTaskResumeAll+0x134>)
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	2b00      	cmp	r3, #0
 8010ce0:	d010      	beq.n	8010d04 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010ce2:	f000 f847 	bl	8010d74 <xTaskIncrementTick>
 8010ce6:	4603      	mov	r3, r0
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	d002      	beq.n	8010cf2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8010cec:	4b16      	ldr	r3, [pc, #88]	@ (8010d48 <xTaskResumeAll+0x130>)
 8010cee:	2201      	movs	r2, #1
 8010cf0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	3b01      	subs	r3, #1
 8010cf6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d1f1      	bne.n	8010ce2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8010cfe:	4b13      	ldr	r3, [pc, #76]	@ (8010d4c <xTaskResumeAll+0x134>)
 8010d00:	2200      	movs	r2, #0
 8010d02:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010d04:	4b10      	ldr	r3, [pc, #64]	@ (8010d48 <xTaskResumeAll+0x130>)
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d009      	beq.n	8010d20 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010d0c:	2301      	movs	r3, #1
 8010d0e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010d10:	4b0f      	ldr	r3, [pc, #60]	@ (8010d50 <xTaskResumeAll+0x138>)
 8010d12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010d16:	601a      	str	r2, [r3, #0]
 8010d18:	f3bf 8f4f 	dsb	sy
 8010d1c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010d20:	f001 f844 	bl	8011dac <vPortExitCritical>

	return xAlreadyYielded;
 8010d24:	68bb      	ldr	r3, [r7, #8]
}
 8010d26:	4618      	mov	r0, r3
 8010d28:	3710      	adds	r7, #16
 8010d2a:	46bd      	mov	sp, r7
 8010d2c:	bd80      	pop	{r7, pc}
 8010d2e:	bf00      	nop
 8010d30:	2000132c 	.word	0x2000132c
 8010d34:	20001304 	.word	0x20001304
 8010d38:	200012c4 	.word	0x200012c4
 8010d3c:	2000130c 	.word	0x2000130c
 8010d40:	20001208 	.word	0x20001208
 8010d44:	20001204 	.word	0x20001204
 8010d48:	20001318 	.word	0x20001318
 8010d4c:	20001314 	.word	0x20001314
 8010d50:	e000ed04 	.word	0xe000ed04

08010d54 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010d54:	b480      	push	{r7}
 8010d56:	b083      	sub	sp, #12
 8010d58:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010d5a:	4b05      	ldr	r3, [pc, #20]	@ (8010d70 <xTaskGetTickCount+0x1c>)
 8010d5c:	681b      	ldr	r3, [r3, #0]
 8010d5e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010d60:	687b      	ldr	r3, [r7, #4]
}
 8010d62:	4618      	mov	r0, r3
 8010d64:	370c      	adds	r7, #12
 8010d66:	46bd      	mov	sp, r7
 8010d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d6c:	4770      	bx	lr
 8010d6e:	bf00      	nop
 8010d70:	20001308 	.word	0x20001308

08010d74 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010d74:	b580      	push	{r7, lr}
 8010d76:	b086      	sub	sp, #24
 8010d78:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010d7a:	2300      	movs	r3, #0
 8010d7c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010d7e:	4b4f      	ldr	r3, [pc, #316]	@ (8010ebc <xTaskIncrementTick+0x148>)
 8010d80:	681b      	ldr	r3, [r3, #0]
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	f040 808f 	bne.w	8010ea6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010d88:	4b4d      	ldr	r3, [pc, #308]	@ (8010ec0 <xTaskIncrementTick+0x14c>)
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	3301      	adds	r3, #1
 8010d8e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010d90:	4a4b      	ldr	r2, [pc, #300]	@ (8010ec0 <xTaskIncrementTick+0x14c>)
 8010d92:	693b      	ldr	r3, [r7, #16]
 8010d94:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010d96:	693b      	ldr	r3, [r7, #16]
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d121      	bne.n	8010de0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8010d9c:	4b49      	ldr	r3, [pc, #292]	@ (8010ec4 <xTaskIncrementTick+0x150>)
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	681b      	ldr	r3, [r3, #0]
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d00b      	beq.n	8010dbe <xTaskIncrementTick+0x4a>
	__asm volatile
 8010da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010daa:	f383 8811 	msr	BASEPRI, r3
 8010dae:	f3bf 8f6f 	isb	sy
 8010db2:	f3bf 8f4f 	dsb	sy
 8010db6:	603b      	str	r3, [r7, #0]
}
 8010db8:	bf00      	nop
 8010dba:	bf00      	nop
 8010dbc:	e7fd      	b.n	8010dba <xTaskIncrementTick+0x46>
 8010dbe:	4b41      	ldr	r3, [pc, #260]	@ (8010ec4 <xTaskIncrementTick+0x150>)
 8010dc0:	681b      	ldr	r3, [r3, #0]
 8010dc2:	60fb      	str	r3, [r7, #12]
 8010dc4:	4b40      	ldr	r3, [pc, #256]	@ (8010ec8 <xTaskIncrementTick+0x154>)
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	4a3e      	ldr	r2, [pc, #248]	@ (8010ec4 <xTaskIncrementTick+0x150>)
 8010dca:	6013      	str	r3, [r2, #0]
 8010dcc:	4a3e      	ldr	r2, [pc, #248]	@ (8010ec8 <xTaskIncrementTick+0x154>)
 8010dce:	68fb      	ldr	r3, [r7, #12]
 8010dd0:	6013      	str	r3, [r2, #0]
 8010dd2:	4b3e      	ldr	r3, [pc, #248]	@ (8010ecc <xTaskIncrementTick+0x158>)
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	3301      	adds	r3, #1
 8010dd8:	4a3c      	ldr	r2, [pc, #240]	@ (8010ecc <xTaskIncrementTick+0x158>)
 8010dda:	6013      	str	r3, [r2, #0]
 8010ddc:	f000 faa6 	bl	801132c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010de0:	4b3b      	ldr	r3, [pc, #236]	@ (8010ed0 <xTaskIncrementTick+0x15c>)
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	693a      	ldr	r2, [r7, #16]
 8010de6:	429a      	cmp	r2, r3
 8010de8:	d348      	bcc.n	8010e7c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010dea:	4b36      	ldr	r3, [pc, #216]	@ (8010ec4 <xTaskIncrementTick+0x150>)
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	681b      	ldr	r3, [r3, #0]
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d104      	bne.n	8010dfe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010df4:	4b36      	ldr	r3, [pc, #216]	@ (8010ed0 <xTaskIncrementTick+0x15c>)
 8010df6:	f04f 32ff 	mov.w	r2, #4294967295
 8010dfa:	601a      	str	r2, [r3, #0]
					break;
 8010dfc:	e03e      	b.n	8010e7c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010dfe:	4b31      	ldr	r3, [pc, #196]	@ (8010ec4 <xTaskIncrementTick+0x150>)
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	68db      	ldr	r3, [r3, #12]
 8010e04:	68db      	ldr	r3, [r3, #12]
 8010e06:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010e08:	68bb      	ldr	r3, [r7, #8]
 8010e0a:	685b      	ldr	r3, [r3, #4]
 8010e0c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010e0e:	693a      	ldr	r2, [r7, #16]
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	429a      	cmp	r2, r3
 8010e14:	d203      	bcs.n	8010e1e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010e16:	4a2e      	ldr	r2, [pc, #184]	@ (8010ed0 <xTaskIncrementTick+0x15c>)
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010e1c:	e02e      	b.n	8010e7c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010e1e:	68bb      	ldr	r3, [r7, #8]
 8010e20:	3304      	adds	r3, #4
 8010e22:	4618      	mov	r0, r3
 8010e24:	f7fe ff02 	bl	800fc2c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010e28:	68bb      	ldr	r3, [r7, #8]
 8010e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	d004      	beq.n	8010e3a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010e30:	68bb      	ldr	r3, [r7, #8]
 8010e32:	3318      	adds	r3, #24
 8010e34:	4618      	mov	r0, r3
 8010e36:	f7fe fef9 	bl	800fc2c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010e3a:	68bb      	ldr	r3, [r7, #8]
 8010e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e3e:	2201      	movs	r2, #1
 8010e40:	409a      	lsls	r2, r3
 8010e42:	4b24      	ldr	r3, [pc, #144]	@ (8010ed4 <xTaskIncrementTick+0x160>)
 8010e44:	681b      	ldr	r3, [r3, #0]
 8010e46:	4313      	orrs	r3, r2
 8010e48:	4a22      	ldr	r2, [pc, #136]	@ (8010ed4 <xTaskIncrementTick+0x160>)
 8010e4a:	6013      	str	r3, [r2, #0]
 8010e4c:	68bb      	ldr	r3, [r7, #8]
 8010e4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e50:	4613      	mov	r3, r2
 8010e52:	009b      	lsls	r3, r3, #2
 8010e54:	4413      	add	r3, r2
 8010e56:	009b      	lsls	r3, r3, #2
 8010e58:	4a1f      	ldr	r2, [pc, #124]	@ (8010ed8 <xTaskIncrementTick+0x164>)
 8010e5a:	441a      	add	r2, r3
 8010e5c:	68bb      	ldr	r3, [r7, #8]
 8010e5e:	3304      	adds	r3, #4
 8010e60:	4619      	mov	r1, r3
 8010e62:	4610      	mov	r0, r2
 8010e64:	f7fe fe85 	bl	800fb72 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010e68:	68bb      	ldr	r3, [r7, #8]
 8010e6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e6c:	4b1b      	ldr	r3, [pc, #108]	@ (8010edc <xTaskIncrementTick+0x168>)
 8010e6e:	681b      	ldr	r3, [r3, #0]
 8010e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e72:	429a      	cmp	r2, r3
 8010e74:	d3b9      	bcc.n	8010dea <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8010e76:	2301      	movs	r3, #1
 8010e78:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010e7a:	e7b6      	b.n	8010dea <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010e7c:	4b17      	ldr	r3, [pc, #92]	@ (8010edc <xTaskIncrementTick+0x168>)
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e82:	4915      	ldr	r1, [pc, #84]	@ (8010ed8 <xTaskIncrementTick+0x164>)
 8010e84:	4613      	mov	r3, r2
 8010e86:	009b      	lsls	r3, r3, #2
 8010e88:	4413      	add	r3, r2
 8010e8a:	009b      	lsls	r3, r3, #2
 8010e8c:	440b      	add	r3, r1
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	2b01      	cmp	r3, #1
 8010e92:	d901      	bls.n	8010e98 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8010e94:	2301      	movs	r3, #1
 8010e96:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010e98:	4b11      	ldr	r3, [pc, #68]	@ (8010ee0 <xTaskIncrementTick+0x16c>)
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d007      	beq.n	8010eb0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8010ea0:	2301      	movs	r3, #1
 8010ea2:	617b      	str	r3, [r7, #20]
 8010ea4:	e004      	b.n	8010eb0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010ea6:	4b0f      	ldr	r3, [pc, #60]	@ (8010ee4 <xTaskIncrementTick+0x170>)
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	3301      	adds	r3, #1
 8010eac:	4a0d      	ldr	r2, [pc, #52]	@ (8010ee4 <xTaskIncrementTick+0x170>)
 8010eae:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010eb0:	697b      	ldr	r3, [r7, #20]
}
 8010eb2:	4618      	mov	r0, r3
 8010eb4:	3718      	adds	r7, #24
 8010eb6:	46bd      	mov	sp, r7
 8010eb8:	bd80      	pop	{r7, pc}
 8010eba:	bf00      	nop
 8010ebc:	2000132c 	.word	0x2000132c
 8010ec0:	20001308 	.word	0x20001308
 8010ec4:	200012bc 	.word	0x200012bc
 8010ec8:	200012c0 	.word	0x200012c0
 8010ecc:	2000131c 	.word	0x2000131c
 8010ed0:	20001324 	.word	0x20001324
 8010ed4:	2000130c 	.word	0x2000130c
 8010ed8:	20001208 	.word	0x20001208
 8010edc:	20001204 	.word	0x20001204
 8010ee0:	20001318 	.word	0x20001318
 8010ee4:	20001314 	.word	0x20001314

08010ee8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010ee8:	b480      	push	{r7}
 8010eea:	b087      	sub	sp, #28
 8010eec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010eee:	4b27      	ldr	r3, [pc, #156]	@ (8010f8c <vTaskSwitchContext+0xa4>)
 8010ef0:	681b      	ldr	r3, [r3, #0]
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d003      	beq.n	8010efe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010ef6:	4b26      	ldr	r3, [pc, #152]	@ (8010f90 <vTaskSwitchContext+0xa8>)
 8010ef8:	2201      	movs	r2, #1
 8010efa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010efc:	e040      	b.n	8010f80 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8010efe:	4b24      	ldr	r3, [pc, #144]	@ (8010f90 <vTaskSwitchContext+0xa8>)
 8010f00:	2200      	movs	r2, #0
 8010f02:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f04:	4b23      	ldr	r3, [pc, #140]	@ (8010f94 <vTaskSwitchContext+0xac>)
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	fab3 f383 	clz	r3, r3
 8010f10:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8010f12:	7afb      	ldrb	r3, [r7, #11]
 8010f14:	f1c3 031f 	rsb	r3, r3, #31
 8010f18:	617b      	str	r3, [r7, #20]
 8010f1a:	491f      	ldr	r1, [pc, #124]	@ (8010f98 <vTaskSwitchContext+0xb0>)
 8010f1c:	697a      	ldr	r2, [r7, #20]
 8010f1e:	4613      	mov	r3, r2
 8010f20:	009b      	lsls	r3, r3, #2
 8010f22:	4413      	add	r3, r2
 8010f24:	009b      	lsls	r3, r3, #2
 8010f26:	440b      	add	r3, r1
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d10b      	bne.n	8010f46 <vTaskSwitchContext+0x5e>
	__asm volatile
 8010f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f32:	f383 8811 	msr	BASEPRI, r3
 8010f36:	f3bf 8f6f 	isb	sy
 8010f3a:	f3bf 8f4f 	dsb	sy
 8010f3e:	607b      	str	r3, [r7, #4]
}
 8010f40:	bf00      	nop
 8010f42:	bf00      	nop
 8010f44:	e7fd      	b.n	8010f42 <vTaskSwitchContext+0x5a>
 8010f46:	697a      	ldr	r2, [r7, #20]
 8010f48:	4613      	mov	r3, r2
 8010f4a:	009b      	lsls	r3, r3, #2
 8010f4c:	4413      	add	r3, r2
 8010f4e:	009b      	lsls	r3, r3, #2
 8010f50:	4a11      	ldr	r2, [pc, #68]	@ (8010f98 <vTaskSwitchContext+0xb0>)
 8010f52:	4413      	add	r3, r2
 8010f54:	613b      	str	r3, [r7, #16]
 8010f56:	693b      	ldr	r3, [r7, #16]
 8010f58:	685b      	ldr	r3, [r3, #4]
 8010f5a:	685a      	ldr	r2, [r3, #4]
 8010f5c:	693b      	ldr	r3, [r7, #16]
 8010f5e:	605a      	str	r2, [r3, #4]
 8010f60:	693b      	ldr	r3, [r7, #16]
 8010f62:	685a      	ldr	r2, [r3, #4]
 8010f64:	693b      	ldr	r3, [r7, #16]
 8010f66:	3308      	adds	r3, #8
 8010f68:	429a      	cmp	r2, r3
 8010f6a:	d104      	bne.n	8010f76 <vTaskSwitchContext+0x8e>
 8010f6c:	693b      	ldr	r3, [r7, #16]
 8010f6e:	685b      	ldr	r3, [r3, #4]
 8010f70:	685a      	ldr	r2, [r3, #4]
 8010f72:	693b      	ldr	r3, [r7, #16]
 8010f74:	605a      	str	r2, [r3, #4]
 8010f76:	693b      	ldr	r3, [r7, #16]
 8010f78:	685b      	ldr	r3, [r3, #4]
 8010f7a:	68db      	ldr	r3, [r3, #12]
 8010f7c:	4a07      	ldr	r2, [pc, #28]	@ (8010f9c <vTaskSwitchContext+0xb4>)
 8010f7e:	6013      	str	r3, [r2, #0]
}
 8010f80:	bf00      	nop
 8010f82:	371c      	adds	r7, #28
 8010f84:	46bd      	mov	sp, r7
 8010f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f8a:	4770      	bx	lr
 8010f8c:	2000132c 	.word	0x2000132c
 8010f90:	20001318 	.word	0x20001318
 8010f94:	2000130c 	.word	0x2000130c
 8010f98:	20001208 	.word	0x20001208
 8010f9c:	20001204 	.word	0x20001204

08010fa0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010fa0:	b580      	push	{r7, lr}
 8010fa2:	b084      	sub	sp, #16
 8010fa4:	af00      	add	r7, sp, #0
 8010fa6:	6078      	str	r0, [r7, #4]
 8010fa8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d10b      	bne.n	8010fc8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8010fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fb4:	f383 8811 	msr	BASEPRI, r3
 8010fb8:	f3bf 8f6f 	isb	sy
 8010fbc:	f3bf 8f4f 	dsb	sy
 8010fc0:	60fb      	str	r3, [r7, #12]
}
 8010fc2:	bf00      	nop
 8010fc4:	bf00      	nop
 8010fc6:	e7fd      	b.n	8010fc4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010fc8:	4b07      	ldr	r3, [pc, #28]	@ (8010fe8 <vTaskPlaceOnEventList+0x48>)
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	3318      	adds	r3, #24
 8010fce:	4619      	mov	r1, r3
 8010fd0:	6878      	ldr	r0, [r7, #4]
 8010fd2:	f7fe fdf2 	bl	800fbba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010fd6:	2101      	movs	r1, #1
 8010fd8:	6838      	ldr	r0, [r7, #0]
 8010fda:	f000 fd1b 	bl	8011a14 <prvAddCurrentTaskToDelayedList>
}
 8010fde:	bf00      	nop
 8010fe0:	3710      	adds	r7, #16
 8010fe2:	46bd      	mov	sp, r7
 8010fe4:	bd80      	pop	{r7, pc}
 8010fe6:	bf00      	nop
 8010fe8:	20001204 	.word	0x20001204

08010fec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010fec:	b580      	push	{r7, lr}
 8010fee:	b086      	sub	sp, #24
 8010ff0:	af00      	add	r7, sp, #0
 8010ff2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	68db      	ldr	r3, [r3, #12]
 8010ff8:	68db      	ldr	r3, [r3, #12]
 8010ffa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010ffc:	693b      	ldr	r3, [r7, #16]
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d10b      	bne.n	801101a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8011002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011006:	f383 8811 	msr	BASEPRI, r3
 801100a:	f3bf 8f6f 	isb	sy
 801100e:	f3bf 8f4f 	dsb	sy
 8011012:	60fb      	str	r3, [r7, #12]
}
 8011014:	bf00      	nop
 8011016:	bf00      	nop
 8011018:	e7fd      	b.n	8011016 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801101a:	693b      	ldr	r3, [r7, #16]
 801101c:	3318      	adds	r3, #24
 801101e:	4618      	mov	r0, r3
 8011020:	f7fe fe04 	bl	800fc2c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011024:	4b1d      	ldr	r3, [pc, #116]	@ (801109c <xTaskRemoveFromEventList+0xb0>)
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	2b00      	cmp	r3, #0
 801102a:	d11c      	bne.n	8011066 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801102c:	693b      	ldr	r3, [r7, #16]
 801102e:	3304      	adds	r3, #4
 8011030:	4618      	mov	r0, r3
 8011032:	f7fe fdfb 	bl	800fc2c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011036:	693b      	ldr	r3, [r7, #16]
 8011038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801103a:	2201      	movs	r2, #1
 801103c:	409a      	lsls	r2, r3
 801103e:	4b18      	ldr	r3, [pc, #96]	@ (80110a0 <xTaskRemoveFromEventList+0xb4>)
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	4313      	orrs	r3, r2
 8011044:	4a16      	ldr	r2, [pc, #88]	@ (80110a0 <xTaskRemoveFromEventList+0xb4>)
 8011046:	6013      	str	r3, [r2, #0]
 8011048:	693b      	ldr	r3, [r7, #16]
 801104a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801104c:	4613      	mov	r3, r2
 801104e:	009b      	lsls	r3, r3, #2
 8011050:	4413      	add	r3, r2
 8011052:	009b      	lsls	r3, r3, #2
 8011054:	4a13      	ldr	r2, [pc, #76]	@ (80110a4 <xTaskRemoveFromEventList+0xb8>)
 8011056:	441a      	add	r2, r3
 8011058:	693b      	ldr	r3, [r7, #16]
 801105a:	3304      	adds	r3, #4
 801105c:	4619      	mov	r1, r3
 801105e:	4610      	mov	r0, r2
 8011060:	f7fe fd87 	bl	800fb72 <vListInsertEnd>
 8011064:	e005      	b.n	8011072 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011066:	693b      	ldr	r3, [r7, #16]
 8011068:	3318      	adds	r3, #24
 801106a:	4619      	mov	r1, r3
 801106c:	480e      	ldr	r0, [pc, #56]	@ (80110a8 <xTaskRemoveFromEventList+0xbc>)
 801106e:	f7fe fd80 	bl	800fb72 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011072:	693b      	ldr	r3, [r7, #16]
 8011074:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011076:	4b0d      	ldr	r3, [pc, #52]	@ (80110ac <xTaskRemoveFromEventList+0xc0>)
 8011078:	681b      	ldr	r3, [r3, #0]
 801107a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801107c:	429a      	cmp	r2, r3
 801107e:	d905      	bls.n	801108c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011080:	2301      	movs	r3, #1
 8011082:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011084:	4b0a      	ldr	r3, [pc, #40]	@ (80110b0 <xTaskRemoveFromEventList+0xc4>)
 8011086:	2201      	movs	r2, #1
 8011088:	601a      	str	r2, [r3, #0]
 801108a:	e001      	b.n	8011090 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 801108c:	2300      	movs	r3, #0
 801108e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011090:	697b      	ldr	r3, [r7, #20]
}
 8011092:	4618      	mov	r0, r3
 8011094:	3718      	adds	r7, #24
 8011096:	46bd      	mov	sp, r7
 8011098:	bd80      	pop	{r7, pc}
 801109a:	bf00      	nop
 801109c:	2000132c 	.word	0x2000132c
 80110a0:	2000130c 	.word	0x2000130c
 80110a4:	20001208 	.word	0x20001208
 80110a8:	200012c4 	.word	0x200012c4
 80110ac:	20001204 	.word	0x20001204
 80110b0:	20001318 	.word	0x20001318

080110b4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80110b4:	b480      	push	{r7}
 80110b6:	b083      	sub	sp, #12
 80110b8:	af00      	add	r7, sp, #0
 80110ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80110bc:	4b06      	ldr	r3, [pc, #24]	@ (80110d8 <vTaskInternalSetTimeOutState+0x24>)
 80110be:	681a      	ldr	r2, [r3, #0]
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80110c4:	4b05      	ldr	r3, [pc, #20]	@ (80110dc <vTaskInternalSetTimeOutState+0x28>)
 80110c6:	681a      	ldr	r2, [r3, #0]
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	605a      	str	r2, [r3, #4]
}
 80110cc:	bf00      	nop
 80110ce:	370c      	adds	r7, #12
 80110d0:	46bd      	mov	sp, r7
 80110d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110d6:	4770      	bx	lr
 80110d8:	2000131c 	.word	0x2000131c
 80110dc:	20001308 	.word	0x20001308

080110e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b088      	sub	sp, #32
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	6078      	str	r0, [r7, #4]
 80110e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d10b      	bne.n	8011108 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80110f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110f4:	f383 8811 	msr	BASEPRI, r3
 80110f8:	f3bf 8f6f 	isb	sy
 80110fc:	f3bf 8f4f 	dsb	sy
 8011100:	613b      	str	r3, [r7, #16]
}
 8011102:	bf00      	nop
 8011104:	bf00      	nop
 8011106:	e7fd      	b.n	8011104 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8011108:	683b      	ldr	r3, [r7, #0]
 801110a:	2b00      	cmp	r3, #0
 801110c:	d10b      	bne.n	8011126 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801110e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011112:	f383 8811 	msr	BASEPRI, r3
 8011116:	f3bf 8f6f 	isb	sy
 801111a:	f3bf 8f4f 	dsb	sy
 801111e:	60fb      	str	r3, [r7, #12]
}
 8011120:	bf00      	nop
 8011122:	bf00      	nop
 8011124:	e7fd      	b.n	8011122 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8011126:	f000 fe0f 	bl	8011d48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801112a:	4b1d      	ldr	r3, [pc, #116]	@ (80111a0 <xTaskCheckForTimeOut+0xc0>)
 801112c:	681b      	ldr	r3, [r3, #0]
 801112e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	685b      	ldr	r3, [r3, #4]
 8011134:	69ba      	ldr	r2, [r7, #24]
 8011136:	1ad3      	subs	r3, r2, r3
 8011138:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801113a:	683b      	ldr	r3, [r7, #0]
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011142:	d102      	bne.n	801114a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011144:	2300      	movs	r3, #0
 8011146:	61fb      	str	r3, [r7, #28]
 8011148:	e023      	b.n	8011192 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	681a      	ldr	r2, [r3, #0]
 801114e:	4b15      	ldr	r3, [pc, #84]	@ (80111a4 <xTaskCheckForTimeOut+0xc4>)
 8011150:	681b      	ldr	r3, [r3, #0]
 8011152:	429a      	cmp	r2, r3
 8011154:	d007      	beq.n	8011166 <xTaskCheckForTimeOut+0x86>
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	685b      	ldr	r3, [r3, #4]
 801115a:	69ba      	ldr	r2, [r7, #24]
 801115c:	429a      	cmp	r2, r3
 801115e:	d302      	bcc.n	8011166 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011160:	2301      	movs	r3, #1
 8011162:	61fb      	str	r3, [r7, #28]
 8011164:	e015      	b.n	8011192 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011166:	683b      	ldr	r3, [r7, #0]
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	697a      	ldr	r2, [r7, #20]
 801116c:	429a      	cmp	r2, r3
 801116e:	d20b      	bcs.n	8011188 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011170:	683b      	ldr	r3, [r7, #0]
 8011172:	681a      	ldr	r2, [r3, #0]
 8011174:	697b      	ldr	r3, [r7, #20]
 8011176:	1ad2      	subs	r2, r2, r3
 8011178:	683b      	ldr	r3, [r7, #0]
 801117a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801117c:	6878      	ldr	r0, [r7, #4]
 801117e:	f7ff ff99 	bl	80110b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011182:	2300      	movs	r3, #0
 8011184:	61fb      	str	r3, [r7, #28]
 8011186:	e004      	b.n	8011192 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8011188:	683b      	ldr	r3, [r7, #0]
 801118a:	2200      	movs	r2, #0
 801118c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801118e:	2301      	movs	r3, #1
 8011190:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011192:	f000 fe0b 	bl	8011dac <vPortExitCritical>

	return xReturn;
 8011196:	69fb      	ldr	r3, [r7, #28]
}
 8011198:	4618      	mov	r0, r3
 801119a:	3720      	adds	r7, #32
 801119c:	46bd      	mov	sp, r7
 801119e:	bd80      	pop	{r7, pc}
 80111a0:	20001308 	.word	0x20001308
 80111a4:	2000131c 	.word	0x2000131c

080111a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80111a8:	b480      	push	{r7}
 80111aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80111ac:	4b03      	ldr	r3, [pc, #12]	@ (80111bc <vTaskMissedYield+0x14>)
 80111ae:	2201      	movs	r2, #1
 80111b0:	601a      	str	r2, [r3, #0]
}
 80111b2:	bf00      	nop
 80111b4:	46bd      	mov	sp, r7
 80111b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ba:	4770      	bx	lr
 80111bc:	20001318 	.word	0x20001318

080111c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80111c0:	b580      	push	{r7, lr}
 80111c2:	b082      	sub	sp, #8
 80111c4:	af00      	add	r7, sp, #0
 80111c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80111c8:	f000 f852 	bl	8011270 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80111cc:	4b06      	ldr	r3, [pc, #24]	@ (80111e8 <prvIdleTask+0x28>)
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	2b01      	cmp	r3, #1
 80111d2:	d9f9      	bls.n	80111c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80111d4:	4b05      	ldr	r3, [pc, #20]	@ (80111ec <prvIdleTask+0x2c>)
 80111d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80111da:	601a      	str	r2, [r3, #0]
 80111dc:	f3bf 8f4f 	dsb	sy
 80111e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80111e4:	e7f0      	b.n	80111c8 <prvIdleTask+0x8>
 80111e6:	bf00      	nop
 80111e8:	20001208 	.word	0x20001208
 80111ec:	e000ed04 	.word	0xe000ed04

080111f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80111f0:	b580      	push	{r7, lr}
 80111f2:	b082      	sub	sp, #8
 80111f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80111f6:	2300      	movs	r3, #0
 80111f8:	607b      	str	r3, [r7, #4]
 80111fa:	e00c      	b.n	8011216 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80111fc:	687a      	ldr	r2, [r7, #4]
 80111fe:	4613      	mov	r3, r2
 8011200:	009b      	lsls	r3, r3, #2
 8011202:	4413      	add	r3, r2
 8011204:	009b      	lsls	r3, r3, #2
 8011206:	4a12      	ldr	r2, [pc, #72]	@ (8011250 <prvInitialiseTaskLists+0x60>)
 8011208:	4413      	add	r3, r2
 801120a:	4618      	mov	r0, r3
 801120c:	f7fe fc84 	bl	800fb18 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	3301      	adds	r3, #1
 8011214:	607b      	str	r3, [r7, #4]
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	2b06      	cmp	r3, #6
 801121a:	d9ef      	bls.n	80111fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801121c:	480d      	ldr	r0, [pc, #52]	@ (8011254 <prvInitialiseTaskLists+0x64>)
 801121e:	f7fe fc7b 	bl	800fb18 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011222:	480d      	ldr	r0, [pc, #52]	@ (8011258 <prvInitialiseTaskLists+0x68>)
 8011224:	f7fe fc78 	bl	800fb18 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011228:	480c      	ldr	r0, [pc, #48]	@ (801125c <prvInitialiseTaskLists+0x6c>)
 801122a:	f7fe fc75 	bl	800fb18 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801122e:	480c      	ldr	r0, [pc, #48]	@ (8011260 <prvInitialiseTaskLists+0x70>)
 8011230:	f7fe fc72 	bl	800fb18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011234:	480b      	ldr	r0, [pc, #44]	@ (8011264 <prvInitialiseTaskLists+0x74>)
 8011236:	f7fe fc6f 	bl	800fb18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801123a:	4b0b      	ldr	r3, [pc, #44]	@ (8011268 <prvInitialiseTaskLists+0x78>)
 801123c:	4a05      	ldr	r2, [pc, #20]	@ (8011254 <prvInitialiseTaskLists+0x64>)
 801123e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011240:	4b0a      	ldr	r3, [pc, #40]	@ (801126c <prvInitialiseTaskLists+0x7c>)
 8011242:	4a05      	ldr	r2, [pc, #20]	@ (8011258 <prvInitialiseTaskLists+0x68>)
 8011244:	601a      	str	r2, [r3, #0]
}
 8011246:	bf00      	nop
 8011248:	3708      	adds	r7, #8
 801124a:	46bd      	mov	sp, r7
 801124c:	bd80      	pop	{r7, pc}
 801124e:	bf00      	nop
 8011250:	20001208 	.word	0x20001208
 8011254:	20001294 	.word	0x20001294
 8011258:	200012a8 	.word	0x200012a8
 801125c:	200012c4 	.word	0x200012c4
 8011260:	200012d8 	.word	0x200012d8
 8011264:	200012f0 	.word	0x200012f0
 8011268:	200012bc 	.word	0x200012bc
 801126c:	200012c0 	.word	0x200012c0

08011270 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011270:	b580      	push	{r7, lr}
 8011272:	b082      	sub	sp, #8
 8011274:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011276:	e019      	b.n	80112ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011278:	f000 fd66 	bl	8011d48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801127c:	4b10      	ldr	r3, [pc, #64]	@ (80112c0 <prvCheckTasksWaitingTermination+0x50>)
 801127e:	68db      	ldr	r3, [r3, #12]
 8011280:	68db      	ldr	r3, [r3, #12]
 8011282:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	3304      	adds	r3, #4
 8011288:	4618      	mov	r0, r3
 801128a:	f7fe fccf 	bl	800fc2c <uxListRemove>
				--uxCurrentNumberOfTasks;
 801128e:	4b0d      	ldr	r3, [pc, #52]	@ (80112c4 <prvCheckTasksWaitingTermination+0x54>)
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	3b01      	subs	r3, #1
 8011294:	4a0b      	ldr	r2, [pc, #44]	@ (80112c4 <prvCheckTasksWaitingTermination+0x54>)
 8011296:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011298:	4b0b      	ldr	r3, [pc, #44]	@ (80112c8 <prvCheckTasksWaitingTermination+0x58>)
 801129a:	681b      	ldr	r3, [r3, #0]
 801129c:	3b01      	subs	r3, #1
 801129e:	4a0a      	ldr	r2, [pc, #40]	@ (80112c8 <prvCheckTasksWaitingTermination+0x58>)
 80112a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80112a2:	f000 fd83 	bl	8011dac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80112a6:	6878      	ldr	r0, [r7, #4]
 80112a8:	f000 f810 	bl	80112cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80112ac:	4b06      	ldr	r3, [pc, #24]	@ (80112c8 <prvCheckTasksWaitingTermination+0x58>)
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d1e1      	bne.n	8011278 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80112b4:	bf00      	nop
 80112b6:	bf00      	nop
 80112b8:	3708      	adds	r7, #8
 80112ba:	46bd      	mov	sp, r7
 80112bc:	bd80      	pop	{r7, pc}
 80112be:	bf00      	nop
 80112c0:	200012d8 	.word	0x200012d8
 80112c4:	20001304 	.word	0x20001304
 80112c8:	200012ec 	.word	0x200012ec

080112cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80112cc:	b580      	push	{r7, lr}
 80112ce:	b084      	sub	sp, #16
 80112d0:	af00      	add	r7, sp, #0
 80112d2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d108      	bne.n	80112f0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80112e2:	4618      	mov	r0, r3
 80112e4:	f000 ff20 	bl	8012128 <vPortFree>
				vPortFree( pxTCB );
 80112e8:	6878      	ldr	r0, [r7, #4]
 80112ea:	f000 ff1d 	bl	8012128 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80112ee:	e019      	b.n	8011324 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80112f6:	2b01      	cmp	r3, #1
 80112f8:	d103      	bne.n	8011302 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80112fa:	6878      	ldr	r0, [r7, #4]
 80112fc:	f000 ff14 	bl	8012128 <vPortFree>
	}
 8011300:	e010      	b.n	8011324 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011308:	2b02      	cmp	r3, #2
 801130a:	d00b      	beq.n	8011324 <prvDeleteTCB+0x58>
	__asm volatile
 801130c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011310:	f383 8811 	msr	BASEPRI, r3
 8011314:	f3bf 8f6f 	isb	sy
 8011318:	f3bf 8f4f 	dsb	sy
 801131c:	60fb      	str	r3, [r7, #12]
}
 801131e:	bf00      	nop
 8011320:	bf00      	nop
 8011322:	e7fd      	b.n	8011320 <prvDeleteTCB+0x54>
	}
 8011324:	bf00      	nop
 8011326:	3710      	adds	r7, #16
 8011328:	46bd      	mov	sp, r7
 801132a:	bd80      	pop	{r7, pc}

0801132c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801132c:	b480      	push	{r7}
 801132e:	b083      	sub	sp, #12
 8011330:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011332:	4b0c      	ldr	r3, [pc, #48]	@ (8011364 <prvResetNextTaskUnblockTime+0x38>)
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	681b      	ldr	r3, [r3, #0]
 8011338:	2b00      	cmp	r3, #0
 801133a:	d104      	bne.n	8011346 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801133c:	4b0a      	ldr	r3, [pc, #40]	@ (8011368 <prvResetNextTaskUnblockTime+0x3c>)
 801133e:	f04f 32ff 	mov.w	r2, #4294967295
 8011342:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011344:	e008      	b.n	8011358 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011346:	4b07      	ldr	r3, [pc, #28]	@ (8011364 <prvResetNextTaskUnblockTime+0x38>)
 8011348:	681b      	ldr	r3, [r3, #0]
 801134a:	68db      	ldr	r3, [r3, #12]
 801134c:	68db      	ldr	r3, [r3, #12]
 801134e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	685b      	ldr	r3, [r3, #4]
 8011354:	4a04      	ldr	r2, [pc, #16]	@ (8011368 <prvResetNextTaskUnblockTime+0x3c>)
 8011356:	6013      	str	r3, [r2, #0]
}
 8011358:	bf00      	nop
 801135a:	370c      	adds	r7, #12
 801135c:	46bd      	mov	sp, r7
 801135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011362:	4770      	bx	lr
 8011364:	200012bc 	.word	0x200012bc
 8011368:	20001324 	.word	0x20001324

0801136c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801136c:	b480      	push	{r7}
 801136e:	b083      	sub	sp, #12
 8011370:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011372:	4b0b      	ldr	r3, [pc, #44]	@ (80113a0 <xTaskGetSchedulerState+0x34>)
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	2b00      	cmp	r3, #0
 8011378:	d102      	bne.n	8011380 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801137a:	2301      	movs	r3, #1
 801137c:	607b      	str	r3, [r7, #4]
 801137e:	e008      	b.n	8011392 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011380:	4b08      	ldr	r3, [pc, #32]	@ (80113a4 <xTaskGetSchedulerState+0x38>)
 8011382:	681b      	ldr	r3, [r3, #0]
 8011384:	2b00      	cmp	r3, #0
 8011386:	d102      	bne.n	801138e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011388:	2302      	movs	r3, #2
 801138a:	607b      	str	r3, [r7, #4]
 801138c:	e001      	b.n	8011392 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801138e:	2300      	movs	r3, #0
 8011390:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011392:	687b      	ldr	r3, [r7, #4]
	}
 8011394:	4618      	mov	r0, r3
 8011396:	370c      	adds	r7, #12
 8011398:	46bd      	mov	sp, r7
 801139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801139e:	4770      	bx	lr
 80113a0:	20001310 	.word	0x20001310
 80113a4:	2000132c 	.word	0x2000132c

080113a8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80113a8:	b580      	push	{r7, lr}
 80113aa:	b084      	sub	sp, #16
 80113ac:	af00      	add	r7, sp, #0
 80113ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80113b4:	2300      	movs	r3, #0
 80113b6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d05e      	beq.n	801147c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80113be:	68bb      	ldr	r3, [r7, #8]
 80113c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80113c2:	4b31      	ldr	r3, [pc, #196]	@ (8011488 <xTaskPriorityInherit+0xe0>)
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80113c8:	429a      	cmp	r2, r3
 80113ca:	d24e      	bcs.n	801146a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80113cc:	68bb      	ldr	r3, [r7, #8]
 80113ce:	699b      	ldr	r3, [r3, #24]
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	db06      	blt.n	80113e2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80113d4:	4b2c      	ldr	r3, [pc, #176]	@ (8011488 <xTaskPriorityInherit+0xe0>)
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80113da:	f1c3 0207 	rsb	r2, r3, #7
 80113de:	68bb      	ldr	r3, [r7, #8]
 80113e0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80113e2:	68bb      	ldr	r3, [r7, #8]
 80113e4:	6959      	ldr	r1, [r3, #20]
 80113e6:	68bb      	ldr	r3, [r7, #8]
 80113e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80113ea:	4613      	mov	r3, r2
 80113ec:	009b      	lsls	r3, r3, #2
 80113ee:	4413      	add	r3, r2
 80113f0:	009b      	lsls	r3, r3, #2
 80113f2:	4a26      	ldr	r2, [pc, #152]	@ (801148c <xTaskPriorityInherit+0xe4>)
 80113f4:	4413      	add	r3, r2
 80113f6:	4299      	cmp	r1, r3
 80113f8:	d12f      	bne.n	801145a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80113fa:	68bb      	ldr	r3, [r7, #8]
 80113fc:	3304      	adds	r3, #4
 80113fe:	4618      	mov	r0, r3
 8011400:	f7fe fc14 	bl	800fc2c <uxListRemove>
 8011404:	4603      	mov	r3, r0
 8011406:	2b00      	cmp	r3, #0
 8011408:	d10a      	bne.n	8011420 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 801140a:	68bb      	ldr	r3, [r7, #8]
 801140c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801140e:	2201      	movs	r2, #1
 8011410:	fa02 f303 	lsl.w	r3, r2, r3
 8011414:	43da      	mvns	r2, r3
 8011416:	4b1e      	ldr	r3, [pc, #120]	@ (8011490 <xTaskPriorityInherit+0xe8>)
 8011418:	681b      	ldr	r3, [r3, #0]
 801141a:	4013      	ands	r3, r2
 801141c:	4a1c      	ldr	r2, [pc, #112]	@ (8011490 <xTaskPriorityInherit+0xe8>)
 801141e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011420:	4b19      	ldr	r3, [pc, #100]	@ (8011488 <xTaskPriorityInherit+0xe0>)
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011426:	68bb      	ldr	r3, [r7, #8]
 8011428:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801142a:	68bb      	ldr	r3, [r7, #8]
 801142c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801142e:	2201      	movs	r2, #1
 8011430:	409a      	lsls	r2, r3
 8011432:	4b17      	ldr	r3, [pc, #92]	@ (8011490 <xTaskPriorityInherit+0xe8>)
 8011434:	681b      	ldr	r3, [r3, #0]
 8011436:	4313      	orrs	r3, r2
 8011438:	4a15      	ldr	r2, [pc, #84]	@ (8011490 <xTaskPriorityInherit+0xe8>)
 801143a:	6013      	str	r3, [r2, #0]
 801143c:	68bb      	ldr	r3, [r7, #8]
 801143e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011440:	4613      	mov	r3, r2
 8011442:	009b      	lsls	r3, r3, #2
 8011444:	4413      	add	r3, r2
 8011446:	009b      	lsls	r3, r3, #2
 8011448:	4a10      	ldr	r2, [pc, #64]	@ (801148c <xTaskPriorityInherit+0xe4>)
 801144a:	441a      	add	r2, r3
 801144c:	68bb      	ldr	r3, [r7, #8]
 801144e:	3304      	adds	r3, #4
 8011450:	4619      	mov	r1, r3
 8011452:	4610      	mov	r0, r2
 8011454:	f7fe fb8d 	bl	800fb72 <vListInsertEnd>
 8011458:	e004      	b.n	8011464 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801145a:	4b0b      	ldr	r3, [pc, #44]	@ (8011488 <xTaskPriorityInherit+0xe0>)
 801145c:	681b      	ldr	r3, [r3, #0]
 801145e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011460:	68bb      	ldr	r3, [r7, #8]
 8011462:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8011464:	2301      	movs	r3, #1
 8011466:	60fb      	str	r3, [r7, #12]
 8011468:	e008      	b.n	801147c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801146a:	68bb      	ldr	r3, [r7, #8]
 801146c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801146e:	4b06      	ldr	r3, [pc, #24]	@ (8011488 <xTaskPriorityInherit+0xe0>)
 8011470:	681b      	ldr	r3, [r3, #0]
 8011472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011474:	429a      	cmp	r2, r3
 8011476:	d201      	bcs.n	801147c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8011478:	2301      	movs	r3, #1
 801147a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801147c:	68fb      	ldr	r3, [r7, #12]
	}
 801147e:	4618      	mov	r0, r3
 8011480:	3710      	adds	r7, #16
 8011482:	46bd      	mov	sp, r7
 8011484:	bd80      	pop	{r7, pc}
 8011486:	bf00      	nop
 8011488:	20001204 	.word	0x20001204
 801148c:	20001208 	.word	0x20001208
 8011490:	2000130c 	.word	0x2000130c

08011494 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011494:	b580      	push	{r7, lr}
 8011496:	b086      	sub	sp, #24
 8011498:	af00      	add	r7, sp, #0
 801149a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80114a0:	2300      	movs	r3, #0
 80114a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d070      	beq.n	801158c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80114aa:	4b3b      	ldr	r3, [pc, #236]	@ (8011598 <xTaskPriorityDisinherit+0x104>)
 80114ac:	681b      	ldr	r3, [r3, #0]
 80114ae:	693a      	ldr	r2, [r7, #16]
 80114b0:	429a      	cmp	r2, r3
 80114b2:	d00b      	beq.n	80114cc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80114b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114b8:	f383 8811 	msr	BASEPRI, r3
 80114bc:	f3bf 8f6f 	isb	sy
 80114c0:	f3bf 8f4f 	dsb	sy
 80114c4:	60fb      	str	r3, [r7, #12]
}
 80114c6:	bf00      	nop
 80114c8:	bf00      	nop
 80114ca:	e7fd      	b.n	80114c8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80114cc:	693b      	ldr	r3, [r7, #16]
 80114ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	d10b      	bne.n	80114ec <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80114d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114d8:	f383 8811 	msr	BASEPRI, r3
 80114dc:	f3bf 8f6f 	isb	sy
 80114e0:	f3bf 8f4f 	dsb	sy
 80114e4:	60bb      	str	r3, [r7, #8]
}
 80114e6:	bf00      	nop
 80114e8:	bf00      	nop
 80114ea:	e7fd      	b.n	80114e8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80114ec:	693b      	ldr	r3, [r7, #16]
 80114ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80114f0:	1e5a      	subs	r2, r3, #1
 80114f2:	693b      	ldr	r3, [r7, #16]
 80114f4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80114f6:	693b      	ldr	r3, [r7, #16]
 80114f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80114fa:	693b      	ldr	r3, [r7, #16]
 80114fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80114fe:	429a      	cmp	r2, r3
 8011500:	d044      	beq.n	801158c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011502:	693b      	ldr	r3, [r7, #16]
 8011504:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011506:	2b00      	cmp	r3, #0
 8011508:	d140      	bne.n	801158c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801150a:	693b      	ldr	r3, [r7, #16]
 801150c:	3304      	adds	r3, #4
 801150e:	4618      	mov	r0, r3
 8011510:	f7fe fb8c 	bl	800fc2c <uxListRemove>
 8011514:	4603      	mov	r3, r0
 8011516:	2b00      	cmp	r3, #0
 8011518:	d115      	bne.n	8011546 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801151a:	693b      	ldr	r3, [r7, #16]
 801151c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801151e:	491f      	ldr	r1, [pc, #124]	@ (801159c <xTaskPriorityDisinherit+0x108>)
 8011520:	4613      	mov	r3, r2
 8011522:	009b      	lsls	r3, r3, #2
 8011524:	4413      	add	r3, r2
 8011526:	009b      	lsls	r3, r3, #2
 8011528:	440b      	add	r3, r1
 801152a:	681b      	ldr	r3, [r3, #0]
 801152c:	2b00      	cmp	r3, #0
 801152e:	d10a      	bne.n	8011546 <xTaskPriorityDisinherit+0xb2>
 8011530:	693b      	ldr	r3, [r7, #16]
 8011532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011534:	2201      	movs	r2, #1
 8011536:	fa02 f303 	lsl.w	r3, r2, r3
 801153a:	43da      	mvns	r2, r3
 801153c:	4b18      	ldr	r3, [pc, #96]	@ (80115a0 <xTaskPriorityDisinherit+0x10c>)
 801153e:	681b      	ldr	r3, [r3, #0]
 8011540:	4013      	ands	r3, r2
 8011542:	4a17      	ldr	r2, [pc, #92]	@ (80115a0 <xTaskPriorityDisinherit+0x10c>)
 8011544:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011546:	693b      	ldr	r3, [r7, #16]
 8011548:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801154a:	693b      	ldr	r3, [r7, #16]
 801154c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801154e:	693b      	ldr	r3, [r7, #16]
 8011550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011552:	f1c3 0207 	rsb	r2, r3, #7
 8011556:	693b      	ldr	r3, [r7, #16]
 8011558:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801155a:	693b      	ldr	r3, [r7, #16]
 801155c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801155e:	2201      	movs	r2, #1
 8011560:	409a      	lsls	r2, r3
 8011562:	4b0f      	ldr	r3, [pc, #60]	@ (80115a0 <xTaskPriorityDisinherit+0x10c>)
 8011564:	681b      	ldr	r3, [r3, #0]
 8011566:	4313      	orrs	r3, r2
 8011568:	4a0d      	ldr	r2, [pc, #52]	@ (80115a0 <xTaskPriorityDisinherit+0x10c>)
 801156a:	6013      	str	r3, [r2, #0]
 801156c:	693b      	ldr	r3, [r7, #16]
 801156e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011570:	4613      	mov	r3, r2
 8011572:	009b      	lsls	r3, r3, #2
 8011574:	4413      	add	r3, r2
 8011576:	009b      	lsls	r3, r3, #2
 8011578:	4a08      	ldr	r2, [pc, #32]	@ (801159c <xTaskPriorityDisinherit+0x108>)
 801157a:	441a      	add	r2, r3
 801157c:	693b      	ldr	r3, [r7, #16]
 801157e:	3304      	adds	r3, #4
 8011580:	4619      	mov	r1, r3
 8011582:	4610      	mov	r0, r2
 8011584:	f7fe faf5 	bl	800fb72 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011588:	2301      	movs	r3, #1
 801158a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801158c:	697b      	ldr	r3, [r7, #20]
	}
 801158e:	4618      	mov	r0, r3
 8011590:	3718      	adds	r7, #24
 8011592:	46bd      	mov	sp, r7
 8011594:	bd80      	pop	{r7, pc}
 8011596:	bf00      	nop
 8011598:	20001204 	.word	0x20001204
 801159c:	20001208 	.word	0x20001208
 80115a0:	2000130c 	.word	0x2000130c

080115a4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80115a4:	b580      	push	{r7, lr}
 80115a6:	b088      	sub	sp, #32
 80115a8:	af00      	add	r7, sp, #0
 80115aa:	6078      	str	r0, [r7, #4]
 80115ac:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80115b2:	2301      	movs	r3, #1
 80115b4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	d079      	beq.n	80116b0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80115bc:	69bb      	ldr	r3, [r7, #24]
 80115be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	d10b      	bne.n	80115dc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80115c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115c8:	f383 8811 	msr	BASEPRI, r3
 80115cc:	f3bf 8f6f 	isb	sy
 80115d0:	f3bf 8f4f 	dsb	sy
 80115d4:	60fb      	str	r3, [r7, #12]
}
 80115d6:	bf00      	nop
 80115d8:	bf00      	nop
 80115da:	e7fd      	b.n	80115d8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80115dc:	69bb      	ldr	r3, [r7, #24]
 80115de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80115e0:	683a      	ldr	r2, [r7, #0]
 80115e2:	429a      	cmp	r2, r3
 80115e4:	d902      	bls.n	80115ec <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80115e6:	683b      	ldr	r3, [r7, #0]
 80115e8:	61fb      	str	r3, [r7, #28]
 80115ea:	e002      	b.n	80115f2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80115ec:	69bb      	ldr	r3, [r7, #24]
 80115ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80115f0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80115f2:	69bb      	ldr	r3, [r7, #24]
 80115f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80115f6:	69fa      	ldr	r2, [r7, #28]
 80115f8:	429a      	cmp	r2, r3
 80115fa:	d059      	beq.n	80116b0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80115fc:	69bb      	ldr	r3, [r7, #24]
 80115fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011600:	697a      	ldr	r2, [r7, #20]
 8011602:	429a      	cmp	r2, r3
 8011604:	d154      	bne.n	80116b0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8011606:	4b2c      	ldr	r3, [pc, #176]	@ (80116b8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	69ba      	ldr	r2, [r7, #24]
 801160c:	429a      	cmp	r2, r3
 801160e:	d10b      	bne.n	8011628 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8011610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011614:	f383 8811 	msr	BASEPRI, r3
 8011618:	f3bf 8f6f 	isb	sy
 801161c:	f3bf 8f4f 	dsb	sy
 8011620:	60bb      	str	r3, [r7, #8]
}
 8011622:	bf00      	nop
 8011624:	bf00      	nop
 8011626:	e7fd      	b.n	8011624 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8011628:	69bb      	ldr	r3, [r7, #24]
 801162a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801162c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801162e:	69bb      	ldr	r3, [r7, #24]
 8011630:	69fa      	ldr	r2, [r7, #28]
 8011632:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011634:	69bb      	ldr	r3, [r7, #24]
 8011636:	699b      	ldr	r3, [r3, #24]
 8011638:	2b00      	cmp	r3, #0
 801163a:	db04      	blt.n	8011646 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801163c:	69fb      	ldr	r3, [r7, #28]
 801163e:	f1c3 0207 	rsb	r2, r3, #7
 8011642:	69bb      	ldr	r3, [r7, #24]
 8011644:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011646:	69bb      	ldr	r3, [r7, #24]
 8011648:	6959      	ldr	r1, [r3, #20]
 801164a:	693a      	ldr	r2, [r7, #16]
 801164c:	4613      	mov	r3, r2
 801164e:	009b      	lsls	r3, r3, #2
 8011650:	4413      	add	r3, r2
 8011652:	009b      	lsls	r3, r3, #2
 8011654:	4a19      	ldr	r2, [pc, #100]	@ (80116bc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8011656:	4413      	add	r3, r2
 8011658:	4299      	cmp	r1, r3
 801165a:	d129      	bne.n	80116b0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801165c:	69bb      	ldr	r3, [r7, #24]
 801165e:	3304      	adds	r3, #4
 8011660:	4618      	mov	r0, r3
 8011662:	f7fe fae3 	bl	800fc2c <uxListRemove>
 8011666:	4603      	mov	r3, r0
 8011668:	2b00      	cmp	r3, #0
 801166a:	d10a      	bne.n	8011682 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 801166c:	69bb      	ldr	r3, [r7, #24]
 801166e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011670:	2201      	movs	r2, #1
 8011672:	fa02 f303 	lsl.w	r3, r2, r3
 8011676:	43da      	mvns	r2, r3
 8011678:	4b11      	ldr	r3, [pc, #68]	@ (80116c0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 801167a:	681b      	ldr	r3, [r3, #0]
 801167c:	4013      	ands	r3, r2
 801167e:	4a10      	ldr	r2, [pc, #64]	@ (80116c0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8011680:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8011682:	69bb      	ldr	r3, [r7, #24]
 8011684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011686:	2201      	movs	r2, #1
 8011688:	409a      	lsls	r2, r3
 801168a:	4b0d      	ldr	r3, [pc, #52]	@ (80116c0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	4313      	orrs	r3, r2
 8011690:	4a0b      	ldr	r2, [pc, #44]	@ (80116c0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8011692:	6013      	str	r3, [r2, #0]
 8011694:	69bb      	ldr	r3, [r7, #24]
 8011696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011698:	4613      	mov	r3, r2
 801169a:	009b      	lsls	r3, r3, #2
 801169c:	4413      	add	r3, r2
 801169e:	009b      	lsls	r3, r3, #2
 80116a0:	4a06      	ldr	r2, [pc, #24]	@ (80116bc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80116a2:	441a      	add	r2, r3
 80116a4:	69bb      	ldr	r3, [r7, #24]
 80116a6:	3304      	adds	r3, #4
 80116a8:	4619      	mov	r1, r3
 80116aa:	4610      	mov	r0, r2
 80116ac:	f7fe fa61 	bl	800fb72 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80116b0:	bf00      	nop
 80116b2:	3720      	adds	r7, #32
 80116b4:	46bd      	mov	sp, r7
 80116b6:	bd80      	pop	{r7, pc}
 80116b8:	20001204 	.word	0x20001204
 80116bc:	20001208 	.word	0x20001208
 80116c0:	2000130c 	.word	0x2000130c

080116c4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80116c4:	b480      	push	{r7}
 80116c6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80116c8:	4b07      	ldr	r3, [pc, #28]	@ (80116e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80116ca:	681b      	ldr	r3, [r3, #0]
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d004      	beq.n	80116da <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80116d0:	4b05      	ldr	r3, [pc, #20]	@ (80116e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80116d2:	681b      	ldr	r3, [r3, #0]
 80116d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80116d6:	3201      	adds	r2, #1
 80116d8:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80116da:	4b03      	ldr	r3, [pc, #12]	@ (80116e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80116dc:	681b      	ldr	r3, [r3, #0]
	}
 80116de:	4618      	mov	r0, r3
 80116e0:	46bd      	mov	sp, r7
 80116e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116e6:	4770      	bx	lr
 80116e8:	20001204 	.word	0x20001204

080116ec <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80116ec:	b580      	push	{r7, lr}
 80116ee:	b084      	sub	sp, #16
 80116f0:	af00      	add	r7, sp, #0
 80116f2:	6078      	str	r0, [r7, #4]
 80116f4:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80116f6:	f000 fb27 	bl	8011d48 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80116fa:	4b1e      	ldr	r3, [pc, #120]	@ (8011774 <ulTaskNotifyTake+0x88>)
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011700:	2b00      	cmp	r3, #0
 8011702:	d113      	bne.n	801172c <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8011704:	4b1b      	ldr	r3, [pc, #108]	@ (8011774 <ulTaskNotifyTake+0x88>)
 8011706:	681b      	ldr	r3, [r3, #0]
 8011708:	2201      	movs	r2, #1
 801170a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 801170e:	683b      	ldr	r3, [r7, #0]
 8011710:	2b00      	cmp	r3, #0
 8011712:	d00b      	beq.n	801172c <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011714:	2101      	movs	r1, #1
 8011716:	6838      	ldr	r0, [r7, #0]
 8011718:	f000 f97c 	bl	8011a14 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801171c:	4b16      	ldr	r3, [pc, #88]	@ (8011778 <ulTaskNotifyTake+0x8c>)
 801171e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011722:	601a      	str	r2, [r3, #0]
 8011724:	f3bf 8f4f 	dsb	sy
 8011728:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801172c:	f000 fb3e 	bl	8011dac <vPortExitCritical>

		taskENTER_CRITICAL();
 8011730:	f000 fb0a 	bl	8011d48 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8011734:	4b0f      	ldr	r3, [pc, #60]	@ (8011774 <ulTaskNotifyTake+0x88>)
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801173a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 801173c:	68fb      	ldr	r3, [r7, #12]
 801173e:	2b00      	cmp	r3, #0
 8011740:	d00c      	beq.n	801175c <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	2b00      	cmp	r3, #0
 8011746:	d004      	beq.n	8011752 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8011748:	4b0a      	ldr	r3, [pc, #40]	@ (8011774 <ulTaskNotifyTake+0x88>)
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	2200      	movs	r2, #0
 801174e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8011750:	e004      	b.n	801175c <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8011752:	4b08      	ldr	r3, [pc, #32]	@ (8011774 <ulTaskNotifyTake+0x88>)
 8011754:	681b      	ldr	r3, [r3, #0]
 8011756:	68fa      	ldr	r2, [r7, #12]
 8011758:	3a01      	subs	r2, #1
 801175a:	64da      	str	r2, [r3, #76]	@ 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801175c:	4b05      	ldr	r3, [pc, #20]	@ (8011774 <ulTaskNotifyTake+0x88>)
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	2200      	movs	r2, #0
 8011762:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		}
		taskEXIT_CRITICAL();
 8011766:	f000 fb21 	bl	8011dac <vPortExitCritical>

		return ulReturn;
 801176a:	68fb      	ldr	r3, [r7, #12]
	}
 801176c:	4618      	mov	r0, r3
 801176e:	3710      	adds	r7, #16
 8011770:	46bd      	mov	sp, r7
 8011772:	bd80      	pop	{r7, pc}
 8011774:	20001204 	.word	0x20001204
 8011778:	e000ed04 	.word	0xe000ed04

0801177c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 801177c:	b580      	push	{r7, lr}
 801177e:	b08a      	sub	sp, #40	@ 0x28
 8011780:	af00      	add	r7, sp, #0
 8011782:	60f8      	str	r0, [r7, #12]
 8011784:	60b9      	str	r1, [r7, #8]
 8011786:	603b      	str	r3, [r7, #0]
 8011788:	4613      	mov	r3, r2
 801178a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 801178c:	2301      	movs	r3, #1
 801178e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8011790:	68fb      	ldr	r3, [r7, #12]
 8011792:	2b00      	cmp	r3, #0
 8011794:	d10b      	bne.n	80117ae <xTaskGenericNotify+0x32>
	__asm volatile
 8011796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801179a:	f383 8811 	msr	BASEPRI, r3
 801179e:	f3bf 8f6f 	isb	sy
 80117a2:	f3bf 8f4f 	dsb	sy
 80117a6:	61bb      	str	r3, [r7, #24]
}
 80117a8:	bf00      	nop
 80117aa:	bf00      	nop
 80117ac:	e7fd      	b.n	80117aa <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80117b2:	f000 fac9 	bl	8011d48 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80117b6:	683b      	ldr	r3, [r7, #0]
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d003      	beq.n	80117c4 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80117bc:	6a3b      	ldr	r3, [r7, #32]
 80117be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80117c0:	683b      	ldr	r3, [r7, #0]
 80117c2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80117c4:	6a3b      	ldr	r3, [r7, #32]
 80117c6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80117ca:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80117cc:	6a3b      	ldr	r3, [r7, #32]
 80117ce:	2202      	movs	r2, #2
 80117d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			switch( eAction )
 80117d4:	79fb      	ldrb	r3, [r7, #7]
 80117d6:	2b04      	cmp	r3, #4
 80117d8:	d827      	bhi.n	801182a <xTaskGenericNotify+0xae>
 80117da:	a201      	add	r2, pc, #4	@ (adr r2, 80117e0 <xTaskGenericNotify+0x64>)
 80117dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80117e0:	0801184d 	.word	0x0801184d
 80117e4:	080117f5 	.word	0x080117f5
 80117e8:	08011803 	.word	0x08011803
 80117ec:	0801180f 	.word	0x0801180f
 80117f0:	08011817 	.word	0x08011817
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80117f4:	6a3b      	ldr	r3, [r7, #32]
 80117f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80117f8:	68bb      	ldr	r3, [r7, #8]
 80117fa:	431a      	orrs	r2, r3
 80117fc:	6a3b      	ldr	r3, [r7, #32]
 80117fe:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8011800:	e027      	b.n	8011852 <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8011802:	6a3b      	ldr	r3, [r7, #32]
 8011804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011806:	1c5a      	adds	r2, r3, #1
 8011808:	6a3b      	ldr	r3, [r7, #32]
 801180a:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 801180c:	e021      	b.n	8011852 <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801180e:	6a3b      	ldr	r3, [r7, #32]
 8011810:	68ba      	ldr	r2, [r7, #8]
 8011812:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8011814:	e01d      	b.n	8011852 <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8011816:	7ffb      	ldrb	r3, [r7, #31]
 8011818:	2b02      	cmp	r3, #2
 801181a:	d003      	beq.n	8011824 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 801181c:	6a3b      	ldr	r3, [r7, #32]
 801181e:	68ba      	ldr	r2, [r7, #8]
 8011820:	64da      	str	r2, [r3, #76]	@ 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8011822:	e016      	b.n	8011852 <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 8011824:	2300      	movs	r3, #0
 8011826:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8011828:	e013      	b.n	8011852 <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 801182a:	6a3b      	ldr	r3, [r7, #32]
 801182c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801182e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011832:	d00d      	beq.n	8011850 <xTaskGenericNotify+0xd4>
	__asm volatile
 8011834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011838:	f383 8811 	msr	BASEPRI, r3
 801183c:	f3bf 8f6f 	isb	sy
 8011840:	f3bf 8f4f 	dsb	sy
 8011844:	617b      	str	r3, [r7, #20]
}
 8011846:	bf00      	nop
 8011848:	bf00      	nop
 801184a:	e7fd      	b.n	8011848 <xTaskGenericNotify+0xcc>
					break;
 801184c:	bf00      	nop
 801184e:	e000      	b.n	8011852 <xTaskGenericNotify+0xd6>

					break;
 8011850:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011852:	7ffb      	ldrb	r3, [r7, #31]
 8011854:	2b01      	cmp	r3, #1
 8011856:	d13a      	bne.n	80118ce <xTaskGenericNotify+0x152>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011858:	6a3b      	ldr	r3, [r7, #32]
 801185a:	3304      	adds	r3, #4
 801185c:	4618      	mov	r0, r3
 801185e:	f7fe f9e5 	bl	800fc2c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8011862:	6a3b      	ldr	r3, [r7, #32]
 8011864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011866:	2201      	movs	r2, #1
 8011868:	409a      	lsls	r2, r3
 801186a:	4b1c      	ldr	r3, [pc, #112]	@ (80118dc <xTaskGenericNotify+0x160>)
 801186c:	681b      	ldr	r3, [r3, #0]
 801186e:	4313      	orrs	r3, r2
 8011870:	4a1a      	ldr	r2, [pc, #104]	@ (80118dc <xTaskGenericNotify+0x160>)
 8011872:	6013      	str	r3, [r2, #0]
 8011874:	6a3b      	ldr	r3, [r7, #32]
 8011876:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011878:	4613      	mov	r3, r2
 801187a:	009b      	lsls	r3, r3, #2
 801187c:	4413      	add	r3, r2
 801187e:	009b      	lsls	r3, r3, #2
 8011880:	4a17      	ldr	r2, [pc, #92]	@ (80118e0 <xTaskGenericNotify+0x164>)
 8011882:	441a      	add	r2, r3
 8011884:	6a3b      	ldr	r3, [r7, #32]
 8011886:	3304      	adds	r3, #4
 8011888:	4619      	mov	r1, r3
 801188a:	4610      	mov	r0, r2
 801188c:	f7fe f971 	bl	800fb72 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011890:	6a3b      	ldr	r3, [r7, #32]
 8011892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011894:	2b00      	cmp	r3, #0
 8011896:	d00b      	beq.n	80118b0 <xTaskGenericNotify+0x134>
	__asm volatile
 8011898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801189c:	f383 8811 	msr	BASEPRI, r3
 80118a0:	f3bf 8f6f 	isb	sy
 80118a4:	f3bf 8f4f 	dsb	sy
 80118a8:	613b      	str	r3, [r7, #16]
}
 80118aa:	bf00      	nop
 80118ac:	bf00      	nop
 80118ae:	e7fd      	b.n	80118ac <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80118b0:	6a3b      	ldr	r3, [r7, #32]
 80118b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80118b4:	4b0b      	ldr	r3, [pc, #44]	@ (80118e4 <xTaskGenericNotify+0x168>)
 80118b6:	681b      	ldr	r3, [r3, #0]
 80118b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80118ba:	429a      	cmp	r2, r3
 80118bc:	d907      	bls.n	80118ce <xTaskGenericNotify+0x152>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80118be:	4b0a      	ldr	r3, [pc, #40]	@ (80118e8 <xTaskGenericNotify+0x16c>)
 80118c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80118c4:	601a      	str	r2, [r3, #0]
 80118c6:	f3bf 8f4f 	dsb	sy
 80118ca:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80118ce:	f000 fa6d 	bl	8011dac <vPortExitCritical>

		return xReturn;
 80118d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80118d4:	4618      	mov	r0, r3
 80118d6:	3728      	adds	r7, #40	@ 0x28
 80118d8:	46bd      	mov	sp, r7
 80118da:	bd80      	pop	{r7, pc}
 80118dc:	2000130c 	.word	0x2000130c
 80118e0:	20001208 	.word	0x20001208
 80118e4:	20001204 	.word	0x20001204
 80118e8:	e000ed04 	.word	0xe000ed04

080118ec <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80118ec:	b580      	push	{r7, lr}
 80118ee:	b08a      	sub	sp, #40	@ 0x28
 80118f0:	af00      	add	r7, sp, #0
 80118f2:	6078      	str	r0, [r7, #4]
 80118f4:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	d10b      	bne.n	8011914 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 80118fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011900:	f383 8811 	msr	BASEPRI, r3
 8011904:	f3bf 8f6f 	isb	sy
 8011908:	f3bf 8f4f 	dsb	sy
 801190c:	61bb      	str	r3, [r7, #24]
}
 801190e:	bf00      	nop
 8011910:	bf00      	nop
 8011912:	e7fd      	b.n	8011910 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011914:	f000 faf8 	bl	8011f08 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8011918:	687b      	ldr	r3, [r7, #4]
 801191a:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 801191c:	f3ef 8211 	mrs	r2, BASEPRI
 8011920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011924:	f383 8811 	msr	BASEPRI, r3
 8011928:	f3bf 8f6f 	isb	sy
 801192c:	f3bf 8f4f 	dsb	sy
 8011930:	617a      	str	r2, [r7, #20]
 8011932:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8011934:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011936:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8011938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801193a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801193e:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8011940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011942:	2202      	movs	r2, #2
 8011944:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8011948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801194a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801194c:	1c5a      	adds	r2, r3, #1
 801194e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011950:	64da      	str	r2, [r3, #76]	@ 0x4c

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011952:	7ffb      	ldrb	r3, [r7, #31]
 8011954:	2b01      	cmp	r3, #1
 8011956:	d146      	bne.n	80119e6 <vTaskNotifyGiveFromISR+0xfa>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801195a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801195c:	2b00      	cmp	r3, #0
 801195e:	d00b      	beq.n	8011978 <vTaskNotifyGiveFromISR+0x8c>
	__asm volatile
 8011960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011964:	f383 8811 	msr	BASEPRI, r3
 8011968:	f3bf 8f6f 	isb	sy
 801196c:	f3bf 8f4f 	dsb	sy
 8011970:	60fb      	str	r3, [r7, #12]
}
 8011972:	bf00      	nop
 8011974:	bf00      	nop
 8011976:	e7fd      	b.n	8011974 <vTaskNotifyGiveFromISR+0x88>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011978:	4b20      	ldr	r3, [pc, #128]	@ (80119fc <vTaskNotifyGiveFromISR+0x110>)
 801197a:	681b      	ldr	r3, [r3, #0]
 801197c:	2b00      	cmp	r3, #0
 801197e:	d11c      	bne.n	80119ba <vTaskNotifyGiveFromISR+0xce>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011982:	3304      	adds	r3, #4
 8011984:	4618      	mov	r0, r3
 8011986:	f7fe f951 	bl	800fc2c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801198a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801198c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801198e:	2201      	movs	r2, #1
 8011990:	409a      	lsls	r2, r3
 8011992:	4b1b      	ldr	r3, [pc, #108]	@ (8011a00 <vTaskNotifyGiveFromISR+0x114>)
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	4313      	orrs	r3, r2
 8011998:	4a19      	ldr	r2, [pc, #100]	@ (8011a00 <vTaskNotifyGiveFromISR+0x114>)
 801199a:	6013      	str	r3, [r2, #0]
 801199c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801199e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119a0:	4613      	mov	r3, r2
 80119a2:	009b      	lsls	r3, r3, #2
 80119a4:	4413      	add	r3, r2
 80119a6:	009b      	lsls	r3, r3, #2
 80119a8:	4a16      	ldr	r2, [pc, #88]	@ (8011a04 <vTaskNotifyGiveFromISR+0x118>)
 80119aa:	441a      	add	r2, r3
 80119ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119ae:	3304      	adds	r3, #4
 80119b0:	4619      	mov	r1, r3
 80119b2:	4610      	mov	r0, r2
 80119b4:	f7fe f8dd 	bl	800fb72 <vListInsertEnd>
 80119b8:	e005      	b.n	80119c6 <vTaskNotifyGiveFromISR+0xda>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80119ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119bc:	3318      	adds	r3, #24
 80119be:	4619      	mov	r1, r3
 80119c0:	4811      	ldr	r0, [pc, #68]	@ (8011a08 <vTaskNotifyGiveFromISR+0x11c>)
 80119c2:	f7fe f8d6 	bl	800fb72 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80119c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119ca:	4b10      	ldr	r3, [pc, #64]	@ (8011a0c <vTaskNotifyGiveFromISR+0x120>)
 80119cc:	681b      	ldr	r3, [r3, #0]
 80119ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119d0:	429a      	cmp	r2, r3
 80119d2:	d908      	bls.n	80119e6 <vTaskNotifyGiveFromISR+0xfa>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80119d4:	683b      	ldr	r3, [r7, #0]
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d002      	beq.n	80119e0 <vTaskNotifyGiveFromISR+0xf4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80119da:	683b      	ldr	r3, [r7, #0]
 80119dc:	2201      	movs	r2, #1
 80119de:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80119e0:	4b0b      	ldr	r3, [pc, #44]	@ (8011a10 <vTaskNotifyGiveFromISR+0x124>)
 80119e2:	2201      	movs	r2, #1
 80119e4:	601a      	str	r2, [r3, #0]
 80119e6:	6a3b      	ldr	r3, [r7, #32]
 80119e8:	60bb      	str	r3, [r7, #8]
	__asm volatile
 80119ea:	68bb      	ldr	r3, [r7, #8]
 80119ec:	f383 8811 	msr	BASEPRI, r3
}
 80119f0:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80119f2:	bf00      	nop
 80119f4:	3728      	adds	r7, #40	@ 0x28
 80119f6:	46bd      	mov	sp, r7
 80119f8:	bd80      	pop	{r7, pc}
 80119fa:	bf00      	nop
 80119fc:	2000132c 	.word	0x2000132c
 8011a00:	2000130c 	.word	0x2000130c
 8011a04:	20001208 	.word	0x20001208
 8011a08:	200012c4 	.word	0x200012c4
 8011a0c:	20001204 	.word	0x20001204
 8011a10:	20001318 	.word	0x20001318

08011a14 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011a14:	b580      	push	{r7, lr}
 8011a16:	b084      	sub	sp, #16
 8011a18:	af00      	add	r7, sp, #0
 8011a1a:	6078      	str	r0, [r7, #4]
 8011a1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011a1e:	4b29      	ldr	r3, [pc, #164]	@ (8011ac4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011a24:	4b28      	ldr	r3, [pc, #160]	@ (8011ac8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	3304      	adds	r3, #4
 8011a2a:	4618      	mov	r0, r3
 8011a2c:	f7fe f8fe 	bl	800fc2c <uxListRemove>
 8011a30:	4603      	mov	r3, r0
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	d10b      	bne.n	8011a4e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8011a36:	4b24      	ldr	r3, [pc, #144]	@ (8011ac8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a3c:	2201      	movs	r2, #1
 8011a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8011a42:	43da      	mvns	r2, r3
 8011a44:	4b21      	ldr	r3, [pc, #132]	@ (8011acc <prvAddCurrentTaskToDelayedList+0xb8>)
 8011a46:	681b      	ldr	r3, [r3, #0]
 8011a48:	4013      	ands	r3, r2
 8011a4a:	4a20      	ldr	r2, [pc, #128]	@ (8011acc <prvAddCurrentTaskToDelayedList+0xb8>)
 8011a4c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a54:	d10a      	bne.n	8011a6c <prvAddCurrentTaskToDelayedList+0x58>
 8011a56:	683b      	ldr	r3, [r7, #0]
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d007      	beq.n	8011a6c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8011ac8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	3304      	adds	r3, #4
 8011a62:	4619      	mov	r1, r3
 8011a64:	481a      	ldr	r0, [pc, #104]	@ (8011ad0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011a66:	f7fe f884 	bl	800fb72 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011a6a:	e026      	b.n	8011aba <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011a6c:	68fa      	ldr	r2, [r7, #12]
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	4413      	add	r3, r2
 8011a72:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011a74:	4b14      	ldr	r3, [pc, #80]	@ (8011ac8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a76:	681b      	ldr	r3, [r3, #0]
 8011a78:	68ba      	ldr	r2, [r7, #8]
 8011a7a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011a7c:	68ba      	ldr	r2, [r7, #8]
 8011a7e:	68fb      	ldr	r3, [r7, #12]
 8011a80:	429a      	cmp	r2, r3
 8011a82:	d209      	bcs.n	8011a98 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a84:	4b13      	ldr	r3, [pc, #76]	@ (8011ad4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8011a86:	681a      	ldr	r2, [r3, #0]
 8011a88:	4b0f      	ldr	r3, [pc, #60]	@ (8011ac8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	3304      	adds	r3, #4
 8011a8e:	4619      	mov	r1, r3
 8011a90:	4610      	mov	r0, r2
 8011a92:	f7fe f892 	bl	800fbba <vListInsert>
}
 8011a96:	e010      	b.n	8011aba <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a98:	4b0f      	ldr	r3, [pc, #60]	@ (8011ad8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8011a9a:	681a      	ldr	r2, [r3, #0]
 8011a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8011ac8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a9e:	681b      	ldr	r3, [r3, #0]
 8011aa0:	3304      	adds	r3, #4
 8011aa2:	4619      	mov	r1, r3
 8011aa4:	4610      	mov	r0, r2
 8011aa6:	f7fe f888 	bl	800fbba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8011adc <prvAddCurrentTaskToDelayedList+0xc8>)
 8011aac:	681b      	ldr	r3, [r3, #0]
 8011aae:	68ba      	ldr	r2, [r7, #8]
 8011ab0:	429a      	cmp	r2, r3
 8011ab2:	d202      	bcs.n	8011aba <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8011ab4:	4a09      	ldr	r2, [pc, #36]	@ (8011adc <prvAddCurrentTaskToDelayedList+0xc8>)
 8011ab6:	68bb      	ldr	r3, [r7, #8]
 8011ab8:	6013      	str	r3, [r2, #0]
}
 8011aba:	bf00      	nop
 8011abc:	3710      	adds	r7, #16
 8011abe:	46bd      	mov	sp, r7
 8011ac0:	bd80      	pop	{r7, pc}
 8011ac2:	bf00      	nop
 8011ac4:	20001308 	.word	0x20001308
 8011ac8:	20001204 	.word	0x20001204
 8011acc:	2000130c 	.word	0x2000130c
 8011ad0:	200012f0 	.word	0x200012f0
 8011ad4:	200012c0 	.word	0x200012c0
 8011ad8:	200012bc 	.word	0x200012bc
 8011adc:	20001324 	.word	0x20001324

08011ae0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011ae0:	b480      	push	{r7}
 8011ae2:	b085      	sub	sp, #20
 8011ae4:	af00      	add	r7, sp, #0
 8011ae6:	60f8      	str	r0, [r7, #12]
 8011ae8:	60b9      	str	r1, [r7, #8]
 8011aea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011aec:	68fb      	ldr	r3, [r7, #12]
 8011aee:	3b04      	subs	r3, #4
 8011af0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011af2:	68fb      	ldr	r3, [r7, #12]
 8011af4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011af8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011afa:	68fb      	ldr	r3, [r7, #12]
 8011afc:	3b04      	subs	r3, #4
 8011afe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011b00:	68bb      	ldr	r3, [r7, #8]
 8011b02:	f023 0201 	bic.w	r2, r3, #1
 8011b06:	68fb      	ldr	r3, [r7, #12]
 8011b08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011b0a:	68fb      	ldr	r3, [r7, #12]
 8011b0c:	3b04      	subs	r3, #4
 8011b0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011b10:	4a0c      	ldr	r2, [pc, #48]	@ (8011b44 <pxPortInitialiseStack+0x64>)
 8011b12:	68fb      	ldr	r3, [r7, #12]
 8011b14:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	3b14      	subs	r3, #20
 8011b1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011b1c:	687a      	ldr	r2, [r7, #4]
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011b22:	68fb      	ldr	r3, [r7, #12]
 8011b24:	3b04      	subs	r3, #4
 8011b26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011b28:	68fb      	ldr	r3, [r7, #12]
 8011b2a:	f06f 0202 	mvn.w	r2, #2
 8011b2e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	3b20      	subs	r3, #32
 8011b34:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011b36:	68fb      	ldr	r3, [r7, #12]
}
 8011b38:	4618      	mov	r0, r3
 8011b3a:	3714      	adds	r7, #20
 8011b3c:	46bd      	mov	sp, r7
 8011b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b42:	4770      	bx	lr
 8011b44:	08011b49 	.word	0x08011b49

08011b48 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011b48:	b480      	push	{r7}
 8011b4a:	b085      	sub	sp, #20
 8011b4c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011b4e:	2300      	movs	r3, #0
 8011b50:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011b52:	4b13      	ldr	r3, [pc, #76]	@ (8011ba0 <prvTaskExitError+0x58>)
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b5a:	d00b      	beq.n	8011b74 <prvTaskExitError+0x2c>
	__asm volatile
 8011b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b60:	f383 8811 	msr	BASEPRI, r3
 8011b64:	f3bf 8f6f 	isb	sy
 8011b68:	f3bf 8f4f 	dsb	sy
 8011b6c:	60fb      	str	r3, [r7, #12]
}
 8011b6e:	bf00      	nop
 8011b70:	bf00      	nop
 8011b72:	e7fd      	b.n	8011b70 <prvTaskExitError+0x28>
	__asm volatile
 8011b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b78:	f383 8811 	msr	BASEPRI, r3
 8011b7c:	f3bf 8f6f 	isb	sy
 8011b80:	f3bf 8f4f 	dsb	sy
 8011b84:	60bb      	str	r3, [r7, #8]
}
 8011b86:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011b88:	bf00      	nop
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d0fc      	beq.n	8011b8a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011b90:	bf00      	nop
 8011b92:	bf00      	nop
 8011b94:	3714      	adds	r7, #20
 8011b96:	46bd      	mov	sp, r7
 8011b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b9c:	4770      	bx	lr
 8011b9e:	bf00      	nop
 8011ba0:	2000009c 	.word	0x2000009c
	...

08011bb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011bb0:	4b07      	ldr	r3, [pc, #28]	@ (8011bd0 <pxCurrentTCBConst2>)
 8011bb2:	6819      	ldr	r1, [r3, #0]
 8011bb4:	6808      	ldr	r0, [r1, #0]
 8011bb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bba:	f380 8809 	msr	PSP, r0
 8011bbe:	f3bf 8f6f 	isb	sy
 8011bc2:	f04f 0000 	mov.w	r0, #0
 8011bc6:	f380 8811 	msr	BASEPRI, r0
 8011bca:	4770      	bx	lr
 8011bcc:	f3af 8000 	nop.w

08011bd0 <pxCurrentTCBConst2>:
 8011bd0:	20001204 	.word	0x20001204
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011bd4:	bf00      	nop
 8011bd6:	bf00      	nop

08011bd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011bd8:	4808      	ldr	r0, [pc, #32]	@ (8011bfc <prvPortStartFirstTask+0x24>)
 8011bda:	6800      	ldr	r0, [r0, #0]
 8011bdc:	6800      	ldr	r0, [r0, #0]
 8011bde:	f380 8808 	msr	MSP, r0
 8011be2:	f04f 0000 	mov.w	r0, #0
 8011be6:	f380 8814 	msr	CONTROL, r0
 8011bea:	b662      	cpsie	i
 8011bec:	b661      	cpsie	f
 8011bee:	f3bf 8f4f 	dsb	sy
 8011bf2:	f3bf 8f6f 	isb	sy
 8011bf6:	df00      	svc	0
 8011bf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8011bfa:	bf00      	nop
 8011bfc:	e000ed08 	.word	0xe000ed08

08011c00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011c00:	b580      	push	{r7, lr}
 8011c02:	b086      	sub	sp, #24
 8011c04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011c06:	4b47      	ldr	r3, [pc, #284]	@ (8011d24 <xPortStartScheduler+0x124>)
 8011c08:	681b      	ldr	r3, [r3, #0]
 8011c0a:	4a47      	ldr	r2, [pc, #284]	@ (8011d28 <xPortStartScheduler+0x128>)
 8011c0c:	4293      	cmp	r3, r2
 8011c0e:	d10b      	bne.n	8011c28 <xPortStartScheduler+0x28>
	__asm volatile
 8011c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c14:	f383 8811 	msr	BASEPRI, r3
 8011c18:	f3bf 8f6f 	isb	sy
 8011c1c:	f3bf 8f4f 	dsb	sy
 8011c20:	60fb      	str	r3, [r7, #12]
}
 8011c22:	bf00      	nop
 8011c24:	bf00      	nop
 8011c26:	e7fd      	b.n	8011c24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011c28:	4b3e      	ldr	r3, [pc, #248]	@ (8011d24 <xPortStartScheduler+0x124>)
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	4a3f      	ldr	r2, [pc, #252]	@ (8011d2c <xPortStartScheduler+0x12c>)
 8011c2e:	4293      	cmp	r3, r2
 8011c30:	d10b      	bne.n	8011c4a <xPortStartScheduler+0x4a>
	__asm volatile
 8011c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c36:	f383 8811 	msr	BASEPRI, r3
 8011c3a:	f3bf 8f6f 	isb	sy
 8011c3e:	f3bf 8f4f 	dsb	sy
 8011c42:	613b      	str	r3, [r7, #16]
}
 8011c44:	bf00      	nop
 8011c46:	bf00      	nop
 8011c48:	e7fd      	b.n	8011c46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011c4a:	4b39      	ldr	r3, [pc, #228]	@ (8011d30 <xPortStartScheduler+0x130>)
 8011c4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011c4e:	697b      	ldr	r3, [r7, #20]
 8011c50:	781b      	ldrb	r3, [r3, #0]
 8011c52:	b2db      	uxtb	r3, r3
 8011c54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011c56:	697b      	ldr	r3, [r7, #20]
 8011c58:	22ff      	movs	r2, #255	@ 0xff
 8011c5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011c5c:	697b      	ldr	r3, [r7, #20]
 8011c5e:	781b      	ldrb	r3, [r3, #0]
 8011c60:	b2db      	uxtb	r3, r3
 8011c62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011c64:	78fb      	ldrb	r3, [r7, #3]
 8011c66:	b2db      	uxtb	r3, r3
 8011c68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8011c6c:	b2da      	uxtb	r2, r3
 8011c6e:	4b31      	ldr	r3, [pc, #196]	@ (8011d34 <xPortStartScheduler+0x134>)
 8011c70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011c72:	4b31      	ldr	r3, [pc, #196]	@ (8011d38 <xPortStartScheduler+0x138>)
 8011c74:	2207      	movs	r2, #7
 8011c76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011c78:	e009      	b.n	8011c8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8011c7a:	4b2f      	ldr	r3, [pc, #188]	@ (8011d38 <xPortStartScheduler+0x138>)
 8011c7c:	681b      	ldr	r3, [r3, #0]
 8011c7e:	3b01      	subs	r3, #1
 8011c80:	4a2d      	ldr	r2, [pc, #180]	@ (8011d38 <xPortStartScheduler+0x138>)
 8011c82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011c84:	78fb      	ldrb	r3, [r7, #3]
 8011c86:	b2db      	uxtb	r3, r3
 8011c88:	005b      	lsls	r3, r3, #1
 8011c8a:	b2db      	uxtb	r3, r3
 8011c8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011c8e:	78fb      	ldrb	r3, [r7, #3]
 8011c90:	b2db      	uxtb	r3, r3
 8011c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011c96:	2b80      	cmp	r3, #128	@ 0x80
 8011c98:	d0ef      	beq.n	8011c7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011c9a:	4b27      	ldr	r3, [pc, #156]	@ (8011d38 <xPortStartScheduler+0x138>)
 8011c9c:	681b      	ldr	r3, [r3, #0]
 8011c9e:	f1c3 0307 	rsb	r3, r3, #7
 8011ca2:	2b04      	cmp	r3, #4
 8011ca4:	d00b      	beq.n	8011cbe <xPortStartScheduler+0xbe>
	__asm volatile
 8011ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011caa:	f383 8811 	msr	BASEPRI, r3
 8011cae:	f3bf 8f6f 	isb	sy
 8011cb2:	f3bf 8f4f 	dsb	sy
 8011cb6:	60bb      	str	r3, [r7, #8]
}
 8011cb8:	bf00      	nop
 8011cba:	bf00      	nop
 8011cbc:	e7fd      	b.n	8011cba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8011d38 <xPortStartScheduler+0x138>)
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	021b      	lsls	r3, r3, #8
 8011cc4:	4a1c      	ldr	r2, [pc, #112]	@ (8011d38 <xPortStartScheduler+0x138>)
 8011cc6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8011d38 <xPortStartScheduler+0x138>)
 8011cca:	681b      	ldr	r3, [r3, #0]
 8011ccc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011cd0:	4a19      	ldr	r2, [pc, #100]	@ (8011d38 <xPortStartScheduler+0x138>)
 8011cd2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	b2da      	uxtb	r2, r3
 8011cd8:	697b      	ldr	r3, [r7, #20]
 8011cda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011cdc:	4b17      	ldr	r3, [pc, #92]	@ (8011d3c <xPortStartScheduler+0x13c>)
 8011cde:	681b      	ldr	r3, [r3, #0]
 8011ce0:	4a16      	ldr	r2, [pc, #88]	@ (8011d3c <xPortStartScheduler+0x13c>)
 8011ce2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011ce6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011ce8:	4b14      	ldr	r3, [pc, #80]	@ (8011d3c <xPortStartScheduler+0x13c>)
 8011cea:	681b      	ldr	r3, [r3, #0]
 8011cec:	4a13      	ldr	r2, [pc, #76]	@ (8011d3c <xPortStartScheduler+0x13c>)
 8011cee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011cf2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011cf4:	f000 f8da 	bl	8011eac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011cf8:	4b11      	ldr	r3, [pc, #68]	@ (8011d40 <xPortStartScheduler+0x140>)
 8011cfa:	2200      	movs	r2, #0
 8011cfc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011cfe:	f000 f8f9 	bl	8011ef4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011d02:	4b10      	ldr	r3, [pc, #64]	@ (8011d44 <xPortStartScheduler+0x144>)
 8011d04:	681b      	ldr	r3, [r3, #0]
 8011d06:	4a0f      	ldr	r2, [pc, #60]	@ (8011d44 <xPortStartScheduler+0x144>)
 8011d08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8011d0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011d0e:	f7ff ff63 	bl	8011bd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011d12:	f7ff f8e9 	bl	8010ee8 <vTaskSwitchContext>
	prvTaskExitError();
 8011d16:	f7ff ff17 	bl	8011b48 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011d1a:	2300      	movs	r3, #0
}
 8011d1c:	4618      	mov	r0, r3
 8011d1e:	3718      	adds	r7, #24
 8011d20:	46bd      	mov	sp, r7
 8011d22:	bd80      	pop	{r7, pc}
 8011d24:	e000ed00 	.word	0xe000ed00
 8011d28:	410fc271 	.word	0x410fc271
 8011d2c:	410fc270 	.word	0x410fc270
 8011d30:	e000e400 	.word	0xe000e400
 8011d34:	20001330 	.word	0x20001330
 8011d38:	20001334 	.word	0x20001334
 8011d3c:	e000ed20 	.word	0xe000ed20
 8011d40:	2000009c 	.word	0x2000009c
 8011d44:	e000ef34 	.word	0xe000ef34

08011d48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011d48:	b480      	push	{r7}
 8011d4a:	b083      	sub	sp, #12
 8011d4c:	af00      	add	r7, sp, #0
	__asm volatile
 8011d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d52:	f383 8811 	msr	BASEPRI, r3
 8011d56:	f3bf 8f6f 	isb	sy
 8011d5a:	f3bf 8f4f 	dsb	sy
 8011d5e:	607b      	str	r3, [r7, #4]
}
 8011d60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011d62:	4b10      	ldr	r3, [pc, #64]	@ (8011da4 <vPortEnterCritical+0x5c>)
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	3301      	adds	r3, #1
 8011d68:	4a0e      	ldr	r2, [pc, #56]	@ (8011da4 <vPortEnterCritical+0x5c>)
 8011d6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8011da4 <vPortEnterCritical+0x5c>)
 8011d6e:	681b      	ldr	r3, [r3, #0]
 8011d70:	2b01      	cmp	r3, #1
 8011d72:	d110      	bne.n	8011d96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011d74:	4b0c      	ldr	r3, [pc, #48]	@ (8011da8 <vPortEnterCritical+0x60>)
 8011d76:	681b      	ldr	r3, [r3, #0]
 8011d78:	b2db      	uxtb	r3, r3
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d00b      	beq.n	8011d96 <vPortEnterCritical+0x4e>
	__asm volatile
 8011d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d82:	f383 8811 	msr	BASEPRI, r3
 8011d86:	f3bf 8f6f 	isb	sy
 8011d8a:	f3bf 8f4f 	dsb	sy
 8011d8e:	603b      	str	r3, [r7, #0]
}
 8011d90:	bf00      	nop
 8011d92:	bf00      	nop
 8011d94:	e7fd      	b.n	8011d92 <vPortEnterCritical+0x4a>
	}
}
 8011d96:	bf00      	nop
 8011d98:	370c      	adds	r7, #12
 8011d9a:	46bd      	mov	sp, r7
 8011d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011da0:	4770      	bx	lr
 8011da2:	bf00      	nop
 8011da4:	2000009c 	.word	0x2000009c
 8011da8:	e000ed04 	.word	0xe000ed04

08011dac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011dac:	b480      	push	{r7}
 8011dae:	b083      	sub	sp, #12
 8011db0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011db2:	4b12      	ldr	r3, [pc, #72]	@ (8011dfc <vPortExitCritical+0x50>)
 8011db4:	681b      	ldr	r3, [r3, #0]
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d10b      	bne.n	8011dd2 <vPortExitCritical+0x26>
	__asm volatile
 8011dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011dbe:	f383 8811 	msr	BASEPRI, r3
 8011dc2:	f3bf 8f6f 	isb	sy
 8011dc6:	f3bf 8f4f 	dsb	sy
 8011dca:	607b      	str	r3, [r7, #4]
}
 8011dcc:	bf00      	nop
 8011dce:	bf00      	nop
 8011dd0:	e7fd      	b.n	8011dce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8011dfc <vPortExitCritical+0x50>)
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	3b01      	subs	r3, #1
 8011dd8:	4a08      	ldr	r2, [pc, #32]	@ (8011dfc <vPortExitCritical+0x50>)
 8011dda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011ddc:	4b07      	ldr	r3, [pc, #28]	@ (8011dfc <vPortExitCritical+0x50>)
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d105      	bne.n	8011df0 <vPortExitCritical+0x44>
 8011de4:	2300      	movs	r3, #0
 8011de6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011de8:	683b      	ldr	r3, [r7, #0]
 8011dea:	f383 8811 	msr	BASEPRI, r3
}
 8011dee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011df0:	bf00      	nop
 8011df2:	370c      	adds	r7, #12
 8011df4:	46bd      	mov	sp, r7
 8011df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dfa:	4770      	bx	lr
 8011dfc:	2000009c 	.word	0x2000009c

08011e00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011e00:	f3ef 8009 	mrs	r0, PSP
 8011e04:	f3bf 8f6f 	isb	sy
 8011e08:	4b15      	ldr	r3, [pc, #84]	@ (8011e60 <pxCurrentTCBConst>)
 8011e0a:	681a      	ldr	r2, [r3, #0]
 8011e0c:	f01e 0f10 	tst.w	lr, #16
 8011e10:	bf08      	it	eq
 8011e12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011e16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e1a:	6010      	str	r0, [r2, #0]
 8011e1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011e20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011e24:	f380 8811 	msr	BASEPRI, r0
 8011e28:	f3bf 8f4f 	dsb	sy
 8011e2c:	f3bf 8f6f 	isb	sy
 8011e30:	f7ff f85a 	bl	8010ee8 <vTaskSwitchContext>
 8011e34:	f04f 0000 	mov.w	r0, #0
 8011e38:	f380 8811 	msr	BASEPRI, r0
 8011e3c:	bc09      	pop	{r0, r3}
 8011e3e:	6819      	ldr	r1, [r3, #0]
 8011e40:	6808      	ldr	r0, [r1, #0]
 8011e42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e46:	f01e 0f10 	tst.w	lr, #16
 8011e4a:	bf08      	it	eq
 8011e4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011e50:	f380 8809 	msr	PSP, r0
 8011e54:	f3bf 8f6f 	isb	sy
 8011e58:	4770      	bx	lr
 8011e5a:	bf00      	nop
 8011e5c:	f3af 8000 	nop.w

08011e60 <pxCurrentTCBConst>:
 8011e60:	20001204 	.word	0x20001204
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011e64:	bf00      	nop
 8011e66:	bf00      	nop

08011e68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011e68:	b580      	push	{r7, lr}
 8011e6a:	b082      	sub	sp, #8
 8011e6c:	af00      	add	r7, sp, #0
	__asm volatile
 8011e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e72:	f383 8811 	msr	BASEPRI, r3
 8011e76:	f3bf 8f6f 	isb	sy
 8011e7a:	f3bf 8f4f 	dsb	sy
 8011e7e:	607b      	str	r3, [r7, #4]
}
 8011e80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011e82:	f7fe ff77 	bl	8010d74 <xTaskIncrementTick>
 8011e86:	4603      	mov	r3, r0
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d003      	beq.n	8011e94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011e8c:	4b06      	ldr	r3, [pc, #24]	@ (8011ea8 <SysTick_Handler+0x40>)
 8011e8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e92:	601a      	str	r2, [r3, #0]
 8011e94:	2300      	movs	r3, #0
 8011e96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011e98:	683b      	ldr	r3, [r7, #0]
 8011e9a:	f383 8811 	msr	BASEPRI, r3
}
 8011e9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011ea0:	bf00      	nop
 8011ea2:	3708      	adds	r7, #8
 8011ea4:	46bd      	mov	sp, r7
 8011ea6:	bd80      	pop	{r7, pc}
 8011ea8:	e000ed04 	.word	0xe000ed04

08011eac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011eac:	b480      	push	{r7}
 8011eae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8011ee0 <vPortSetupTimerInterrupt+0x34>)
 8011eb2:	2200      	movs	r2, #0
 8011eb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8011ee4 <vPortSetupTimerInterrupt+0x38>)
 8011eb8:	2200      	movs	r2, #0
 8011eba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8011ee8 <vPortSetupTimerInterrupt+0x3c>)
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8011eec <vPortSetupTimerInterrupt+0x40>)
 8011ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8011ec6:	099b      	lsrs	r3, r3, #6
 8011ec8:	4a09      	ldr	r2, [pc, #36]	@ (8011ef0 <vPortSetupTimerInterrupt+0x44>)
 8011eca:	3b01      	subs	r3, #1
 8011ecc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011ece:	4b04      	ldr	r3, [pc, #16]	@ (8011ee0 <vPortSetupTimerInterrupt+0x34>)
 8011ed0:	2207      	movs	r2, #7
 8011ed2:	601a      	str	r2, [r3, #0]
}
 8011ed4:	bf00      	nop
 8011ed6:	46bd      	mov	sp, r7
 8011ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011edc:	4770      	bx	lr
 8011ede:	bf00      	nop
 8011ee0:	e000e010 	.word	0xe000e010
 8011ee4:	e000e018 	.word	0xe000e018
 8011ee8:	20000004 	.word	0x20000004
 8011eec:	10624dd3 	.word	0x10624dd3
 8011ef0:	e000e014 	.word	0xe000e014

08011ef4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011ef4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011f04 <vPortEnableVFP+0x10>
 8011ef8:	6801      	ldr	r1, [r0, #0]
 8011efa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8011efe:	6001      	str	r1, [r0, #0]
 8011f00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011f02:	bf00      	nop
 8011f04:	e000ed88 	.word	0xe000ed88

08011f08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011f08:	b480      	push	{r7}
 8011f0a:	b085      	sub	sp, #20
 8011f0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011f0e:	f3ef 8305 	mrs	r3, IPSR
 8011f12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011f14:	68fb      	ldr	r3, [r7, #12]
 8011f16:	2b0f      	cmp	r3, #15
 8011f18:	d915      	bls.n	8011f46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011f1a:	4a18      	ldr	r2, [pc, #96]	@ (8011f7c <vPortValidateInterruptPriority+0x74>)
 8011f1c:	68fb      	ldr	r3, [r7, #12]
 8011f1e:	4413      	add	r3, r2
 8011f20:	781b      	ldrb	r3, [r3, #0]
 8011f22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011f24:	4b16      	ldr	r3, [pc, #88]	@ (8011f80 <vPortValidateInterruptPriority+0x78>)
 8011f26:	781b      	ldrb	r3, [r3, #0]
 8011f28:	7afa      	ldrb	r2, [r7, #11]
 8011f2a:	429a      	cmp	r2, r3
 8011f2c:	d20b      	bcs.n	8011f46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8011f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f32:	f383 8811 	msr	BASEPRI, r3
 8011f36:	f3bf 8f6f 	isb	sy
 8011f3a:	f3bf 8f4f 	dsb	sy
 8011f3e:	607b      	str	r3, [r7, #4]
}
 8011f40:	bf00      	nop
 8011f42:	bf00      	nop
 8011f44:	e7fd      	b.n	8011f42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011f46:	4b0f      	ldr	r3, [pc, #60]	@ (8011f84 <vPortValidateInterruptPriority+0x7c>)
 8011f48:	681b      	ldr	r3, [r3, #0]
 8011f4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8011f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8011f88 <vPortValidateInterruptPriority+0x80>)
 8011f50:	681b      	ldr	r3, [r3, #0]
 8011f52:	429a      	cmp	r2, r3
 8011f54:	d90b      	bls.n	8011f6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f5a:	f383 8811 	msr	BASEPRI, r3
 8011f5e:	f3bf 8f6f 	isb	sy
 8011f62:	f3bf 8f4f 	dsb	sy
 8011f66:	603b      	str	r3, [r7, #0]
}
 8011f68:	bf00      	nop
 8011f6a:	bf00      	nop
 8011f6c:	e7fd      	b.n	8011f6a <vPortValidateInterruptPriority+0x62>
	}
 8011f6e:	bf00      	nop
 8011f70:	3714      	adds	r7, #20
 8011f72:	46bd      	mov	sp, r7
 8011f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f78:	4770      	bx	lr
 8011f7a:	bf00      	nop
 8011f7c:	e000e3f0 	.word	0xe000e3f0
 8011f80:	20001330 	.word	0x20001330
 8011f84:	e000ed0c 	.word	0xe000ed0c
 8011f88:	20001334 	.word	0x20001334

08011f8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011f8c:	b580      	push	{r7, lr}
 8011f8e:	b08a      	sub	sp, #40	@ 0x28
 8011f90:	af00      	add	r7, sp, #0
 8011f92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011f94:	2300      	movs	r3, #0
 8011f96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011f98:	f7fe fe30 	bl	8010bfc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011f9c:	4b5c      	ldr	r3, [pc, #368]	@ (8012110 <pvPortMalloc+0x184>)
 8011f9e:	681b      	ldr	r3, [r3, #0]
 8011fa0:	2b00      	cmp	r3, #0
 8011fa2:	d101      	bne.n	8011fa8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011fa4:	f000 f924 	bl	80121f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011fa8:	4b5a      	ldr	r3, [pc, #360]	@ (8012114 <pvPortMalloc+0x188>)
 8011faa:	681a      	ldr	r2, [r3, #0]
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	4013      	ands	r3, r2
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	f040 8095 	bne.w	80120e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	d01e      	beq.n	8011ffa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8011fbc:	2208      	movs	r2, #8
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	4413      	add	r3, r2
 8011fc2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	f003 0307 	and.w	r3, r3, #7
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d015      	beq.n	8011ffa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	f023 0307 	bic.w	r3, r3, #7
 8011fd4:	3308      	adds	r3, #8
 8011fd6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	f003 0307 	and.w	r3, r3, #7
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d00b      	beq.n	8011ffa <pvPortMalloc+0x6e>
	__asm volatile
 8011fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fe6:	f383 8811 	msr	BASEPRI, r3
 8011fea:	f3bf 8f6f 	isb	sy
 8011fee:	f3bf 8f4f 	dsb	sy
 8011ff2:	617b      	str	r3, [r7, #20]
}
 8011ff4:	bf00      	nop
 8011ff6:	bf00      	nop
 8011ff8:	e7fd      	b.n	8011ff6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d06f      	beq.n	80120e0 <pvPortMalloc+0x154>
 8012000:	4b45      	ldr	r3, [pc, #276]	@ (8012118 <pvPortMalloc+0x18c>)
 8012002:	681b      	ldr	r3, [r3, #0]
 8012004:	687a      	ldr	r2, [r7, #4]
 8012006:	429a      	cmp	r2, r3
 8012008:	d86a      	bhi.n	80120e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801200a:	4b44      	ldr	r3, [pc, #272]	@ (801211c <pvPortMalloc+0x190>)
 801200c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801200e:	4b43      	ldr	r3, [pc, #268]	@ (801211c <pvPortMalloc+0x190>)
 8012010:	681b      	ldr	r3, [r3, #0]
 8012012:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012014:	e004      	b.n	8012020 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8012016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012018:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801201a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801201c:	681b      	ldr	r3, [r3, #0]
 801201e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012022:	685b      	ldr	r3, [r3, #4]
 8012024:	687a      	ldr	r2, [r7, #4]
 8012026:	429a      	cmp	r2, r3
 8012028:	d903      	bls.n	8012032 <pvPortMalloc+0xa6>
 801202a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801202c:	681b      	ldr	r3, [r3, #0]
 801202e:	2b00      	cmp	r3, #0
 8012030:	d1f1      	bne.n	8012016 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8012032:	4b37      	ldr	r3, [pc, #220]	@ (8012110 <pvPortMalloc+0x184>)
 8012034:	681b      	ldr	r3, [r3, #0]
 8012036:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012038:	429a      	cmp	r2, r3
 801203a:	d051      	beq.n	80120e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801203c:	6a3b      	ldr	r3, [r7, #32]
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	2208      	movs	r2, #8
 8012042:	4413      	add	r3, r2
 8012044:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012048:	681a      	ldr	r2, [r3, #0]
 801204a:	6a3b      	ldr	r3, [r7, #32]
 801204c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801204e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012050:	685a      	ldr	r2, [r3, #4]
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	1ad2      	subs	r2, r2, r3
 8012056:	2308      	movs	r3, #8
 8012058:	005b      	lsls	r3, r3, #1
 801205a:	429a      	cmp	r2, r3
 801205c:	d920      	bls.n	80120a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801205e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	4413      	add	r3, r2
 8012064:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012066:	69bb      	ldr	r3, [r7, #24]
 8012068:	f003 0307 	and.w	r3, r3, #7
 801206c:	2b00      	cmp	r3, #0
 801206e:	d00b      	beq.n	8012088 <pvPortMalloc+0xfc>
	__asm volatile
 8012070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012074:	f383 8811 	msr	BASEPRI, r3
 8012078:	f3bf 8f6f 	isb	sy
 801207c:	f3bf 8f4f 	dsb	sy
 8012080:	613b      	str	r3, [r7, #16]
}
 8012082:	bf00      	nop
 8012084:	bf00      	nop
 8012086:	e7fd      	b.n	8012084 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801208a:	685a      	ldr	r2, [r3, #4]
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	1ad2      	subs	r2, r2, r3
 8012090:	69bb      	ldr	r3, [r7, #24]
 8012092:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012096:	687a      	ldr	r2, [r7, #4]
 8012098:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801209a:	69b8      	ldr	r0, [r7, #24]
 801209c:	f000 f90a 	bl	80122b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80120a0:	4b1d      	ldr	r3, [pc, #116]	@ (8012118 <pvPortMalloc+0x18c>)
 80120a2:	681a      	ldr	r2, [r3, #0]
 80120a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120a6:	685b      	ldr	r3, [r3, #4]
 80120a8:	1ad3      	subs	r3, r2, r3
 80120aa:	4a1b      	ldr	r2, [pc, #108]	@ (8012118 <pvPortMalloc+0x18c>)
 80120ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80120ae:	4b1a      	ldr	r3, [pc, #104]	@ (8012118 <pvPortMalloc+0x18c>)
 80120b0:	681a      	ldr	r2, [r3, #0]
 80120b2:	4b1b      	ldr	r3, [pc, #108]	@ (8012120 <pvPortMalloc+0x194>)
 80120b4:	681b      	ldr	r3, [r3, #0]
 80120b6:	429a      	cmp	r2, r3
 80120b8:	d203      	bcs.n	80120c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80120ba:	4b17      	ldr	r3, [pc, #92]	@ (8012118 <pvPortMalloc+0x18c>)
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	4a18      	ldr	r2, [pc, #96]	@ (8012120 <pvPortMalloc+0x194>)
 80120c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80120c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120c4:	685a      	ldr	r2, [r3, #4]
 80120c6:	4b13      	ldr	r3, [pc, #76]	@ (8012114 <pvPortMalloc+0x188>)
 80120c8:	681b      	ldr	r3, [r3, #0]
 80120ca:	431a      	orrs	r2, r3
 80120cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80120d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120d2:	2200      	movs	r2, #0
 80120d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80120d6:	4b13      	ldr	r3, [pc, #76]	@ (8012124 <pvPortMalloc+0x198>)
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	3301      	adds	r3, #1
 80120dc:	4a11      	ldr	r2, [pc, #68]	@ (8012124 <pvPortMalloc+0x198>)
 80120de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80120e0:	f7fe fd9a 	bl	8010c18 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80120e4:	69fb      	ldr	r3, [r7, #28]
 80120e6:	f003 0307 	and.w	r3, r3, #7
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d00b      	beq.n	8012106 <pvPortMalloc+0x17a>
	__asm volatile
 80120ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120f2:	f383 8811 	msr	BASEPRI, r3
 80120f6:	f3bf 8f6f 	isb	sy
 80120fa:	f3bf 8f4f 	dsb	sy
 80120fe:	60fb      	str	r3, [r7, #12]
}
 8012100:	bf00      	nop
 8012102:	bf00      	nop
 8012104:	e7fd      	b.n	8012102 <pvPortMalloc+0x176>
	return pvReturn;
 8012106:	69fb      	ldr	r3, [r7, #28]
}
 8012108:	4618      	mov	r0, r3
 801210a:	3728      	adds	r7, #40	@ 0x28
 801210c:	46bd      	mov	sp, r7
 801210e:	bd80      	pop	{r7, pc}
 8012110:	20004f40 	.word	0x20004f40
 8012114:	20004f54 	.word	0x20004f54
 8012118:	20004f44 	.word	0x20004f44
 801211c:	20004f38 	.word	0x20004f38
 8012120:	20004f48 	.word	0x20004f48
 8012124:	20004f4c 	.word	0x20004f4c

08012128 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012128:	b580      	push	{r7, lr}
 801212a:	b086      	sub	sp, #24
 801212c:	af00      	add	r7, sp, #0
 801212e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	2b00      	cmp	r3, #0
 8012138:	d04f      	beq.n	80121da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801213a:	2308      	movs	r3, #8
 801213c:	425b      	negs	r3, r3
 801213e:	697a      	ldr	r2, [r7, #20]
 8012140:	4413      	add	r3, r2
 8012142:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012144:	697b      	ldr	r3, [r7, #20]
 8012146:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012148:	693b      	ldr	r3, [r7, #16]
 801214a:	685a      	ldr	r2, [r3, #4]
 801214c:	4b25      	ldr	r3, [pc, #148]	@ (80121e4 <vPortFree+0xbc>)
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	4013      	ands	r3, r2
 8012152:	2b00      	cmp	r3, #0
 8012154:	d10b      	bne.n	801216e <vPortFree+0x46>
	__asm volatile
 8012156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801215a:	f383 8811 	msr	BASEPRI, r3
 801215e:	f3bf 8f6f 	isb	sy
 8012162:	f3bf 8f4f 	dsb	sy
 8012166:	60fb      	str	r3, [r7, #12]
}
 8012168:	bf00      	nop
 801216a:	bf00      	nop
 801216c:	e7fd      	b.n	801216a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801216e:	693b      	ldr	r3, [r7, #16]
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	2b00      	cmp	r3, #0
 8012174:	d00b      	beq.n	801218e <vPortFree+0x66>
	__asm volatile
 8012176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801217a:	f383 8811 	msr	BASEPRI, r3
 801217e:	f3bf 8f6f 	isb	sy
 8012182:	f3bf 8f4f 	dsb	sy
 8012186:	60bb      	str	r3, [r7, #8]
}
 8012188:	bf00      	nop
 801218a:	bf00      	nop
 801218c:	e7fd      	b.n	801218a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801218e:	693b      	ldr	r3, [r7, #16]
 8012190:	685a      	ldr	r2, [r3, #4]
 8012192:	4b14      	ldr	r3, [pc, #80]	@ (80121e4 <vPortFree+0xbc>)
 8012194:	681b      	ldr	r3, [r3, #0]
 8012196:	4013      	ands	r3, r2
 8012198:	2b00      	cmp	r3, #0
 801219a:	d01e      	beq.n	80121da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801219c:	693b      	ldr	r3, [r7, #16]
 801219e:	681b      	ldr	r3, [r3, #0]
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	d11a      	bne.n	80121da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80121a4:	693b      	ldr	r3, [r7, #16]
 80121a6:	685a      	ldr	r2, [r3, #4]
 80121a8:	4b0e      	ldr	r3, [pc, #56]	@ (80121e4 <vPortFree+0xbc>)
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	43db      	mvns	r3, r3
 80121ae:	401a      	ands	r2, r3
 80121b0:	693b      	ldr	r3, [r7, #16]
 80121b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80121b4:	f7fe fd22 	bl	8010bfc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80121b8:	693b      	ldr	r3, [r7, #16]
 80121ba:	685a      	ldr	r2, [r3, #4]
 80121bc:	4b0a      	ldr	r3, [pc, #40]	@ (80121e8 <vPortFree+0xc0>)
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	4413      	add	r3, r2
 80121c2:	4a09      	ldr	r2, [pc, #36]	@ (80121e8 <vPortFree+0xc0>)
 80121c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80121c6:	6938      	ldr	r0, [r7, #16]
 80121c8:	f000 f874 	bl	80122b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80121cc:	4b07      	ldr	r3, [pc, #28]	@ (80121ec <vPortFree+0xc4>)
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	3301      	adds	r3, #1
 80121d2:	4a06      	ldr	r2, [pc, #24]	@ (80121ec <vPortFree+0xc4>)
 80121d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80121d6:	f7fe fd1f 	bl	8010c18 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80121da:	bf00      	nop
 80121dc:	3718      	adds	r7, #24
 80121de:	46bd      	mov	sp, r7
 80121e0:	bd80      	pop	{r7, pc}
 80121e2:	bf00      	nop
 80121e4:	20004f54 	.word	0x20004f54
 80121e8:	20004f44 	.word	0x20004f44
 80121ec:	20004f50 	.word	0x20004f50

080121f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80121f0:	b480      	push	{r7}
 80121f2:	b085      	sub	sp, #20
 80121f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80121f6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80121fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80121fc:	4b27      	ldr	r3, [pc, #156]	@ (801229c <prvHeapInit+0xac>)
 80121fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012200:	68fb      	ldr	r3, [r7, #12]
 8012202:	f003 0307 	and.w	r3, r3, #7
 8012206:	2b00      	cmp	r3, #0
 8012208:	d00c      	beq.n	8012224 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	3307      	adds	r3, #7
 801220e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012210:	68fb      	ldr	r3, [r7, #12]
 8012212:	f023 0307 	bic.w	r3, r3, #7
 8012216:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8012218:	68ba      	ldr	r2, [r7, #8]
 801221a:	68fb      	ldr	r3, [r7, #12]
 801221c:	1ad3      	subs	r3, r2, r3
 801221e:	4a1f      	ldr	r2, [pc, #124]	@ (801229c <prvHeapInit+0xac>)
 8012220:	4413      	add	r3, r2
 8012222:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012224:	68fb      	ldr	r3, [r7, #12]
 8012226:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012228:	4a1d      	ldr	r2, [pc, #116]	@ (80122a0 <prvHeapInit+0xb0>)
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801222e:	4b1c      	ldr	r3, [pc, #112]	@ (80122a0 <prvHeapInit+0xb0>)
 8012230:	2200      	movs	r2, #0
 8012232:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	68ba      	ldr	r2, [r7, #8]
 8012238:	4413      	add	r3, r2
 801223a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801223c:	2208      	movs	r2, #8
 801223e:	68fb      	ldr	r3, [r7, #12]
 8012240:	1a9b      	subs	r3, r3, r2
 8012242:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012244:	68fb      	ldr	r3, [r7, #12]
 8012246:	f023 0307 	bic.w	r3, r3, #7
 801224a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	4a15      	ldr	r2, [pc, #84]	@ (80122a4 <prvHeapInit+0xb4>)
 8012250:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012252:	4b14      	ldr	r3, [pc, #80]	@ (80122a4 <prvHeapInit+0xb4>)
 8012254:	681b      	ldr	r3, [r3, #0]
 8012256:	2200      	movs	r2, #0
 8012258:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801225a:	4b12      	ldr	r3, [pc, #72]	@ (80122a4 <prvHeapInit+0xb4>)
 801225c:	681b      	ldr	r3, [r3, #0]
 801225e:	2200      	movs	r2, #0
 8012260:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012266:	683b      	ldr	r3, [r7, #0]
 8012268:	68fa      	ldr	r2, [r7, #12]
 801226a:	1ad2      	subs	r2, r2, r3
 801226c:	683b      	ldr	r3, [r7, #0]
 801226e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012270:	4b0c      	ldr	r3, [pc, #48]	@ (80122a4 <prvHeapInit+0xb4>)
 8012272:	681a      	ldr	r2, [r3, #0]
 8012274:	683b      	ldr	r3, [r7, #0]
 8012276:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012278:	683b      	ldr	r3, [r7, #0]
 801227a:	685b      	ldr	r3, [r3, #4]
 801227c:	4a0a      	ldr	r2, [pc, #40]	@ (80122a8 <prvHeapInit+0xb8>)
 801227e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012280:	683b      	ldr	r3, [r7, #0]
 8012282:	685b      	ldr	r3, [r3, #4]
 8012284:	4a09      	ldr	r2, [pc, #36]	@ (80122ac <prvHeapInit+0xbc>)
 8012286:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012288:	4b09      	ldr	r3, [pc, #36]	@ (80122b0 <prvHeapInit+0xc0>)
 801228a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801228e:	601a      	str	r2, [r3, #0]
}
 8012290:	bf00      	nop
 8012292:	3714      	adds	r7, #20
 8012294:	46bd      	mov	sp, r7
 8012296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801229a:	4770      	bx	lr
 801229c:	20001338 	.word	0x20001338
 80122a0:	20004f38 	.word	0x20004f38
 80122a4:	20004f40 	.word	0x20004f40
 80122a8:	20004f48 	.word	0x20004f48
 80122ac:	20004f44 	.word	0x20004f44
 80122b0:	20004f54 	.word	0x20004f54

080122b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80122b4:	b480      	push	{r7}
 80122b6:	b085      	sub	sp, #20
 80122b8:	af00      	add	r7, sp, #0
 80122ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80122bc:	4b28      	ldr	r3, [pc, #160]	@ (8012360 <prvInsertBlockIntoFreeList+0xac>)
 80122be:	60fb      	str	r3, [r7, #12]
 80122c0:	e002      	b.n	80122c8 <prvInsertBlockIntoFreeList+0x14>
 80122c2:	68fb      	ldr	r3, [r7, #12]
 80122c4:	681b      	ldr	r3, [r3, #0]
 80122c6:	60fb      	str	r3, [r7, #12]
 80122c8:	68fb      	ldr	r3, [r7, #12]
 80122ca:	681b      	ldr	r3, [r3, #0]
 80122cc:	687a      	ldr	r2, [r7, #4]
 80122ce:	429a      	cmp	r2, r3
 80122d0:	d8f7      	bhi.n	80122c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80122d2:	68fb      	ldr	r3, [r7, #12]
 80122d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80122d6:	68fb      	ldr	r3, [r7, #12]
 80122d8:	685b      	ldr	r3, [r3, #4]
 80122da:	68ba      	ldr	r2, [r7, #8]
 80122dc:	4413      	add	r3, r2
 80122de:	687a      	ldr	r2, [r7, #4]
 80122e0:	429a      	cmp	r2, r3
 80122e2:	d108      	bne.n	80122f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80122e4:	68fb      	ldr	r3, [r7, #12]
 80122e6:	685a      	ldr	r2, [r3, #4]
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	685b      	ldr	r3, [r3, #4]
 80122ec:	441a      	add	r2, r3
 80122ee:	68fb      	ldr	r3, [r7, #12]
 80122f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80122f2:	68fb      	ldr	r3, [r7, #12]
 80122f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	685b      	ldr	r3, [r3, #4]
 80122fe:	68ba      	ldr	r2, [r7, #8]
 8012300:	441a      	add	r2, r3
 8012302:	68fb      	ldr	r3, [r7, #12]
 8012304:	681b      	ldr	r3, [r3, #0]
 8012306:	429a      	cmp	r2, r3
 8012308:	d118      	bne.n	801233c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801230a:	68fb      	ldr	r3, [r7, #12]
 801230c:	681a      	ldr	r2, [r3, #0]
 801230e:	4b15      	ldr	r3, [pc, #84]	@ (8012364 <prvInsertBlockIntoFreeList+0xb0>)
 8012310:	681b      	ldr	r3, [r3, #0]
 8012312:	429a      	cmp	r2, r3
 8012314:	d00d      	beq.n	8012332 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	685a      	ldr	r2, [r3, #4]
 801231a:	68fb      	ldr	r3, [r7, #12]
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	685b      	ldr	r3, [r3, #4]
 8012320:	441a      	add	r2, r3
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012326:	68fb      	ldr	r3, [r7, #12]
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	681a      	ldr	r2, [r3, #0]
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	601a      	str	r2, [r3, #0]
 8012330:	e008      	b.n	8012344 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012332:	4b0c      	ldr	r3, [pc, #48]	@ (8012364 <prvInsertBlockIntoFreeList+0xb0>)
 8012334:	681a      	ldr	r2, [r3, #0]
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	601a      	str	r2, [r3, #0]
 801233a:	e003      	b.n	8012344 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801233c:	68fb      	ldr	r3, [r7, #12]
 801233e:	681a      	ldr	r2, [r3, #0]
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012344:	68fa      	ldr	r2, [r7, #12]
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	429a      	cmp	r2, r3
 801234a:	d002      	beq.n	8012352 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	687a      	ldr	r2, [r7, #4]
 8012350:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012352:	bf00      	nop
 8012354:	3714      	adds	r7, #20
 8012356:	46bd      	mov	sp, r7
 8012358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801235c:	4770      	bx	lr
 801235e:	bf00      	nop
 8012360:	20004f38 	.word	0x20004f38
 8012364:	20004f40 	.word	0x20004f40

08012368 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8012368:	b580      	push	{r7, lr}
 801236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801236c:	2200      	movs	r2, #0
 801236e:	4912      	ldr	r1, [pc, #72]	@ (80123b8 <MX_USB_DEVICE_Init+0x50>)
 8012370:	4812      	ldr	r0, [pc, #72]	@ (80123bc <MX_USB_DEVICE_Init+0x54>)
 8012372:	f7fb ff5f 	bl	800e234 <USBD_Init>
 8012376:	4603      	mov	r3, r0
 8012378:	2b00      	cmp	r3, #0
 801237a:	d001      	beq.n	8012380 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801237c:	f7f1 ffbc 	bl	80042f8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8012380:	490f      	ldr	r1, [pc, #60]	@ (80123c0 <MX_USB_DEVICE_Init+0x58>)
 8012382:	480e      	ldr	r0, [pc, #56]	@ (80123bc <MX_USB_DEVICE_Init+0x54>)
 8012384:	f7fb ff86 	bl	800e294 <USBD_RegisterClass>
 8012388:	4603      	mov	r3, r0
 801238a:	2b00      	cmp	r3, #0
 801238c:	d001      	beq.n	8012392 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801238e:	f7f1 ffb3 	bl	80042f8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8012392:	490c      	ldr	r1, [pc, #48]	@ (80123c4 <MX_USB_DEVICE_Init+0x5c>)
 8012394:	4809      	ldr	r0, [pc, #36]	@ (80123bc <MX_USB_DEVICE_Init+0x54>)
 8012396:	f7fb febd 	bl	800e114 <USBD_CDC_RegisterInterface>
 801239a:	4603      	mov	r3, r0
 801239c:	2b00      	cmp	r3, #0
 801239e:	d001      	beq.n	80123a4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80123a0:	f7f1 ffaa 	bl	80042f8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80123a4:	4805      	ldr	r0, [pc, #20]	@ (80123bc <MX_USB_DEVICE_Init+0x54>)
 80123a6:	f7fb ffab 	bl	800e300 <USBD_Start>
 80123aa:	4603      	mov	r3, r0
 80123ac:	2b00      	cmp	r3, #0
 80123ae:	d001      	beq.n	80123b4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80123b0:	f7f1 ffa2 	bl	80042f8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80123b4:	bf00      	nop
 80123b6:	bd80      	pop	{r7, pc}
 80123b8:	200000b4 	.word	0x200000b4
 80123bc:	20004f58 	.word	0x20004f58
 80123c0:	2000001c 	.word	0x2000001c
 80123c4:	200000a0 	.word	0x200000a0

080123c8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80123c8:	b580      	push	{r7, lr}
 80123ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80123cc:	2200      	movs	r2, #0
 80123ce:	4905      	ldr	r1, [pc, #20]	@ (80123e4 <CDC_Init_FS+0x1c>)
 80123d0:	4805      	ldr	r0, [pc, #20]	@ (80123e8 <CDC_Init_FS+0x20>)
 80123d2:	f7fb feb9 	bl	800e148 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80123d6:	4905      	ldr	r1, [pc, #20]	@ (80123ec <CDC_Init_FS+0x24>)
 80123d8:	4803      	ldr	r0, [pc, #12]	@ (80123e8 <CDC_Init_FS+0x20>)
 80123da:	f7fb fed7 	bl	800e18c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80123de:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80123e0:	4618      	mov	r0, r3
 80123e2:	bd80      	pop	{r7, pc}
 80123e4:	20005a34 	.word	0x20005a34
 80123e8:	20004f58 	.word	0x20004f58
 80123ec:	20005234 	.word	0x20005234

080123f0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80123f0:	b480      	push	{r7}
 80123f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80123f4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80123f6:	4618      	mov	r0, r3
 80123f8:	46bd      	mov	sp, r7
 80123fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123fe:	4770      	bx	lr

08012400 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8012400:	b480      	push	{r7}
 8012402:	b083      	sub	sp, #12
 8012404:	af00      	add	r7, sp, #0
 8012406:	4603      	mov	r3, r0
 8012408:	6039      	str	r1, [r7, #0]
 801240a:	71fb      	strb	r3, [r7, #7]
 801240c:	4613      	mov	r3, r2
 801240e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8012410:	79fb      	ldrb	r3, [r7, #7]
 8012412:	2b23      	cmp	r3, #35	@ 0x23
 8012414:	d84a      	bhi.n	80124ac <CDC_Control_FS+0xac>
 8012416:	a201      	add	r2, pc, #4	@ (adr r2, 801241c <CDC_Control_FS+0x1c>)
 8012418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801241c:	080124ad 	.word	0x080124ad
 8012420:	080124ad 	.word	0x080124ad
 8012424:	080124ad 	.word	0x080124ad
 8012428:	080124ad 	.word	0x080124ad
 801242c:	080124ad 	.word	0x080124ad
 8012430:	080124ad 	.word	0x080124ad
 8012434:	080124ad 	.word	0x080124ad
 8012438:	080124ad 	.word	0x080124ad
 801243c:	080124ad 	.word	0x080124ad
 8012440:	080124ad 	.word	0x080124ad
 8012444:	080124ad 	.word	0x080124ad
 8012448:	080124ad 	.word	0x080124ad
 801244c:	080124ad 	.word	0x080124ad
 8012450:	080124ad 	.word	0x080124ad
 8012454:	080124ad 	.word	0x080124ad
 8012458:	080124ad 	.word	0x080124ad
 801245c:	080124ad 	.word	0x080124ad
 8012460:	080124ad 	.word	0x080124ad
 8012464:	080124ad 	.word	0x080124ad
 8012468:	080124ad 	.word	0x080124ad
 801246c:	080124ad 	.word	0x080124ad
 8012470:	080124ad 	.word	0x080124ad
 8012474:	080124ad 	.word	0x080124ad
 8012478:	080124ad 	.word	0x080124ad
 801247c:	080124ad 	.word	0x080124ad
 8012480:	080124ad 	.word	0x080124ad
 8012484:	080124ad 	.word	0x080124ad
 8012488:	080124ad 	.word	0x080124ad
 801248c:	080124ad 	.word	0x080124ad
 8012490:	080124ad 	.word	0x080124ad
 8012494:	080124ad 	.word	0x080124ad
 8012498:	080124ad 	.word	0x080124ad
 801249c:	080124ad 	.word	0x080124ad
 80124a0:	080124ad 	.word	0x080124ad
 80124a4:	080124ad 	.word	0x080124ad
 80124a8:	080124ad 	.word	0x080124ad
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80124ac:	bf00      	nop
  }

  return (USBD_OK);
 80124ae:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80124b0:	4618      	mov	r0, r3
 80124b2:	370c      	adds	r7, #12
 80124b4:	46bd      	mov	sp, r7
 80124b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124ba:	4770      	bx	lr

080124bc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80124bc:	b580      	push	{r7, lr}
 80124be:	b082      	sub	sp, #8
 80124c0:	af00      	add	r7, sp, #0
 80124c2:	6078      	str	r0, [r7, #4]
 80124c4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80124c6:	6879      	ldr	r1, [r7, #4]
 80124c8:	4805      	ldr	r0, [pc, #20]	@ (80124e0 <CDC_Receive_FS+0x24>)
 80124ca:	f7fb fe5f 	bl	800e18c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80124ce:	4804      	ldr	r0, [pc, #16]	@ (80124e0 <CDC_Receive_FS+0x24>)
 80124d0:	f7fb fe7a 	bl	800e1c8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80124d4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80124d6:	4618      	mov	r0, r3
 80124d8:	3708      	adds	r7, #8
 80124da:	46bd      	mov	sp, r7
 80124dc:	bd80      	pop	{r7, pc}
 80124de:	bf00      	nop
 80124e0:	20004f58 	.word	0x20004f58

080124e4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80124e4:	b480      	push	{r7}
 80124e6:	b087      	sub	sp, #28
 80124e8:	af00      	add	r7, sp, #0
 80124ea:	60f8      	str	r0, [r7, #12]
 80124ec:	60b9      	str	r1, [r7, #8]
 80124ee:	4613      	mov	r3, r2
 80124f0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80124f2:	2300      	movs	r3, #0
 80124f4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80124f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80124fa:	4618      	mov	r0, r3
 80124fc:	371c      	adds	r7, #28
 80124fe:	46bd      	mov	sp, r7
 8012500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012504:	4770      	bx	lr
	...

08012508 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012508:	b480      	push	{r7}
 801250a:	b083      	sub	sp, #12
 801250c:	af00      	add	r7, sp, #0
 801250e:	4603      	mov	r3, r0
 8012510:	6039      	str	r1, [r7, #0]
 8012512:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012514:	683b      	ldr	r3, [r7, #0]
 8012516:	2212      	movs	r2, #18
 8012518:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801251a:	4b03      	ldr	r3, [pc, #12]	@ (8012528 <USBD_FS_DeviceDescriptor+0x20>)
}
 801251c:	4618      	mov	r0, r3
 801251e:	370c      	adds	r7, #12
 8012520:	46bd      	mov	sp, r7
 8012522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012526:	4770      	bx	lr
 8012528:	200000d0 	.word	0x200000d0

0801252c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801252c:	b480      	push	{r7}
 801252e:	b083      	sub	sp, #12
 8012530:	af00      	add	r7, sp, #0
 8012532:	4603      	mov	r3, r0
 8012534:	6039      	str	r1, [r7, #0]
 8012536:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012538:	683b      	ldr	r3, [r7, #0]
 801253a:	2204      	movs	r2, #4
 801253c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801253e:	4b03      	ldr	r3, [pc, #12]	@ (801254c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012540:	4618      	mov	r0, r3
 8012542:	370c      	adds	r7, #12
 8012544:	46bd      	mov	sp, r7
 8012546:	f85d 7b04 	ldr.w	r7, [sp], #4
 801254a:	4770      	bx	lr
 801254c:	200000e4 	.word	0x200000e4

08012550 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012550:	b580      	push	{r7, lr}
 8012552:	b082      	sub	sp, #8
 8012554:	af00      	add	r7, sp, #0
 8012556:	4603      	mov	r3, r0
 8012558:	6039      	str	r1, [r7, #0]
 801255a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801255c:	79fb      	ldrb	r3, [r7, #7]
 801255e:	2b00      	cmp	r3, #0
 8012560:	d105      	bne.n	801256e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012562:	683a      	ldr	r2, [r7, #0]
 8012564:	4907      	ldr	r1, [pc, #28]	@ (8012584 <USBD_FS_ProductStrDescriptor+0x34>)
 8012566:	4808      	ldr	r0, [pc, #32]	@ (8012588 <USBD_FS_ProductStrDescriptor+0x38>)
 8012568:	f7fd f890 	bl	800f68c <USBD_GetString>
 801256c:	e004      	b.n	8012578 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801256e:	683a      	ldr	r2, [r7, #0]
 8012570:	4904      	ldr	r1, [pc, #16]	@ (8012584 <USBD_FS_ProductStrDescriptor+0x34>)
 8012572:	4805      	ldr	r0, [pc, #20]	@ (8012588 <USBD_FS_ProductStrDescriptor+0x38>)
 8012574:	f7fd f88a 	bl	800f68c <USBD_GetString>
  }
  return USBD_StrDesc;
 8012578:	4b02      	ldr	r3, [pc, #8]	@ (8012584 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801257a:	4618      	mov	r0, r3
 801257c:	3708      	adds	r7, #8
 801257e:	46bd      	mov	sp, r7
 8012580:	bd80      	pop	{r7, pc}
 8012582:	bf00      	nop
 8012584:	20006234 	.word	0x20006234
 8012588:	08015ca0 	.word	0x08015ca0

0801258c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801258c:	b580      	push	{r7, lr}
 801258e:	b082      	sub	sp, #8
 8012590:	af00      	add	r7, sp, #0
 8012592:	4603      	mov	r3, r0
 8012594:	6039      	str	r1, [r7, #0]
 8012596:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012598:	683a      	ldr	r2, [r7, #0]
 801259a:	4904      	ldr	r1, [pc, #16]	@ (80125ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801259c:	4804      	ldr	r0, [pc, #16]	@ (80125b0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801259e:	f7fd f875 	bl	800f68c <USBD_GetString>
  return USBD_StrDesc;
 80125a2:	4b02      	ldr	r3, [pc, #8]	@ (80125ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80125a4:	4618      	mov	r0, r3
 80125a6:	3708      	adds	r7, #8
 80125a8:	46bd      	mov	sp, r7
 80125aa:	bd80      	pop	{r7, pc}
 80125ac:	20006234 	.word	0x20006234
 80125b0:	08015cb8 	.word	0x08015cb8

080125b4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80125b4:	b580      	push	{r7, lr}
 80125b6:	b082      	sub	sp, #8
 80125b8:	af00      	add	r7, sp, #0
 80125ba:	4603      	mov	r3, r0
 80125bc:	6039      	str	r1, [r7, #0]
 80125be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80125c0:	683b      	ldr	r3, [r7, #0]
 80125c2:	221a      	movs	r2, #26
 80125c4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80125c6:	f000 f843 	bl	8012650 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80125ca:	4b02      	ldr	r3, [pc, #8]	@ (80125d4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80125cc:	4618      	mov	r0, r3
 80125ce:	3708      	adds	r7, #8
 80125d0:	46bd      	mov	sp, r7
 80125d2:	bd80      	pop	{r7, pc}
 80125d4:	200000e8 	.word	0x200000e8

080125d8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80125d8:	b580      	push	{r7, lr}
 80125da:	b082      	sub	sp, #8
 80125dc:	af00      	add	r7, sp, #0
 80125de:	4603      	mov	r3, r0
 80125e0:	6039      	str	r1, [r7, #0]
 80125e2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80125e4:	79fb      	ldrb	r3, [r7, #7]
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d105      	bne.n	80125f6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80125ea:	683a      	ldr	r2, [r7, #0]
 80125ec:	4907      	ldr	r1, [pc, #28]	@ (801260c <USBD_FS_ConfigStrDescriptor+0x34>)
 80125ee:	4808      	ldr	r0, [pc, #32]	@ (8012610 <USBD_FS_ConfigStrDescriptor+0x38>)
 80125f0:	f7fd f84c 	bl	800f68c <USBD_GetString>
 80125f4:	e004      	b.n	8012600 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80125f6:	683a      	ldr	r2, [r7, #0]
 80125f8:	4904      	ldr	r1, [pc, #16]	@ (801260c <USBD_FS_ConfigStrDescriptor+0x34>)
 80125fa:	4805      	ldr	r0, [pc, #20]	@ (8012610 <USBD_FS_ConfigStrDescriptor+0x38>)
 80125fc:	f7fd f846 	bl	800f68c <USBD_GetString>
  }
  return USBD_StrDesc;
 8012600:	4b02      	ldr	r3, [pc, #8]	@ (801260c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012602:	4618      	mov	r0, r3
 8012604:	3708      	adds	r7, #8
 8012606:	46bd      	mov	sp, r7
 8012608:	bd80      	pop	{r7, pc}
 801260a:	bf00      	nop
 801260c:	20006234 	.word	0x20006234
 8012610:	08015ccc 	.word	0x08015ccc

08012614 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012614:	b580      	push	{r7, lr}
 8012616:	b082      	sub	sp, #8
 8012618:	af00      	add	r7, sp, #0
 801261a:	4603      	mov	r3, r0
 801261c:	6039      	str	r1, [r7, #0]
 801261e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012620:	79fb      	ldrb	r3, [r7, #7]
 8012622:	2b00      	cmp	r3, #0
 8012624:	d105      	bne.n	8012632 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012626:	683a      	ldr	r2, [r7, #0]
 8012628:	4907      	ldr	r1, [pc, #28]	@ (8012648 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801262a:	4808      	ldr	r0, [pc, #32]	@ (801264c <USBD_FS_InterfaceStrDescriptor+0x38>)
 801262c:	f7fd f82e 	bl	800f68c <USBD_GetString>
 8012630:	e004      	b.n	801263c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012632:	683a      	ldr	r2, [r7, #0]
 8012634:	4904      	ldr	r1, [pc, #16]	@ (8012648 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012636:	4805      	ldr	r0, [pc, #20]	@ (801264c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012638:	f7fd f828 	bl	800f68c <USBD_GetString>
  }
  return USBD_StrDesc;
 801263c:	4b02      	ldr	r3, [pc, #8]	@ (8012648 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801263e:	4618      	mov	r0, r3
 8012640:	3708      	adds	r7, #8
 8012642:	46bd      	mov	sp, r7
 8012644:	bd80      	pop	{r7, pc}
 8012646:	bf00      	nop
 8012648:	20006234 	.word	0x20006234
 801264c:	08015cd8 	.word	0x08015cd8

08012650 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012650:	b580      	push	{r7, lr}
 8012652:	b084      	sub	sp, #16
 8012654:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012656:	4b0f      	ldr	r3, [pc, #60]	@ (8012694 <Get_SerialNum+0x44>)
 8012658:	681b      	ldr	r3, [r3, #0]
 801265a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801265c:	4b0e      	ldr	r3, [pc, #56]	@ (8012698 <Get_SerialNum+0x48>)
 801265e:	681b      	ldr	r3, [r3, #0]
 8012660:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012662:	4b0e      	ldr	r3, [pc, #56]	@ (801269c <Get_SerialNum+0x4c>)
 8012664:	681b      	ldr	r3, [r3, #0]
 8012666:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012668:	68fa      	ldr	r2, [r7, #12]
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	4413      	add	r3, r2
 801266e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012670:	68fb      	ldr	r3, [r7, #12]
 8012672:	2b00      	cmp	r3, #0
 8012674:	d009      	beq.n	801268a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012676:	2208      	movs	r2, #8
 8012678:	4909      	ldr	r1, [pc, #36]	@ (80126a0 <Get_SerialNum+0x50>)
 801267a:	68f8      	ldr	r0, [r7, #12]
 801267c:	f000 f814 	bl	80126a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012680:	2204      	movs	r2, #4
 8012682:	4908      	ldr	r1, [pc, #32]	@ (80126a4 <Get_SerialNum+0x54>)
 8012684:	68b8      	ldr	r0, [r7, #8]
 8012686:	f000 f80f 	bl	80126a8 <IntToUnicode>
  }
}
 801268a:	bf00      	nop
 801268c:	3710      	adds	r7, #16
 801268e:	46bd      	mov	sp, r7
 8012690:	bd80      	pop	{r7, pc}
 8012692:	bf00      	nop
 8012694:	1fff7a10 	.word	0x1fff7a10
 8012698:	1fff7a14 	.word	0x1fff7a14
 801269c:	1fff7a18 	.word	0x1fff7a18
 80126a0:	200000ea 	.word	0x200000ea
 80126a4:	200000fa 	.word	0x200000fa

080126a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80126a8:	b480      	push	{r7}
 80126aa:	b087      	sub	sp, #28
 80126ac:	af00      	add	r7, sp, #0
 80126ae:	60f8      	str	r0, [r7, #12]
 80126b0:	60b9      	str	r1, [r7, #8]
 80126b2:	4613      	mov	r3, r2
 80126b4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80126b6:	2300      	movs	r3, #0
 80126b8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80126ba:	2300      	movs	r3, #0
 80126bc:	75fb      	strb	r3, [r7, #23]
 80126be:	e027      	b.n	8012710 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80126c0:	68fb      	ldr	r3, [r7, #12]
 80126c2:	0f1b      	lsrs	r3, r3, #28
 80126c4:	2b09      	cmp	r3, #9
 80126c6:	d80b      	bhi.n	80126e0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80126c8:	68fb      	ldr	r3, [r7, #12]
 80126ca:	0f1b      	lsrs	r3, r3, #28
 80126cc:	b2da      	uxtb	r2, r3
 80126ce:	7dfb      	ldrb	r3, [r7, #23]
 80126d0:	005b      	lsls	r3, r3, #1
 80126d2:	4619      	mov	r1, r3
 80126d4:	68bb      	ldr	r3, [r7, #8]
 80126d6:	440b      	add	r3, r1
 80126d8:	3230      	adds	r2, #48	@ 0x30
 80126da:	b2d2      	uxtb	r2, r2
 80126dc:	701a      	strb	r2, [r3, #0]
 80126de:	e00a      	b.n	80126f6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80126e0:	68fb      	ldr	r3, [r7, #12]
 80126e2:	0f1b      	lsrs	r3, r3, #28
 80126e4:	b2da      	uxtb	r2, r3
 80126e6:	7dfb      	ldrb	r3, [r7, #23]
 80126e8:	005b      	lsls	r3, r3, #1
 80126ea:	4619      	mov	r1, r3
 80126ec:	68bb      	ldr	r3, [r7, #8]
 80126ee:	440b      	add	r3, r1
 80126f0:	3237      	adds	r2, #55	@ 0x37
 80126f2:	b2d2      	uxtb	r2, r2
 80126f4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80126f6:	68fb      	ldr	r3, [r7, #12]
 80126f8:	011b      	lsls	r3, r3, #4
 80126fa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80126fc:	7dfb      	ldrb	r3, [r7, #23]
 80126fe:	005b      	lsls	r3, r3, #1
 8012700:	3301      	adds	r3, #1
 8012702:	68ba      	ldr	r2, [r7, #8]
 8012704:	4413      	add	r3, r2
 8012706:	2200      	movs	r2, #0
 8012708:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801270a:	7dfb      	ldrb	r3, [r7, #23]
 801270c:	3301      	adds	r3, #1
 801270e:	75fb      	strb	r3, [r7, #23]
 8012710:	7dfa      	ldrb	r2, [r7, #23]
 8012712:	79fb      	ldrb	r3, [r7, #7]
 8012714:	429a      	cmp	r2, r3
 8012716:	d3d3      	bcc.n	80126c0 <IntToUnicode+0x18>
  }
}
 8012718:	bf00      	nop
 801271a:	bf00      	nop
 801271c:	371c      	adds	r7, #28
 801271e:	46bd      	mov	sp, r7
 8012720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012724:	4770      	bx	lr
	...

08012728 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8012728:	b580      	push	{r7, lr}
 801272a:	b08a      	sub	sp, #40	@ 0x28
 801272c:	af00      	add	r7, sp, #0
 801272e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012730:	f107 0314 	add.w	r3, r7, #20
 8012734:	2200      	movs	r2, #0
 8012736:	601a      	str	r2, [r3, #0]
 8012738:	605a      	str	r2, [r3, #4]
 801273a:	609a      	str	r2, [r3, #8]
 801273c:	60da      	str	r2, [r3, #12]
 801273e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8012748:	d13a      	bne.n	80127c0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801274a:	2300      	movs	r3, #0
 801274c:	613b      	str	r3, [r7, #16]
 801274e:	4b1e      	ldr	r3, [pc, #120]	@ (80127c8 <HAL_PCD_MspInit+0xa0>)
 8012750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012752:	4a1d      	ldr	r2, [pc, #116]	@ (80127c8 <HAL_PCD_MspInit+0xa0>)
 8012754:	f043 0301 	orr.w	r3, r3, #1
 8012758:	6313      	str	r3, [r2, #48]	@ 0x30
 801275a:	4b1b      	ldr	r3, [pc, #108]	@ (80127c8 <HAL_PCD_MspInit+0xa0>)
 801275c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801275e:	f003 0301 	and.w	r3, r3, #1
 8012762:	613b      	str	r3, [r7, #16]
 8012764:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8012766:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 801276a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801276c:	2302      	movs	r3, #2
 801276e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012770:	2300      	movs	r3, #0
 8012772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012774:	2303      	movs	r3, #3
 8012776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8012778:	230a      	movs	r3, #10
 801277a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801277c:	f107 0314 	add.w	r3, r7, #20
 8012780:	4619      	mov	r1, r3
 8012782:	4812      	ldr	r0, [pc, #72]	@ (80127cc <HAL_PCD_MspInit+0xa4>)
 8012784:	f7f4 f8ca 	bl	800691c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8012788:	4b0f      	ldr	r3, [pc, #60]	@ (80127c8 <HAL_PCD_MspInit+0xa0>)
 801278a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801278c:	4a0e      	ldr	r2, [pc, #56]	@ (80127c8 <HAL_PCD_MspInit+0xa0>)
 801278e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012792:	6353      	str	r3, [r2, #52]	@ 0x34
 8012794:	2300      	movs	r3, #0
 8012796:	60fb      	str	r3, [r7, #12]
 8012798:	4b0b      	ldr	r3, [pc, #44]	@ (80127c8 <HAL_PCD_MspInit+0xa0>)
 801279a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801279c:	4a0a      	ldr	r2, [pc, #40]	@ (80127c8 <HAL_PCD_MspInit+0xa0>)
 801279e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80127a2:	6453      	str	r3, [r2, #68]	@ 0x44
 80127a4:	4b08      	ldr	r3, [pc, #32]	@ (80127c8 <HAL_PCD_MspInit+0xa0>)
 80127a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80127a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80127ac:	60fb      	str	r3, [r7, #12]
 80127ae:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80127b0:	2200      	movs	r2, #0
 80127b2:	2105      	movs	r1, #5
 80127b4:	2043      	movs	r0, #67	@ 0x43
 80127b6:	f7f3 fc85 	bl	80060c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80127ba:	2043      	movs	r0, #67	@ 0x43
 80127bc:	f7f3 fc9e 	bl	80060fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80127c0:	bf00      	nop
 80127c2:	3728      	adds	r7, #40	@ 0x28
 80127c4:	46bd      	mov	sp, r7
 80127c6:	bd80      	pop	{r7, pc}
 80127c8:	40023800 	.word	0x40023800
 80127cc:	40020000 	.word	0x40020000

080127d0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80127d0:	b580      	push	{r7, lr}
 80127d2:	b082      	sub	sp, #8
 80127d4:	af00      	add	r7, sp, #0
 80127d6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80127e4:	4619      	mov	r1, r3
 80127e6:	4610      	mov	r0, r2
 80127e8:	f7fb fdd7 	bl	800e39a <USBD_LL_SetupStage>
}
 80127ec:	bf00      	nop
 80127ee:	3708      	adds	r7, #8
 80127f0:	46bd      	mov	sp, r7
 80127f2:	bd80      	pop	{r7, pc}

080127f4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80127f4:	b580      	push	{r7, lr}
 80127f6:	b082      	sub	sp, #8
 80127f8:	af00      	add	r7, sp, #0
 80127fa:	6078      	str	r0, [r7, #4]
 80127fc:	460b      	mov	r3, r1
 80127fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012800:	687b      	ldr	r3, [r7, #4]
 8012802:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8012806:	78fa      	ldrb	r2, [r7, #3]
 8012808:	6879      	ldr	r1, [r7, #4]
 801280a:	4613      	mov	r3, r2
 801280c:	00db      	lsls	r3, r3, #3
 801280e:	4413      	add	r3, r2
 8012810:	009b      	lsls	r3, r3, #2
 8012812:	440b      	add	r3, r1
 8012814:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8012818:	681a      	ldr	r2, [r3, #0]
 801281a:	78fb      	ldrb	r3, [r7, #3]
 801281c:	4619      	mov	r1, r3
 801281e:	f7fb fe11 	bl	800e444 <USBD_LL_DataOutStage>
}
 8012822:	bf00      	nop
 8012824:	3708      	adds	r7, #8
 8012826:	46bd      	mov	sp, r7
 8012828:	bd80      	pop	{r7, pc}

0801282a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801282a:	b580      	push	{r7, lr}
 801282c:	b082      	sub	sp, #8
 801282e:	af00      	add	r7, sp, #0
 8012830:	6078      	str	r0, [r7, #4]
 8012832:	460b      	mov	r3, r1
 8012834:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8012836:	687b      	ldr	r3, [r7, #4]
 8012838:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801283c:	78fa      	ldrb	r2, [r7, #3]
 801283e:	6879      	ldr	r1, [r7, #4]
 8012840:	4613      	mov	r3, r2
 8012842:	00db      	lsls	r3, r3, #3
 8012844:	4413      	add	r3, r2
 8012846:	009b      	lsls	r3, r3, #2
 8012848:	440b      	add	r3, r1
 801284a:	3320      	adds	r3, #32
 801284c:	681a      	ldr	r2, [r3, #0]
 801284e:	78fb      	ldrb	r3, [r7, #3]
 8012850:	4619      	mov	r1, r3
 8012852:	f7fb feb3 	bl	800e5bc <USBD_LL_DataInStage>
}
 8012856:	bf00      	nop
 8012858:	3708      	adds	r7, #8
 801285a:	46bd      	mov	sp, r7
 801285c:	bd80      	pop	{r7, pc}

0801285e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801285e:	b580      	push	{r7, lr}
 8012860:	b082      	sub	sp, #8
 8012862:	af00      	add	r7, sp, #0
 8012864:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801286c:	4618      	mov	r0, r3
 801286e:	f7fb fff7 	bl	800e860 <USBD_LL_SOF>
}
 8012872:	bf00      	nop
 8012874:	3708      	adds	r7, #8
 8012876:	46bd      	mov	sp, r7
 8012878:	bd80      	pop	{r7, pc}

0801287a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801287a:	b580      	push	{r7, lr}
 801287c:	b084      	sub	sp, #16
 801287e:	af00      	add	r7, sp, #0
 8012880:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8012882:	2301      	movs	r3, #1
 8012884:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	79db      	ldrb	r3, [r3, #7]
 801288a:	2b00      	cmp	r3, #0
 801288c:	d102      	bne.n	8012894 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801288e:	2300      	movs	r3, #0
 8012890:	73fb      	strb	r3, [r7, #15]
 8012892:	e008      	b.n	80128a6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8012894:	687b      	ldr	r3, [r7, #4]
 8012896:	79db      	ldrb	r3, [r3, #7]
 8012898:	2b02      	cmp	r3, #2
 801289a:	d102      	bne.n	80128a2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801289c:	2301      	movs	r3, #1
 801289e:	73fb      	strb	r3, [r7, #15]
 80128a0:	e001      	b.n	80128a6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80128a2:	f7f1 fd29 	bl	80042f8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80128ac:	7bfa      	ldrb	r2, [r7, #15]
 80128ae:	4611      	mov	r1, r2
 80128b0:	4618      	mov	r0, r3
 80128b2:	f7fb ff91 	bl	800e7d8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80128bc:	4618      	mov	r0, r3
 80128be:	f7fb ff38 	bl	800e732 <USBD_LL_Reset>
}
 80128c2:	bf00      	nop
 80128c4:	3710      	adds	r7, #16
 80128c6:	46bd      	mov	sp, r7
 80128c8:	bd80      	pop	{r7, pc}
	...

080128cc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80128cc:	b580      	push	{r7, lr}
 80128ce:	b082      	sub	sp, #8
 80128d0:	af00      	add	r7, sp, #0
 80128d2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80128da:	4618      	mov	r0, r3
 80128dc:	f7fb ff8c 	bl	800e7f8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	687a      	ldr	r2, [r7, #4]
 80128ec:	6812      	ldr	r2, [r2, #0]
 80128ee:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80128f2:	f043 0301 	orr.w	r3, r3, #1
 80128f6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80128f8:	687b      	ldr	r3, [r7, #4]
 80128fa:	7adb      	ldrb	r3, [r3, #11]
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	d005      	beq.n	801290c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012900:	4b04      	ldr	r3, [pc, #16]	@ (8012914 <HAL_PCD_SuspendCallback+0x48>)
 8012902:	691b      	ldr	r3, [r3, #16]
 8012904:	4a03      	ldr	r2, [pc, #12]	@ (8012914 <HAL_PCD_SuspendCallback+0x48>)
 8012906:	f043 0306 	orr.w	r3, r3, #6
 801290a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801290c:	bf00      	nop
 801290e:	3708      	adds	r7, #8
 8012910:	46bd      	mov	sp, r7
 8012912:	bd80      	pop	{r7, pc}
 8012914:	e000ed00 	.word	0xe000ed00

08012918 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012918:	b580      	push	{r7, lr}
 801291a:	b082      	sub	sp, #8
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8012926:	4618      	mov	r0, r3
 8012928:	f7fb ff82 	bl	800e830 <USBD_LL_Resume>
}
 801292c:	bf00      	nop
 801292e:	3708      	adds	r7, #8
 8012930:	46bd      	mov	sp, r7
 8012932:	bd80      	pop	{r7, pc}

08012934 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012934:	b580      	push	{r7, lr}
 8012936:	b082      	sub	sp, #8
 8012938:	af00      	add	r7, sp, #0
 801293a:	6078      	str	r0, [r7, #4]
 801293c:	460b      	mov	r3, r1
 801293e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8012946:	78fa      	ldrb	r2, [r7, #3]
 8012948:	4611      	mov	r1, r2
 801294a:	4618      	mov	r0, r3
 801294c:	f7fb ffda 	bl	800e904 <USBD_LL_IsoOUTIncomplete>
}
 8012950:	bf00      	nop
 8012952:	3708      	adds	r7, #8
 8012954:	46bd      	mov	sp, r7
 8012956:	bd80      	pop	{r7, pc}

08012958 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012958:	b580      	push	{r7, lr}
 801295a:	b082      	sub	sp, #8
 801295c:	af00      	add	r7, sp, #0
 801295e:	6078      	str	r0, [r7, #4]
 8012960:	460b      	mov	r3, r1
 8012962:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801296a:	78fa      	ldrb	r2, [r7, #3]
 801296c:	4611      	mov	r1, r2
 801296e:	4618      	mov	r0, r3
 8012970:	f7fb ff96 	bl	800e8a0 <USBD_LL_IsoINIncomplete>
}
 8012974:	bf00      	nop
 8012976:	3708      	adds	r7, #8
 8012978:	46bd      	mov	sp, r7
 801297a:	bd80      	pop	{r7, pc}

0801297c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801297c:	b580      	push	{r7, lr}
 801297e:	b082      	sub	sp, #8
 8012980:	af00      	add	r7, sp, #0
 8012982:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801298a:	4618      	mov	r0, r3
 801298c:	f7fb ffec 	bl	800e968 <USBD_LL_DevConnected>
}
 8012990:	bf00      	nop
 8012992:	3708      	adds	r7, #8
 8012994:	46bd      	mov	sp, r7
 8012996:	bd80      	pop	{r7, pc}

08012998 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012998:	b580      	push	{r7, lr}
 801299a:	b082      	sub	sp, #8
 801299c:	af00      	add	r7, sp, #0
 801299e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80129a6:	4618      	mov	r0, r3
 80129a8:	f7fb ffe9 	bl	800e97e <USBD_LL_DevDisconnected>
}
 80129ac:	bf00      	nop
 80129ae:	3708      	adds	r7, #8
 80129b0:	46bd      	mov	sp, r7
 80129b2:	bd80      	pop	{r7, pc}

080129b4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80129b4:	b580      	push	{r7, lr}
 80129b6:	b082      	sub	sp, #8
 80129b8:	af00      	add	r7, sp, #0
 80129ba:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	781b      	ldrb	r3, [r3, #0]
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d13c      	bne.n	8012a3e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80129c4:	4a20      	ldr	r2, [pc, #128]	@ (8012a48 <USBD_LL_Init+0x94>)
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	4a1e      	ldr	r2, [pc, #120]	@ (8012a48 <USBD_LL_Init+0x94>)
 80129d0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80129d4:	4b1c      	ldr	r3, [pc, #112]	@ (8012a48 <USBD_LL_Init+0x94>)
 80129d6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80129da:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80129dc:	4b1a      	ldr	r3, [pc, #104]	@ (8012a48 <USBD_LL_Init+0x94>)
 80129de:	2204      	movs	r2, #4
 80129e0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80129e2:	4b19      	ldr	r3, [pc, #100]	@ (8012a48 <USBD_LL_Init+0x94>)
 80129e4:	2202      	movs	r2, #2
 80129e6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80129e8:	4b17      	ldr	r3, [pc, #92]	@ (8012a48 <USBD_LL_Init+0x94>)
 80129ea:	2200      	movs	r2, #0
 80129ec:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80129ee:	4b16      	ldr	r3, [pc, #88]	@ (8012a48 <USBD_LL_Init+0x94>)
 80129f0:	2202      	movs	r2, #2
 80129f2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80129f4:	4b14      	ldr	r3, [pc, #80]	@ (8012a48 <USBD_LL_Init+0x94>)
 80129f6:	2200      	movs	r2, #0
 80129f8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80129fa:	4b13      	ldr	r3, [pc, #76]	@ (8012a48 <USBD_LL_Init+0x94>)
 80129fc:	2200      	movs	r2, #0
 80129fe:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8012a00:	4b11      	ldr	r3, [pc, #68]	@ (8012a48 <USBD_LL_Init+0x94>)
 8012a02:	2200      	movs	r2, #0
 8012a04:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8012a06:	4b10      	ldr	r3, [pc, #64]	@ (8012a48 <USBD_LL_Init+0x94>)
 8012a08:	2200      	movs	r2, #0
 8012a0a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8012a0c:	4b0e      	ldr	r3, [pc, #56]	@ (8012a48 <USBD_LL_Init+0x94>)
 8012a0e:	2200      	movs	r2, #0
 8012a10:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8012a12:	480d      	ldr	r0, [pc, #52]	@ (8012a48 <USBD_LL_Init+0x94>)
 8012a14:	f7f4 f937 	bl	8006c86 <HAL_PCD_Init>
 8012a18:	4603      	mov	r3, r0
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	d001      	beq.n	8012a22 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8012a1e:	f7f1 fc6b 	bl	80042f8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8012a22:	2180      	movs	r1, #128	@ 0x80
 8012a24:	4808      	ldr	r0, [pc, #32]	@ (8012a48 <USBD_LL_Init+0x94>)
 8012a26:	f7f5 fb64 	bl	80080f2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8012a2a:	2240      	movs	r2, #64	@ 0x40
 8012a2c:	2100      	movs	r1, #0
 8012a2e:	4806      	ldr	r0, [pc, #24]	@ (8012a48 <USBD_LL_Init+0x94>)
 8012a30:	f7f5 fb18 	bl	8008064 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8012a34:	2280      	movs	r2, #128	@ 0x80
 8012a36:	2101      	movs	r1, #1
 8012a38:	4803      	ldr	r0, [pc, #12]	@ (8012a48 <USBD_LL_Init+0x94>)
 8012a3a:	f7f5 fb13 	bl	8008064 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8012a3e:	2300      	movs	r3, #0
}
 8012a40:	4618      	mov	r0, r3
 8012a42:	3708      	adds	r7, #8
 8012a44:	46bd      	mov	sp, r7
 8012a46:	bd80      	pop	{r7, pc}
 8012a48:	20006434 	.word	0x20006434

08012a4c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8012a4c:	b580      	push	{r7, lr}
 8012a4e:	b084      	sub	sp, #16
 8012a50:	af00      	add	r7, sp, #0
 8012a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012a54:	2300      	movs	r3, #0
 8012a56:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012a58:	2300      	movs	r3, #0
 8012a5a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012a62:	4618      	mov	r0, r3
 8012a64:	f7f4 fa1e 	bl	8006ea4 <HAL_PCD_Start>
 8012a68:	4603      	mov	r3, r0
 8012a6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012a6c:	7bfb      	ldrb	r3, [r7, #15]
 8012a6e:	4618      	mov	r0, r3
 8012a70:	f000 f942 	bl	8012cf8 <USBD_Get_USB_Status>
 8012a74:	4603      	mov	r3, r0
 8012a76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012a78:	7bbb      	ldrb	r3, [r7, #14]
}
 8012a7a:	4618      	mov	r0, r3
 8012a7c:	3710      	adds	r7, #16
 8012a7e:	46bd      	mov	sp, r7
 8012a80:	bd80      	pop	{r7, pc}

08012a82 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8012a82:	b580      	push	{r7, lr}
 8012a84:	b084      	sub	sp, #16
 8012a86:	af00      	add	r7, sp, #0
 8012a88:	6078      	str	r0, [r7, #4]
 8012a8a:	4608      	mov	r0, r1
 8012a8c:	4611      	mov	r1, r2
 8012a8e:	461a      	mov	r2, r3
 8012a90:	4603      	mov	r3, r0
 8012a92:	70fb      	strb	r3, [r7, #3]
 8012a94:	460b      	mov	r3, r1
 8012a96:	70bb      	strb	r3, [r7, #2]
 8012a98:	4613      	mov	r3, r2
 8012a9a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012a9c:	2300      	movs	r3, #0
 8012a9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012aa0:	2300      	movs	r3, #0
 8012aa2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8012aaa:	78bb      	ldrb	r3, [r7, #2]
 8012aac:	883a      	ldrh	r2, [r7, #0]
 8012aae:	78f9      	ldrb	r1, [r7, #3]
 8012ab0:	f7f4 fef2 	bl	8007898 <HAL_PCD_EP_Open>
 8012ab4:	4603      	mov	r3, r0
 8012ab6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012ab8:	7bfb      	ldrb	r3, [r7, #15]
 8012aba:	4618      	mov	r0, r3
 8012abc:	f000 f91c 	bl	8012cf8 <USBD_Get_USB_Status>
 8012ac0:	4603      	mov	r3, r0
 8012ac2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012ac4:	7bbb      	ldrb	r3, [r7, #14]
}
 8012ac6:	4618      	mov	r0, r3
 8012ac8:	3710      	adds	r7, #16
 8012aca:	46bd      	mov	sp, r7
 8012acc:	bd80      	pop	{r7, pc}

08012ace <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012ace:	b580      	push	{r7, lr}
 8012ad0:	b084      	sub	sp, #16
 8012ad2:	af00      	add	r7, sp, #0
 8012ad4:	6078      	str	r0, [r7, #4]
 8012ad6:	460b      	mov	r3, r1
 8012ad8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012ada:	2300      	movs	r3, #0
 8012adc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012ade:	2300      	movs	r3, #0
 8012ae0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012ae8:	78fa      	ldrb	r2, [r7, #3]
 8012aea:	4611      	mov	r1, r2
 8012aec:	4618      	mov	r0, r3
 8012aee:	f7f4 ff3d 	bl	800796c <HAL_PCD_EP_Close>
 8012af2:	4603      	mov	r3, r0
 8012af4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012af6:	7bfb      	ldrb	r3, [r7, #15]
 8012af8:	4618      	mov	r0, r3
 8012afa:	f000 f8fd 	bl	8012cf8 <USBD_Get_USB_Status>
 8012afe:	4603      	mov	r3, r0
 8012b00:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012b02:	7bbb      	ldrb	r3, [r7, #14]
}
 8012b04:	4618      	mov	r0, r3
 8012b06:	3710      	adds	r7, #16
 8012b08:	46bd      	mov	sp, r7
 8012b0a:	bd80      	pop	{r7, pc}

08012b0c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012b0c:	b580      	push	{r7, lr}
 8012b0e:	b084      	sub	sp, #16
 8012b10:	af00      	add	r7, sp, #0
 8012b12:	6078      	str	r0, [r7, #4]
 8012b14:	460b      	mov	r3, r1
 8012b16:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012b18:	2300      	movs	r3, #0
 8012b1a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012b1c:	2300      	movs	r3, #0
 8012b1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012b26:	78fa      	ldrb	r2, [r7, #3]
 8012b28:	4611      	mov	r1, r2
 8012b2a:	4618      	mov	r0, r3
 8012b2c:	f7f4 fff5 	bl	8007b1a <HAL_PCD_EP_SetStall>
 8012b30:	4603      	mov	r3, r0
 8012b32:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012b34:	7bfb      	ldrb	r3, [r7, #15]
 8012b36:	4618      	mov	r0, r3
 8012b38:	f000 f8de 	bl	8012cf8 <USBD_Get_USB_Status>
 8012b3c:	4603      	mov	r3, r0
 8012b3e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012b40:	7bbb      	ldrb	r3, [r7, #14]
}
 8012b42:	4618      	mov	r0, r3
 8012b44:	3710      	adds	r7, #16
 8012b46:	46bd      	mov	sp, r7
 8012b48:	bd80      	pop	{r7, pc}

08012b4a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012b4a:	b580      	push	{r7, lr}
 8012b4c:	b084      	sub	sp, #16
 8012b4e:	af00      	add	r7, sp, #0
 8012b50:	6078      	str	r0, [r7, #4]
 8012b52:	460b      	mov	r3, r1
 8012b54:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012b56:	2300      	movs	r3, #0
 8012b58:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012b5a:	2300      	movs	r3, #0
 8012b5c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012b64:	78fa      	ldrb	r2, [r7, #3]
 8012b66:	4611      	mov	r1, r2
 8012b68:	4618      	mov	r0, r3
 8012b6a:	f7f5 f839 	bl	8007be0 <HAL_PCD_EP_ClrStall>
 8012b6e:	4603      	mov	r3, r0
 8012b70:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012b72:	7bfb      	ldrb	r3, [r7, #15]
 8012b74:	4618      	mov	r0, r3
 8012b76:	f000 f8bf 	bl	8012cf8 <USBD_Get_USB_Status>
 8012b7a:	4603      	mov	r3, r0
 8012b7c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012b7e:	7bbb      	ldrb	r3, [r7, #14]
}
 8012b80:	4618      	mov	r0, r3
 8012b82:	3710      	adds	r7, #16
 8012b84:	46bd      	mov	sp, r7
 8012b86:	bd80      	pop	{r7, pc}

08012b88 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012b88:	b480      	push	{r7}
 8012b8a:	b085      	sub	sp, #20
 8012b8c:	af00      	add	r7, sp, #0
 8012b8e:	6078      	str	r0, [r7, #4]
 8012b90:	460b      	mov	r3, r1
 8012b92:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012b9a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8012b9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012ba0:	2b00      	cmp	r3, #0
 8012ba2:	da0b      	bge.n	8012bbc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8012ba4:	78fb      	ldrb	r3, [r7, #3]
 8012ba6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012baa:	68f9      	ldr	r1, [r7, #12]
 8012bac:	4613      	mov	r3, r2
 8012bae:	00db      	lsls	r3, r3, #3
 8012bb0:	4413      	add	r3, r2
 8012bb2:	009b      	lsls	r3, r3, #2
 8012bb4:	440b      	add	r3, r1
 8012bb6:	3316      	adds	r3, #22
 8012bb8:	781b      	ldrb	r3, [r3, #0]
 8012bba:	e00b      	b.n	8012bd4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8012bbc:	78fb      	ldrb	r3, [r7, #3]
 8012bbe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012bc2:	68f9      	ldr	r1, [r7, #12]
 8012bc4:	4613      	mov	r3, r2
 8012bc6:	00db      	lsls	r3, r3, #3
 8012bc8:	4413      	add	r3, r2
 8012bca:	009b      	lsls	r3, r3, #2
 8012bcc:	440b      	add	r3, r1
 8012bce:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8012bd2:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012bd4:	4618      	mov	r0, r3
 8012bd6:	3714      	adds	r7, #20
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bde:	4770      	bx	lr

08012be0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012be0:	b580      	push	{r7, lr}
 8012be2:	b084      	sub	sp, #16
 8012be4:	af00      	add	r7, sp, #0
 8012be6:	6078      	str	r0, [r7, #4]
 8012be8:	460b      	mov	r3, r1
 8012bea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012bec:	2300      	movs	r3, #0
 8012bee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012bf0:	2300      	movs	r3, #0
 8012bf2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012bfa:	78fa      	ldrb	r2, [r7, #3]
 8012bfc:	4611      	mov	r1, r2
 8012bfe:	4618      	mov	r0, r3
 8012c00:	f7f4 fe26 	bl	8007850 <HAL_PCD_SetAddress>
 8012c04:	4603      	mov	r3, r0
 8012c06:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012c08:	7bfb      	ldrb	r3, [r7, #15]
 8012c0a:	4618      	mov	r0, r3
 8012c0c:	f000 f874 	bl	8012cf8 <USBD_Get_USB_Status>
 8012c10:	4603      	mov	r3, r0
 8012c12:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012c14:	7bbb      	ldrb	r3, [r7, #14]
}
 8012c16:	4618      	mov	r0, r3
 8012c18:	3710      	adds	r7, #16
 8012c1a:	46bd      	mov	sp, r7
 8012c1c:	bd80      	pop	{r7, pc}

08012c1e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012c1e:	b580      	push	{r7, lr}
 8012c20:	b086      	sub	sp, #24
 8012c22:	af00      	add	r7, sp, #0
 8012c24:	60f8      	str	r0, [r7, #12]
 8012c26:	607a      	str	r2, [r7, #4]
 8012c28:	603b      	str	r3, [r7, #0]
 8012c2a:	460b      	mov	r3, r1
 8012c2c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012c2e:	2300      	movs	r3, #0
 8012c30:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012c32:	2300      	movs	r3, #0
 8012c34:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8012c36:	68fb      	ldr	r3, [r7, #12]
 8012c38:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8012c3c:	7af9      	ldrb	r1, [r7, #11]
 8012c3e:	683b      	ldr	r3, [r7, #0]
 8012c40:	687a      	ldr	r2, [r7, #4]
 8012c42:	f7f4 ff30 	bl	8007aa6 <HAL_PCD_EP_Transmit>
 8012c46:	4603      	mov	r3, r0
 8012c48:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012c4a:	7dfb      	ldrb	r3, [r7, #23]
 8012c4c:	4618      	mov	r0, r3
 8012c4e:	f000 f853 	bl	8012cf8 <USBD_Get_USB_Status>
 8012c52:	4603      	mov	r3, r0
 8012c54:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012c56:	7dbb      	ldrb	r3, [r7, #22]
}
 8012c58:	4618      	mov	r0, r3
 8012c5a:	3718      	adds	r7, #24
 8012c5c:	46bd      	mov	sp, r7
 8012c5e:	bd80      	pop	{r7, pc}

08012c60 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012c60:	b580      	push	{r7, lr}
 8012c62:	b086      	sub	sp, #24
 8012c64:	af00      	add	r7, sp, #0
 8012c66:	60f8      	str	r0, [r7, #12]
 8012c68:	607a      	str	r2, [r7, #4]
 8012c6a:	603b      	str	r3, [r7, #0]
 8012c6c:	460b      	mov	r3, r1
 8012c6e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012c70:	2300      	movs	r3, #0
 8012c72:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012c74:	2300      	movs	r3, #0
 8012c76:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8012c78:	68fb      	ldr	r3, [r7, #12]
 8012c7a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8012c7e:	7af9      	ldrb	r1, [r7, #11]
 8012c80:	683b      	ldr	r3, [r7, #0]
 8012c82:	687a      	ldr	r2, [r7, #4]
 8012c84:	f7f4 febc 	bl	8007a00 <HAL_PCD_EP_Receive>
 8012c88:	4603      	mov	r3, r0
 8012c8a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012c8c:	7dfb      	ldrb	r3, [r7, #23]
 8012c8e:	4618      	mov	r0, r3
 8012c90:	f000 f832 	bl	8012cf8 <USBD_Get_USB_Status>
 8012c94:	4603      	mov	r3, r0
 8012c96:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012c98:	7dbb      	ldrb	r3, [r7, #22]
}
 8012c9a:	4618      	mov	r0, r3
 8012c9c:	3718      	adds	r7, #24
 8012c9e:	46bd      	mov	sp, r7
 8012ca0:	bd80      	pop	{r7, pc}

08012ca2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012ca2:	b580      	push	{r7, lr}
 8012ca4:	b082      	sub	sp, #8
 8012ca6:	af00      	add	r7, sp, #0
 8012ca8:	6078      	str	r0, [r7, #4]
 8012caa:	460b      	mov	r3, r1
 8012cac:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012cb4:	78fa      	ldrb	r2, [r7, #3]
 8012cb6:	4611      	mov	r1, r2
 8012cb8:	4618      	mov	r0, r3
 8012cba:	f7f4 fedc 	bl	8007a76 <HAL_PCD_EP_GetRxCount>
 8012cbe:	4603      	mov	r3, r0
}
 8012cc0:	4618      	mov	r0, r3
 8012cc2:	3708      	adds	r7, #8
 8012cc4:	46bd      	mov	sp, r7
 8012cc6:	bd80      	pop	{r7, pc}

08012cc8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8012cc8:	b480      	push	{r7}
 8012cca:	b083      	sub	sp, #12
 8012ccc:	af00      	add	r7, sp, #0
 8012cce:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8012cd0:	4b03      	ldr	r3, [pc, #12]	@ (8012ce0 <USBD_static_malloc+0x18>)
}
 8012cd2:	4618      	mov	r0, r3
 8012cd4:	370c      	adds	r7, #12
 8012cd6:	46bd      	mov	sp, r7
 8012cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cdc:	4770      	bx	lr
 8012cde:	bf00      	nop
 8012ce0:	20006918 	.word	0x20006918

08012ce4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8012ce4:	b480      	push	{r7}
 8012ce6:	b083      	sub	sp, #12
 8012ce8:	af00      	add	r7, sp, #0
 8012cea:	6078      	str	r0, [r7, #4]

}
 8012cec:	bf00      	nop
 8012cee:	370c      	adds	r7, #12
 8012cf0:	46bd      	mov	sp, r7
 8012cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cf6:	4770      	bx	lr

08012cf8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012cf8:	b480      	push	{r7}
 8012cfa:	b085      	sub	sp, #20
 8012cfc:	af00      	add	r7, sp, #0
 8012cfe:	4603      	mov	r3, r0
 8012d00:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012d02:	2300      	movs	r3, #0
 8012d04:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8012d06:	79fb      	ldrb	r3, [r7, #7]
 8012d08:	2b03      	cmp	r3, #3
 8012d0a:	d817      	bhi.n	8012d3c <USBD_Get_USB_Status+0x44>
 8012d0c:	a201      	add	r2, pc, #4	@ (adr r2, 8012d14 <USBD_Get_USB_Status+0x1c>)
 8012d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d12:	bf00      	nop
 8012d14:	08012d25 	.word	0x08012d25
 8012d18:	08012d2b 	.word	0x08012d2b
 8012d1c:	08012d31 	.word	0x08012d31
 8012d20:	08012d37 	.word	0x08012d37
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012d24:	2300      	movs	r3, #0
 8012d26:	73fb      	strb	r3, [r7, #15]
    break;
 8012d28:	e00b      	b.n	8012d42 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012d2a:	2303      	movs	r3, #3
 8012d2c:	73fb      	strb	r3, [r7, #15]
    break;
 8012d2e:	e008      	b.n	8012d42 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012d30:	2301      	movs	r3, #1
 8012d32:	73fb      	strb	r3, [r7, #15]
    break;
 8012d34:	e005      	b.n	8012d42 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012d36:	2303      	movs	r3, #3
 8012d38:	73fb      	strb	r3, [r7, #15]
    break;
 8012d3a:	e002      	b.n	8012d42 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012d3c:	2303      	movs	r3, #3
 8012d3e:	73fb      	strb	r3, [r7, #15]
    break;
 8012d40:	bf00      	nop
  }
  return usb_status;
 8012d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d44:	4618      	mov	r0, r3
 8012d46:	3714      	adds	r7, #20
 8012d48:	46bd      	mov	sp, r7
 8012d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d4e:	4770      	bx	lr

08012d50 <__cvt>:
 8012d50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012d54:	ec57 6b10 	vmov	r6, r7, d0
 8012d58:	2f00      	cmp	r7, #0
 8012d5a:	460c      	mov	r4, r1
 8012d5c:	4619      	mov	r1, r3
 8012d5e:	463b      	mov	r3, r7
 8012d60:	bfbb      	ittet	lt
 8012d62:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8012d66:	461f      	movlt	r7, r3
 8012d68:	2300      	movge	r3, #0
 8012d6a:	232d      	movlt	r3, #45	@ 0x2d
 8012d6c:	700b      	strb	r3, [r1, #0]
 8012d6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012d70:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8012d74:	4691      	mov	r9, r2
 8012d76:	f023 0820 	bic.w	r8, r3, #32
 8012d7a:	bfbc      	itt	lt
 8012d7c:	4632      	movlt	r2, r6
 8012d7e:	4616      	movlt	r6, r2
 8012d80:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012d84:	d005      	beq.n	8012d92 <__cvt+0x42>
 8012d86:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8012d8a:	d100      	bne.n	8012d8e <__cvt+0x3e>
 8012d8c:	3401      	adds	r4, #1
 8012d8e:	2102      	movs	r1, #2
 8012d90:	e000      	b.n	8012d94 <__cvt+0x44>
 8012d92:	2103      	movs	r1, #3
 8012d94:	ab03      	add	r3, sp, #12
 8012d96:	9301      	str	r3, [sp, #4]
 8012d98:	ab02      	add	r3, sp, #8
 8012d9a:	9300      	str	r3, [sp, #0]
 8012d9c:	ec47 6b10 	vmov	d0, r6, r7
 8012da0:	4653      	mov	r3, sl
 8012da2:	4622      	mov	r2, r4
 8012da4:	f000 fe48 	bl	8013a38 <_dtoa_r>
 8012da8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8012dac:	4605      	mov	r5, r0
 8012dae:	d119      	bne.n	8012de4 <__cvt+0x94>
 8012db0:	f019 0f01 	tst.w	r9, #1
 8012db4:	d00e      	beq.n	8012dd4 <__cvt+0x84>
 8012db6:	eb00 0904 	add.w	r9, r0, r4
 8012dba:	2200      	movs	r2, #0
 8012dbc:	2300      	movs	r3, #0
 8012dbe:	4630      	mov	r0, r6
 8012dc0:	4639      	mov	r1, r7
 8012dc2:	f7ed fe81 	bl	8000ac8 <__aeabi_dcmpeq>
 8012dc6:	b108      	cbz	r0, 8012dcc <__cvt+0x7c>
 8012dc8:	f8cd 900c 	str.w	r9, [sp, #12]
 8012dcc:	2230      	movs	r2, #48	@ 0x30
 8012dce:	9b03      	ldr	r3, [sp, #12]
 8012dd0:	454b      	cmp	r3, r9
 8012dd2:	d31e      	bcc.n	8012e12 <__cvt+0xc2>
 8012dd4:	9b03      	ldr	r3, [sp, #12]
 8012dd6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012dd8:	1b5b      	subs	r3, r3, r5
 8012dda:	4628      	mov	r0, r5
 8012ddc:	6013      	str	r3, [r2, #0]
 8012dde:	b004      	add	sp, #16
 8012de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012de4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012de8:	eb00 0904 	add.w	r9, r0, r4
 8012dec:	d1e5      	bne.n	8012dba <__cvt+0x6a>
 8012dee:	7803      	ldrb	r3, [r0, #0]
 8012df0:	2b30      	cmp	r3, #48	@ 0x30
 8012df2:	d10a      	bne.n	8012e0a <__cvt+0xba>
 8012df4:	2200      	movs	r2, #0
 8012df6:	2300      	movs	r3, #0
 8012df8:	4630      	mov	r0, r6
 8012dfa:	4639      	mov	r1, r7
 8012dfc:	f7ed fe64 	bl	8000ac8 <__aeabi_dcmpeq>
 8012e00:	b918      	cbnz	r0, 8012e0a <__cvt+0xba>
 8012e02:	f1c4 0401 	rsb	r4, r4, #1
 8012e06:	f8ca 4000 	str.w	r4, [sl]
 8012e0a:	f8da 3000 	ldr.w	r3, [sl]
 8012e0e:	4499      	add	r9, r3
 8012e10:	e7d3      	b.n	8012dba <__cvt+0x6a>
 8012e12:	1c59      	adds	r1, r3, #1
 8012e14:	9103      	str	r1, [sp, #12]
 8012e16:	701a      	strb	r2, [r3, #0]
 8012e18:	e7d9      	b.n	8012dce <__cvt+0x7e>

08012e1a <__exponent>:
 8012e1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012e1c:	2900      	cmp	r1, #0
 8012e1e:	bfba      	itte	lt
 8012e20:	4249      	neglt	r1, r1
 8012e22:	232d      	movlt	r3, #45	@ 0x2d
 8012e24:	232b      	movge	r3, #43	@ 0x2b
 8012e26:	2909      	cmp	r1, #9
 8012e28:	7002      	strb	r2, [r0, #0]
 8012e2a:	7043      	strb	r3, [r0, #1]
 8012e2c:	dd29      	ble.n	8012e82 <__exponent+0x68>
 8012e2e:	f10d 0307 	add.w	r3, sp, #7
 8012e32:	461d      	mov	r5, r3
 8012e34:	270a      	movs	r7, #10
 8012e36:	461a      	mov	r2, r3
 8012e38:	fbb1 f6f7 	udiv	r6, r1, r7
 8012e3c:	fb07 1416 	mls	r4, r7, r6, r1
 8012e40:	3430      	adds	r4, #48	@ 0x30
 8012e42:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012e46:	460c      	mov	r4, r1
 8012e48:	2c63      	cmp	r4, #99	@ 0x63
 8012e4a:	f103 33ff 	add.w	r3, r3, #4294967295
 8012e4e:	4631      	mov	r1, r6
 8012e50:	dcf1      	bgt.n	8012e36 <__exponent+0x1c>
 8012e52:	3130      	adds	r1, #48	@ 0x30
 8012e54:	1e94      	subs	r4, r2, #2
 8012e56:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012e5a:	1c41      	adds	r1, r0, #1
 8012e5c:	4623      	mov	r3, r4
 8012e5e:	42ab      	cmp	r3, r5
 8012e60:	d30a      	bcc.n	8012e78 <__exponent+0x5e>
 8012e62:	f10d 0309 	add.w	r3, sp, #9
 8012e66:	1a9b      	subs	r3, r3, r2
 8012e68:	42ac      	cmp	r4, r5
 8012e6a:	bf88      	it	hi
 8012e6c:	2300      	movhi	r3, #0
 8012e6e:	3302      	adds	r3, #2
 8012e70:	4403      	add	r3, r0
 8012e72:	1a18      	subs	r0, r3, r0
 8012e74:	b003      	add	sp, #12
 8012e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e78:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012e7c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012e80:	e7ed      	b.n	8012e5e <__exponent+0x44>
 8012e82:	2330      	movs	r3, #48	@ 0x30
 8012e84:	3130      	adds	r1, #48	@ 0x30
 8012e86:	7083      	strb	r3, [r0, #2]
 8012e88:	70c1      	strb	r1, [r0, #3]
 8012e8a:	1d03      	adds	r3, r0, #4
 8012e8c:	e7f1      	b.n	8012e72 <__exponent+0x58>
	...

08012e90 <_printf_float>:
 8012e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e94:	b08d      	sub	sp, #52	@ 0x34
 8012e96:	460c      	mov	r4, r1
 8012e98:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012e9c:	4616      	mov	r6, r2
 8012e9e:	461f      	mov	r7, r3
 8012ea0:	4605      	mov	r5, r0
 8012ea2:	f000 fcb9 	bl	8013818 <_localeconv_r>
 8012ea6:	6803      	ldr	r3, [r0, #0]
 8012ea8:	9304      	str	r3, [sp, #16]
 8012eaa:	4618      	mov	r0, r3
 8012eac:	f7ed f9e0 	bl	8000270 <strlen>
 8012eb0:	2300      	movs	r3, #0
 8012eb2:	930a      	str	r3, [sp, #40]	@ 0x28
 8012eb4:	f8d8 3000 	ldr.w	r3, [r8]
 8012eb8:	9005      	str	r0, [sp, #20]
 8012eba:	3307      	adds	r3, #7
 8012ebc:	f023 0307 	bic.w	r3, r3, #7
 8012ec0:	f103 0208 	add.w	r2, r3, #8
 8012ec4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012ec8:	f8d4 b000 	ldr.w	fp, [r4]
 8012ecc:	f8c8 2000 	str.w	r2, [r8]
 8012ed0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012ed4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8012ed8:	9307      	str	r3, [sp, #28]
 8012eda:	f8cd 8018 	str.w	r8, [sp, #24]
 8012ede:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8012ee2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012ee6:	4b9c      	ldr	r3, [pc, #624]	@ (8013158 <_printf_float+0x2c8>)
 8012ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8012eec:	f7ed fe1e 	bl	8000b2c <__aeabi_dcmpun>
 8012ef0:	bb70      	cbnz	r0, 8012f50 <_printf_float+0xc0>
 8012ef2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012ef6:	4b98      	ldr	r3, [pc, #608]	@ (8013158 <_printf_float+0x2c8>)
 8012ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8012efc:	f7ed fdf8 	bl	8000af0 <__aeabi_dcmple>
 8012f00:	bb30      	cbnz	r0, 8012f50 <_printf_float+0xc0>
 8012f02:	2200      	movs	r2, #0
 8012f04:	2300      	movs	r3, #0
 8012f06:	4640      	mov	r0, r8
 8012f08:	4649      	mov	r1, r9
 8012f0a:	f7ed fde7 	bl	8000adc <__aeabi_dcmplt>
 8012f0e:	b110      	cbz	r0, 8012f16 <_printf_float+0x86>
 8012f10:	232d      	movs	r3, #45	@ 0x2d
 8012f12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012f16:	4a91      	ldr	r2, [pc, #580]	@ (801315c <_printf_float+0x2cc>)
 8012f18:	4b91      	ldr	r3, [pc, #580]	@ (8013160 <_printf_float+0x2d0>)
 8012f1a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012f1e:	bf8c      	ite	hi
 8012f20:	4690      	movhi	r8, r2
 8012f22:	4698      	movls	r8, r3
 8012f24:	2303      	movs	r3, #3
 8012f26:	6123      	str	r3, [r4, #16]
 8012f28:	f02b 0304 	bic.w	r3, fp, #4
 8012f2c:	6023      	str	r3, [r4, #0]
 8012f2e:	f04f 0900 	mov.w	r9, #0
 8012f32:	9700      	str	r7, [sp, #0]
 8012f34:	4633      	mov	r3, r6
 8012f36:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012f38:	4621      	mov	r1, r4
 8012f3a:	4628      	mov	r0, r5
 8012f3c:	f000 f9d2 	bl	80132e4 <_printf_common>
 8012f40:	3001      	adds	r0, #1
 8012f42:	f040 808d 	bne.w	8013060 <_printf_float+0x1d0>
 8012f46:	f04f 30ff 	mov.w	r0, #4294967295
 8012f4a:	b00d      	add	sp, #52	@ 0x34
 8012f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f50:	4642      	mov	r2, r8
 8012f52:	464b      	mov	r3, r9
 8012f54:	4640      	mov	r0, r8
 8012f56:	4649      	mov	r1, r9
 8012f58:	f7ed fde8 	bl	8000b2c <__aeabi_dcmpun>
 8012f5c:	b140      	cbz	r0, 8012f70 <_printf_float+0xe0>
 8012f5e:	464b      	mov	r3, r9
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	bfbc      	itt	lt
 8012f64:	232d      	movlt	r3, #45	@ 0x2d
 8012f66:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012f6a:	4a7e      	ldr	r2, [pc, #504]	@ (8013164 <_printf_float+0x2d4>)
 8012f6c:	4b7e      	ldr	r3, [pc, #504]	@ (8013168 <_printf_float+0x2d8>)
 8012f6e:	e7d4      	b.n	8012f1a <_printf_float+0x8a>
 8012f70:	6863      	ldr	r3, [r4, #4]
 8012f72:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8012f76:	9206      	str	r2, [sp, #24]
 8012f78:	1c5a      	adds	r2, r3, #1
 8012f7a:	d13b      	bne.n	8012ff4 <_printf_float+0x164>
 8012f7c:	2306      	movs	r3, #6
 8012f7e:	6063      	str	r3, [r4, #4]
 8012f80:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8012f84:	2300      	movs	r3, #0
 8012f86:	6022      	str	r2, [r4, #0]
 8012f88:	9303      	str	r3, [sp, #12]
 8012f8a:	ab0a      	add	r3, sp, #40	@ 0x28
 8012f8c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012f90:	ab09      	add	r3, sp, #36	@ 0x24
 8012f92:	9300      	str	r3, [sp, #0]
 8012f94:	6861      	ldr	r1, [r4, #4]
 8012f96:	ec49 8b10 	vmov	d0, r8, r9
 8012f9a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012f9e:	4628      	mov	r0, r5
 8012fa0:	f7ff fed6 	bl	8012d50 <__cvt>
 8012fa4:	9b06      	ldr	r3, [sp, #24]
 8012fa6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012fa8:	2b47      	cmp	r3, #71	@ 0x47
 8012faa:	4680      	mov	r8, r0
 8012fac:	d129      	bne.n	8013002 <_printf_float+0x172>
 8012fae:	1cc8      	adds	r0, r1, #3
 8012fb0:	db02      	blt.n	8012fb8 <_printf_float+0x128>
 8012fb2:	6863      	ldr	r3, [r4, #4]
 8012fb4:	4299      	cmp	r1, r3
 8012fb6:	dd41      	ble.n	801303c <_printf_float+0x1ac>
 8012fb8:	f1aa 0a02 	sub.w	sl, sl, #2
 8012fbc:	fa5f fa8a 	uxtb.w	sl, sl
 8012fc0:	3901      	subs	r1, #1
 8012fc2:	4652      	mov	r2, sl
 8012fc4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012fc8:	9109      	str	r1, [sp, #36]	@ 0x24
 8012fca:	f7ff ff26 	bl	8012e1a <__exponent>
 8012fce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012fd0:	1813      	adds	r3, r2, r0
 8012fd2:	2a01      	cmp	r2, #1
 8012fd4:	4681      	mov	r9, r0
 8012fd6:	6123      	str	r3, [r4, #16]
 8012fd8:	dc02      	bgt.n	8012fe0 <_printf_float+0x150>
 8012fda:	6822      	ldr	r2, [r4, #0]
 8012fdc:	07d2      	lsls	r2, r2, #31
 8012fde:	d501      	bpl.n	8012fe4 <_printf_float+0x154>
 8012fe0:	3301      	adds	r3, #1
 8012fe2:	6123      	str	r3, [r4, #16]
 8012fe4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d0a2      	beq.n	8012f32 <_printf_float+0xa2>
 8012fec:	232d      	movs	r3, #45	@ 0x2d
 8012fee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012ff2:	e79e      	b.n	8012f32 <_printf_float+0xa2>
 8012ff4:	9a06      	ldr	r2, [sp, #24]
 8012ff6:	2a47      	cmp	r2, #71	@ 0x47
 8012ff8:	d1c2      	bne.n	8012f80 <_printf_float+0xf0>
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	d1c0      	bne.n	8012f80 <_printf_float+0xf0>
 8012ffe:	2301      	movs	r3, #1
 8013000:	e7bd      	b.n	8012f7e <_printf_float+0xee>
 8013002:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013006:	d9db      	bls.n	8012fc0 <_printf_float+0x130>
 8013008:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801300c:	d118      	bne.n	8013040 <_printf_float+0x1b0>
 801300e:	2900      	cmp	r1, #0
 8013010:	6863      	ldr	r3, [r4, #4]
 8013012:	dd0b      	ble.n	801302c <_printf_float+0x19c>
 8013014:	6121      	str	r1, [r4, #16]
 8013016:	b913      	cbnz	r3, 801301e <_printf_float+0x18e>
 8013018:	6822      	ldr	r2, [r4, #0]
 801301a:	07d0      	lsls	r0, r2, #31
 801301c:	d502      	bpl.n	8013024 <_printf_float+0x194>
 801301e:	3301      	adds	r3, #1
 8013020:	440b      	add	r3, r1
 8013022:	6123      	str	r3, [r4, #16]
 8013024:	65a1      	str	r1, [r4, #88]	@ 0x58
 8013026:	f04f 0900 	mov.w	r9, #0
 801302a:	e7db      	b.n	8012fe4 <_printf_float+0x154>
 801302c:	b913      	cbnz	r3, 8013034 <_printf_float+0x1a4>
 801302e:	6822      	ldr	r2, [r4, #0]
 8013030:	07d2      	lsls	r2, r2, #31
 8013032:	d501      	bpl.n	8013038 <_printf_float+0x1a8>
 8013034:	3302      	adds	r3, #2
 8013036:	e7f4      	b.n	8013022 <_printf_float+0x192>
 8013038:	2301      	movs	r3, #1
 801303a:	e7f2      	b.n	8013022 <_printf_float+0x192>
 801303c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8013040:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013042:	4299      	cmp	r1, r3
 8013044:	db05      	blt.n	8013052 <_printf_float+0x1c2>
 8013046:	6823      	ldr	r3, [r4, #0]
 8013048:	6121      	str	r1, [r4, #16]
 801304a:	07d8      	lsls	r0, r3, #31
 801304c:	d5ea      	bpl.n	8013024 <_printf_float+0x194>
 801304e:	1c4b      	adds	r3, r1, #1
 8013050:	e7e7      	b.n	8013022 <_printf_float+0x192>
 8013052:	2900      	cmp	r1, #0
 8013054:	bfd4      	ite	le
 8013056:	f1c1 0202 	rsble	r2, r1, #2
 801305a:	2201      	movgt	r2, #1
 801305c:	4413      	add	r3, r2
 801305e:	e7e0      	b.n	8013022 <_printf_float+0x192>
 8013060:	6823      	ldr	r3, [r4, #0]
 8013062:	055a      	lsls	r2, r3, #21
 8013064:	d407      	bmi.n	8013076 <_printf_float+0x1e6>
 8013066:	6923      	ldr	r3, [r4, #16]
 8013068:	4642      	mov	r2, r8
 801306a:	4631      	mov	r1, r6
 801306c:	4628      	mov	r0, r5
 801306e:	47b8      	blx	r7
 8013070:	3001      	adds	r0, #1
 8013072:	d12b      	bne.n	80130cc <_printf_float+0x23c>
 8013074:	e767      	b.n	8012f46 <_printf_float+0xb6>
 8013076:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801307a:	f240 80dd 	bls.w	8013238 <_printf_float+0x3a8>
 801307e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013082:	2200      	movs	r2, #0
 8013084:	2300      	movs	r3, #0
 8013086:	f7ed fd1f 	bl	8000ac8 <__aeabi_dcmpeq>
 801308a:	2800      	cmp	r0, #0
 801308c:	d033      	beq.n	80130f6 <_printf_float+0x266>
 801308e:	4a37      	ldr	r2, [pc, #220]	@ (801316c <_printf_float+0x2dc>)
 8013090:	2301      	movs	r3, #1
 8013092:	4631      	mov	r1, r6
 8013094:	4628      	mov	r0, r5
 8013096:	47b8      	blx	r7
 8013098:	3001      	adds	r0, #1
 801309a:	f43f af54 	beq.w	8012f46 <_printf_float+0xb6>
 801309e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80130a2:	4543      	cmp	r3, r8
 80130a4:	db02      	blt.n	80130ac <_printf_float+0x21c>
 80130a6:	6823      	ldr	r3, [r4, #0]
 80130a8:	07d8      	lsls	r0, r3, #31
 80130aa:	d50f      	bpl.n	80130cc <_printf_float+0x23c>
 80130ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80130b0:	4631      	mov	r1, r6
 80130b2:	4628      	mov	r0, r5
 80130b4:	47b8      	blx	r7
 80130b6:	3001      	adds	r0, #1
 80130b8:	f43f af45 	beq.w	8012f46 <_printf_float+0xb6>
 80130bc:	f04f 0900 	mov.w	r9, #0
 80130c0:	f108 38ff 	add.w	r8, r8, #4294967295
 80130c4:	f104 0a1a 	add.w	sl, r4, #26
 80130c8:	45c8      	cmp	r8, r9
 80130ca:	dc09      	bgt.n	80130e0 <_printf_float+0x250>
 80130cc:	6823      	ldr	r3, [r4, #0]
 80130ce:	079b      	lsls	r3, r3, #30
 80130d0:	f100 8103 	bmi.w	80132da <_printf_float+0x44a>
 80130d4:	68e0      	ldr	r0, [r4, #12]
 80130d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80130d8:	4298      	cmp	r0, r3
 80130da:	bfb8      	it	lt
 80130dc:	4618      	movlt	r0, r3
 80130de:	e734      	b.n	8012f4a <_printf_float+0xba>
 80130e0:	2301      	movs	r3, #1
 80130e2:	4652      	mov	r2, sl
 80130e4:	4631      	mov	r1, r6
 80130e6:	4628      	mov	r0, r5
 80130e8:	47b8      	blx	r7
 80130ea:	3001      	adds	r0, #1
 80130ec:	f43f af2b 	beq.w	8012f46 <_printf_float+0xb6>
 80130f0:	f109 0901 	add.w	r9, r9, #1
 80130f4:	e7e8      	b.n	80130c8 <_printf_float+0x238>
 80130f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	dc39      	bgt.n	8013170 <_printf_float+0x2e0>
 80130fc:	4a1b      	ldr	r2, [pc, #108]	@ (801316c <_printf_float+0x2dc>)
 80130fe:	2301      	movs	r3, #1
 8013100:	4631      	mov	r1, r6
 8013102:	4628      	mov	r0, r5
 8013104:	47b8      	blx	r7
 8013106:	3001      	adds	r0, #1
 8013108:	f43f af1d 	beq.w	8012f46 <_printf_float+0xb6>
 801310c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013110:	ea59 0303 	orrs.w	r3, r9, r3
 8013114:	d102      	bne.n	801311c <_printf_float+0x28c>
 8013116:	6823      	ldr	r3, [r4, #0]
 8013118:	07d9      	lsls	r1, r3, #31
 801311a:	d5d7      	bpl.n	80130cc <_printf_float+0x23c>
 801311c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013120:	4631      	mov	r1, r6
 8013122:	4628      	mov	r0, r5
 8013124:	47b8      	blx	r7
 8013126:	3001      	adds	r0, #1
 8013128:	f43f af0d 	beq.w	8012f46 <_printf_float+0xb6>
 801312c:	f04f 0a00 	mov.w	sl, #0
 8013130:	f104 0b1a 	add.w	fp, r4, #26
 8013134:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013136:	425b      	negs	r3, r3
 8013138:	4553      	cmp	r3, sl
 801313a:	dc01      	bgt.n	8013140 <_printf_float+0x2b0>
 801313c:	464b      	mov	r3, r9
 801313e:	e793      	b.n	8013068 <_printf_float+0x1d8>
 8013140:	2301      	movs	r3, #1
 8013142:	465a      	mov	r2, fp
 8013144:	4631      	mov	r1, r6
 8013146:	4628      	mov	r0, r5
 8013148:	47b8      	blx	r7
 801314a:	3001      	adds	r0, #1
 801314c:	f43f aefb 	beq.w	8012f46 <_printf_float+0xb6>
 8013150:	f10a 0a01 	add.w	sl, sl, #1
 8013154:	e7ee      	b.n	8013134 <_printf_float+0x2a4>
 8013156:	bf00      	nop
 8013158:	7fefffff 	.word	0x7fefffff
 801315c:	08015d0c 	.word	0x08015d0c
 8013160:	08015d08 	.word	0x08015d08
 8013164:	08015d14 	.word	0x08015d14
 8013168:	08015d10 	.word	0x08015d10
 801316c:	08015d18 	.word	0x08015d18
 8013170:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013172:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013176:	4553      	cmp	r3, sl
 8013178:	bfa8      	it	ge
 801317a:	4653      	movge	r3, sl
 801317c:	2b00      	cmp	r3, #0
 801317e:	4699      	mov	r9, r3
 8013180:	dc36      	bgt.n	80131f0 <_printf_float+0x360>
 8013182:	f04f 0b00 	mov.w	fp, #0
 8013186:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801318a:	f104 021a 	add.w	r2, r4, #26
 801318e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013190:	9306      	str	r3, [sp, #24]
 8013192:	eba3 0309 	sub.w	r3, r3, r9
 8013196:	455b      	cmp	r3, fp
 8013198:	dc31      	bgt.n	80131fe <_printf_float+0x36e>
 801319a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801319c:	459a      	cmp	sl, r3
 801319e:	dc3a      	bgt.n	8013216 <_printf_float+0x386>
 80131a0:	6823      	ldr	r3, [r4, #0]
 80131a2:	07da      	lsls	r2, r3, #31
 80131a4:	d437      	bmi.n	8013216 <_printf_float+0x386>
 80131a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80131a8:	ebaa 0903 	sub.w	r9, sl, r3
 80131ac:	9b06      	ldr	r3, [sp, #24]
 80131ae:	ebaa 0303 	sub.w	r3, sl, r3
 80131b2:	4599      	cmp	r9, r3
 80131b4:	bfa8      	it	ge
 80131b6:	4699      	movge	r9, r3
 80131b8:	f1b9 0f00 	cmp.w	r9, #0
 80131bc:	dc33      	bgt.n	8013226 <_printf_float+0x396>
 80131be:	f04f 0800 	mov.w	r8, #0
 80131c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80131c6:	f104 0b1a 	add.w	fp, r4, #26
 80131ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80131cc:	ebaa 0303 	sub.w	r3, sl, r3
 80131d0:	eba3 0309 	sub.w	r3, r3, r9
 80131d4:	4543      	cmp	r3, r8
 80131d6:	f77f af79 	ble.w	80130cc <_printf_float+0x23c>
 80131da:	2301      	movs	r3, #1
 80131dc:	465a      	mov	r2, fp
 80131de:	4631      	mov	r1, r6
 80131e0:	4628      	mov	r0, r5
 80131e2:	47b8      	blx	r7
 80131e4:	3001      	adds	r0, #1
 80131e6:	f43f aeae 	beq.w	8012f46 <_printf_float+0xb6>
 80131ea:	f108 0801 	add.w	r8, r8, #1
 80131ee:	e7ec      	b.n	80131ca <_printf_float+0x33a>
 80131f0:	4642      	mov	r2, r8
 80131f2:	4631      	mov	r1, r6
 80131f4:	4628      	mov	r0, r5
 80131f6:	47b8      	blx	r7
 80131f8:	3001      	adds	r0, #1
 80131fa:	d1c2      	bne.n	8013182 <_printf_float+0x2f2>
 80131fc:	e6a3      	b.n	8012f46 <_printf_float+0xb6>
 80131fe:	2301      	movs	r3, #1
 8013200:	4631      	mov	r1, r6
 8013202:	4628      	mov	r0, r5
 8013204:	9206      	str	r2, [sp, #24]
 8013206:	47b8      	blx	r7
 8013208:	3001      	adds	r0, #1
 801320a:	f43f ae9c 	beq.w	8012f46 <_printf_float+0xb6>
 801320e:	9a06      	ldr	r2, [sp, #24]
 8013210:	f10b 0b01 	add.w	fp, fp, #1
 8013214:	e7bb      	b.n	801318e <_printf_float+0x2fe>
 8013216:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801321a:	4631      	mov	r1, r6
 801321c:	4628      	mov	r0, r5
 801321e:	47b8      	blx	r7
 8013220:	3001      	adds	r0, #1
 8013222:	d1c0      	bne.n	80131a6 <_printf_float+0x316>
 8013224:	e68f      	b.n	8012f46 <_printf_float+0xb6>
 8013226:	9a06      	ldr	r2, [sp, #24]
 8013228:	464b      	mov	r3, r9
 801322a:	4442      	add	r2, r8
 801322c:	4631      	mov	r1, r6
 801322e:	4628      	mov	r0, r5
 8013230:	47b8      	blx	r7
 8013232:	3001      	adds	r0, #1
 8013234:	d1c3      	bne.n	80131be <_printf_float+0x32e>
 8013236:	e686      	b.n	8012f46 <_printf_float+0xb6>
 8013238:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801323c:	f1ba 0f01 	cmp.w	sl, #1
 8013240:	dc01      	bgt.n	8013246 <_printf_float+0x3b6>
 8013242:	07db      	lsls	r3, r3, #31
 8013244:	d536      	bpl.n	80132b4 <_printf_float+0x424>
 8013246:	2301      	movs	r3, #1
 8013248:	4642      	mov	r2, r8
 801324a:	4631      	mov	r1, r6
 801324c:	4628      	mov	r0, r5
 801324e:	47b8      	blx	r7
 8013250:	3001      	adds	r0, #1
 8013252:	f43f ae78 	beq.w	8012f46 <_printf_float+0xb6>
 8013256:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801325a:	4631      	mov	r1, r6
 801325c:	4628      	mov	r0, r5
 801325e:	47b8      	blx	r7
 8013260:	3001      	adds	r0, #1
 8013262:	f43f ae70 	beq.w	8012f46 <_printf_float+0xb6>
 8013266:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801326a:	2200      	movs	r2, #0
 801326c:	2300      	movs	r3, #0
 801326e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013272:	f7ed fc29 	bl	8000ac8 <__aeabi_dcmpeq>
 8013276:	b9c0      	cbnz	r0, 80132aa <_printf_float+0x41a>
 8013278:	4653      	mov	r3, sl
 801327a:	f108 0201 	add.w	r2, r8, #1
 801327e:	4631      	mov	r1, r6
 8013280:	4628      	mov	r0, r5
 8013282:	47b8      	blx	r7
 8013284:	3001      	adds	r0, #1
 8013286:	d10c      	bne.n	80132a2 <_printf_float+0x412>
 8013288:	e65d      	b.n	8012f46 <_printf_float+0xb6>
 801328a:	2301      	movs	r3, #1
 801328c:	465a      	mov	r2, fp
 801328e:	4631      	mov	r1, r6
 8013290:	4628      	mov	r0, r5
 8013292:	47b8      	blx	r7
 8013294:	3001      	adds	r0, #1
 8013296:	f43f ae56 	beq.w	8012f46 <_printf_float+0xb6>
 801329a:	f108 0801 	add.w	r8, r8, #1
 801329e:	45d0      	cmp	r8, sl
 80132a0:	dbf3      	blt.n	801328a <_printf_float+0x3fa>
 80132a2:	464b      	mov	r3, r9
 80132a4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80132a8:	e6df      	b.n	801306a <_printf_float+0x1da>
 80132aa:	f04f 0800 	mov.w	r8, #0
 80132ae:	f104 0b1a 	add.w	fp, r4, #26
 80132b2:	e7f4      	b.n	801329e <_printf_float+0x40e>
 80132b4:	2301      	movs	r3, #1
 80132b6:	4642      	mov	r2, r8
 80132b8:	e7e1      	b.n	801327e <_printf_float+0x3ee>
 80132ba:	2301      	movs	r3, #1
 80132bc:	464a      	mov	r2, r9
 80132be:	4631      	mov	r1, r6
 80132c0:	4628      	mov	r0, r5
 80132c2:	47b8      	blx	r7
 80132c4:	3001      	adds	r0, #1
 80132c6:	f43f ae3e 	beq.w	8012f46 <_printf_float+0xb6>
 80132ca:	f108 0801 	add.w	r8, r8, #1
 80132ce:	68e3      	ldr	r3, [r4, #12]
 80132d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80132d2:	1a5b      	subs	r3, r3, r1
 80132d4:	4543      	cmp	r3, r8
 80132d6:	dcf0      	bgt.n	80132ba <_printf_float+0x42a>
 80132d8:	e6fc      	b.n	80130d4 <_printf_float+0x244>
 80132da:	f04f 0800 	mov.w	r8, #0
 80132de:	f104 0919 	add.w	r9, r4, #25
 80132e2:	e7f4      	b.n	80132ce <_printf_float+0x43e>

080132e4 <_printf_common>:
 80132e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80132e8:	4616      	mov	r6, r2
 80132ea:	4698      	mov	r8, r3
 80132ec:	688a      	ldr	r2, [r1, #8]
 80132ee:	690b      	ldr	r3, [r1, #16]
 80132f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80132f4:	4293      	cmp	r3, r2
 80132f6:	bfb8      	it	lt
 80132f8:	4613      	movlt	r3, r2
 80132fa:	6033      	str	r3, [r6, #0]
 80132fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013300:	4607      	mov	r7, r0
 8013302:	460c      	mov	r4, r1
 8013304:	b10a      	cbz	r2, 801330a <_printf_common+0x26>
 8013306:	3301      	adds	r3, #1
 8013308:	6033      	str	r3, [r6, #0]
 801330a:	6823      	ldr	r3, [r4, #0]
 801330c:	0699      	lsls	r1, r3, #26
 801330e:	bf42      	ittt	mi
 8013310:	6833      	ldrmi	r3, [r6, #0]
 8013312:	3302      	addmi	r3, #2
 8013314:	6033      	strmi	r3, [r6, #0]
 8013316:	6825      	ldr	r5, [r4, #0]
 8013318:	f015 0506 	ands.w	r5, r5, #6
 801331c:	d106      	bne.n	801332c <_printf_common+0x48>
 801331e:	f104 0a19 	add.w	sl, r4, #25
 8013322:	68e3      	ldr	r3, [r4, #12]
 8013324:	6832      	ldr	r2, [r6, #0]
 8013326:	1a9b      	subs	r3, r3, r2
 8013328:	42ab      	cmp	r3, r5
 801332a:	dc26      	bgt.n	801337a <_printf_common+0x96>
 801332c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013330:	6822      	ldr	r2, [r4, #0]
 8013332:	3b00      	subs	r3, #0
 8013334:	bf18      	it	ne
 8013336:	2301      	movne	r3, #1
 8013338:	0692      	lsls	r2, r2, #26
 801333a:	d42b      	bmi.n	8013394 <_printf_common+0xb0>
 801333c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013340:	4641      	mov	r1, r8
 8013342:	4638      	mov	r0, r7
 8013344:	47c8      	blx	r9
 8013346:	3001      	adds	r0, #1
 8013348:	d01e      	beq.n	8013388 <_printf_common+0xa4>
 801334a:	6823      	ldr	r3, [r4, #0]
 801334c:	6922      	ldr	r2, [r4, #16]
 801334e:	f003 0306 	and.w	r3, r3, #6
 8013352:	2b04      	cmp	r3, #4
 8013354:	bf02      	ittt	eq
 8013356:	68e5      	ldreq	r5, [r4, #12]
 8013358:	6833      	ldreq	r3, [r6, #0]
 801335a:	1aed      	subeq	r5, r5, r3
 801335c:	68a3      	ldr	r3, [r4, #8]
 801335e:	bf0c      	ite	eq
 8013360:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013364:	2500      	movne	r5, #0
 8013366:	4293      	cmp	r3, r2
 8013368:	bfc4      	itt	gt
 801336a:	1a9b      	subgt	r3, r3, r2
 801336c:	18ed      	addgt	r5, r5, r3
 801336e:	2600      	movs	r6, #0
 8013370:	341a      	adds	r4, #26
 8013372:	42b5      	cmp	r5, r6
 8013374:	d11a      	bne.n	80133ac <_printf_common+0xc8>
 8013376:	2000      	movs	r0, #0
 8013378:	e008      	b.n	801338c <_printf_common+0xa8>
 801337a:	2301      	movs	r3, #1
 801337c:	4652      	mov	r2, sl
 801337e:	4641      	mov	r1, r8
 8013380:	4638      	mov	r0, r7
 8013382:	47c8      	blx	r9
 8013384:	3001      	adds	r0, #1
 8013386:	d103      	bne.n	8013390 <_printf_common+0xac>
 8013388:	f04f 30ff 	mov.w	r0, #4294967295
 801338c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013390:	3501      	adds	r5, #1
 8013392:	e7c6      	b.n	8013322 <_printf_common+0x3e>
 8013394:	18e1      	adds	r1, r4, r3
 8013396:	1c5a      	adds	r2, r3, #1
 8013398:	2030      	movs	r0, #48	@ 0x30
 801339a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801339e:	4422      	add	r2, r4
 80133a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80133a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80133a8:	3302      	adds	r3, #2
 80133aa:	e7c7      	b.n	801333c <_printf_common+0x58>
 80133ac:	2301      	movs	r3, #1
 80133ae:	4622      	mov	r2, r4
 80133b0:	4641      	mov	r1, r8
 80133b2:	4638      	mov	r0, r7
 80133b4:	47c8      	blx	r9
 80133b6:	3001      	adds	r0, #1
 80133b8:	d0e6      	beq.n	8013388 <_printf_common+0xa4>
 80133ba:	3601      	adds	r6, #1
 80133bc:	e7d9      	b.n	8013372 <_printf_common+0x8e>
	...

080133c0 <_printf_i>:
 80133c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80133c4:	7e0f      	ldrb	r7, [r1, #24]
 80133c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80133c8:	2f78      	cmp	r7, #120	@ 0x78
 80133ca:	4691      	mov	r9, r2
 80133cc:	4680      	mov	r8, r0
 80133ce:	460c      	mov	r4, r1
 80133d0:	469a      	mov	sl, r3
 80133d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80133d6:	d807      	bhi.n	80133e8 <_printf_i+0x28>
 80133d8:	2f62      	cmp	r7, #98	@ 0x62
 80133da:	d80a      	bhi.n	80133f2 <_printf_i+0x32>
 80133dc:	2f00      	cmp	r7, #0
 80133de:	f000 80d1 	beq.w	8013584 <_printf_i+0x1c4>
 80133e2:	2f58      	cmp	r7, #88	@ 0x58
 80133e4:	f000 80b8 	beq.w	8013558 <_printf_i+0x198>
 80133e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80133ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80133f0:	e03a      	b.n	8013468 <_printf_i+0xa8>
 80133f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80133f6:	2b15      	cmp	r3, #21
 80133f8:	d8f6      	bhi.n	80133e8 <_printf_i+0x28>
 80133fa:	a101      	add	r1, pc, #4	@ (adr r1, 8013400 <_printf_i+0x40>)
 80133fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013400:	08013459 	.word	0x08013459
 8013404:	0801346d 	.word	0x0801346d
 8013408:	080133e9 	.word	0x080133e9
 801340c:	080133e9 	.word	0x080133e9
 8013410:	080133e9 	.word	0x080133e9
 8013414:	080133e9 	.word	0x080133e9
 8013418:	0801346d 	.word	0x0801346d
 801341c:	080133e9 	.word	0x080133e9
 8013420:	080133e9 	.word	0x080133e9
 8013424:	080133e9 	.word	0x080133e9
 8013428:	080133e9 	.word	0x080133e9
 801342c:	0801356b 	.word	0x0801356b
 8013430:	08013497 	.word	0x08013497
 8013434:	08013525 	.word	0x08013525
 8013438:	080133e9 	.word	0x080133e9
 801343c:	080133e9 	.word	0x080133e9
 8013440:	0801358d 	.word	0x0801358d
 8013444:	080133e9 	.word	0x080133e9
 8013448:	08013497 	.word	0x08013497
 801344c:	080133e9 	.word	0x080133e9
 8013450:	080133e9 	.word	0x080133e9
 8013454:	0801352d 	.word	0x0801352d
 8013458:	6833      	ldr	r3, [r6, #0]
 801345a:	1d1a      	adds	r2, r3, #4
 801345c:	681b      	ldr	r3, [r3, #0]
 801345e:	6032      	str	r2, [r6, #0]
 8013460:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013464:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013468:	2301      	movs	r3, #1
 801346a:	e09c      	b.n	80135a6 <_printf_i+0x1e6>
 801346c:	6833      	ldr	r3, [r6, #0]
 801346e:	6820      	ldr	r0, [r4, #0]
 8013470:	1d19      	adds	r1, r3, #4
 8013472:	6031      	str	r1, [r6, #0]
 8013474:	0606      	lsls	r6, r0, #24
 8013476:	d501      	bpl.n	801347c <_printf_i+0xbc>
 8013478:	681d      	ldr	r5, [r3, #0]
 801347a:	e003      	b.n	8013484 <_printf_i+0xc4>
 801347c:	0645      	lsls	r5, r0, #25
 801347e:	d5fb      	bpl.n	8013478 <_printf_i+0xb8>
 8013480:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013484:	2d00      	cmp	r5, #0
 8013486:	da03      	bge.n	8013490 <_printf_i+0xd0>
 8013488:	232d      	movs	r3, #45	@ 0x2d
 801348a:	426d      	negs	r5, r5
 801348c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013490:	4858      	ldr	r0, [pc, #352]	@ (80135f4 <_printf_i+0x234>)
 8013492:	230a      	movs	r3, #10
 8013494:	e011      	b.n	80134ba <_printf_i+0xfa>
 8013496:	6821      	ldr	r1, [r4, #0]
 8013498:	6833      	ldr	r3, [r6, #0]
 801349a:	0608      	lsls	r0, r1, #24
 801349c:	f853 5b04 	ldr.w	r5, [r3], #4
 80134a0:	d402      	bmi.n	80134a8 <_printf_i+0xe8>
 80134a2:	0649      	lsls	r1, r1, #25
 80134a4:	bf48      	it	mi
 80134a6:	b2ad      	uxthmi	r5, r5
 80134a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80134aa:	4852      	ldr	r0, [pc, #328]	@ (80135f4 <_printf_i+0x234>)
 80134ac:	6033      	str	r3, [r6, #0]
 80134ae:	bf14      	ite	ne
 80134b0:	230a      	movne	r3, #10
 80134b2:	2308      	moveq	r3, #8
 80134b4:	2100      	movs	r1, #0
 80134b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80134ba:	6866      	ldr	r6, [r4, #4]
 80134bc:	60a6      	str	r6, [r4, #8]
 80134be:	2e00      	cmp	r6, #0
 80134c0:	db05      	blt.n	80134ce <_printf_i+0x10e>
 80134c2:	6821      	ldr	r1, [r4, #0]
 80134c4:	432e      	orrs	r6, r5
 80134c6:	f021 0104 	bic.w	r1, r1, #4
 80134ca:	6021      	str	r1, [r4, #0]
 80134cc:	d04b      	beq.n	8013566 <_printf_i+0x1a6>
 80134ce:	4616      	mov	r6, r2
 80134d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80134d4:	fb03 5711 	mls	r7, r3, r1, r5
 80134d8:	5dc7      	ldrb	r7, [r0, r7]
 80134da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80134de:	462f      	mov	r7, r5
 80134e0:	42bb      	cmp	r3, r7
 80134e2:	460d      	mov	r5, r1
 80134e4:	d9f4      	bls.n	80134d0 <_printf_i+0x110>
 80134e6:	2b08      	cmp	r3, #8
 80134e8:	d10b      	bne.n	8013502 <_printf_i+0x142>
 80134ea:	6823      	ldr	r3, [r4, #0]
 80134ec:	07df      	lsls	r7, r3, #31
 80134ee:	d508      	bpl.n	8013502 <_printf_i+0x142>
 80134f0:	6923      	ldr	r3, [r4, #16]
 80134f2:	6861      	ldr	r1, [r4, #4]
 80134f4:	4299      	cmp	r1, r3
 80134f6:	bfde      	ittt	le
 80134f8:	2330      	movle	r3, #48	@ 0x30
 80134fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80134fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013502:	1b92      	subs	r2, r2, r6
 8013504:	6122      	str	r2, [r4, #16]
 8013506:	f8cd a000 	str.w	sl, [sp]
 801350a:	464b      	mov	r3, r9
 801350c:	aa03      	add	r2, sp, #12
 801350e:	4621      	mov	r1, r4
 8013510:	4640      	mov	r0, r8
 8013512:	f7ff fee7 	bl	80132e4 <_printf_common>
 8013516:	3001      	adds	r0, #1
 8013518:	d14a      	bne.n	80135b0 <_printf_i+0x1f0>
 801351a:	f04f 30ff 	mov.w	r0, #4294967295
 801351e:	b004      	add	sp, #16
 8013520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013524:	6823      	ldr	r3, [r4, #0]
 8013526:	f043 0320 	orr.w	r3, r3, #32
 801352a:	6023      	str	r3, [r4, #0]
 801352c:	4832      	ldr	r0, [pc, #200]	@ (80135f8 <_printf_i+0x238>)
 801352e:	2778      	movs	r7, #120	@ 0x78
 8013530:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013534:	6823      	ldr	r3, [r4, #0]
 8013536:	6831      	ldr	r1, [r6, #0]
 8013538:	061f      	lsls	r7, r3, #24
 801353a:	f851 5b04 	ldr.w	r5, [r1], #4
 801353e:	d402      	bmi.n	8013546 <_printf_i+0x186>
 8013540:	065f      	lsls	r7, r3, #25
 8013542:	bf48      	it	mi
 8013544:	b2ad      	uxthmi	r5, r5
 8013546:	6031      	str	r1, [r6, #0]
 8013548:	07d9      	lsls	r1, r3, #31
 801354a:	bf44      	itt	mi
 801354c:	f043 0320 	orrmi.w	r3, r3, #32
 8013550:	6023      	strmi	r3, [r4, #0]
 8013552:	b11d      	cbz	r5, 801355c <_printf_i+0x19c>
 8013554:	2310      	movs	r3, #16
 8013556:	e7ad      	b.n	80134b4 <_printf_i+0xf4>
 8013558:	4826      	ldr	r0, [pc, #152]	@ (80135f4 <_printf_i+0x234>)
 801355a:	e7e9      	b.n	8013530 <_printf_i+0x170>
 801355c:	6823      	ldr	r3, [r4, #0]
 801355e:	f023 0320 	bic.w	r3, r3, #32
 8013562:	6023      	str	r3, [r4, #0]
 8013564:	e7f6      	b.n	8013554 <_printf_i+0x194>
 8013566:	4616      	mov	r6, r2
 8013568:	e7bd      	b.n	80134e6 <_printf_i+0x126>
 801356a:	6833      	ldr	r3, [r6, #0]
 801356c:	6825      	ldr	r5, [r4, #0]
 801356e:	6961      	ldr	r1, [r4, #20]
 8013570:	1d18      	adds	r0, r3, #4
 8013572:	6030      	str	r0, [r6, #0]
 8013574:	062e      	lsls	r6, r5, #24
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	d501      	bpl.n	801357e <_printf_i+0x1be>
 801357a:	6019      	str	r1, [r3, #0]
 801357c:	e002      	b.n	8013584 <_printf_i+0x1c4>
 801357e:	0668      	lsls	r0, r5, #25
 8013580:	d5fb      	bpl.n	801357a <_printf_i+0x1ba>
 8013582:	8019      	strh	r1, [r3, #0]
 8013584:	2300      	movs	r3, #0
 8013586:	6123      	str	r3, [r4, #16]
 8013588:	4616      	mov	r6, r2
 801358a:	e7bc      	b.n	8013506 <_printf_i+0x146>
 801358c:	6833      	ldr	r3, [r6, #0]
 801358e:	1d1a      	adds	r2, r3, #4
 8013590:	6032      	str	r2, [r6, #0]
 8013592:	681e      	ldr	r6, [r3, #0]
 8013594:	6862      	ldr	r2, [r4, #4]
 8013596:	2100      	movs	r1, #0
 8013598:	4630      	mov	r0, r6
 801359a:	f7ec fe19 	bl	80001d0 <memchr>
 801359e:	b108      	cbz	r0, 80135a4 <_printf_i+0x1e4>
 80135a0:	1b80      	subs	r0, r0, r6
 80135a2:	6060      	str	r0, [r4, #4]
 80135a4:	6863      	ldr	r3, [r4, #4]
 80135a6:	6123      	str	r3, [r4, #16]
 80135a8:	2300      	movs	r3, #0
 80135aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80135ae:	e7aa      	b.n	8013506 <_printf_i+0x146>
 80135b0:	6923      	ldr	r3, [r4, #16]
 80135b2:	4632      	mov	r2, r6
 80135b4:	4649      	mov	r1, r9
 80135b6:	4640      	mov	r0, r8
 80135b8:	47d0      	blx	sl
 80135ba:	3001      	adds	r0, #1
 80135bc:	d0ad      	beq.n	801351a <_printf_i+0x15a>
 80135be:	6823      	ldr	r3, [r4, #0]
 80135c0:	079b      	lsls	r3, r3, #30
 80135c2:	d413      	bmi.n	80135ec <_printf_i+0x22c>
 80135c4:	68e0      	ldr	r0, [r4, #12]
 80135c6:	9b03      	ldr	r3, [sp, #12]
 80135c8:	4298      	cmp	r0, r3
 80135ca:	bfb8      	it	lt
 80135cc:	4618      	movlt	r0, r3
 80135ce:	e7a6      	b.n	801351e <_printf_i+0x15e>
 80135d0:	2301      	movs	r3, #1
 80135d2:	4632      	mov	r2, r6
 80135d4:	4649      	mov	r1, r9
 80135d6:	4640      	mov	r0, r8
 80135d8:	47d0      	blx	sl
 80135da:	3001      	adds	r0, #1
 80135dc:	d09d      	beq.n	801351a <_printf_i+0x15a>
 80135de:	3501      	adds	r5, #1
 80135e0:	68e3      	ldr	r3, [r4, #12]
 80135e2:	9903      	ldr	r1, [sp, #12]
 80135e4:	1a5b      	subs	r3, r3, r1
 80135e6:	42ab      	cmp	r3, r5
 80135e8:	dcf2      	bgt.n	80135d0 <_printf_i+0x210>
 80135ea:	e7eb      	b.n	80135c4 <_printf_i+0x204>
 80135ec:	2500      	movs	r5, #0
 80135ee:	f104 0619 	add.w	r6, r4, #25
 80135f2:	e7f5      	b.n	80135e0 <_printf_i+0x220>
 80135f4:	08015d1a 	.word	0x08015d1a
 80135f8:	08015d2b 	.word	0x08015d2b

080135fc <std>:
 80135fc:	2300      	movs	r3, #0
 80135fe:	b510      	push	{r4, lr}
 8013600:	4604      	mov	r4, r0
 8013602:	e9c0 3300 	strd	r3, r3, [r0]
 8013606:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801360a:	6083      	str	r3, [r0, #8]
 801360c:	8181      	strh	r1, [r0, #12]
 801360e:	6643      	str	r3, [r0, #100]	@ 0x64
 8013610:	81c2      	strh	r2, [r0, #14]
 8013612:	6183      	str	r3, [r0, #24]
 8013614:	4619      	mov	r1, r3
 8013616:	2208      	movs	r2, #8
 8013618:	305c      	adds	r0, #92	@ 0x5c
 801361a:	f000 f8f4 	bl	8013806 <memset>
 801361e:	4b0d      	ldr	r3, [pc, #52]	@ (8013654 <std+0x58>)
 8013620:	6263      	str	r3, [r4, #36]	@ 0x24
 8013622:	4b0d      	ldr	r3, [pc, #52]	@ (8013658 <std+0x5c>)
 8013624:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013626:	4b0d      	ldr	r3, [pc, #52]	@ (801365c <std+0x60>)
 8013628:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801362a:	4b0d      	ldr	r3, [pc, #52]	@ (8013660 <std+0x64>)
 801362c:	6323      	str	r3, [r4, #48]	@ 0x30
 801362e:	4b0d      	ldr	r3, [pc, #52]	@ (8013664 <std+0x68>)
 8013630:	6224      	str	r4, [r4, #32]
 8013632:	429c      	cmp	r4, r3
 8013634:	d006      	beq.n	8013644 <std+0x48>
 8013636:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801363a:	4294      	cmp	r4, r2
 801363c:	d002      	beq.n	8013644 <std+0x48>
 801363e:	33d0      	adds	r3, #208	@ 0xd0
 8013640:	429c      	cmp	r4, r3
 8013642:	d105      	bne.n	8013650 <std+0x54>
 8013644:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801364c:	f000 b958 	b.w	8013900 <__retarget_lock_init_recursive>
 8013650:	bd10      	pop	{r4, pc}
 8013652:	bf00      	nop
 8013654:	08013781 	.word	0x08013781
 8013658:	080137a3 	.word	0x080137a3
 801365c:	080137db 	.word	0x080137db
 8013660:	080137ff 	.word	0x080137ff
 8013664:	20006b38 	.word	0x20006b38

08013668 <stdio_exit_handler>:
 8013668:	4a02      	ldr	r2, [pc, #8]	@ (8013674 <stdio_exit_handler+0xc>)
 801366a:	4903      	ldr	r1, [pc, #12]	@ (8013678 <stdio_exit_handler+0x10>)
 801366c:	4803      	ldr	r0, [pc, #12]	@ (801367c <stdio_exit_handler+0x14>)
 801366e:	f000 b869 	b.w	8013744 <_fwalk_sglue>
 8013672:	bf00      	nop
 8013674:	20000104 	.word	0x20000104
 8013678:	08014fd5 	.word	0x08014fd5
 801367c:	20000114 	.word	0x20000114

08013680 <cleanup_stdio>:
 8013680:	6841      	ldr	r1, [r0, #4]
 8013682:	4b0c      	ldr	r3, [pc, #48]	@ (80136b4 <cleanup_stdio+0x34>)
 8013684:	4299      	cmp	r1, r3
 8013686:	b510      	push	{r4, lr}
 8013688:	4604      	mov	r4, r0
 801368a:	d001      	beq.n	8013690 <cleanup_stdio+0x10>
 801368c:	f001 fca2 	bl	8014fd4 <_fflush_r>
 8013690:	68a1      	ldr	r1, [r4, #8]
 8013692:	4b09      	ldr	r3, [pc, #36]	@ (80136b8 <cleanup_stdio+0x38>)
 8013694:	4299      	cmp	r1, r3
 8013696:	d002      	beq.n	801369e <cleanup_stdio+0x1e>
 8013698:	4620      	mov	r0, r4
 801369a:	f001 fc9b 	bl	8014fd4 <_fflush_r>
 801369e:	68e1      	ldr	r1, [r4, #12]
 80136a0:	4b06      	ldr	r3, [pc, #24]	@ (80136bc <cleanup_stdio+0x3c>)
 80136a2:	4299      	cmp	r1, r3
 80136a4:	d004      	beq.n	80136b0 <cleanup_stdio+0x30>
 80136a6:	4620      	mov	r0, r4
 80136a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80136ac:	f001 bc92 	b.w	8014fd4 <_fflush_r>
 80136b0:	bd10      	pop	{r4, pc}
 80136b2:	bf00      	nop
 80136b4:	20006b38 	.word	0x20006b38
 80136b8:	20006ba0 	.word	0x20006ba0
 80136bc:	20006c08 	.word	0x20006c08

080136c0 <global_stdio_init.part.0>:
 80136c0:	b510      	push	{r4, lr}
 80136c2:	4b0b      	ldr	r3, [pc, #44]	@ (80136f0 <global_stdio_init.part.0+0x30>)
 80136c4:	4c0b      	ldr	r4, [pc, #44]	@ (80136f4 <global_stdio_init.part.0+0x34>)
 80136c6:	4a0c      	ldr	r2, [pc, #48]	@ (80136f8 <global_stdio_init.part.0+0x38>)
 80136c8:	601a      	str	r2, [r3, #0]
 80136ca:	4620      	mov	r0, r4
 80136cc:	2200      	movs	r2, #0
 80136ce:	2104      	movs	r1, #4
 80136d0:	f7ff ff94 	bl	80135fc <std>
 80136d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80136d8:	2201      	movs	r2, #1
 80136da:	2109      	movs	r1, #9
 80136dc:	f7ff ff8e 	bl	80135fc <std>
 80136e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80136e4:	2202      	movs	r2, #2
 80136e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80136ea:	2112      	movs	r1, #18
 80136ec:	f7ff bf86 	b.w	80135fc <std>
 80136f0:	20006c70 	.word	0x20006c70
 80136f4:	20006b38 	.word	0x20006b38
 80136f8:	08013669 	.word	0x08013669

080136fc <__sfp_lock_acquire>:
 80136fc:	4801      	ldr	r0, [pc, #4]	@ (8013704 <__sfp_lock_acquire+0x8>)
 80136fe:	f000 b900 	b.w	8013902 <__retarget_lock_acquire_recursive>
 8013702:	bf00      	nop
 8013704:	20006c79 	.word	0x20006c79

08013708 <__sfp_lock_release>:
 8013708:	4801      	ldr	r0, [pc, #4]	@ (8013710 <__sfp_lock_release+0x8>)
 801370a:	f000 b8fb 	b.w	8013904 <__retarget_lock_release_recursive>
 801370e:	bf00      	nop
 8013710:	20006c79 	.word	0x20006c79

08013714 <__sinit>:
 8013714:	b510      	push	{r4, lr}
 8013716:	4604      	mov	r4, r0
 8013718:	f7ff fff0 	bl	80136fc <__sfp_lock_acquire>
 801371c:	6a23      	ldr	r3, [r4, #32]
 801371e:	b11b      	cbz	r3, 8013728 <__sinit+0x14>
 8013720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013724:	f7ff bff0 	b.w	8013708 <__sfp_lock_release>
 8013728:	4b04      	ldr	r3, [pc, #16]	@ (801373c <__sinit+0x28>)
 801372a:	6223      	str	r3, [r4, #32]
 801372c:	4b04      	ldr	r3, [pc, #16]	@ (8013740 <__sinit+0x2c>)
 801372e:	681b      	ldr	r3, [r3, #0]
 8013730:	2b00      	cmp	r3, #0
 8013732:	d1f5      	bne.n	8013720 <__sinit+0xc>
 8013734:	f7ff ffc4 	bl	80136c0 <global_stdio_init.part.0>
 8013738:	e7f2      	b.n	8013720 <__sinit+0xc>
 801373a:	bf00      	nop
 801373c:	08013681 	.word	0x08013681
 8013740:	20006c70 	.word	0x20006c70

08013744 <_fwalk_sglue>:
 8013744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013748:	4607      	mov	r7, r0
 801374a:	4688      	mov	r8, r1
 801374c:	4614      	mov	r4, r2
 801374e:	2600      	movs	r6, #0
 8013750:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013754:	f1b9 0901 	subs.w	r9, r9, #1
 8013758:	d505      	bpl.n	8013766 <_fwalk_sglue+0x22>
 801375a:	6824      	ldr	r4, [r4, #0]
 801375c:	2c00      	cmp	r4, #0
 801375e:	d1f7      	bne.n	8013750 <_fwalk_sglue+0xc>
 8013760:	4630      	mov	r0, r6
 8013762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013766:	89ab      	ldrh	r3, [r5, #12]
 8013768:	2b01      	cmp	r3, #1
 801376a:	d907      	bls.n	801377c <_fwalk_sglue+0x38>
 801376c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013770:	3301      	adds	r3, #1
 8013772:	d003      	beq.n	801377c <_fwalk_sglue+0x38>
 8013774:	4629      	mov	r1, r5
 8013776:	4638      	mov	r0, r7
 8013778:	47c0      	blx	r8
 801377a:	4306      	orrs	r6, r0
 801377c:	3568      	adds	r5, #104	@ 0x68
 801377e:	e7e9      	b.n	8013754 <_fwalk_sglue+0x10>

08013780 <__sread>:
 8013780:	b510      	push	{r4, lr}
 8013782:	460c      	mov	r4, r1
 8013784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013788:	f000 f86c 	bl	8013864 <_read_r>
 801378c:	2800      	cmp	r0, #0
 801378e:	bfab      	itete	ge
 8013790:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013792:	89a3      	ldrhlt	r3, [r4, #12]
 8013794:	181b      	addge	r3, r3, r0
 8013796:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801379a:	bfac      	ite	ge
 801379c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801379e:	81a3      	strhlt	r3, [r4, #12]
 80137a0:	bd10      	pop	{r4, pc}

080137a2 <__swrite>:
 80137a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137a6:	461f      	mov	r7, r3
 80137a8:	898b      	ldrh	r3, [r1, #12]
 80137aa:	05db      	lsls	r3, r3, #23
 80137ac:	4605      	mov	r5, r0
 80137ae:	460c      	mov	r4, r1
 80137b0:	4616      	mov	r6, r2
 80137b2:	d505      	bpl.n	80137c0 <__swrite+0x1e>
 80137b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80137b8:	2302      	movs	r3, #2
 80137ba:	2200      	movs	r2, #0
 80137bc:	f000 f840 	bl	8013840 <_lseek_r>
 80137c0:	89a3      	ldrh	r3, [r4, #12]
 80137c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80137c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80137ca:	81a3      	strh	r3, [r4, #12]
 80137cc:	4632      	mov	r2, r6
 80137ce:	463b      	mov	r3, r7
 80137d0:	4628      	mov	r0, r5
 80137d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80137d6:	f000 b857 	b.w	8013888 <_write_r>

080137da <__sseek>:
 80137da:	b510      	push	{r4, lr}
 80137dc:	460c      	mov	r4, r1
 80137de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80137e2:	f000 f82d 	bl	8013840 <_lseek_r>
 80137e6:	1c43      	adds	r3, r0, #1
 80137e8:	89a3      	ldrh	r3, [r4, #12]
 80137ea:	bf15      	itete	ne
 80137ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80137ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80137f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80137f6:	81a3      	strheq	r3, [r4, #12]
 80137f8:	bf18      	it	ne
 80137fa:	81a3      	strhne	r3, [r4, #12]
 80137fc:	bd10      	pop	{r4, pc}

080137fe <__sclose>:
 80137fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013802:	f000 b80d 	b.w	8013820 <_close_r>

08013806 <memset>:
 8013806:	4402      	add	r2, r0
 8013808:	4603      	mov	r3, r0
 801380a:	4293      	cmp	r3, r2
 801380c:	d100      	bne.n	8013810 <memset+0xa>
 801380e:	4770      	bx	lr
 8013810:	f803 1b01 	strb.w	r1, [r3], #1
 8013814:	e7f9      	b.n	801380a <memset+0x4>
	...

08013818 <_localeconv_r>:
 8013818:	4800      	ldr	r0, [pc, #0]	@ (801381c <_localeconv_r+0x4>)
 801381a:	4770      	bx	lr
 801381c:	20000250 	.word	0x20000250

08013820 <_close_r>:
 8013820:	b538      	push	{r3, r4, r5, lr}
 8013822:	4d06      	ldr	r5, [pc, #24]	@ (801383c <_close_r+0x1c>)
 8013824:	2300      	movs	r3, #0
 8013826:	4604      	mov	r4, r0
 8013828:	4608      	mov	r0, r1
 801382a:	602b      	str	r3, [r5, #0]
 801382c:	f7f1 fe2a 	bl	8005484 <_close>
 8013830:	1c43      	adds	r3, r0, #1
 8013832:	d102      	bne.n	801383a <_close_r+0x1a>
 8013834:	682b      	ldr	r3, [r5, #0]
 8013836:	b103      	cbz	r3, 801383a <_close_r+0x1a>
 8013838:	6023      	str	r3, [r4, #0]
 801383a:	bd38      	pop	{r3, r4, r5, pc}
 801383c:	20006c74 	.word	0x20006c74

08013840 <_lseek_r>:
 8013840:	b538      	push	{r3, r4, r5, lr}
 8013842:	4d07      	ldr	r5, [pc, #28]	@ (8013860 <_lseek_r+0x20>)
 8013844:	4604      	mov	r4, r0
 8013846:	4608      	mov	r0, r1
 8013848:	4611      	mov	r1, r2
 801384a:	2200      	movs	r2, #0
 801384c:	602a      	str	r2, [r5, #0]
 801384e:	461a      	mov	r2, r3
 8013850:	f7f1 fe3f 	bl	80054d2 <_lseek>
 8013854:	1c43      	adds	r3, r0, #1
 8013856:	d102      	bne.n	801385e <_lseek_r+0x1e>
 8013858:	682b      	ldr	r3, [r5, #0]
 801385a:	b103      	cbz	r3, 801385e <_lseek_r+0x1e>
 801385c:	6023      	str	r3, [r4, #0]
 801385e:	bd38      	pop	{r3, r4, r5, pc}
 8013860:	20006c74 	.word	0x20006c74

08013864 <_read_r>:
 8013864:	b538      	push	{r3, r4, r5, lr}
 8013866:	4d07      	ldr	r5, [pc, #28]	@ (8013884 <_read_r+0x20>)
 8013868:	4604      	mov	r4, r0
 801386a:	4608      	mov	r0, r1
 801386c:	4611      	mov	r1, r2
 801386e:	2200      	movs	r2, #0
 8013870:	602a      	str	r2, [r5, #0]
 8013872:	461a      	mov	r2, r3
 8013874:	f7f1 fdcd 	bl	8005412 <_read>
 8013878:	1c43      	adds	r3, r0, #1
 801387a:	d102      	bne.n	8013882 <_read_r+0x1e>
 801387c:	682b      	ldr	r3, [r5, #0]
 801387e:	b103      	cbz	r3, 8013882 <_read_r+0x1e>
 8013880:	6023      	str	r3, [r4, #0]
 8013882:	bd38      	pop	{r3, r4, r5, pc}
 8013884:	20006c74 	.word	0x20006c74

08013888 <_write_r>:
 8013888:	b538      	push	{r3, r4, r5, lr}
 801388a:	4d07      	ldr	r5, [pc, #28]	@ (80138a8 <_write_r+0x20>)
 801388c:	4604      	mov	r4, r0
 801388e:	4608      	mov	r0, r1
 8013890:	4611      	mov	r1, r2
 8013892:	2200      	movs	r2, #0
 8013894:	602a      	str	r2, [r5, #0]
 8013896:	461a      	mov	r2, r3
 8013898:	f7f1 fdd8 	bl	800544c <_write>
 801389c:	1c43      	adds	r3, r0, #1
 801389e:	d102      	bne.n	80138a6 <_write_r+0x1e>
 80138a0:	682b      	ldr	r3, [r5, #0]
 80138a2:	b103      	cbz	r3, 80138a6 <_write_r+0x1e>
 80138a4:	6023      	str	r3, [r4, #0]
 80138a6:	bd38      	pop	{r3, r4, r5, pc}
 80138a8:	20006c74 	.word	0x20006c74

080138ac <__errno>:
 80138ac:	4b01      	ldr	r3, [pc, #4]	@ (80138b4 <__errno+0x8>)
 80138ae:	6818      	ldr	r0, [r3, #0]
 80138b0:	4770      	bx	lr
 80138b2:	bf00      	nop
 80138b4:	20000110 	.word	0x20000110

080138b8 <__libc_init_array>:
 80138b8:	b570      	push	{r4, r5, r6, lr}
 80138ba:	4d0d      	ldr	r5, [pc, #52]	@ (80138f0 <__libc_init_array+0x38>)
 80138bc:	4c0d      	ldr	r4, [pc, #52]	@ (80138f4 <__libc_init_array+0x3c>)
 80138be:	1b64      	subs	r4, r4, r5
 80138c0:	10a4      	asrs	r4, r4, #2
 80138c2:	2600      	movs	r6, #0
 80138c4:	42a6      	cmp	r6, r4
 80138c6:	d109      	bne.n	80138dc <__libc_init_array+0x24>
 80138c8:	4d0b      	ldr	r5, [pc, #44]	@ (80138f8 <__libc_init_array+0x40>)
 80138ca:	4c0c      	ldr	r4, [pc, #48]	@ (80138fc <__libc_init_array+0x44>)
 80138cc:	f002 f978 	bl	8015bc0 <_init>
 80138d0:	1b64      	subs	r4, r4, r5
 80138d2:	10a4      	asrs	r4, r4, #2
 80138d4:	2600      	movs	r6, #0
 80138d6:	42a6      	cmp	r6, r4
 80138d8:	d105      	bne.n	80138e6 <__libc_init_array+0x2e>
 80138da:	bd70      	pop	{r4, r5, r6, pc}
 80138dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80138e0:	4798      	blx	r3
 80138e2:	3601      	adds	r6, #1
 80138e4:	e7ee      	b.n	80138c4 <__libc_init_array+0xc>
 80138e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80138ea:	4798      	blx	r3
 80138ec:	3601      	adds	r6, #1
 80138ee:	e7f2      	b.n	80138d6 <__libc_init_array+0x1e>
 80138f0:	080160bc 	.word	0x080160bc
 80138f4:	080160bc 	.word	0x080160bc
 80138f8:	080160bc 	.word	0x080160bc
 80138fc:	080160c0 	.word	0x080160c0

08013900 <__retarget_lock_init_recursive>:
 8013900:	4770      	bx	lr

08013902 <__retarget_lock_acquire_recursive>:
 8013902:	4770      	bx	lr

08013904 <__retarget_lock_release_recursive>:
 8013904:	4770      	bx	lr

08013906 <memcpy>:
 8013906:	440a      	add	r2, r1
 8013908:	4291      	cmp	r1, r2
 801390a:	f100 33ff 	add.w	r3, r0, #4294967295
 801390e:	d100      	bne.n	8013912 <memcpy+0xc>
 8013910:	4770      	bx	lr
 8013912:	b510      	push	{r4, lr}
 8013914:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013918:	f803 4f01 	strb.w	r4, [r3, #1]!
 801391c:	4291      	cmp	r1, r2
 801391e:	d1f9      	bne.n	8013914 <memcpy+0xe>
 8013920:	bd10      	pop	{r4, pc}

08013922 <quorem>:
 8013922:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013926:	6903      	ldr	r3, [r0, #16]
 8013928:	690c      	ldr	r4, [r1, #16]
 801392a:	42a3      	cmp	r3, r4
 801392c:	4607      	mov	r7, r0
 801392e:	db7e      	blt.n	8013a2e <quorem+0x10c>
 8013930:	3c01      	subs	r4, #1
 8013932:	f101 0814 	add.w	r8, r1, #20
 8013936:	00a3      	lsls	r3, r4, #2
 8013938:	f100 0514 	add.w	r5, r0, #20
 801393c:	9300      	str	r3, [sp, #0]
 801393e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013942:	9301      	str	r3, [sp, #4]
 8013944:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013948:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801394c:	3301      	adds	r3, #1
 801394e:	429a      	cmp	r2, r3
 8013950:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013954:	fbb2 f6f3 	udiv	r6, r2, r3
 8013958:	d32e      	bcc.n	80139b8 <quorem+0x96>
 801395a:	f04f 0a00 	mov.w	sl, #0
 801395e:	46c4      	mov	ip, r8
 8013960:	46ae      	mov	lr, r5
 8013962:	46d3      	mov	fp, sl
 8013964:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013968:	b298      	uxth	r0, r3
 801396a:	fb06 a000 	mla	r0, r6, r0, sl
 801396e:	0c02      	lsrs	r2, r0, #16
 8013970:	0c1b      	lsrs	r3, r3, #16
 8013972:	fb06 2303 	mla	r3, r6, r3, r2
 8013976:	f8de 2000 	ldr.w	r2, [lr]
 801397a:	b280      	uxth	r0, r0
 801397c:	b292      	uxth	r2, r2
 801397e:	1a12      	subs	r2, r2, r0
 8013980:	445a      	add	r2, fp
 8013982:	f8de 0000 	ldr.w	r0, [lr]
 8013986:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801398a:	b29b      	uxth	r3, r3
 801398c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8013990:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8013994:	b292      	uxth	r2, r2
 8013996:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801399a:	45e1      	cmp	r9, ip
 801399c:	f84e 2b04 	str.w	r2, [lr], #4
 80139a0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80139a4:	d2de      	bcs.n	8013964 <quorem+0x42>
 80139a6:	9b00      	ldr	r3, [sp, #0]
 80139a8:	58eb      	ldr	r3, [r5, r3]
 80139aa:	b92b      	cbnz	r3, 80139b8 <quorem+0x96>
 80139ac:	9b01      	ldr	r3, [sp, #4]
 80139ae:	3b04      	subs	r3, #4
 80139b0:	429d      	cmp	r5, r3
 80139b2:	461a      	mov	r2, r3
 80139b4:	d32f      	bcc.n	8013a16 <quorem+0xf4>
 80139b6:	613c      	str	r4, [r7, #16]
 80139b8:	4638      	mov	r0, r7
 80139ba:	f001 f97f 	bl	8014cbc <__mcmp>
 80139be:	2800      	cmp	r0, #0
 80139c0:	db25      	blt.n	8013a0e <quorem+0xec>
 80139c2:	4629      	mov	r1, r5
 80139c4:	2000      	movs	r0, #0
 80139c6:	f858 2b04 	ldr.w	r2, [r8], #4
 80139ca:	f8d1 c000 	ldr.w	ip, [r1]
 80139ce:	fa1f fe82 	uxth.w	lr, r2
 80139d2:	fa1f f38c 	uxth.w	r3, ip
 80139d6:	eba3 030e 	sub.w	r3, r3, lr
 80139da:	4403      	add	r3, r0
 80139dc:	0c12      	lsrs	r2, r2, #16
 80139de:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80139e2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80139e6:	b29b      	uxth	r3, r3
 80139e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80139ec:	45c1      	cmp	r9, r8
 80139ee:	f841 3b04 	str.w	r3, [r1], #4
 80139f2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80139f6:	d2e6      	bcs.n	80139c6 <quorem+0xa4>
 80139f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80139fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013a00:	b922      	cbnz	r2, 8013a0c <quorem+0xea>
 8013a02:	3b04      	subs	r3, #4
 8013a04:	429d      	cmp	r5, r3
 8013a06:	461a      	mov	r2, r3
 8013a08:	d30b      	bcc.n	8013a22 <quorem+0x100>
 8013a0a:	613c      	str	r4, [r7, #16]
 8013a0c:	3601      	adds	r6, #1
 8013a0e:	4630      	mov	r0, r6
 8013a10:	b003      	add	sp, #12
 8013a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a16:	6812      	ldr	r2, [r2, #0]
 8013a18:	3b04      	subs	r3, #4
 8013a1a:	2a00      	cmp	r2, #0
 8013a1c:	d1cb      	bne.n	80139b6 <quorem+0x94>
 8013a1e:	3c01      	subs	r4, #1
 8013a20:	e7c6      	b.n	80139b0 <quorem+0x8e>
 8013a22:	6812      	ldr	r2, [r2, #0]
 8013a24:	3b04      	subs	r3, #4
 8013a26:	2a00      	cmp	r2, #0
 8013a28:	d1ef      	bne.n	8013a0a <quorem+0xe8>
 8013a2a:	3c01      	subs	r4, #1
 8013a2c:	e7ea      	b.n	8013a04 <quorem+0xe2>
 8013a2e:	2000      	movs	r0, #0
 8013a30:	e7ee      	b.n	8013a10 <quorem+0xee>
 8013a32:	0000      	movs	r0, r0
 8013a34:	0000      	movs	r0, r0
	...

08013a38 <_dtoa_r>:
 8013a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a3c:	69c7      	ldr	r7, [r0, #28]
 8013a3e:	b097      	sub	sp, #92	@ 0x5c
 8013a40:	ed8d 0b04 	vstr	d0, [sp, #16]
 8013a44:	ec55 4b10 	vmov	r4, r5, d0
 8013a48:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8013a4a:	9107      	str	r1, [sp, #28]
 8013a4c:	4681      	mov	r9, r0
 8013a4e:	920c      	str	r2, [sp, #48]	@ 0x30
 8013a50:	9311      	str	r3, [sp, #68]	@ 0x44
 8013a52:	b97f      	cbnz	r7, 8013a74 <_dtoa_r+0x3c>
 8013a54:	2010      	movs	r0, #16
 8013a56:	f000 fe09 	bl	801466c <malloc>
 8013a5a:	4602      	mov	r2, r0
 8013a5c:	f8c9 001c 	str.w	r0, [r9, #28]
 8013a60:	b920      	cbnz	r0, 8013a6c <_dtoa_r+0x34>
 8013a62:	4ba9      	ldr	r3, [pc, #676]	@ (8013d08 <_dtoa_r+0x2d0>)
 8013a64:	21ef      	movs	r1, #239	@ 0xef
 8013a66:	48a9      	ldr	r0, [pc, #676]	@ (8013d0c <_dtoa_r+0x2d4>)
 8013a68:	f001 faec 	bl	8015044 <__assert_func>
 8013a6c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013a70:	6007      	str	r7, [r0, #0]
 8013a72:	60c7      	str	r7, [r0, #12]
 8013a74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013a78:	6819      	ldr	r1, [r3, #0]
 8013a7a:	b159      	cbz	r1, 8013a94 <_dtoa_r+0x5c>
 8013a7c:	685a      	ldr	r2, [r3, #4]
 8013a7e:	604a      	str	r2, [r1, #4]
 8013a80:	2301      	movs	r3, #1
 8013a82:	4093      	lsls	r3, r2
 8013a84:	608b      	str	r3, [r1, #8]
 8013a86:	4648      	mov	r0, r9
 8013a88:	f000 fee6 	bl	8014858 <_Bfree>
 8013a8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013a90:	2200      	movs	r2, #0
 8013a92:	601a      	str	r2, [r3, #0]
 8013a94:	1e2b      	subs	r3, r5, #0
 8013a96:	bfb9      	ittee	lt
 8013a98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013a9c:	9305      	strlt	r3, [sp, #20]
 8013a9e:	2300      	movge	r3, #0
 8013aa0:	6033      	strge	r3, [r6, #0]
 8013aa2:	9f05      	ldr	r7, [sp, #20]
 8013aa4:	4b9a      	ldr	r3, [pc, #616]	@ (8013d10 <_dtoa_r+0x2d8>)
 8013aa6:	bfbc      	itt	lt
 8013aa8:	2201      	movlt	r2, #1
 8013aaa:	6032      	strlt	r2, [r6, #0]
 8013aac:	43bb      	bics	r3, r7
 8013aae:	d112      	bne.n	8013ad6 <_dtoa_r+0x9e>
 8013ab0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013ab2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013ab6:	6013      	str	r3, [r2, #0]
 8013ab8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013abc:	4323      	orrs	r3, r4
 8013abe:	f000 855a 	beq.w	8014576 <_dtoa_r+0xb3e>
 8013ac2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013ac4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8013d24 <_dtoa_r+0x2ec>
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	f000 855c 	beq.w	8014586 <_dtoa_r+0xb4e>
 8013ace:	f10a 0303 	add.w	r3, sl, #3
 8013ad2:	f000 bd56 	b.w	8014582 <_dtoa_r+0xb4a>
 8013ad6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8013ada:	2200      	movs	r2, #0
 8013adc:	ec51 0b17 	vmov	r0, r1, d7
 8013ae0:	2300      	movs	r3, #0
 8013ae2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8013ae6:	f7ec ffef 	bl	8000ac8 <__aeabi_dcmpeq>
 8013aea:	4680      	mov	r8, r0
 8013aec:	b158      	cbz	r0, 8013b06 <_dtoa_r+0xce>
 8013aee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013af0:	2301      	movs	r3, #1
 8013af2:	6013      	str	r3, [r2, #0]
 8013af4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013af6:	b113      	cbz	r3, 8013afe <_dtoa_r+0xc6>
 8013af8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013afa:	4b86      	ldr	r3, [pc, #536]	@ (8013d14 <_dtoa_r+0x2dc>)
 8013afc:	6013      	str	r3, [r2, #0]
 8013afe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8013d28 <_dtoa_r+0x2f0>
 8013b02:	f000 bd40 	b.w	8014586 <_dtoa_r+0xb4e>
 8013b06:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8013b0a:	aa14      	add	r2, sp, #80	@ 0x50
 8013b0c:	a915      	add	r1, sp, #84	@ 0x54
 8013b0e:	4648      	mov	r0, r9
 8013b10:	f001 f984 	bl	8014e1c <__d2b>
 8013b14:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8013b18:	9002      	str	r0, [sp, #8]
 8013b1a:	2e00      	cmp	r6, #0
 8013b1c:	d078      	beq.n	8013c10 <_dtoa_r+0x1d8>
 8013b1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013b20:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8013b24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013b28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013b2c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8013b30:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8013b34:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8013b38:	4619      	mov	r1, r3
 8013b3a:	2200      	movs	r2, #0
 8013b3c:	4b76      	ldr	r3, [pc, #472]	@ (8013d18 <_dtoa_r+0x2e0>)
 8013b3e:	f7ec fba3 	bl	8000288 <__aeabi_dsub>
 8013b42:	a36b      	add	r3, pc, #428	@ (adr r3, 8013cf0 <_dtoa_r+0x2b8>)
 8013b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b48:	f7ec fd56 	bl	80005f8 <__aeabi_dmul>
 8013b4c:	a36a      	add	r3, pc, #424	@ (adr r3, 8013cf8 <_dtoa_r+0x2c0>)
 8013b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b52:	f7ec fb9b 	bl	800028c <__adddf3>
 8013b56:	4604      	mov	r4, r0
 8013b58:	4630      	mov	r0, r6
 8013b5a:	460d      	mov	r5, r1
 8013b5c:	f7ec fce2 	bl	8000524 <__aeabi_i2d>
 8013b60:	a367      	add	r3, pc, #412	@ (adr r3, 8013d00 <_dtoa_r+0x2c8>)
 8013b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b66:	f7ec fd47 	bl	80005f8 <__aeabi_dmul>
 8013b6a:	4602      	mov	r2, r0
 8013b6c:	460b      	mov	r3, r1
 8013b6e:	4620      	mov	r0, r4
 8013b70:	4629      	mov	r1, r5
 8013b72:	f7ec fb8b 	bl	800028c <__adddf3>
 8013b76:	4604      	mov	r4, r0
 8013b78:	460d      	mov	r5, r1
 8013b7a:	f7ec ffed 	bl	8000b58 <__aeabi_d2iz>
 8013b7e:	2200      	movs	r2, #0
 8013b80:	4607      	mov	r7, r0
 8013b82:	2300      	movs	r3, #0
 8013b84:	4620      	mov	r0, r4
 8013b86:	4629      	mov	r1, r5
 8013b88:	f7ec ffa8 	bl	8000adc <__aeabi_dcmplt>
 8013b8c:	b140      	cbz	r0, 8013ba0 <_dtoa_r+0x168>
 8013b8e:	4638      	mov	r0, r7
 8013b90:	f7ec fcc8 	bl	8000524 <__aeabi_i2d>
 8013b94:	4622      	mov	r2, r4
 8013b96:	462b      	mov	r3, r5
 8013b98:	f7ec ff96 	bl	8000ac8 <__aeabi_dcmpeq>
 8013b9c:	b900      	cbnz	r0, 8013ba0 <_dtoa_r+0x168>
 8013b9e:	3f01      	subs	r7, #1
 8013ba0:	2f16      	cmp	r7, #22
 8013ba2:	d852      	bhi.n	8013c4a <_dtoa_r+0x212>
 8013ba4:	4b5d      	ldr	r3, [pc, #372]	@ (8013d1c <_dtoa_r+0x2e4>)
 8013ba6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013bb2:	f7ec ff93 	bl	8000adc <__aeabi_dcmplt>
 8013bb6:	2800      	cmp	r0, #0
 8013bb8:	d049      	beq.n	8013c4e <_dtoa_r+0x216>
 8013bba:	3f01      	subs	r7, #1
 8013bbc:	2300      	movs	r3, #0
 8013bbe:	9310      	str	r3, [sp, #64]	@ 0x40
 8013bc0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013bc2:	1b9b      	subs	r3, r3, r6
 8013bc4:	1e5a      	subs	r2, r3, #1
 8013bc6:	bf45      	ittet	mi
 8013bc8:	f1c3 0301 	rsbmi	r3, r3, #1
 8013bcc:	9300      	strmi	r3, [sp, #0]
 8013bce:	2300      	movpl	r3, #0
 8013bd0:	2300      	movmi	r3, #0
 8013bd2:	9206      	str	r2, [sp, #24]
 8013bd4:	bf54      	ite	pl
 8013bd6:	9300      	strpl	r3, [sp, #0]
 8013bd8:	9306      	strmi	r3, [sp, #24]
 8013bda:	2f00      	cmp	r7, #0
 8013bdc:	db39      	blt.n	8013c52 <_dtoa_r+0x21a>
 8013bde:	9b06      	ldr	r3, [sp, #24]
 8013be0:	970d      	str	r7, [sp, #52]	@ 0x34
 8013be2:	443b      	add	r3, r7
 8013be4:	9306      	str	r3, [sp, #24]
 8013be6:	2300      	movs	r3, #0
 8013be8:	9308      	str	r3, [sp, #32]
 8013bea:	9b07      	ldr	r3, [sp, #28]
 8013bec:	2b09      	cmp	r3, #9
 8013bee:	d863      	bhi.n	8013cb8 <_dtoa_r+0x280>
 8013bf0:	2b05      	cmp	r3, #5
 8013bf2:	bfc4      	itt	gt
 8013bf4:	3b04      	subgt	r3, #4
 8013bf6:	9307      	strgt	r3, [sp, #28]
 8013bf8:	9b07      	ldr	r3, [sp, #28]
 8013bfa:	f1a3 0302 	sub.w	r3, r3, #2
 8013bfe:	bfcc      	ite	gt
 8013c00:	2400      	movgt	r4, #0
 8013c02:	2401      	movle	r4, #1
 8013c04:	2b03      	cmp	r3, #3
 8013c06:	d863      	bhi.n	8013cd0 <_dtoa_r+0x298>
 8013c08:	e8df f003 	tbb	[pc, r3]
 8013c0c:	2b375452 	.word	0x2b375452
 8013c10:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8013c14:	441e      	add	r6, r3
 8013c16:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8013c1a:	2b20      	cmp	r3, #32
 8013c1c:	bfc1      	itttt	gt
 8013c1e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8013c22:	409f      	lslgt	r7, r3
 8013c24:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8013c28:	fa24 f303 	lsrgt.w	r3, r4, r3
 8013c2c:	bfd6      	itet	le
 8013c2e:	f1c3 0320 	rsble	r3, r3, #32
 8013c32:	ea47 0003 	orrgt.w	r0, r7, r3
 8013c36:	fa04 f003 	lslle.w	r0, r4, r3
 8013c3a:	f7ec fc63 	bl	8000504 <__aeabi_ui2d>
 8013c3e:	2201      	movs	r2, #1
 8013c40:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8013c44:	3e01      	subs	r6, #1
 8013c46:	9212      	str	r2, [sp, #72]	@ 0x48
 8013c48:	e776      	b.n	8013b38 <_dtoa_r+0x100>
 8013c4a:	2301      	movs	r3, #1
 8013c4c:	e7b7      	b.n	8013bbe <_dtoa_r+0x186>
 8013c4e:	9010      	str	r0, [sp, #64]	@ 0x40
 8013c50:	e7b6      	b.n	8013bc0 <_dtoa_r+0x188>
 8013c52:	9b00      	ldr	r3, [sp, #0]
 8013c54:	1bdb      	subs	r3, r3, r7
 8013c56:	9300      	str	r3, [sp, #0]
 8013c58:	427b      	negs	r3, r7
 8013c5a:	9308      	str	r3, [sp, #32]
 8013c5c:	2300      	movs	r3, #0
 8013c5e:	930d      	str	r3, [sp, #52]	@ 0x34
 8013c60:	e7c3      	b.n	8013bea <_dtoa_r+0x1b2>
 8013c62:	2301      	movs	r3, #1
 8013c64:	9309      	str	r3, [sp, #36]	@ 0x24
 8013c66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013c68:	eb07 0b03 	add.w	fp, r7, r3
 8013c6c:	f10b 0301 	add.w	r3, fp, #1
 8013c70:	2b01      	cmp	r3, #1
 8013c72:	9303      	str	r3, [sp, #12]
 8013c74:	bfb8      	it	lt
 8013c76:	2301      	movlt	r3, #1
 8013c78:	e006      	b.n	8013c88 <_dtoa_r+0x250>
 8013c7a:	2301      	movs	r3, #1
 8013c7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8013c7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013c80:	2b00      	cmp	r3, #0
 8013c82:	dd28      	ble.n	8013cd6 <_dtoa_r+0x29e>
 8013c84:	469b      	mov	fp, r3
 8013c86:	9303      	str	r3, [sp, #12]
 8013c88:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8013c8c:	2100      	movs	r1, #0
 8013c8e:	2204      	movs	r2, #4
 8013c90:	f102 0514 	add.w	r5, r2, #20
 8013c94:	429d      	cmp	r5, r3
 8013c96:	d926      	bls.n	8013ce6 <_dtoa_r+0x2ae>
 8013c98:	6041      	str	r1, [r0, #4]
 8013c9a:	4648      	mov	r0, r9
 8013c9c:	f000 fd9c 	bl	80147d8 <_Balloc>
 8013ca0:	4682      	mov	sl, r0
 8013ca2:	2800      	cmp	r0, #0
 8013ca4:	d142      	bne.n	8013d2c <_dtoa_r+0x2f4>
 8013ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8013d20 <_dtoa_r+0x2e8>)
 8013ca8:	4602      	mov	r2, r0
 8013caa:	f240 11af 	movw	r1, #431	@ 0x1af
 8013cae:	e6da      	b.n	8013a66 <_dtoa_r+0x2e>
 8013cb0:	2300      	movs	r3, #0
 8013cb2:	e7e3      	b.n	8013c7c <_dtoa_r+0x244>
 8013cb4:	2300      	movs	r3, #0
 8013cb6:	e7d5      	b.n	8013c64 <_dtoa_r+0x22c>
 8013cb8:	2401      	movs	r4, #1
 8013cba:	2300      	movs	r3, #0
 8013cbc:	9307      	str	r3, [sp, #28]
 8013cbe:	9409      	str	r4, [sp, #36]	@ 0x24
 8013cc0:	f04f 3bff 	mov.w	fp, #4294967295
 8013cc4:	2200      	movs	r2, #0
 8013cc6:	f8cd b00c 	str.w	fp, [sp, #12]
 8013cca:	2312      	movs	r3, #18
 8013ccc:	920c      	str	r2, [sp, #48]	@ 0x30
 8013cce:	e7db      	b.n	8013c88 <_dtoa_r+0x250>
 8013cd0:	2301      	movs	r3, #1
 8013cd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8013cd4:	e7f4      	b.n	8013cc0 <_dtoa_r+0x288>
 8013cd6:	f04f 0b01 	mov.w	fp, #1
 8013cda:	f8cd b00c 	str.w	fp, [sp, #12]
 8013cde:	465b      	mov	r3, fp
 8013ce0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8013ce4:	e7d0      	b.n	8013c88 <_dtoa_r+0x250>
 8013ce6:	3101      	adds	r1, #1
 8013ce8:	0052      	lsls	r2, r2, #1
 8013cea:	e7d1      	b.n	8013c90 <_dtoa_r+0x258>
 8013cec:	f3af 8000 	nop.w
 8013cf0:	636f4361 	.word	0x636f4361
 8013cf4:	3fd287a7 	.word	0x3fd287a7
 8013cf8:	8b60c8b3 	.word	0x8b60c8b3
 8013cfc:	3fc68a28 	.word	0x3fc68a28
 8013d00:	509f79fb 	.word	0x509f79fb
 8013d04:	3fd34413 	.word	0x3fd34413
 8013d08:	08015d49 	.word	0x08015d49
 8013d0c:	08015d60 	.word	0x08015d60
 8013d10:	7ff00000 	.word	0x7ff00000
 8013d14:	08015d19 	.word	0x08015d19
 8013d18:	3ff80000 	.word	0x3ff80000
 8013d1c:	08015eb0 	.word	0x08015eb0
 8013d20:	08015db8 	.word	0x08015db8
 8013d24:	08015d45 	.word	0x08015d45
 8013d28:	08015d18 	.word	0x08015d18
 8013d2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013d30:	6018      	str	r0, [r3, #0]
 8013d32:	9b03      	ldr	r3, [sp, #12]
 8013d34:	2b0e      	cmp	r3, #14
 8013d36:	f200 80a1 	bhi.w	8013e7c <_dtoa_r+0x444>
 8013d3a:	2c00      	cmp	r4, #0
 8013d3c:	f000 809e 	beq.w	8013e7c <_dtoa_r+0x444>
 8013d40:	2f00      	cmp	r7, #0
 8013d42:	dd33      	ble.n	8013dac <_dtoa_r+0x374>
 8013d44:	4b9c      	ldr	r3, [pc, #624]	@ (8013fb8 <_dtoa_r+0x580>)
 8013d46:	f007 020f 	and.w	r2, r7, #15
 8013d4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013d4e:	ed93 7b00 	vldr	d7, [r3]
 8013d52:	05f8      	lsls	r0, r7, #23
 8013d54:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8013d58:	ea4f 1427 	mov.w	r4, r7, asr #4
 8013d5c:	d516      	bpl.n	8013d8c <_dtoa_r+0x354>
 8013d5e:	4b97      	ldr	r3, [pc, #604]	@ (8013fbc <_dtoa_r+0x584>)
 8013d60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013d64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013d68:	f7ec fd70 	bl	800084c <__aeabi_ddiv>
 8013d6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013d70:	f004 040f 	and.w	r4, r4, #15
 8013d74:	2603      	movs	r6, #3
 8013d76:	4d91      	ldr	r5, [pc, #580]	@ (8013fbc <_dtoa_r+0x584>)
 8013d78:	b954      	cbnz	r4, 8013d90 <_dtoa_r+0x358>
 8013d7a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013d7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013d82:	f7ec fd63 	bl	800084c <__aeabi_ddiv>
 8013d86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013d8a:	e028      	b.n	8013dde <_dtoa_r+0x3a6>
 8013d8c:	2602      	movs	r6, #2
 8013d8e:	e7f2      	b.n	8013d76 <_dtoa_r+0x33e>
 8013d90:	07e1      	lsls	r1, r4, #31
 8013d92:	d508      	bpl.n	8013da6 <_dtoa_r+0x36e>
 8013d94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013d98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013d9c:	f7ec fc2c 	bl	80005f8 <__aeabi_dmul>
 8013da0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013da4:	3601      	adds	r6, #1
 8013da6:	1064      	asrs	r4, r4, #1
 8013da8:	3508      	adds	r5, #8
 8013daa:	e7e5      	b.n	8013d78 <_dtoa_r+0x340>
 8013dac:	f000 80af 	beq.w	8013f0e <_dtoa_r+0x4d6>
 8013db0:	427c      	negs	r4, r7
 8013db2:	4b81      	ldr	r3, [pc, #516]	@ (8013fb8 <_dtoa_r+0x580>)
 8013db4:	4d81      	ldr	r5, [pc, #516]	@ (8013fbc <_dtoa_r+0x584>)
 8013db6:	f004 020f 	and.w	r2, r4, #15
 8013dba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dc2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013dc6:	f7ec fc17 	bl	80005f8 <__aeabi_dmul>
 8013dca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013dce:	1124      	asrs	r4, r4, #4
 8013dd0:	2300      	movs	r3, #0
 8013dd2:	2602      	movs	r6, #2
 8013dd4:	2c00      	cmp	r4, #0
 8013dd6:	f040 808f 	bne.w	8013ef8 <_dtoa_r+0x4c0>
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d1d3      	bne.n	8013d86 <_dtoa_r+0x34e>
 8013dde:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013de0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8013de4:	2b00      	cmp	r3, #0
 8013de6:	f000 8094 	beq.w	8013f12 <_dtoa_r+0x4da>
 8013dea:	4b75      	ldr	r3, [pc, #468]	@ (8013fc0 <_dtoa_r+0x588>)
 8013dec:	2200      	movs	r2, #0
 8013dee:	4620      	mov	r0, r4
 8013df0:	4629      	mov	r1, r5
 8013df2:	f7ec fe73 	bl	8000adc <__aeabi_dcmplt>
 8013df6:	2800      	cmp	r0, #0
 8013df8:	f000 808b 	beq.w	8013f12 <_dtoa_r+0x4da>
 8013dfc:	9b03      	ldr	r3, [sp, #12]
 8013dfe:	2b00      	cmp	r3, #0
 8013e00:	f000 8087 	beq.w	8013f12 <_dtoa_r+0x4da>
 8013e04:	f1bb 0f00 	cmp.w	fp, #0
 8013e08:	dd34      	ble.n	8013e74 <_dtoa_r+0x43c>
 8013e0a:	4620      	mov	r0, r4
 8013e0c:	4b6d      	ldr	r3, [pc, #436]	@ (8013fc4 <_dtoa_r+0x58c>)
 8013e0e:	2200      	movs	r2, #0
 8013e10:	4629      	mov	r1, r5
 8013e12:	f7ec fbf1 	bl	80005f8 <__aeabi_dmul>
 8013e16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013e1a:	f107 38ff 	add.w	r8, r7, #4294967295
 8013e1e:	3601      	adds	r6, #1
 8013e20:	465c      	mov	r4, fp
 8013e22:	4630      	mov	r0, r6
 8013e24:	f7ec fb7e 	bl	8000524 <__aeabi_i2d>
 8013e28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013e2c:	f7ec fbe4 	bl	80005f8 <__aeabi_dmul>
 8013e30:	4b65      	ldr	r3, [pc, #404]	@ (8013fc8 <_dtoa_r+0x590>)
 8013e32:	2200      	movs	r2, #0
 8013e34:	f7ec fa2a 	bl	800028c <__adddf3>
 8013e38:	4605      	mov	r5, r0
 8013e3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8013e3e:	2c00      	cmp	r4, #0
 8013e40:	d16a      	bne.n	8013f18 <_dtoa_r+0x4e0>
 8013e42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013e46:	4b61      	ldr	r3, [pc, #388]	@ (8013fcc <_dtoa_r+0x594>)
 8013e48:	2200      	movs	r2, #0
 8013e4a:	f7ec fa1d 	bl	8000288 <__aeabi_dsub>
 8013e4e:	4602      	mov	r2, r0
 8013e50:	460b      	mov	r3, r1
 8013e52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013e56:	462a      	mov	r2, r5
 8013e58:	4633      	mov	r3, r6
 8013e5a:	f7ec fe5d 	bl	8000b18 <__aeabi_dcmpgt>
 8013e5e:	2800      	cmp	r0, #0
 8013e60:	f040 8298 	bne.w	8014394 <_dtoa_r+0x95c>
 8013e64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013e68:	462a      	mov	r2, r5
 8013e6a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8013e6e:	f7ec fe35 	bl	8000adc <__aeabi_dcmplt>
 8013e72:	bb38      	cbnz	r0, 8013ec4 <_dtoa_r+0x48c>
 8013e74:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013e78:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8013e7c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013e7e:	2b00      	cmp	r3, #0
 8013e80:	f2c0 8157 	blt.w	8014132 <_dtoa_r+0x6fa>
 8013e84:	2f0e      	cmp	r7, #14
 8013e86:	f300 8154 	bgt.w	8014132 <_dtoa_r+0x6fa>
 8013e8a:	4b4b      	ldr	r3, [pc, #300]	@ (8013fb8 <_dtoa_r+0x580>)
 8013e8c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013e90:	ed93 7b00 	vldr	d7, [r3]
 8013e94:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013e96:	2b00      	cmp	r3, #0
 8013e98:	ed8d 7b00 	vstr	d7, [sp]
 8013e9c:	f280 80e5 	bge.w	801406a <_dtoa_r+0x632>
 8013ea0:	9b03      	ldr	r3, [sp, #12]
 8013ea2:	2b00      	cmp	r3, #0
 8013ea4:	f300 80e1 	bgt.w	801406a <_dtoa_r+0x632>
 8013ea8:	d10c      	bne.n	8013ec4 <_dtoa_r+0x48c>
 8013eaa:	4b48      	ldr	r3, [pc, #288]	@ (8013fcc <_dtoa_r+0x594>)
 8013eac:	2200      	movs	r2, #0
 8013eae:	ec51 0b17 	vmov	r0, r1, d7
 8013eb2:	f7ec fba1 	bl	80005f8 <__aeabi_dmul>
 8013eb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013eba:	f7ec fe23 	bl	8000b04 <__aeabi_dcmpge>
 8013ebe:	2800      	cmp	r0, #0
 8013ec0:	f000 8266 	beq.w	8014390 <_dtoa_r+0x958>
 8013ec4:	2400      	movs	r4, #0
 8013ec6:	4625      	mov	r5, r4
 8013ec8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013eca:	4656      	mov	r6, sl
 8013ecc:	ea6f 0803 	mvn.w	r8, r3
 8013ed0:	2700      	movs	r7, #0
 8013ed2:	4621      	mov	r1, r4
 8013ed4:	4648      	mov	r0, r9
 8013ed6:	f000 fcbf 	bl	8014858 <_Bfree>
 8013eda:	2d00      	cmp	r5, #0
 8013edc:	f000 80bd 	beq.w	801405a <_dtoa_r+0x622>
 8013ee0:	b12f      	cbz	r7, 8013eee <_dtoa_r+0x4b6>
 8013ee2:	42af      	cmp	r7, r5
 8013ee4:	d003      	beq.n	8013eee <_dtoa_r+0x4b6>
 8013ee6:	4639      	mov	r1, r7
 8013ee8:	4648      	mov	r0, r9
 8013eea:	f000 fcb5 	bl	8014858 <_Bfree>
 8013eee:	4629      	mov	r1, r5
 8013ef0:	4648      	mov	r0, r9
 8013ef2:	f000 fcb1 	bl	8014858 <_Bfree>
 8013ef6:	e0b0      	b.n	801405a <_dtoa_r+0x622>
 8013ef8:	07e2      	lsls	r2, r4, #31
 8013efa:	d505      	bpl.n	8013f08 <_dtoa_r+0x4d0>
 8013efc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013f00:	f7ec fb7a 	bl	80005f8 <__aeabi_dmul>
 8013f04:	3601      	adds	r6, #1
 8013f06:	2301      	movs	r3, #1
 8013f08:	1064      	asrs	r4, r4, #1
 8013f0a:	3508      	adds	r5, #8
 8013f0c:	e762      	b.n	8013dd4 <_dtoa_r+0x39c>
 8013f0e:	2602      	movs	r6, #2
 8013f10:	e765      	b.n	8013dde <_dtoa_r+0x3a6>
 8013f12:	9c03      	ldr	r4, [sp, #12]
 8013f14:	46b8      	mov	r8, r7
 8013f16:	e784      	b.n	8013e22 <_dtoa_r+0x3ea>
 8013f18:	4b27      	ldr	r3, [pc, #156]	@ (8013fb8 <_dtoa_r+0x580>)
 8013f1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013f1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013f20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013f24:	4454      	add	r4, sl
 8013f26:	2900      	cmp	r1, #0
 8013f28:	d054      	beq.n	8013fd4 <_dtoa_r+0x59c>
 8013f2a:	4929      	ldr	r1, [pc, #164]	@ (8013fd0 <_dtoa_r+0x598>)
 8013f2c:	2000      	movs	r0, #0
 8013f2e:	f7ec fc8d 	bl	800084c <__aeabi_ddiv>
 8013f32:	4633      	mov	r3, r6
 8013f34:	462a      	mov	r2, r5
 8013f36:	f7ec f9a7 	bl	8000288 <__aeabi_dsub>
 8013f3a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013f3e:	4656      	mov	r6, sl
 8013f40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013f44:	f7ec fe08 	bl	8000b58 <__aeabi_d2iz>
 8013f48:	4605      	mov	r5, r0
 8013f4a:	f7ec faeb 	bl	8000524 <__aeabi_i2d>
 8013f4e:	4602      	mov	r2, r0
 8013f50:	460b      	mov	r3, r1
 8013f52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013f56:	f7ec f997 	bl	8000288 <__aeabi_dsub>
 8013f5a:	3530      	adds	r5, #48	@ 0x30
 8013f5c:	4602      	mov	r2, r0
 8013f5e:	460b      	mov	r3, r1
 8013f60:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013f64:	f806 5b01 	strb.w	r5, [r6], #1
 8013f68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013f6c:	f7ec fdb6 	bl	8000adc <__aeabi_dcmplt>
 8013f70:	2800      	cmp	r0, #0
 8013f72:	d172      	bne.n	801405a <_dtoa_r+0x622>
 8013f74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013f78:	4911      	ldr	r1, [pc, #68]	@ (8013fc0 <_dtoa_r+0x588>)
 8013f7a:	2000      	movs	r0, #0
 8013f7c:	f7ec f984 	bl	8000288 <__aeabi_dsub>
 8013f80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013f84:	f7ec fdaa 	bl	8000adc <__aeabi_dcmplt>
 8013f88:	2800      	cmp	r0, #0
 8013f8a:	f040 80b4 	bne.w	80140f6 <_dtoa_r+0x6be>
 8013f8e:	42a6      	cmp	r6, r4
 8013f90:	f43f af70 	beq.w	8013e74 <_dtoa_r+0x43c>
 8013f94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013f98:	4b0a      	ldr	r3, [pc, #40]	@ (8013fc4 <_dtoa_r+0x58c>)
 8013f9a:	2200      	movs	r2, #0
 8013f9c:	f7ec fb2c 	bl	80005f8 <__aeabi_dmul>
 8013fa0:	4b08      	ldr	r3, [pc, #32]	@ (8013fc4 <_dtoa_r+0x58c>)
 8013fa2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013fa6:	2200      	movs	r2, #0
 8013fa8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013fac:	f7ec fb24 	bl	80005f8 <__aeabi_dmul>
 8013fb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013fb4:	e7c4      	b.n	8013f40 <_dtoa_r+0x508>
 8013fb6:	bf00      	nop
 8013fb8:	08015eb0 	.word	0x08015eb0
 8013fbc:	08015e88 	.word	0x08015e88
 8013fc0:	3ff00000 	.word	0x3ff00000
 8013fc4:	40240000 	.word	0x40240000
 8013fc8:	401c0000 	.word	0x401c0000
 8013fcc:	40140000 	.word	0x40140000
 8013fd0:	3fe00000 	.word	0x3fe00000
 8013fd4:	4631      	mov	r1, r6
 8013fd6:	4628      	mov	r0, r5
 8013fd8:	f7ec fb0e 	bl	80005f8 <__aeabi_dmul>
 8013fdc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013fe0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8013fe2:	4656      	mov	r6, sl
 8013fe4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013fe8:	f7ec fdb6 	bl	8000b58 <__aeabi_d2iz>
 8013fec:	4605      	mov	r5, r0
 8013fee:	f7ec fa99 	bl	8000524 <__aeabi_i2d>
 8013ff2:	4602      	mov	r2, r0
 8013ff4:	460b      	mov	r3, r1
 8013ff6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013ffa:	f7ec f945 	bl	8000288 <__aeabi_dsub>
 8013ffe:	3530      	adds	r5, #48	@ 0x30
 8014000:	f806 5b01 	strb.w	r5, [r6], #1
 8014004:	4602      	mov	r2, r0
 8014006:	460b      	mov	r3, r1
 8014008:	42a6      	cmp	r6, r4
 801400a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801400e:	f04f 0200 	mov.w	r2, #0
 8014012:	d124      	bne.n	801405e <_dtoa_r+0x626>
 8014014:	4baf      	ldr	r3, [pc, #700]	@ (80142d4 <_dtoa_r+0x89c>)
 8014016:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801401a:	f7ec f937 	bl	800028c <__adddf3>
 801401e:	4602      	mov	r2, r0
 8014020:	460b      	mov	r3, r1
 8014022:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014026:	f7ec fd77 	bl	8000b18 <__aeabi_dcmpgt>
 801402a:	2800      	cmp	r0, #0
 801402c:	d163      	bne.n	80140f6 <_dtoa_r+0x6be>
 801402e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014032:	49a8      	ldr	r1, [pc, #672]	@ (80142d4 <_dtoa_r+0x89c>)
 8014034:	2000      	movs	r0, #0
 8014036:	f7ec f927 	bl	8000288 <__aeabi_dsub>
 801403a:	4602      	mov	r2, r0
 801403c:	460b      	mov	r3, r1
 801403e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014042:	f7ec fd4b 	bl	8000adc <__aeabi_dcmplt>
 8014046:	2800      	cmp	r0, #0
 8014048:	f43f af14 	beq.w	8013e74 <_dtoa_r+0x43c>
 801404c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801404e:	1e73      	subs	r3, r6, #1
 8014050:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014052:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014056:	2b30      	cmp	r3, #48	@ 0x30
 8014058:	d0f8      	beq.n	801404c <_dtoa_r+0x614>
 801405a:	4647      	mov	r7, r8
 801405c:	e03b      	b.n	80140d6 <_dtoa_r+0x69e>
 801405e:	4b9e      	ldr	r3, [pc, #632]	@ (80142d8 <_dtoa_r+0x8a0>)
 8014060:	f7ec faca 	bl	80005f8 <__aeabi_dmul>
 8014064:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014068:	e7bc      	b.n	8013fe4 <_dtoa_r+0x5ac>
 801406a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801406e:	4656      	mov	r6, sl
 8014070:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014074:	4620      	mov	r0, r4
 8014076:	4629      	mov	r1, r5
 8014078:	f7ec fbe8 	bl	800084c <__aeabi_ddiv>
 801407c:	f7ec fd6c 	bl	8000b58 <__aeabi_d2iz>
 8014080:	4680      	mov	r8, r0
 8014082:	f7ec fa4f 	bl	8000524 <__aeabi_i2d>
 8014086:	e9dd 2300 	ldrd	r2, r3, [sp]
 801408a:	f7ec fab5 	bl	80005f8 <__aeabi_dmul>
 801408e:	4602      	mov	r2, r0
 8014090:	460b      	mov	r3, r1
 8014092:	4620      	mov	r0, r4
 8014094:	4629      	mov	r1, r5
 8014096:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801409a:	f7ec f8f5 	bl	8000288 <__aeabi_dsub>
 801409e:	f806 4b01 	strb.w	r4, [r6], #1
 80140a2:	9d03      	ldr	r5, [sp, #12]
 80140a4:	eba6 040a 	sub.w	r4, r6, sl
 80140a8:	42a5      	cmp	r5, r4
 80140aa:	4602      	mov	r2, r0
 80140ac:	460b      	mov	r3, r1
 80140ae:	d133      	bne.n	8014118 <_dtoa_r+0x6e0>
 80140b0:	f7ec f8ec 	bl	800028c <__adddf3>
 80140b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80140b8:	4604      	mov	r4, r0
 80140ba:	460d      	mov	r5, r1
 80140bc:	f7ec fd2c 	bl	8000b18 <__aeabi_dcmpgt>
 80140c0:	b9c0      	cbnz	r0, 80140f4 <_dtoa_r+0x6bc>
 80140c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80140c6:	4620      	mov	r0, r4
 80140c8:	4629      	mov	r1, r5
 80140ca:	f7ec fcfd 	bl	8000ac8 <__aeabi_dcmpeq>
 80140ce:	b110      	cbz	r0, 80140d6 <_dtoa_r+0x69e>
 80140d0:	f018 0f01 	tst.w	r8, #1
 80140d4:	d10e      	bne.n	80140f4 <_dtoa_r+0x6bc>
 80140d6:	9902      	ldr	r1, [sp, #8]
 80140d8:	4648      	mov	r0, r9
 80140da:	f000 fbbd 	bl	8014858 <_Bfree>
 80140de:	2300      	movs	r3, #0
 80140e0:	7033      	strb	r3, [r6, #0]
 80140e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80140e4:	3701      	adds	r7, #1
 80140e6:	601f      	str	r7, [r3, #0]
 80140e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80140ea:	2b00      	cmp	r3, #0
 80140ec:	f000 824b 	beq.w	8014586 <_dtoa_r+0xb4e>
 80140f0:	601e      	str	r6, [r3, #0]
 80140f2:	e248      	b.n	8014586 <_dtoa_r+0xb4e>
 80140f4:	46b8      	mov	r8, r7
 80140f6:	4633      	mov	r3, r6
 80140f8:	461e      	mov	r6, r3
 80140fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80140fe:	2a39      	cmp	r2, #57	@ 0x39
 8014100:	d106      	bne.n	8014110 <_dtoa_r+0x6d8>
 8014102:	459a      	cmp	sl, r3
 8014104:	d1f8      	bne.n	80140f8 <_dtoa_r+0x6c0>
 8014106:	2230      	movs	r2, #48	@ 0x30
 8014108:	f108 0801 	add.w	r8, r8, #1
 801410c:	f88a 2000 	strb.w	r2, [sl]
 8014110:	781a      	ldrb	r2, [r3, #0]
 8014112:	3201      	adds	r2, #1
 8014114:	701a      	strb	r2, [r3, #0]
 8014116:	e7a0      	b.n	801405a <_dtoa_r+0x622>
 8014118:	4b6f      	ldr	r3, [pc, #444]	@ (80142d8 <_dtoa_r+0x8a0>)
 801411a:	2200      	movs	r2, #0
 801411c:	f7ec fa6c 	bl	80005f8 <__aeabi_dmul>
 8014120:	2200      	movs	r2, #0
 8014122:	2300      	movs	r3, #0
 8014124:	4604      	mov	r4, r0
 8014126:	460d      	mov	r5, r1
 8014128:	f7ec fcce 	bl	8000ac8 <__aeabi_dcmpeq>
 801412c:	2800      	cmp	r0, #0
 801412e:	d09f      	beq.n	8014070 <_dtoa_r+0x638>
 8014130:	e7d1      	b.n	80140d6 <_dtoa_r+0x69e>
 8014132:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014134:	2a00      	cmp	r2, #0
 8014136:	f000 80ea 	beq.w	801430e <_dtoa_r+0x8d6>
 801413a:	9a07      	ldr	r2, [sp, #28]
 801413c:	2a01      	cmp	r2, #1
 801413e:	f300 80cd 	bgt.w	80142dc <_dtoa_r+0x8a4>
 8014142:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014144:	2a00      	cmp	r2, #0
 8014146:	f000 80c1 	beq.w	80142cc <_dtoa_r+0x894>
 801414a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801414e:	9c08      	ldr	r4, [sp, #32]
 8014150:	9e00      	ldr	r6, [sp, #0]
 8014152:	9a00      	ldr	r2, [sp, #0]
 8014154:	441a      	add	r2, r3
 8014156:	9200      	str	r2, [sp, #0]
 8014158:	9a06      	ldr	r2, [sp, #24]
 801415a:	2101      	movs	r1, #1
 801415c:	441a      	add	r2, r3
 801415e:	4648      	mov	r0, r9
 8014160:	9206      	str	r2, [sp, #24]
 8014162:	f000 fc2d 	bl	80149c0 <__i2b>
 8014166:	4605      	mov	r5, r0
 8014168:	b166      	cbz	r6, 8014184 <_dtoa_r+0x74c>
 801416a:	9b06      	ldr	r3, [sp, #24]
 801416c:	2b00      	cmp	r3, #0
 801416e:	dd09      	ble.n	8014184 <_dtoa_r+0x74c>
 8014170:	42b3      	cmp	r3, r6
 8014172:	9a00      	ldr	r2, [sp, #0]
 8014174:	bfa8      	it	ge
 8014176:	4633      	movge	r3, r6
 8014178:	1ad2      	subs	r2, r2, r3
 801417a:	9200      	str	r2, [sp, #0]
 801417c:	9a06      	ldr	r2, [sp, #24]
 801417e:	1af6      	subs	r6, r6, r3
 8014180:	1ad3      	subs	r3, r2, r3
 8014182:	9306      	str	r3, [sp, #24]
 8014184:	9b08      	ldr	r3, [sp, #32]
 8014186:	b30b      	cbz	r3, 80141cc <_dtoa_r+0x794>
 8014188:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801418a:	2b00      	cmp	r3, #0
 801418c:	f000 80c6 	beq.w	801431c <_dtoa_r+0x8e4>
 8014190:	2c00      	cmp	r4, #0
 8014192:	f000 80c0 	beq.w	8014316 <_dtoa_r+0x8de>
 8014196:	4629      	mov	r1, r5
 8014198:	4622      	mov	r2, r4
 801419a:	4648      	mov	r0, r9
 801419c:	f000 fcc8 	bl	8014b30 <__pow5mult>
 80141a0:	9a02      	ldr	r2, [sp, #8]
 80141a2:	4601      	mov	r1, r0
 80141a4:	4605      	mov	r5, r0
 80141a6:	4648      	mov	r0, r9
 80141a8:	f000 fc20 	bl	80149ec <__multiply>
 80141ac:	9902      	ldr	r1, [sp, #8]
 80141ae:	4680      	mov	r8, r0
 80141b0:	4648      	mov	r0, r9
 80141b2:	f000 fb51 	bl	8014858 <_Bfree>
 80141b6:	9b08      	ldr	r3, [sp, #32]
 80141b8:	1b1b      	subs	r3, r3, r4
 80141ba:	9308      	str	r3, [sp, #32]
 80141bc:	f000 80b1 	beq.w	8014322 <_dtoa_r+0x8ea>
 80141c0:	9a08      	ldr	r2, [sp, #32]
 80141c2:	4641      	mov	r1, r8
 80141c4:	4648      	mov	r0, r9
 80141c6:	f000 fcb3 	bl	8014b30 <__pow5mult>
 80141ca:	9002      	str	r0, [sp, #8]
 80141cc:	2101      	movs	r1, #1
 80141ce:	4648      	mov	r0, r9
 80141d0:	f000 fbf6 	bl	80149c0 <__i2b>
 80141d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80141d6:	4604      	mov	r4, r0
 80141d8:	2b00      	cmp	r3, #0
 80141da:	f000 81d8 	beq.w	801458e <_dtoa_r+0xb56>
 80141de:	461a      	mov	r2, r3
 80141e0:	4601      	mov	r1, r0
 80141e2:	4648      	mov	r0, r9
 80141e4:	f000 fca4 	bl	8014b30 <__pow5mult>
 80141e8:	9b07      	ldr	r3, [sp, #28]
 80141ea:	2b01      	cmp	r3, #1
 80141ec:	4604      	mov	r4, r0
 80141ee:	f300 809f 	bgt.w	8014330 <_dtoa_r+0x8f8>
 80141f2:	9b04      	ldr	r3, [sp, #16]
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	f040 8097 	bne.w	8014328 <_dtoa_r+0x8f0>
 80141fa:	9b05      	ldr	r3, [sp, #20]
 80141fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014200:	2b00      	cmp	r3, #0
 8014202:	f040 8093 	bne.w	801432c <_dtoa_r+0x8f4>
 8014206:	9b05      	ldr	r3, [sp, #20]
 8014208:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801420c:	0d1b      	lsrs	r3, r3, #20
 801420e:	051b      	lsls	r3, r3, #20
 8014210:	b133      	cbz	r3, 8014220 <_dtoa_r+0x7e8>
 8014212:	9b00      	ldr	r3, [sp, #0]
 8014214:	3301      	adds	r3, #1
 8014216:	9300      	str	r3, [sp, #0]
 8014218:	9b06      	ldr	r3, [sp, #24]
 801421a:	3301      	adds	r3, #1
 801421c:	9306      	str	r3, [sp, #24]
 801421e:	2301      	movs	r3, #1
 8014220:	9308      	str	r3, [sp, #32]
 8014222:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014224:	2b00      	cmp	r3, #0
 8014226:	f000 81b8 	beq.w	801459a <_dtoa_r+0xb62>
 801422a:	6923      	ldr	r3, [r4, #16]
 801422c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014230:	6918      	ldr	r0, [r3, #16]
 8014232:	f000 fb79 	bl	8014928 <__hi0bits>
 8014236:	f1c0 0020 	rsb	r0, r0, #32
 801423a:	9b06      	ldr	r3, [sp, #24]
 801423c:	4418      	add	r0, r3
 801423e:	f010 001f 	ands.w	r0, r0, #31
 8014242:	f000 8082 	beq.w	801434a <_dtoa_r+0x912>
 8014246:	f1c0 0320 	rsb	r3, r0, #32
 801424a:	2b04      	cmp	r3, #4
 801424c:	dd73      	ble.n	8014336 <_dtoa_r+0x8fe>
 801424e:	9b00      	ldr	r3, [sp, #0]
 8014250:	f1c0 001c 	rsb	r0, r0, #28
 8014254:	4403      	add	r3, r0
 8014256:	9300      	str	r3, [sp, #0]
 8014258:	9b06      	ldr	r3, [sp, #24]
 801425a:	4403      	add	r3, r0
 801425c:	4406      	add	r6, r0
 801425e:	9306      	str	r3, [sp, #24]
 8014260:	9b00      	ldr	r3, [sp, #0]
 8014262:	2b00      	cmp	r3, #0
 8014264:	dd05      	ble.n	8014272 <_dtoa_r+0x83a>
 8014266:	9902      	ldr	r1, [sp, #8]
 8014268:	461a      	mov	r2, r3
 801426a:	4648      	mov	r0, r9
 801426c:	f000 fcba 	bl	8014be4 <__lshift>
 8014270:	9002      	str	r0, [sp, #8]
 8014272:	9b06      	ldr	r3, [sp, #24]
 8014274:	2b00      	cmp	r3, #0
 8014276:	dd05      	ble.n	8014284 <_dtoa_r+0x84c>
 8014278:	4621      	mov	r1, r4
 801427a:	461a      	mov	r2, r3
 801427c:	4648      	mov	r0, r9
 801427e:	f000 fcb1 	bl	8014be4 <__lshift>
 8014282:	4604      	mov	r4, r0
 8014284:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014286:	2b00      	cmp	r3, #0
 8014288:	d061      	beq.n	801434e <_dtoa_r+0x916>
 801428a:	9802      	ldr	r0, [sp, #8]
 801428c:	4621      	mov	r1, r4
 801428e:	f000 fd15 	bl	8014cbc <__mcmp>
 8014292:	2800      	cmp	r0, #0
 8014294:	da5b      	bge.n	801434e <_dtoa_r+0x916>
 8014296:	2300      	movs	r3, #0
 8014298:	9902      	ldr	r1, [sp, #8]
 801429a:	220a      	movs	r2, #10
 801429c:	4648      	mov	r0, r9
 801429e:	f000 fafd 	bl	801489c <__multadd>
 80142a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80142a4:	9002      	str	r0, [sp, #8]
 80142a6:	f107 38ff 	add.w	r8, r7, #4294967295
 80142aa:	2b00      	cmp	r3, #0
 80142ac:	f000 8177 	beq.w	801459e <_dtoa_r+0xb66>
 80142b0:	4629      	mov	r1, r5
 80142b2:	2300      	movs	r3, #0
 80142b4:	220a      	movs	r2, #10
 80142b6:	4648      	mov	r0, r9
 80142b8:	f000 faf0 	bl	801489c <__multadd>
 80142bc:	f1bb 0f00 	cmp.w	fp, #0
 80142c0:	4605      	mov	r5, r0
 80142c2:	dc6f      	bgt.n	80143a4 <_dtoa_r+0x96c>
 80142c4:	9b07      	ldr	r3, [sp, #28]
 80142c6:	2b02      	cmp	r3, #2
 80142c8:	dc49      	bgt.n	801435e <_dtoa_r+0x926>
 80142ca:	e06b      	b.n	80143a4 <_dtoa_r+0x96c>
 80142cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80142ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80142d2:	e73c      	b.n	801414e <_dtoa_r+0x716>
 80142d4:	3fe00000 	.word	0x3fe00000
 80142d8:	40240000 	.word	0x40240000
 80142dc:	9b03      	ldr	r3, [sp, #12]
 80142de:	1e5c      	subs	r4, r3, #1
 80142e0:	9b08      	ldr	r3, [sp, #32]
 80142e2:	42a3      	cmp	r3, r4
 80142e4:	db09      	blt.n	80142fa <_dtoa_r+0x8c2>
 80142e6:	1b1c      	subs	r4, r3, r4
 80142e8:	9b03      	ldr	r3, [sp, #12]
 80142ea:	2b00      	cmp	r3, #0
 80142ec:	f6bf af30 	bge.w	8014150 <_dtoa_r+0x718>
 80142f0:	9b00      	ldr	r3, [sp, #0]
 80142f2:	9a03      	ldr	r2, [sp, #12]
 80142f4:	1a9e      	subs	r6, r3, r2
 80142f6:	2300      	movs	r3, #0
 80142f8:	e72b      	b.n	8014152 <_dtoa_r+0x71a>
 80142fa:	9b08      	ldr	r3, [sp, #32]
 80142fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80142fe:	9408      	str	r4, [sp, #32]
 8014300:	1ae3      	subs	r3, r4, r3
 8014302:	441a      	add	r2, r3
 8014304:	9e00      	ldr	r6, [sp, #0]
 8014306:	9b03      	ldr	r3, [sp, #12]
 8014308:	920d      	str	r2, [sp, #52]	@ 0x34
 801430a:	2400      	movs	r4, #0
 801430c:	e721      	b.n	8014152 <_dtoa_r+0x71a>
 801430e:	9c08      	ldr	r4, [sp, #32]
 8014310:	9e00      	ldr	r6, [sp, #0]
 8014312:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8014314:	e728      	b.n	8014168 <_dtoa_r+0x730>
 8014316:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801431a:	e751      	b.n	80141c0 <_dtoa_r+0x788>
 801431c:	9a08      	ldr	r2, [sp, #32]
 801431e:	9902      	ldr	r1, [sp, #8]
 8014320:	e750      	b.n	80141c4 <_dtoa_r+0x78c>
 8014322:	f8cd 8008 	str.w	r8, [sp, #8]
 8014326:	e751      	b.n	80141cc <_dtoa_r+0x794>
 8014328:	2300      	movs	r3, #0
 801432a:	e779      	b.n	8014220 <_dtoa_r+0x7e8>
 801432c:	9b04      	ldr	r3, [sp, #16]
 801432e:	e777      	b.n	8014220 <_dtoa_r+0x7e8>
 8014330:	2300      	movs	r3, #0
 8014332:	9308      	str	r3, [sp, #32]
 8014334:	e779      	b.n	801422a <_dtoa_r+0x7f2>
 8014336:	d093      	beq.n	8014260 <_dtoa_r+0x828>
 8014338:	9a00      	ldr	r2, [sp, #0]
 801433a:	331c      	adds	r3, #28
 801433c:	441a      	add	r2, r3
 801433e:	9200      	str	r2, [sp, #0]
 8014340:	9a06      	ldr	r2, [sp, #24]
 8014342:	441a      	add	r2, r3
 8014344:	441e      	add	r6, r3
 8014346:	9206      	str	r2, [sp, #24]
 8014348:	e78a      	b.n	8014260 <_dtoa_r+0x828>
 801434a:	4603      	mov	r3, r0
 801434c:	e7f4      	b.n	8014338 <_dtoa_r+0x900>
 801434e:	9b03      	ldr	r3, [sp, #12]
 8014350:	2b00      	cmp	r3, #0
 8014352:	46b8      	mov	r8, r7
 8014354:	dc20      	bgt.n	8014398 <_dtoa_r+0x960>
 8014356:	469b      	mov	fp, r3
 8014358:	9b07      	ldr	r3, [sp, #28]
 801435a:	2b02      	cmp	r3, #2
 801435c:	dd1e      	ble.n	801439c <_dtoa_r+0x964>
 801435e:	f1bb 0f00 	cmp.w	fp, #0
 8014362:	f47f adb1 	bne.w	8013ec8 <_dtoa_r+0x490>
 8014366:	4621      	mov	r1, r4
 8014368:	465b      	mov	r3, fp
 801436a:	2205      	movs	r2, #5
 801436c:	4648      	mov	r0, r9
 801436e:	f000 fa95 	bl	801489c <__multadd>
 8014372:	4601      	mov	r1, r0
 8014374:	4604      	mov	r4, r0
 8014376:	9802      	ldr	r0, [sp, #8]
 8014378:	f000 fca0 	bl	8014cbc <__mcmp>
 801437c:	2800      	cmp	r0, #0
 801437e:	f77f ada3 	ble.w	8013ec8 <_dtoa_r+0x490>
 8014382:	4656      	mov	r6, sl
 8014384:	2331      	movs	r3, #49	@ 0x31
 8014386:	f806 3b01 	strb.w	r3, [r6], #1
 801438a:	f108 0801 	add.w	r8, r8, #1
 801438e:	e59f      	b.n	8013ed0 <_dtoa_r+0x498>
 8014390:	9c03      	ldr	r4, [sp, #12]
 8014392:	46b8      	mov	r8, r7
 8014394:	4625      	mov	r5, r4
 8014396:	e7f4      	b.n	8014382 <_dtoa_r+0x94a>
 8014398:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801439c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801439e:	2b00      	cmp	r3, #0
 80143a0:	f000 8101 	beq.w	80145a6 <_dtoa_r+0xb6e>
 80143a4:	2e00      	cmp	r6, #0
 80143a6:	dd05      	ble.n	80143b4 <_dtoa_r+0x97c>
 80143a8:	4629      	mov	r1, r5
 80143aa:	4632      	mov	r2, r6
 80143ac:	4648      	mov	r0, r9
 80143ae:	f000 fc19 	bl	8014be4 <__lshift>
 80143b2:	4605      	mov	r5, r0
 80143b4:	9b08      	ldr	r3, [sp, #32]
 80143b6:	2b00      	cmp	r3, #0
 80143b8:	d05c      	beq.n	8014474 <_dtoa_r+0xa3c>
 80143ba:	6869      	ldr	r1, [r5, #4]
 80143bc:	4648      	mov	r0, r9
 80143be:	f000 fa0b 	bl	80147d8 <_Balloc>
 80143c2:	4606      	mov	r6, r0
 80143c4:	b928      	cbnz	r0, 80143d2 <_dtoa_r+0x99a>
 80143c6:	4b82      	ldr	r3, [pc, #520]	@ (80145d0 <_dtoa_r+0xb98>)
 80143c8:	4602      	mov	r2, r0
 80143ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80143ce:	f7ff bb4a 	b.w	8013a66 <_dtoa_r+0x2e>
 80143d2:	692a      	ldr	r2, [r5, #16]
 80143d4:	3202      	adds	r2, #2
 80143d6:	0092      	lsls	r2, r2, #2
 80143d8:	f105 010c 	add.w	r1, r5, #12
 80143dc:	300c      	adds	r0, #12
 80143de:	f7ff fa92 	bl	8013906 <memcpy>
 80143e2:	2201      	movs	r2, #1
 80143e4:	4631      	mov	r1, r6
 80143e6:	4648      	mov	r0, r9
 80143e8:	f000 fbfc 	bl	8014be4 <__lshift>
 80143ec:	f10a 0301 	add.w	r3, sl, #1
 80143f0:	9300      	str	r3, [sp, #0]
 80143f2:	eb0a 030b 	add.w	r3, sl, fp
 80143f6:	9308      	str	r3, [sp, #32]
 80143f8:	9b04      	ldr	r3, [sp, #16]
 80143fa:	f003 0301 	and.w	r3, r3, #1
 80143fe:	462f      	mov	r7, r5
 8014400:	9306      	str	r3, [sp, #24]
 8014402:	4605      	mov	r5, r0
 8014404:	9b00      	ldr	r3, [sp, #0]
 8014406:	9802      	ldr	r0, [sp, #8]
 8014408:	4621      	mov	r1, r4
 801440a:	f103 3bff 	add.w	fp, r3, #4294967295
 801440e:	f7ff fa88 	bl	8013922 <quorem>
 8014412:	4603      	mov	r3, r0
 8014414:	3330      	adds	r3, #48	@ 0x30
 8014416:	9003      	str	r0, [sp, #12]
 8014418:	4639      	mov	r1, r7
 801441a:	9802      	ldr	r0, [sp, #8]
 801441c:	9309      	str	r3, [sp, #36]	@ 0x24
 801441e:	f000 fc4d 	bl	8014cbc <__mcmp>
 8014422:	462a      	mov	r2, r5
 8014424:	9004      	str	r0, [sp, #16]
 8014426:	4621      	mov	r1, r4
 8014428:	4648      	mov	r0, r9
 801442a:	f000 fc63 	bl	8014cf4 <__mdiff>
 801442e:	68c2      	ldr	r2, [r0, #12]
 8014430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014432:	4606      	mov	r6, r0
 8014434:	bb02      	cbnz	r2, 8014478 <_dtoa_r+0xa40>
 8014436:	4601      	mov	r1, r0
 8014438:	9802      	ldr	r0, [sp, #8]
 801443a:	f000 fc3f 	bl	8014cbc <__mcmp>
 801443e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014440:	4602      	mov	r2, r0
 8014442:	4631      	mov	r1, r6
 8014444:	4648      	mov	r0, r9
 8014446:	920c      	str	r2, [sp, #48]	@ 0x30
 8014448:	9309      	str	r3, [sp, #36]	@ 0x24
 801444a:	f000 fa05 	bl	8014858 <_Bfree>
 801444e:	9b07      	ldr	r3, [sp, #28]
 8014450:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014452:	9e00      	ldr	r6, [sp, #0]
 8014454:	ea42 0103 	orr.w	r1, r2, r3
 8014458:	9b06      	ldr	r3, [sp, #24]
 801445a:	4319      	orrs	r1, r3
 801445c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801445e:	d10d      	bne.n	801447c <_dtoa_r+0xa44>
 8014460:	2b39      	cmp	r3, #57	@ 0x39
 8014462:	d027      	beq.n	80144b4 <_dtoa_r+0xa7c>
 8014464:	9a04      	ldr	r2, [sp, #16]
 8014466:	2a00      	cmp	r2, #0
 8014468:	dd01      	ble.n	801446e <_dtoa_r+0xa36>
 801446a:	9b03      	ldr	r3, [sp, #12]
 801446c:	3331      	adds	r3, #49	@ 0x31
 801446e:	f88b 3000 	strb.w	r3, [fp]
 8014472:	e52e      	b.n	8013ed2 <_dtoa_r+0x49a>
 8014474:	4628      	mov	r0, r5
 8014476:	e7b9      	b.n	80143ec <_dtoa_r+0x9b4>
 8014478:	2201      	movs	r2, #1
 801447a:	e7e2      	b.n	8014442 <_dtoa_r+0xa0a>
 801447c:	9904      	ldr	r1, [sp, #16]
 801447e:	2900      	cmp	r1, #0
 8014480:	db04      	blt.n	801448c <_dtoa_r+0xa54>
 8014482:	9807      	ldr	r0, [sp, #28]
 8014484:	4301      	orrs	r1, r0
 8014486:	9806      	ldr	r0, [sp, #24]
 8014488:	4301      	orrs	r1, r0
 801448a:	d120      	bne.n	80144ce <_dtoa_r+0xa96>
 801448c:	2a00      	cmp	r2, #0
 801448e:	ddee      	ble.n	801446e <_dtoa_r+0xa36>
 8014490:	9902      	ldr	r1, [sp, #8]
 8014492:	9300      	str	r3, [sp, #0]
 8014494:	2201      	movs	r2, #1
 8014496:	4648      	mov	r0, r9
 8014498:	f000 fba4 	bl	8014be4 <__lshift>
 801449c:	4621      	mov	r1, r4
 801449e:	9002      	str	r0, [sp, #8]
 80144a0:	f000 fc0c 	bl	8014cbc <__mcmp>
 80144a4:	2800      	cmp	r0, #0
 80144a6:	9b00      	ldr	r3, [sp, #0]
 80144a8:	dc02      	bgt.n	80144b0 <_dtoa_r+0xa78>
 80144aa:	d1e0      	bne.n	801446e <_dtoa_r+0xa36>
 80144ac:	07da      	lsls	r2, r3, #31
 80144ae:	d5de      	bpl.n	801446e <_dtoa_r+0xa36>
 80144b0:	2b39      	cmp	r3, #57	@ 0x39
 80144b2:	d1da      	bne.n	801446a <_dtoa_r+0xa32>
 80144b4:	2339      	movs	r3, #57	@ 0x39
 80144b6:	f88b 3000 	strb.w	r3, [fp]
 80144ba:	4633      	mov	r3, r6
 80144bc:	461e      	mov	r6, r3
 80144be:	3b01      	subs	r3, #1
 80144c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80144c4:	2a39      	cmp	r2, #57	@ 0x39
 80144c6:	d04e      	beq.n	8014566 <_dtoa_r+0xb2e>
 80144c8:	3201      	adds	r2, #1
 80144ca:	701a      	strb	r2, [r3, #0]
 80144cc:	e501      	b.n	8013ed2 <_dtoa_r+0x49a>
 80144ce:	2a00      	cmp	r2, #0
 80144d0:	dd03      	ble.n	80144da <_dtoa_r+0xaa2>
 80144d2:	2b39      	cmp	r3, #57	@ 0x39
 80144d4:	d0ee      	beq.n	80144b4 <_dtoa_r+0xa7c>
 80144d6:	3301      	adds	r3, #1
 80144d8:	e7c9      	b.n	801446e <_dtoa_r+0xa36>
 80144da:	9a00      	ldr	r2, [sp, #0]
 80144dc:	9908      	ldr	r1, [sp, #32]
 80144de:	f802 3c01 	strb.w	r3, [r2, #-1]
 80144e2:	428a      	cmp	r2, r1
 80144e4:	d028      	beq.n	8014538 <_dtoa_r+0xb00>
 80144e6:	9902      	ldr	r1, [sp, #8]
 80144e8:	2300      	movs	r3, #0
 80144ea:	220a      	movs	r2, #10
 80144ec:	4648      	mov	r0, r9
 80144ee:	f000 f9d5 	bl	801489c <__multadd>
 80144f2:	42af      	cmp	r7, r5
 80144f4:	9002      	str	r0, [sp, #8]
 80144f6:	f04f 0300 	mov.w	r3, #0
 80144fa:	f04f 020a 	mov.w	r2, #10
 80144fe:	4639      	mov	r1, r7
 8014500:	4648      	mov	r0, r9
 8014502:	d107      	bne.n	8014514 <_dtoa_r+0xadc>
 8014504:	f000 f9ca 	bl	801489c <__multadd>
 8014508:	4607      	mov	r7, r0
 801450a:	4605      	mov	r5, r0
 801450c:	9b00      	ldr	r3, [sp, #0]
 801450e:	3301      	adds	r3, #1
 8014510:	9300      	str	r3, [sp, #0]
 8014512:	e777      	b.n	8014404 <_dtoa_r+0x9cc>
 8014514:	f000 f9c2 	bl	801489c <__multadd>
 8014518:	4629      	mov	r1, r5
 801451a:	4607      	mov	r7, r0
 801451c:	2300      	movs	r3, #0
 801451e:	220a      	movs	r2, #10
 8014520:	4648      	mov	r0, r9
 8014522:	f000 f9bb 	bl	801489c <__multadd>
 8014526:	4605      	mov	r5, r0
 8014528:	e7f0      	b.n	801450c <_dtoa_r+0xad4>
 801452a:	f1bb 0f00 	cmp.w	fp, #0
 801452e:	bfcc      	ite	gt
 8014530:	465e      	movgt	r6, fp
 8014532:	2601      	movle	r6, #1
 8014534:	4456      	add	r6, sl
 8014536:	2700      	movs	r7, #0
 8014538:	9902      	ldr	r1, [sp, #8]
 801453a:	9300      	str	r3, [sp, #0]
 801453c:	2201      	movs	r2, #1
 801453e:	4648      	mov	r0, r9
 8014540:	f000 fb50 	bl	8014be4 <__lshift>
 8014544:	4621      	mov	r1, r4
 8014546:	9002      	str	r0, [sp, #8]
 8014548:	f000 fbb8 	bl	8014cbc <__mcmp>
 801454c:	2800      	cmp	r0, #0
 801454e:	dcb4      	bgt.n	80144ba <_dtoa_r+0xa82>
 8014550:	d102      	bne.n	8014558 <_dtoa_r+0xb20>
 8014552:	9b00      	ldr	r3, [sp, #0]
 8014554:	07db      	lsls	r3, r3, #31
 8014556:	d4b0      	bmi.n	80144ba <_dtoa_r+0xa82>
 8014558:	4633      	mov	r3, r6
 801455a:	461e      	mov	r6, r3
 801455c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014560:	2a30      	cmp	r2, #48	@ 0x30
 8014562:	d0fa      	beq.n	801455a <_dtoa_r+0xb22>
 8014564:	e4b5      	b.n	8013ed2 <_dtoa_r+0x49a>
 8014566:	459a      	cmp	sl, r3
 8014568:	d1a8      	bne.n	80144bc <_dtoa_r+0xa84>
 801456a:	2331      	movs	r3, #49	@ 0x31
 801456c:	f108 0801 	add.w	r8, r8, #1
 8014570:	f88a 3000 	strb.w	r3, [sl]
 8014574:	e4ad      	b.n	8013ed2 <_dtoa_r+0x49a>
 8014576:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014578:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80145d4 <_dtoa_r+0xb9c>
 801457c:	b11b      	cbz	r3, 8014586 <_dtoa_r+0xb4e>
 801457e:	f10a 0308 	add.w	r3, sl, #8
 8014582:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8014584:	6013      	str	r3, [r2, #0]
 8014586:	4650      	mov	r0, sl
 8014588:	b017      	add	sp, #92	@ 0x5c
 801458a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801458e:	9b07      	ldr	r3, [sp, #28]
 8014590:	2b01      	cmp	r3, #1
 8014592:	f77f ae2e 	ble.w	80141f2 <_dtoa_r+0x7ba>
 8014596:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014598:	9308      	str	r3, [sp, #32]
 801459a:	2001      	movs	r0, #1
 801459c:	e64d      	b.n	801423a <_dtoa_r+0x802>
 801459e:	f1bb 0f00 	cmp.w	fp, #0
 80145a2:	f77f aed9 	ble.w	8014358 <_dtoa_r+0x920>
 80145a6:	4656      	mov	r6, sl
 80145a8:	9802      	ldr	r0, [sp, #8]
 80145aa:	4621      	mov	r1, r4
 80145ac:	f7ff f9b9 	bl	8013922 <quorem>
 80145b0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80145b4:	f806 3b01 	strb.w	r3, [r6], #1
 80145b8:	eba6 020a 	sub.w	r2, r6, sl
 80145bc:	4593      	cmp	fp, r2
 80145be:	ddb4      	ble.n	801452a <_dtoa_r+0xaf2>
 80145c0:	9902      	ldr	r1, [sp, #8]
 80145c2:	2300      	movs	r3, #0
 80145c4:	220a      	movs	r2, #10
 80145c6:	4648      	mov	r0, r9
 80145c8:	f000 f968 	bl	801489c <__multadd>
 80145cc:	9002      	str	r0, [sp, #8]
 80145ce:	e7eb      	b.n	80145a8 <_dtoa_r+0xb70>
 80145d0:	08015db8 	.word	0x08015db8
 80145d4:	08015d3c 	.word	0x08015d3c

080145d8 <_free_r>:
 80145d8:	b538      	push	{r3, r4, r5, lr}
 80145da:	4605      	mov	r5, r0
 80145dc:	2900      	cmp	r1, #0
 80145de:	d041      	beq.n	8014664 <_free_r+0x8c>
 80145e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80145e4:	1f0c      	subs	r4, r1, #4
 80145e6:	2b00      	cmp	r3, #0
 80145e8:	bfb8      	it	lt
 80145ea:	18e4      	addlt	r4, r4, r3
 80145ec:	f000 f8e8 	bl	80147c0 <__malloc_lock>
 80145f0:	4a1d      	ldr	r2, [pc, #116]	@ (8014668 <_free_r+0x90>)
 80145f2:	6813      	ldr	r3, [r2, #0]
 80145f4:	b933      	cbnz	r3, 8014604 <_free_r+0x2c>
 80145f6:	6063      	str	r3, [r4, #4]
 80145f8:	6014      	str	r4, [r2, #0]
 80145fa:	4628      	mov	r0, r5
 80145fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014600:	f000 b8e4 	b.w	80147cc <__malloc_unlock>
 8014604:	42a3      	cmp	r3, r4
 8014606:	d908      	bls.n	801461a <_free_r+0x42>
 8014608:	6820      	ldr	r0, [r4, #0]
 801460a:	1821      	adds	r1, r4, r0
 801460c:	428b      	cmp	r3, r1
 801460e:	bf01      	itttt	eq
 8014610:	6819      	ldreq	r1, [r3, #0]
 8014612:	685b      	ldreq	r3, [r3, #4]
 8014614:	1809      	addeq	r1, r1, r0
 8014616:	6021      	streq	r1, [r4, #0]
 8014618:	e7ed      	b.n	80145f6 <_free_r+0x1e>
 801461a:	461a      	mov	r2, r3
 801461c:	685b      	ldr	r3, [r3, #4]
 801461e:	b10b      	cbz	r3, 8014624 <_free_r+0x4c>
 8014620:	42a3      	cmp	r3, r4
 8014622:	d9fa      	bls.n	801461a <_free_r+0x42>
 8014624:	6811      	ldr	r1, [r2, #0]
 8014626:	1850      	adds	r0, r2, r1
 8014628:	42a0      	cmp	r0, r4
 801462a:	d10b      	bne.n	8014644 <_free_r+0x6c>
 801462c:	6820      	ldr	r0, [r4, #0]
 801462e:	4401      	add	r1, r0
 8014630:	1850      	adds	r0, r2, r1
 8014632:	4283      	cmp	r3, r0
 8014634:	6011      	str	r1, [r2, #0]
 8014636:	d1e0      	bne.n	80145fa <_free_r+0x22>
 8014638:	6818      	ldr	r0, [r3, #0]
 801463a:	685b      	ldr	r3, [r3, #4]
 801463c:	6053      	str	r3, [r2, #4]
 801463e:	4408      	add	r0, r1
 8014640:	6010      	str	r0, [r2, #0]
 8014642:	e7da      	b.n	80145fa <_free_r+0x22>
 8014644:	d902      	bls.n	801464c <_free_r+0x74>
 8014646:	230c      	movs	r3, #12
 8014648:	602b      	str	r3, [r5, #0]
 801464a:	e7d6      	b.n	80145fa <_free_r+0x22>
 801464c:	6820      	ldr	r0, [r4, #0]
 801464e:	1821      	adds	r1, r4, r0
 8014650:	428b      	cmp	r3, r1
 8014652:	bf04      	itt	eq
 8014654:	6819      	ldreq	r1, [r3, #0]
 8014656:	685b      	ldreq	r3, [r3, #4]
 8014658:	6063      	str	r3, [r4, #4]
 801465a:	bf04      	itt	eq
 801465c:	1809      	addeq	r1, r1, r0
 801465e:	6021      	streq	r1, [r4, #0]
 8014660:	6054      	str	r4, [r2, #4]
 8014662:	e7ca      	b.n	80145fa <_free_r+0x22>
 8014664:	bd38      	pop	{r3, r4, r5, pc}
 8014666:	bf00      	nop
 8014668:	20006c80 	.word	0x20006c80

0801466c <malloc>:
 801466c:	4b02      	ldr	r3, [pc, #8]	@ (8014678 <malloc+0xc>)
 801466e:	4601      	mov	r1, r0
 8014670:	6818      	ldr	r0, [r3, #0]
 8014672:	f000 b825 	b.w	80146c0 <_malloc_r>
 8014676:	bf00      	nop
 8014678:	20000110 	.word	0x20000110

0801467c <sbrk_aligned>:
 801467c:	b570      	push	{r4, r5, r6, lr}
 801467e:	4e0f      	ldr	r6, [pc, #60]	@ (80146bc <sbrk_aligned+0x40>)
 8014680:	460c      	mov	r4, r1
 8014682:	6831      	ldr	r1, [r6, #0]
 8014684:	4605      	mov	r5, r0
 8014686:	b911      	cbnz	r1, 801468e <sbrk_aligned+0x12>
 8014688:	f000 fccc 	bl	8015024 <_sbrk_r>
 801468c:	6030      	str	r0, [r6, #0]
 801468e:	4621      	mov	r1, r4
 8014690:	4628      	mov	r0, r5
 8014692:	f000 fcc7 	bl	8015024 <_sbrk_r>
 8014696:	1c43      	adds	r3, r0, #1
 8014698:	d103      	bne.n	80146a2 <sbrk_aligned+0x26>
 801469a:	f04f 34ff 	mov.w	r4, #4294967295
 801469e:	4620      	mov	r0, r4
 80146a0:	bd70      	pop	{r4, r5, r6, pc}
 80146a2:	1cc4      	adds	r4, r0, #3
 80146a4:	f024 0403 	bic.w	r4, r4, #3
 80146a8:	42a0      	cmp	r0, r4
 80146aa:	d0f8      	beq.n	801469e <sbrk_aligned+0x22>
 80146ac:	1a21      	subs	r1, r4, r0
 80146ae:	4628      	mov	r0, r5
 80146b0:	f000 fcb8 	bl	8015024 <_sbrk_r>
 80146b4:	3001      	adds	r0, #1
 80146b6:	d1f2      	bne.n	801469e <sbrk_aligned+0x22>
 80146b8:	e7ef      	b.n	801469a <sbrk_aligned+0x1e>
 80146ba:	bf00      	nop
 80146bc:	20006c7c 	.word	0x20006c7c

080146c0 <_malloc_r>:
 80146c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80146c4:	1ccd      	adds	r5, r1, #3
 80146c6:	f025 0503 	bic.w	r5, r5, #3
 80146ca:	3508      	adds	r5, #8
 80146cc:	2d0c      	cmp	r5, #12
 80146ce:	bf38      	it	cc
 80146d0:	250c      	movcc	r5, #12
 80146d2:	2d00      	cmp	r5, #0
 80146d4:	4606      	mov	r6, r0
 80146d6:	db01      	blt.n	80146dc <_malloc_r+0x1c>
 80146d8:	42a9      	cmp	r1, r5
 80146da:	d904      	bls.n	80146e6 <_malloc_r+0x26>
 80146dc:	230c      	movs	r3, #12
 80146de:	6033      	str	r3, [r6, #0]
 80146e0:	2000      	movs	r0, #0
 80146e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80146e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80147bc <_malloc_r+0xfc>
 80146ea:	f000 f869 	bl	80147c0 <__malloc_lock>
 80146ee:	f8d8 3000 	ldr.w	r3, [r8]
 80146f2:	461c      	mov	r4, r3
 80146f4:	bb44      	cbnz	r4, 8014748 <_malloc_r+0x88>
 80146f6:	4629      	mov	r1, r5
 80146f8:	4630      	mov	r0, r6
 80146fa:	f7ff ffbf 	bl	801467c <sbrk_aligned>
 80146fe:	1c43      	adds	r3, r0, #1
 8014700:	4604      	mov	r4, r0
 8014702:	d158      	bne.n	80147b6 <_malloc_r+0xf6>
 8014704:	f8d8 4000 	ldr.w	r4, [r8]
 8014708:	4627      	mov	r7, r4
 801470a:	2f00      	cmp	r7, #0
 801470c:	d143      	bne.n	8014796 <_malloc_r+0xd6>
 801470e:	2c00      	cmp	r4, #0
 8014710:	d04b      	beq.n	80147aa <_malloc_r+0xea>
 8014712:	6823      	ldr	r3, [r4, #0]
 8014714:	4639      	mov	r1, r7
 8014716:	4630      	mov	r0, r6
 8014718:	eb04 0903 	add.w	r9, r4, r3
 801471c:	f000 fc82 	bl	8015024 <_sbrk_r>
 8014720:	4581      	cmp	r9, r0
 8014722:	d142      	bne.n	80147aa <_malloc_r+0xea>
 8014724:	6821      	ldr	r1, [r4, #0]
 8014726:	1a6d      	subs	r5, r5, r1
 8014728:	4629      	mov	r1, r5
 801472a:	4630      	mov	r0, r6
 801472c:	f7ff ffa6 	bl	801467c <sbrk_aligned>
 8014730:	3001      	adds	r0, #1
 8014732:	d03a      	beq.n	80147aa <_malloc_r+0xea>
 8014734:	6823      	ldr	r3, [r4, #0]
 8014736:	442b      	add	r3, r5
 8014738:	6023      	str	r3, [r4, #0]
 801473a:	f8d8 3000 	ldr.w	r3, [r8]
 801473e:	685a      	ldr	r2, [r3, #4]
 8014740:	bb62      	cbnz	r2, 801479c <_malloc_r+0xdc>
 8014742:	f8c8 7000 	str.w	r7, [r8]
 8014746:	e00f      	b.n	8014768 <_malloc_r+0xa8>
 8014748:	6822      	ldr	r2, [r4, #0]
 801474a:	1b52      	subs	r2, r2, r5
 801474c:	d420      	bmi.n	8014790 <_malloc_r+0xd0>
 801474e:	2a0b      	cmp	r2, #11
 8014750:	d917      	bls.n	8014782 <_malloc_r+0xc2>
 8014752:	1961      	adds	r1, r4, r5
 8014754:	42a3      	cmp	r3, r4
 8014756:	6025      	str	r5, [r4, #0]
 8014758:	bf18      	it	ne
 801475a:	6059      	strne	r1, [r3, #4]
 801475c:	6863      	ldr	r3, [r4, #4]
 801475e:	bf08      	it	eq
 8014760:	f8c8 1000 	streq.w	r1, [r8]
 8014764:	5162      	str	r2, [r4, r5]
 8014766:	604b      	str	r3, [r1, #4]
 8014768:	4630      	mov	r0, r6
 801476a:	f000 f82f 	bl	80147cc <__malloc_unlock>
 801476e:	f104 000b 	add.w	r0, r4, #11
 8014772:	1d23      	adds	r3, r4, #4
 8014774:	f020 0007 	bic.w	r0, r0, #7
 8014778:	1ac2      	subs	r2, r0, r3
 801477a:	bf1c      	itt	ne
 801477c:	1a1b      	subne	r3, r3, r0
 801477e:	50a3      	strne	r3, [r4, r2]
 8014780:	e7af      	b.n	80146e2 <_malloc_r+0x22>
 8014782:	6862      	ldr	r2, [r4, #4]
 8014784:	42a3      	cmp	r3, r4
 8014786:	bf0c      	ite	eq
 8014788:	f8c8 2000 	streq.w	r2, [r8]
 801478c:	605a      	strne	r2, [r3, #4]
 801478e:	e7eb      	b.n	8014768 <_malloc_r+0xa8>
 8014790:	4623      	mov	r3, r4
 8014792:	6864      	ldr	r4, [r4, #4]
 8014794:	e7ae      	b.n	80146f4 <_malloc_r+0x34>
 8014796:	463c      	mov	r4, r7
 8014798:	687f      	ldr	r7, [r7, #4]
 801479a:	e7b6      	b.n	801470a <_malloc_r+0x4a>
 801479c:	461a      	mov	r2, r3
 801479e:	685b      	ldr	r3, [r3, #4]
 80147a0:	42a3      	cmp	r3, r4
 80147a2:	d1fb      	bne.n	801479c <_malloc_r+0xdc>
 80147a4:	2300      	movs	r3, #0
 80147a6:	6053      	str	r3, [r2, #4]
 80147a8:	e7de      	b.n	8014768 <_malloc_r+0xa8>
 80147aa:	230c      	movs	r3, #12
 80147ac:	6033      	str	r3, [r6, #0]
 80147ae:	4630      	mov	r0, r6
 80147b0:	f000 f80c 	bl	80147cc <__malloc_unlock>
 80147b4:	e794      	b.n	80146e0 <_malloc_r+0x20>
 80147b6:	6005      	str	r5, [r0, #0]
 80147b8:	e7d6      	b.n	8014768 <_malloc_r+0xa8>
 80147ba:	bf00      	nop
 80147bc:	20006c80 	.word	0x20006c80

080147c0 <__malloc_lock>:
 80147c0:	4801      	ldr	r0, [pc, #4]	@ (80147c8 <__malloc_lock+0x8>)
 80147c2:	f7ff b89e 	b.w	8013902 <__retarget_lock_acquire_recursive>
 80147c6:	bf00      	nop
 80147c8:	20006c78 	.word	0x20006c78

080147cc <__malloc_unlock>:
 80147cc:	4801      	ldr	r0, [pc, #4]	@ (80147d4 <__malloc_unlock+0x8>)
 80147ce:	f7ff b899 	b.w	8013904 <__retarget_lock_release_recursive>
 80147d2:	bf00      	nop
 80147d4:	20006c78 	.word	0x20006c78

080147d8 <_Balloc>:
 80147d8:	b570      	push	{r4, r5, r6, lr}
 80147da:	69c6      	ldr	r6, [r0, #28]
 80147dc:	4604      	mov	r4, r0
 80147de:	460d      	mov	r5, r1
 80147e0:	b976      	cbnz	r6, 8014800 <_Balloc+0x28>
 80147e2:	2010      	movs	r0, #16
 80147e4:	f7ff ff42 	bl	801466c <malloc>
 80147e8:	4602      	mov	r2, r0
 80147ea:	61e0      	str	r0, [r4, #28]
 80147ec:	b920      	cbnz	r0, 80147f8 <_Balloc+0x20>
 80147ee:	4b18      	ldr	r3, [pc, #96]	@ (8014850 <_Balloc+0x78>)
 80147f0:	4818      	ldr	r0, [pc, #96]	@ (8014854 <_Balloc+0x7c>)
 80147f2:	216b      	movs	r1, #107	@ 0x6b
 80147f4:	f000 fc26 	bl	8015044 <__assert_func>
 80147f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80147fc:	6006      	str	r6, [r0, #0]
 80147fe:	60c6      	str	r6, [r0, #12]
 8014800:	69e6      	ldr	r6, [r4, #28]
 8014802:	68f3      	ldr	r3, [r6, #12]
 8014804:	b183      	cbz	r3, 8014828 <_Balloc+0x50>
 8014806:	69e3      	ldr	r3, [r4, #28]
 8014808:	68db      	ldr	r3, [r3, #12]
 801480a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801480e:	b9b8      	cbnz	r0, 8014840 <_Balloc+0x68>
 8014810:	2101      	movs	r1, #1
 8014812:	fa01 f605 	lsl.w	r6, r1, r5
 8014816:	1d72      	adds	r2, r6, #5
 8014818:	0092      	lsls	r2, r2, #2
 801481a:	4620      	mov	r0, r4
 801481c:	f000 fc30 	bl	8015080 <_calloc_r>
 8014820:	b160      	cbz	r0, 801483c <_Balloc+0x64>
 8014822:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8014826:	e00e      	b.n	8014846 <_Balloc+0x6e>
 8014828:	2221      	movs	r2, #33	@ 0x21
 801482a:	2104      	movs	r1, #4
 801482c:	4620      	mov	r0, r4
 801482e:	f000 fc27 	bl	8015080 <_calloc_r>
 8014832:	69e3      	ldr	r3, [r4, #28]
 8014834:	60f0      	str	r0, [r6, #12]
 8014836:	68db      	ldr	r3, [r3, #12]
 8014838:	2b00      	cmp	r3, #0
 801483a:	d1e4      	bne.n	8014806 <_Balloc+0x2e>
 801483c:	2000      	movs	r0, #0
 801483e:	bd70      	pop	{r4, r5, r6, pc}
 8014840:	6802      	ldr	r2, [r0, #0]
 8014842:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014846:	2300      	movs	r3, #0
 8014848:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801484c:	e7f7      	b.n	801483e <_Balloc+0x66>
 801484e:	bf00      	nop
 8014850:	08015d49 	.word	0x08015d49
 8014854:	08015dc9 	.word	0x08015dc9

08014858 <_Bfree>:
 8014858:	b570      	push	{r4, r5, r6, lr}
 801485a:	69c6      	ldr	r6, [r0, #28]
 801485c:	4605      	mov	r5, r0
 801485e:	460c      	mov	r4, r1
 8014860:	b976      	cbnz	r6, 8014880 <_Bfree+0x28>
 8014862:	2010      	movs	r0, #16
 8014864:	f7ff ff02 	bl	801466c <malloc>
 8014868:	4602      	mov	r2, r0
 801486a:	61e8      	str	r0, [r5, #28]
 801486c:	b920      	cbnz	r0, 8014878 <_Bfree+0x20>
 801486e:	4b09      	ldr	r3, [pc, #36]	@ (8014894 <_Bfree+0x3c>)
 8014870:	4809      	ldr	r0, [pc, #36]	@ (8014898 <_Bfree+0x40>)
 8014872:	218f      	movs	r1, #143	@ 0x8f
 8014874:	f000 fbe6 	bl	8015044 <__assert_func>
 8014878:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801487c:	6006      	str	r6, [r0, #0]
 801487e:	60c6      	str	r6, [r0, #12]
 8014880:	b13c      	cbz	r4, 8014892 <_Bfree+0x3a>
 8014882:	69eb      	ldr	r3, [r5, #28]
 8014884:	6862      	ldr	r2, [r4, #4]
 8014886:	68db      	ldr	r3, [r3, #12]
 8014888:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801488c:	6021      	str	r1, [r4, #0]
 801488e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8014892:	bd70      	pop	{r4, r5, r6, pc}
 8014894:	08015d49 	.word	0x08015d49
 8014898:	08015dc9 	.word	0x08015dc9

0801489c <__multadd>:
 801489c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80148a0:	690d      	ldr	r5, [r1, #16]
 80148a2:	4607      	mov	r7, r0
 80148a4:	460c      	mov	r4, r1
 80148a6:	461e      	mov	r6, r3
 80148a8:	f101 0c14 	add.w	ip, r1, #20
 80148ac:	2000      	movs	r0, #0
 80148ae:	f8dc 3000 	ldr.w	r3, [ip]
 80148b2:	b299      	uxth	r1, r3
 80148b4:	fb02 6101 	mla	r1, r2, r1, r6
 80148b8:	0c1e      	lsrs	r6, r3, #16
 80148ba:	0c0b      	lsrs	r3, r1, #16
 80148bc:	fb02 3306 	mla	r3, r2, r6, r3
 80148c0:	b289      	uxth	r1, r1
 80148c2:	3001      	adds	r0, #1
 80148c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80148c8:	4285      	cmp	r5, r0
 80148ca:	f84c 1b04 	str.w	r1, [ip], #4
 80148ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80148d2:	dcec      	bgt.n	80148ae <__multadd+0x12>
 80148d4:	b30e      	cbz	r6, 801491a <__multadd+0x7e>
 80148d6:	68a3      	ldr	r3, [r4, #8]
 80148d8:	42ab      	cmp	r3, r5
 80148da:	dc19      	bgt.n	8014910 <__multadd+0x74>
 80148dc:	6861      	ldr	r1, [r4, #4]
 80148de:	4638      	mov	r0, r7
 80148e0:	3101      	adds	r1, #1
 80148e2:	f7ff ff79 	bl	80147d8 <_Balloc>
 80148e6:	4680      	mov	r8, r0
 80148e8:	b928      	cbnz	r0, 80148f6 <__multadd+0x5a>
 80148ea:	4602      	mov	r2, r0
 80148ec:	4b0c      	ldr	r3, [pc, #48]	@ (8014920 <__multadd+0x84>)
 80148ee:	480d      	ldr	r0, [pc, #52]	@ (8014924 <__multadd+0x88>)
 80148f0:	21ba      	movs	r1, #186	@ 0xba
 80148f2:	f000 fba7 	bl	8015044 <__assert_func>
 80148f6:	6922      	ldr	r2, [r4, #16]
 80148f8:	3202      	adds	r2, #2
 80148fa:	f104 010c 	add.w	r1, r4, #12
 80148fe:	0092      	lsls	r2, r2, #2
 8014900:	300c      	adds	r0, #12
 8014902:	f7ff f800 	bl	8013906 <memcpy>
 8014906:	4621      	mov	r1, r4
 8014908:	4638      	mov	r0, r7
 801490a:	f7ff ffa5 	bl	8014858 <_Bfree>
 801490e:	4644      	mov	r4, r8
 8014910:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014914:	3501      	adds	r5, #1
 8014916:	615e      	str	r6, [r3, #20]
 8014918:	6125      	str	r5, [r4, #16]
 801491a:	4620      	mov	r0, r4
 801491c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014920:	08015db8 	.word	0x08015db8
 8014924:	08015dc9 	.word	0x08015dc9

08014928 <__hi0bits>:
 8014928:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801492c:	4603      	mov	r3, r0
 801492e:	bf36      	itet	cc
 8014930:	0403      	lslcc	r3, r0, #16
 8014932:	2000      	movcs	r0, #0
 8014934:	2010      	movcc	r0, #16
 8014936:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801493a:	bf3c      	itt	cc
 801493c:	021b      	lslcc	r3, r3, #8
 801493e:	3008      	addcc	r0, #8
 8014940:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014944:	bf3c      	itt	cc
 8014946:	011b      	lslcc	r3, r3, #4
 8014948:	3004      	addcc	r0, #4
 801494a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801494e:	bf3c      	itt	cc
 8014950:	009b      	lslcc	r3, r3, #2
 8014952:	3002      	addcc	r0, #2
 8014954:	2b00      	cmp	r3, #0
 8014956:	db05      	blt.n	8014964 <__hi0bits+0x3c>
 8014958:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801495c:	f100 0001 	add.w	r0, r0, #1
 8014960:	bf08      	it	eq
 8014962:	2020      	moveq	r0, #32
 8014964:	4770      	bx	lr

08014966 <__lo0bits>:
 8014966:	6803      	ldr	r3, [r0, #0]
 8014968:	4602      	mov	r2, r0
 801496a:	f013 0007 	ands.w	r0, r3, #7
 801496e:	d00b      	beq.n	8014988 <__lo0bits+0x22>
 8014970:	07d9      	lsls	r1, r3, #31
 8014972:	d421      	bmi.n	80149b8 <__lo0bits+0x52>
 8014974:	0798      	lsls	r0, r3, #30
 8014976:	bf49      	itett	mi
 8014978:	085b      	lsrmi	r3, r3, #1
 801497a:	089b      	lsrpl	r3, r3, #2
 801497c:	2001      	movmi	r0, #1
 801497e:	6013      	strmi	r3, [r2, #0]
 8014980:	bf5c      	itt	pl
 8014982:	6013      	strpl	r3, [r2, #0]
 8014984:	2002      	movpl	r0, #2
 8014986:	4770      	bx	lr
 8014988:	b299      	uxth	r1, r3
 801498a:	b909      	cbnz	r1, 8014990 <__lo0bits+0x2a>
 801498c:	0c1b      	lsrs	r3, r3, #16
 801498e:	2010      	movs	r0, #16
 8014990:	b2d9      	uxtb	r1, r3
 8014992:	b909      	cbnz	r1, 8014998 <__lo0bits+0x32>
 8014994:	3008      	adds	r0, #8
 8014996:	0a1b      	lsrs	r3, r3, #8
 8014998:	0719      	lsls	r1, r3, #28
 801499a:	bf04      	itt	eq
 801499c:	091b      	lsreq	r3, r3, #4
 801499e:	3004      	addeq	r0, #4
 80149a0:	0799      	lsls	r1, r3, #30
 80149a2:	bf04      	itt	eq
 80149a4:	089b      	lsreq	r3, r3, #2
 80149a6:	3002      	addeq	r0, #2
 80149a8:	07d9      	lsls	r1, r3, #31
 80149aa:	d403      	bmi.n	80149b4 <__lo0bits+0x4e>
 80149ac:	085b      	lsrs	r3, r3, #1
 80149ae:	f100 0001 	add.w	r0, r0, #1
 80149b2:	d003      	beq.n	80149bc <__lo0bits+0x56>
 80149b4:	6013      	str	r3, [r2, #0]
 80149b6:	4770      	bx	lr
 80149b8:	2000      	movs	r0, #0
 80149ba:	4770      	bx	lr
 80149bc:	2020      	movs	r0, #32
 80149be:	4770      	bx	lr

080149c0 <__i2b>:
 80149c0:	b510      	push	{r4, lr}
 80149c2:	460c      	mov	r4, r1
 80149c4:	2101      	movs	r1, #1
 80149c6:	f7ff ff07 	bl	80147d8 <_Balloc>
 80149ca:	4602      	mov	r2, r0
 80149cc:	b928      	cbnz	r0, 80149da <__i2b+0x1a>
 80149ce:	4b05      	ldr	r3, [pc, #20]	@ (80149e4 <__i2b+0x24>)
 80149d0:	4805      	ldr	r0, [pc, #20]	@ (80149e8 <__i2b+0x28>)
 80149d2:	f240 1145 	movw	r1, #325	@ 0x145
 80149d6:	f000 fb35 	bl	8015044 <__assert_func>
 80149da:	2301      	movs	r3, #1
 80149dc:	6144      	str	r4, [r0, #20]
 80149de:	6103      	str	r3, [r0, #16]
 80149e0:	bd10      	pop	{r4, pc}
 80149e2:	bf00      	nop
 80149e4:	08015db8 	.word	0x08015db8
 80149e8:	08015dc9 	.word	0x08015dc9

080149ec <__multiply>:
 80149ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149f0:	4617      	mov	r7, r2
 80149f2:	690a      	ldr	r2, [r1, #16]
 80149f4:	693b      	ldr	r3, [r7, #16]
 80149f6:	429a      	cmp	r2, r3
 80149f8:	bfa8      	it	ge
 80149fa:	463b      	movge	r3, r7
 80149fc:	4689      	mov	r9, r1
 80149fe:	bfa4      	itt	ge
 8014a00:	460f      	movge	r7, r1
 8014a02:	4699      	movge	r9, r3
 8014a04:	693d      	ldr	r5, [r7, #16]
 8014a06:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8014a0a:	68bb      	ldr	r3, [r7, #8]
 8014a0c:	6879      	ldr	r1, [r7, #4]
 8014a0e:	eb05 060a 	add.w	r6, r5, sl
 8014a12:	42b3      	cmp	r3, r6
 8014a14:	b085      	sub	sp, #20
 8014a16:	bfb8      	it	lt
 8014a18:	3101      	addlt	r1, #1
 8014a1a:	f7ff fedd 	bl	80147d8 <_Balloc>
 8014a1e:	b930      	cbnz	r0, 8014a2e <__multiply+0x42>
 8014a20:	4602      	mov	r2, r0
 8014a22:	4b41      	ldr	r3, [pc, #260]	@ (8014b28 <__multiply+0x13c>)
 8014a24:	4841      	ldr	r0, [pc, #260]	@ (8014b2c <__multiply+0x140>)
 8014a26:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8014a2a:	f000 fb0b 	bl	8015044 <__assert_func>
 8014a2e:	f100 0414 	add.w	r4, r0, #20
 8014a32:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8014a36:	4623      	mov	r3, r4
 8014a38:	2200      	movs	r2, #0
 8014a3a:	4573      	cmp	r3, lr
 8014a3c:	d320      	bcc.n	8014a80 <__multiply+0x94>
 8014a3e:	f107 0814 	add.w	r8, r7, #20
 8014a42:	f109 0114 	add.w	r1, r9, #20
 8014a46:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8014a4a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8014a4e:	9302      	str	r3, [sp, #8]
 8014a50:	1beb      	subs	r3, r5, r7
 8014a52:	3b15      	subs	r3, #21
 8014a54:	f023 0303 	bic.w	r3, r3, #3
 8014a58:	3304      	adds	r3, #4
 8014a5a:	3715      	adds	r7, #21
 8014a5c:	42bd      	cmp	r5, r7
 8014a5e:	bf38      	it	cc
 8014a60:	2304      	movcc	r3, #4
 8014a62:	9301      	str	r3, [sp, #4]
 8014a64:	9b02      	ldr	r3, [sp, #8]
 8014a66:	9103      	str	r1, [sp, #12]
 8014a68:	428b      	cmp	r3, r1
 8014a6a:	d80c      	bhi.n	8014a86 <__multiply+0x9a>
 8014a6c:	2e00      	cmp	r6, #0
 8014a6e:	dd03      	ble.n	8014a78 <__multiply+0x8c>
 8014a70:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014a74:	2b00      	cmp	r3, #0
 8014a76:	d055      	beq.n	8014b24 <__multiply+0x138>
 8014a78:	6106      	str	r6, [r0, #16]
 8014a7a:	b005      	add	sp, #20
 8014a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a80:	f843 2b04 	str.w	r2, [r3], #4
 8014a84:	e7d9      	b.n	8014a3a <__multiply+0x4e>
 8014a86:	f8b1 a000 	ldrh.w	sl, [r1]
 8014a8a:	f1ba 0f00 	cmp.w	sl, #0
 8014a8e:	d01f      	beq.n	8014ad0 <__multiply+0xe4>
 8014a90:	46c4      	mov	ip, r8
 8014a92:	46a1      	mov	r9, r4
 8014a94:	2700      	movs	r7, #0
 8014a96:	f85c 2b04 	ldr.w	r2, [ip], #4
 8014a9a:	f8d9 3000 	ldr.w	r3, [r9]
 8014a9e:	fa1f fb82 	uxth.w	fp, r2
 8014aa2:	b29b      	uxth	r3, r3
 8014aa4:	fb0a 330b 	mla	r3, sl, fp, r3
 8014aa8:	443b      	add	r3, r7
 8014aaa:	f8d9 7000 	ldr.w	r7, [r9]
 8014aae:	0c12      	lsrs	r2, r2, #16
 8014ab0:	0c3f      	lsrs	r7, r7, #16
 8014ab2:	fb0a 7202 	mla	r2, sl, r2, r7
 8014ab6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8014aba:	b29b      	uxth	r3, r3
 8014abc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014ac0:	4565      	cmp	r5, ip
 8014ac2:	f849 3b04 	str.w	r3, [r9], #4
 8014ac6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8014aca:	d8e4      	bhi.n	8014a96 <__multiply+0xaa>
 8014acc:	9b01      	ldr	r3, [sp, #4]
 8014ace:	50e7      	str	r7, [r4, r3]
 8014ad0:	9b03      	ldr	r3, [sp, #12]
 8014ad2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8014ad6:	3104      	adds	r1, #4
 8014ad8:	f1b9 0f00 	cmp.w	r9, #0
 8014adc:	d020      	beq.n	8014b20 <__multiply+0x134>
 8014ade:	6823      	ldr	r3, [r4, #0]
 8014ae0:	4647      	mov	r7, r8
 8014ae2:	46a4      	mov	ip, r4
 8014ae4:	f04f 0a00 	mov.w	sl, #0
 8014ae8:	f8b7 b000 	ldrh.w	fp, [r7]
 8014aec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8014af0:	fb09 220b 	mla	r2, r9, fp, r2
 8014af4:	4452      	add	r2, sl
 8014af6:	b29b      	uxth	r3, r3
 8014af8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014afc:	f84c 3b04 	str.w	r3, [ip], #4
 8014b00:	f857 3b04 	ldr.w	r3, [r7], #4
 8014b04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014b08:	f8bc 3000 	ldrh.w	r3, [ip]
 8014b0c:	fb09 330a 	mla	r3, r9, sl, r3
 8014b10:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8014b14:	42bd      	cmp	r5, r7
 8014b16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014b1a:	d8e5      	bhi.n	8014ae8 <__multiply+0xfc>
 8014b1c:	9a01      	ldr	r2, [sp, #4]
 8014b1e:	50a3      	str	r3, [r4, r2]
 8014b20:	3404      	adds	r4, #4
 8014b22:	e79f      	b.n	8014a64 <__multiply+0x78>
 8014b24:	3e01      	subs	r6, #1
 8014b26:	e7a1      	b.n	8014a6c <__multiply+0x80>
 8014b28:	08015db8 	.word	0x08015db8
 8014b2c:	08015dc9 	.word	0x08015dc9

08014b30 <__pow5mult>:
 8014b30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014b34:	4615      	mov	r5, r2
 8014b36:	f012 0203 	ands.w	r2, r2, #3
 8014b3a:	4607      	mov	r7, r0
 8014b3c:	460e      	mov	r6, r1
 8014b3e:	d007      	beq.n	8014b50 <__pow5mult+0x20>
 8014b40:	4c25      	ldr	r4, [pc, #148]	@ (8014bd8 <__pow5mult+0xa8>)
 8014b42:	3a01      	subs	r2, #1
 8014b44:	2300      	movs	r3, #0
 8014b46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014b4a:	f7ff fea7 	bl	801489c <__multadd>
 8014b4e:	4606      	mov	r6, r0
 8014b50:	10ad      	asrs	r5, r5, #2
 8014b52:	d03d      	beq.n	8014bd0 <__pow5mult+0xa0>
 8014b54:	69fc      	ldr	r4, [r7, #28]
 8014b56:	b97c      	cbnz	r4, 8014b78 <__pow5mult+0x48>
 8014b58:	2010      	movs	r0, #16
 8014b5a:	f7ff fd87 	bl	801466c <malloc>
 8014b5e:	4602      	mov	r2, r0
 8014b60:	61f8      	str	r0, [r7, #28]
 8014b62:	b928      	cbnz	r0, 8014b70 <__pow5mult+0x40>
 8014b64:	4b1d      	ldr	r3, [pc, #116]	@ (8014bdc <__pow5mult+0xac>)
 8014b66:	481e      	ldr	r0, [pc, #120]	@ (8014be0 <__pow5mult+0xb0>)
 8014b68:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8014b6c:	f000 fa6a 	bl	8015044 <__assert_func>
 8014b70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014b74:	6004      	str	r4, [r0, #0]
 8014b76:	60c4      	str	r4, [r0, #12]
 8014b78:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8014b7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014b80:	b94c      	cbnz	r4, 8014b96 <__pow5mult+0x66>
 8014b82:	f240 2171 	movw	r1, #625	@ 0x271
 8014b86:	4638      	mov	r0, r7
 8014b88:	f7ff ff1a 	bl	80149c0 <__i2b>
 8014b8c:	2300      	movs	r3, #0
 8014b8e:	f8c8 0008 	str.w	r0, [r8, #8]
 8014b92:	4604      	mov	r4, r0
 8014b94:	6003      	str	r3, [r0, #0]
 8014b96:	f04f 0900 	mov.w	r9, #0
 8014b9a:	07eb      	lsls	r3, r5, #31
 8014b9c:	d50a      	bpl.n	8014bb4 <__pow5mult+0x84>
 8014b9e:	4631      	mov	r1, r6
 8014ba0:	4622      	mov	r2, r4
 8014ba2:	4638      	mov	r0, r7
 8014ba4:	f7ff ff22 	bl	80149ec <__multiply>
 8014ba8:	4631      	mov	r1, r6
 8014baa:	4680      	mov	r8, r0
 8014bac:	4638      	mov	r0, r7
 8014bae:	f7ff fe53 	bl	8014858 <_Bfree>
 8014bb2:	4646      	mov	r6, r8
 8014bb4:	106d      	asrs	r5, r5, #1
 8014bb6:	d00b      	beq.n	8014bd0 <__pow5mult+0xa0>
 8014bb8:	6820      	ldr	r0, [r4, #0]
 8014bba:	b938      	cbnz	r0, 8014bcc <__pow5mult+0x9c>
 8014bbc:	4622      	mov	r2, r4
 8014bbe:	4621      	mov	r1, r4
 8014bc0:	4638      	mov	r0, r7
 8014bc2:	f7ff ff13 	bl	80149ec <__multiply>
 8014bc6:	6020      	str	r0, [r4, #0]
 8014bc8:	f8c0 9000 	str.w	r9, [r0]
 8014bcc:	4604      	mov	r4, r0
 8014bce:	e7e4      	b.n	8014b9a <__pow5mult+0x6a>
 8014bd0:	4630      	mov	r0, r6
 8014bd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014bd6:	bf00      	nop
 8014bd8:	08015e7c 	.word	0x08015e7c
 8014bdc:	08015d49 	.word	0x08015d49
 8014be0:	08015dc9 	.word	0x08015dc9

08014be4 <__lshift>:
 8014be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014be8:	460c      	mov	r4, r1
 8014bea:	6849      	ldr	r1, [r1, #4]
 8014bec:	6923      	ldr	r3, [r4, #16]
 8014bee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014bf2:	68a3      	ldr	r3, [r4, #8]
 8014bf4:	4607      	mov	r7, r0
 8014bf6:	4691      	mov	r9, r2
 8014bf8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014bfc:	f108 0601 	add.w	r6, r8, #1
 8014c00:	42b3      	cmp	r3, r6
 8014c02:	db0b      	blt.n	8014c1c <__lshift+0x38>
 8014c04:	4638      	mov	r0, r7
 8014c06:	f7ff fde7 	bl	80147d8 <_Balloc>
 8014c0a:	4605      	mov	r5, r0
 8014c0c:	b948      	cbnz	r0, 8014c22 <__lshift+0x3e>
 8014c0e:	4602      	mov	r2, r0
 8014c10:	4b28      	ldr	r3, [pc, #160]	@ (8014cb4 <__lshift+0xd0>)
 8014c12:	4829      	ldr	r0, [pc, #164]	@ (8014cb8 <__lshift+0xd4>)
 8014c14:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014c18:	f000 fa14 	bl	8015044 <__assert_func>
 8014c1c:	3101      	adds	r1, #1
 8014c1e:	005b      	lsls	r3, r3, #1
 8014c20:	e7ee      	b.n	8014c00 <__lshift+0x1c>
 8014c22:	2300      	movs	r3, #0
 8014c24:	f100 0114 	add.w	r1, r0, #20
 8014c28:	f100 0210 	add.w	r2, r0, #16
 8014c2c:	4618      	mov	r0, r3
 8014c2e:	4553      	cmp	r3, sl
 8014c30:	db33      	blt.n	8014c9a <__lshift+0xb6>
 8014c32:	6920      	ldr	r0, [r4, #16]
 8014c34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014c38:	f104 0314 	add.w	r3, r4, #20
 8014c3c:	f019 091f 	ands.w	r9, r9, #31
 8014c40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014c44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014c48:	d02b      	beq.n	8014ca2 <__lshift+0xbe>
 8014c4a:	f1c9 0e20 	rsb	lr, r9, #32
 8014c4e:	468a      	mov	sl, r1
 8014c50:	2200      	movs	r2, #0
 8014c52:	6818      	ldr	r0, [r3, #0]
 8014c54:	fa00 f009 	lsl.w	r0, r0, r9
 8014c58:	4310      	orrs	r0, r2
 8014c5a:	f84a 0b04 	str.w	r0, [sl], #4
 8014c5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014c62:	459c      	cmp	ip, r3
 8014c64:	fa22 f20e 	lsr.w	r2, r2, lr
 8014c68:	d8f3      	bhi.n	8014c52 <__lshift+0x6e>
 8014c6a:	ebac 0304 	sub.w	r3, ip, r4
 8014c6e:	3b15      	subs	r3, #21
 8014c70:	f023 0303 	bic.w	r3, r3, #3
 8014c74:	3304      	adds	r3, #4
 8014c76:	f104 0015 	add.w	r0, r4, #21
 8014c7a:	4560      	cmp	r0, ip
 8014c7c:	bf88      	it	hi
 8014c7e:	2304      	movhi	r3, #4
 8014c80:	50ca      	str	r2, [r1, r3]
 8014c82:	b10a      	cbz	r2, 8014c88 <__lshift+0xa4>
 8014c84:	f108 0602 	add.w	r6, r8, #2
 8014c88:	3e01      	subs	r6, #1
 8014c8a:	4638      	mov	r0, r7
 8014c8c:	612e      	str	r6, [r5, #16]
 8014c8e:	4621      	mov	r1, r4
 8014c90:	f7ff fde2 	bl	8014858 <_Bfree>
 8014c94:	4628      	mov	r0, r5
 8014c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014c9a:	f842 0f04 	str.w	r0, [r2, #4]!
 8014c9e:	3301      	adds	r3, #1
 8014ca0:	e7c5      	b.n	8014c2e <__lshift+0x4a>
 8014ca2:	3904      	subs	r1, #4
 8014ca4:	f853 2b04 	ldr.w	r2, [r3], #4
 8014ca8:	f841 2f04 	str.w	r2, [r1, #4]!
 8014cac:	459c      	cmp	ip, r3
 8014cae:	d8f9      	bhi.n	8014ca4 <__lshift+0xc0>
 8014cb0:	e7ea      	b.n	8014c88 <__lshift+0xa4>
 8014cb2:	bf00      	nop
 8014cb4:	08015db8 	.word	0x08015db8
 8014cb8:	08015dc9 	.word	0x08015dc9

08014cbc <__mcmp>:
 8014cbc:	690a      	ldr	r2, [r1, #16]
 8014cbe:	4603      	mov	r3, r0
 8014cc0:	6900      	ldr	r0, [r0, #16]
 8014cc2:	1a80      	subs	r0, r0, r2
 8014cc4:	b530      	push	{r4, r5, lr}
 8014cc6:	d10e      	bne.n	8014ce6 <__mcmp+0x2a>
 8014cc8:	3314      	adds	r3, #20
 8014cca:	3114      	adds	r1, #20
 8014ccc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014cd0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014cd4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014cd8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014cdc:	4295      	cmp	r5, r2
 8014cde:	d003      	beq.n	8014ce8 <__mcmp+0x2c>
 8014ce0:	d205      	bcs.n	8014cee <__mcmp+0x32>
 8014ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8014ce6:	bd30      	pop	{r4, r5, pc}
 8014ce8:	42a3      	cmp	r3, r4
 8014cea:	d3f3      	bcc.n	8014cd4 <__mcmp+0x18>
 8014cec:	e7fb      	b.n	8014ce6 <__mcmp+0x2a>
 8014cee:	2001      	movs	r0, #1
 8014cf0:	e7f9      	b.n	8014ce6 <__mcmp+0x2a>
	...

08014cf4 <__mdiff>:
 8014cf4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cf8:	4689      	mov	r9, r1
 8014cfa:	4606      	mov	r6, r0
 8014cfc:	4611      	mov	r1, r2
 8014cfe:	4648      	mov	r0, r9
 8014d00:	4614      	mov	r4, r2
 8014d02:	f7ff ffdb 	bl	8014cbc <__mcmp>
 8014d06:	1e05      	subs	r5, r0, #0
 8014d08:	d112      	bne.n	8014d30 <__mdiff+0x3c>
 8014d0a:	4629      	mov	r1, r5
 8014d0c:	4630      	mov	r0, r6
 8014d0e:	f7ff fd63 	bl	80147d8 <_Balloc>
 8014d12:	4602      	mov	r2, r0
 8014d14:	b928      	cbnz	r0, 8014d22 <__mdiff+0x2e>
 8014d16:	4b3f      	ldr	r3, [pc, #252]	@ (8014e14 <__mdiff+0x120>)
 8014d18:	f240 2137 	movw	r1, #567	@ 0x237
 8014d1c:	483e      	ldr	r0, [pc, #248]	@ (8014e18 <__mdiff+0x124>)
 8014d1e:	f000 f991 	bl	8015044 <__assert_func>
 8014d22:	2301      	movs	r3, #1
 8014d24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014d28:	4610      	mov	r0, r2
 8014d2a:	b003      	add	sp, #12
 8014d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d30:	bfbc      	itt	lt
 8014d32:	464b      	movlt	r3, r9
 8014d34:	46a1      	movlt	r9, r4
 8014d36:	4630      	mov	r0, r6
 8014d38:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014d3c:	bfba      	itte	lt
 8014d3e:	461c      	movlt	r4, r3
 8014d40:	2501      	movlt	r5, #1
 8014d42:	2500      	movge	r5, #0
 8014d44:	f7ff fd48 	bl	80147d8 <_Balloc>
 8014d48:	4602      	mov	r2, r0
 8014d4a:	b918      	cbnz	r0, 8014d54 <__mdiff+0x60>
 8014d4c:	4b31      	ldr	r3, [pc, #196]	@ (8014e14 <__mdiff+0x120>)
 8014d4e:	f240 2145 	movw	r1, #581	@ 0x245
 8014d52:	e7e3      	b.n	8014d1c <__mdiff+0x28>
 8014d54:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014d58:	6926      	ldr	r6, [r4, #16]
 8014d5a:	60c5      	str	r5, [r0, #12]
 8014d5c:	f109 0310 	add.w	r3, r9, #16
 8014d60:	f109 0514 	add.w	r5, r9, #20
 8014d64:	f104 0e14 	add.w	lr, r4, #20
 8014d68:	f100 0b14 	add.w	fp, r0, #20
 8014d6c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014d70:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014d74:	9301      	str	r3, [sp, #4]
 8014d76:	46d9      	mov	r9, fp
 8014d78:	f04f 0c00 	mov.w	ip, #0
 8014d7c:	9b01      	ldr	r3, [sp, #4]
 8014d7e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014d82:	f853 af04 	ldr.w	sl, [r3, #4]!
 8014d86:	9301      	str	r3, [sp, #4]
 8014d88:	fa1f f38a 	uxth.w	r3, sl
 8014d8c:	4619      	mov	r1, r3
 8014d8e:	b283      	uxth	r3, r0
 8014d90:	1acb      	subs	r3, r1, r3
 8014d92:	0c00      	lsrs	r0, r0, #16
 8014d94:	4463      	add	r3, ip
 8014d96:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014d9a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014d9e:	b29b      	uxth	r3, r3
 8014da0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014da4:	4576      	cmp	r6, lr
 8014da6:	f849 3b04 	str.w	r3, [r9], #4
 8014daa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014dae:	d8e5      	bhi.n	8014d7c <__mdiff+0x88>
 8014db0:	1b33      	subs	r3, r6, r4
 8014db2:	3b15      	subs	r3, #21
 8014db4:	f023 0303 	bic.w	r3, r3, #3
 8014db8:	3415      	adds	r4, #21
 8014dba:	3304      	adds	r3, #4
 8014dbc:	42a6      	cmp	r6, r4
 8014dbe:	bf38      	it	cc
 8014dc0:	2304      	movcc	r3, #4
 8014dc2:	441d      	add	r5, r3
 8014dc4:	445b      	add	r3, fp
 8014dc6:	461e      	mov	r6, r3
 8014dc8:	462c      	mov	r4, r5
 8014dca:	4544      	cmp	r4, r8
 8014dcc:	d30e      	bcc.n	8014dec <__mdiff+0xf8>
 8014dce:	f108 0103 	add.w	r1, r8, #3
 8014dd2:	1b49      	subs	r1, r1, r5
 8014dd4:	f021 0103 	bic.w	r1, r1, #3
 8014dd8:	3d03      	subs	r5, #3
 8014dda:	45a8      	cmp	r8, r5
 8014ddc:	bf38      	it	cc
 8014dde:	2100      	movcc	r1, #0
 8014de0:	440b      	add	r3, r1
 8014de2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014de6:	b191      	cbz	r1, 8014e0e <__mdiff+0x11a>
 8014de8:	6117      	str	r7, [r2, #16]
 8014dea:	e79d      	b.n	8014d28 <__mdiff+0x34>
 8014dec:	f854 1b04 	ldr.w	r1, [r4], #4
 8014df0:	46e6      	mov	lr, ip
 8014df2:	0c08      	lsrs	r0, r1, #16
 8014df4:	fa1c fc81 	uxtah	ip, ip, r1
 8014df8:	4471      	add	r1, lr
 8014dfa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014dfe:	b289      	uxth	r1, r1
 8014e00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014e04:	f846 1b04 	str.w	r1, [r6], #4
 8014e08:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014e0c:	e7dd      	b.n	8014dca <__mdiff+0xd6>
 8014e0e:	3f01      	subs	r7, #1
 8014e10:	e7e7      	b.n	8014de2 <__mdiff+0xee>
 8014e12:	bf00      	nop
 8014e14:	08015db8 	.word	0x08015db8
 8014e18:	08015dc9 	.word	0x08015dc9

08014e1c <__d2b>:
 8014e1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014e20:	460f      	mov	r7, r1
 8014e22:	2101      	movs	r1, #1
 8014e24:	ec59 8b10 	vmov	r8, r9, d0
 8014e28:	4616      	mov	r6, r2
 8014e2a:	f7ff fcd5 	bl	80147d8 <_Balloc>
 8014e2e:	4604      	mov	r4, r0
 8014e30:	b930      	cbnz	r0, 8014e40 <__d2b+0x24>
 8014e32:	4602      	mov	r2, r0
 8014e34:	4b23      	ldr	r3, [pc, #140]	@ (8014ec4 <__d2b+0xa8>)
 8014e36:	4824      	ldr	r0, [pc, #144]	@ (8014ec8 <__d2b+0xac>)
 8014e38:	f240 310f 	movw	r1, #783	@ 0x30f
 8014e3c:	f000 f902 	bl	8015044 <__assert_func>
 8014e40:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014e44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014e48:	b10d      	cbz	r5, 8014e4e <__d2b+0x32>
 8014e4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014e4e:	9301      	str	r3, [sp, #4]
 8014e50:	f1b8 0300 	subs.w	r3, r8, #0
 8014e54:	d023      	beq.n	8014e9e <__d2b+0x82>
 8014e56:	4668      	mov	r0, sp
 8014e58:	9300      	str	r3, [sp, #0]
 8014e5a:	f7ff fd84 	bl	8014966 <__lo0bits>
 8014e5e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014e62:	b1d0      	cbz	r0, 8014e9a <__d2b+0x7e>
 8014e64:	f1c0 0320 	rsb	r3, r0, #32
 8014e68:	fa02 f303 	lsl.w	r3, r2, r3
 8014e6c:	430b      	orrs	r3, r1
 8014e6e:	40c2      	lsrs	r2, r0
 8014e70:	6163      	str	r3, [r4, #20]
 8014e72:	9201      	str	r2, [sp, #4]
 8014e74:	9b01      	ldr	r3, [sp, #4]
 8014e76:	61a3      	str	r3, [r4, #24]
 8014e78:	2b00      	cmp	r3, #0
 8014e7a:	bf0c      	ite	eq
 8014e7c:	2201      	moveq	r2, #1
 8014e7e:	2202      	movne	r2, #2
 8014e80:	6122      	str	r2, [r4, #16]
 8014e82:	b1a5      	cbz	r5, 8014eae <__d2b+0x92>
 8014e84:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014e88:	4405      	add	r5, r0
 8014e8a:	603d      	str	r5, [r7, #0]
 8014e8c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014e90:	6030      	str	r0, [r6, #0]
 8014e92:	4620      	mov	r0, r4
 8014e94:	b003      	add	sp, #12
 8014e96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014e9a:	6161      	str	r1, [r4, #20]
 8014e9c:	e7ea      	b.n	8014e74 <__d2b+0x58>
 8014e9e:	a801      	add	r0, sp, #4
 8014ea0:	f7ff fd61 	bl	8014966 <__lo0bits>
 8014ea4:	9b01      	ldr	r3, [sp, #4]
 8014ea6:	6163      	str	r3, [r4, #20]
 8014ea8:	3020      	adds	r0, #32
 8014eaa:	2201      	movs	r2, #1
 8014eac:	e7e8      	b.n	8014e80 <__d2b+0x64>
 8014eae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014eb2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014eb6:	6038      	str	r0, [r7, #0]
 8014eb8:	6918      	ldr	r0, [r3, #16]
 8014eba:	f7ff fd35 	bl	8014928 <__hi0bits>
 8014ebe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014ec2:	e7e5      	b.n	8014e90 <__d2b+0x74>
 8014ec4:	08015db8 	.word	0x08015db8
 8014ec8:	08015dc9 	.word	0x08015dc9

08014ecc <__sflush_r>:
 8014ecc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014ed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014ed4:	0716      	lsls	r6, r2, #28
 8014ed6:	4605      	mov	r5, r0
 8014ed8:	460c      	mov	r4, r1
 8014eda:	d454      	bmi.n	8014f86 <__sflush_r+0xba>
 8014edc:	684b      	ldr	r3, [r1, #4]
 8014ede:	2b00      	cmp	r3, #0
 8014ee0:	dc02      	bgt.n	8014ee8 <__sflush_r+0x1c>
 8014ee2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014ee4:	2b00      	cmp	r3, #0
 8014ee6:	dd48      	ble.n	8014f7a <__sflush_r+0xae>
 8014ee8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014eea:	2e00      	cmp	r6, #0
 8014eec:	d045      	beq.n	8014f7a <__sflush_r+0xae>
 8014eee:	2300      	movs	r3, #0
 8014ef0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014ef4:	682f      	ldr	r7, [r5, #0]
 8014ef6:	6a21      	ldr	r1, [r4, #32]
 8014ef8:	602b      	str	r3, [r5, #0]
 8014efa:	d030      	beq.n	8014f5e <__sflush_r+0x92>
 8014efc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014efe:	89a3      	ldrh	r3, [r4, #12]
 8014f00:	0759      	lsls	r1, r3, #29
 8014f02:	d505      	bpl.n	8014f10 <__sflush_r+0x44>
 8014f04:	6863      	ldr	r3, [r4, #4]
 8014f06:	1ad2      	subs	r2, r2, r3
 8014f08:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014f0a:	b10b      	cbz	r3, 8014f10 <__sflush_r+0x44>
 8014f0c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014f0e:	1ad2      	subs	r2, r2, r3
 8014f10:	2300      	movs	r3, #0
 8014f12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014f14:	6a21      	ldr	r1, [r4, #32]
 8014f16:	4628      	mov	r0, r5
 8014f18:	47b0      	blx	r6
 8014f1a:	1c43      	adds	r3, r0, #1
 8014f1c:	89a3      	ldrh	r3, [r4, #12]
 8014f1e:	d106      	bne.n	8014f2e <__sflush_r+0x62>
 8014f20:	6829      	ldr	r1, [r5, #0]
 8014f22:	291d      	cmp	r1, #29
 8014f24:	d82b      	bhi.n	8014f7e <__sflush_r+0xb2>
 8014f26:	4a2a      	ldr	r2, [pc, #168]	@ (8014fd0 <__sflush_r+0x104>)
 8014f28:	40ca      	lsrs	r2, r1
 8014f2a:	07d6      	lsls	r6, r2, #31
 8014f2c:	d527      	bpl.n	8014f7e <__sflush_r+0xb2>
 8014f2e:	2200      	movs	r2, #0
 8014f30:	6062      	str	r2, [r4, #4]
 8014f32:	04d9      	lsls	r1, r3, #19
 8014f34:	6922      	ldr	r2, [r4, #16]
 8014f36:	6022      	str	r2, [r4, #0]
 8014f38:	d504      	bpl.n	8014f44 <__sflush_r+0x78>
 8014f3a:	1c42      	adds	r2, r0, #1
 8014f3c:	d101      	bne.n	8014f42 <__sflush_r+0x76>
 8014f3e:	682b      	ldr	r3, [r5, #0]
 8014f40:	b903      	cbnz	r3, 8014f44 <__sflush_r+0x78>
 8014f42:	6560      	str	r0, [r4, #84]	@ 0x54
 8014f44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014f46:	602f      	str	r7, [r5, #0]
 8014f48:	b1b9      	cbz	r1, 8014f7a <__sflush_r+0xae>
 8014f4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014f4e:	4299      	cmp	r1, r3
 8014f50:	d002      	beq.n	8014f58 <__sflush_r+0x8c>
 8014f52:	4628      	mov	r0, r5
 8014f54:	f7ff fb40 	bl	80145d8 <_free_r>
 8014f58:	2300      	movs	r3, #0
 8014f5a:	6363      	str	r3, [r4, #52]	@ 0x34
 8014f5c:	e00d      	b.n	8014f7a <__sflush_r+0xae>
 8014f5e:	2301      	movs	r3, #1
 8014f60:	4628      	mov	r0, r5
 8014f62:	47b0      	blx	r6
 8014f64:	4602      	mov	r2, r0
 8014f66:	1c50      	adds	r0, r2, #1
 8014f68:	d1c9      	bne.n	8014efe <__sflush_r+0x32>
 8014f6a:	682b      	ldr	r3, [r5, #0]
 8014f6c:	2b00      	cmp	r3, #0
 8014f6e:	d0c6      	beq.n	8014efe <__sflush_r+0x32>
 8014f70:	2b1d      	cmp	r3, #29
 8014f72:	d001      	beq.n	8014f78 <__sflush_r+0xac>
 8014f74:	2b16      	cmp	r3, #22
 8014f76:	d11e      	bne.n	8014fb6 <__sflush_r+0xea>
 8014f78:	602f      	str	r7, [r5, #0]
 8014f7a:	2000      	movs	r0, #0
 8014f7c:	e022      	b.n	8014fc4 <__sflush_r+0xf8>
 8014f7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014f82:	b21b      	sxth	r3, r3
 8014f84:	e01b      	b.n	8014fbe <__sflush_r+0xf2>
 8014f86:	690f      	ldr	r7, [r1, #16]
 8014f88:	2f00      	cmp	r7, #0
 8014f8a:	d0f6      	beq.n	8014f7a <__sflush_r+0xae>
 8014f8c:	0793      	lsls	r3, r2, #30
 8014f8e:	680e      	ldr	r6, [r1, #0]
 8014f90:	bf08      	it	eq
 8014f92:	694b      	ldreq	r3, [r1, #20]
 8014f94:	600f      	str	r7, [r1, #0]
 8014f96:	bf18      	it	ne
 8014f98:	2300      	movne	r3, #0
 8014f9a:	eba6 0807 	sub.w	r8, r6, r7
 8014f9e:	608b      	str	r3, [r1, #8]
 8014fa0:	f1b8 0f00 	cmp.w	r8, #0
 8014fa4:	dde9      	ble.n	8014f7a <__sflush_r+0xae>
 8014fa6:	6a21      	ldr	r1, [r4, #32]
 8014fa8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014faa:	4643      	mov	r3, r8
 8014fac:	463a      	mov	r2, r7
 8014fae:	4628      	mov	r0, r5
 8014fb0:	47b0      	blx	r6
 8014fb2:	2800      	cmp	r0, #0
 8014fb4:	dc08      	bgt.n	8014fc8 <__sflush_r+0xfc>
 8014fb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014fba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014fbe:	81a3      	strh	r3, [r4, #12]
 8014fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8014fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014fc8:	4407      	add	r7, r0
 8014fca:	eba8 0800 	sub.w	r8, r8, r0
 8014fce:	e7e7      	b.n	8014fa0 <__sflush_r+0xd4>
 8014fd0:	20400001 	.word	0x20400001

08014fd4 <_fflush_r>:
 8014fd4:	b538      	push	{r3, r4, r5, lr}
 8014fd6:	690b      	ldr	r3, [r1, #16]
 8014fd8:	4605      	mov	r5, r0
 8014fda:	460c      	mov	r4, r1
 8014fdc:	b913      	cbnz	r3, 8014fe4 <_fflush_r+0x10>
 8014fde:	2500      	movs	r5, #0
 8014fe0:	4628      	mov	r0, r5
 8014fe2:	bd38      	pop	{r3, r4, r5, pc}
 8014fe4:	b118      	cbz	r0, 8014fee <_fflush_r+0x1a>
 8014fe6:	6a03      	ldr	r3, [r0, #32]
 8014fe8:	b90b      	cbnz	r3, 8014fee <_fflush_r+0x1a>
 8014fea:	f7fe fb93 	bl	8013714 <__sinit>
 8014fee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	d0f3      	beq.n	8014fde <_fflush_r+0xa>
 8014ff6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014ff8:	07d0      	lsls	r0, r2, #31
 8014ffa:	d404      	bmi.n	8015006 <_fflush_r+0x32>
 8014ffc:	0599      	lsls	r1, r3, #22
 8014ffe:	d402      	bmi.n	8015006 <_fflush_r+0x32>
 8015000:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015002:	f7fe fc7e 	bl	8013902 <__retarget_lock_acquire_recursive>
 8015006:	4628      	mov	r0, r5
 8015008:	4621      	mov	r1, r4
 801500a:	f7ff ff5f 	bl	8014ecc <__sflush_r>
 801500e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015010:	07da      	lsls	r2, r3, #31
 8015012:	4605      	mov	r5, r0
 8015014:	d4e4      	bmi.n	8014fe0 <_fflush_r+0xc>
 8015016:	89a3      	ldrh	r3, [r4, #12]
 8015018:	059b      	lsls	r3, r3, #22
 801501a:	d4e1      	bmi.n	8014fe0 <_fflush_r+0xc>
 801501c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801501e:	f7fe fc71 	bl	8013904 <__retarget_lock_release_recursive>
 8015022:	e7dd      	b.n	8014fe0 <_fflush_r+0xc>

08015024 <_sbrk_r>:
 8015024:	b538      	push	{r3, r4, r5, lr}
 8015026:	4d06      	ldr	r5, [pc, #24]	@ (8015040 <_sbrk_r+0x1c>)
 8015028:	2300      	movs	r3, #0
 801502a:	4604      	mov	r4, r0
 801502c:	4608      	mov	r0, r1
 801502e:	602b      	str	r3, [r5, #0]
 8015030:	f7f0 fa5c 	bl	80054ec <_sbrk>
 8015034:	1c43      	adds	r3, r0, #1
 8015036:	d102      	bne.n	801503e <_sbrk_r+0x1a>
 8015038:	682b      	ldr	r3, [r5, #0]
 801503a:	b103      	cbz	r3, 801503e <_sbrk_r+0x1a>
 801503c:	6023      	str	r3, [r4, #0]
 801503e:	bd38      	pop	{r3, r4, r5, pc}
 8015040:	20006c74 	.word	0x20006c74

08015044 <__assert_func>:
 8015044:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015046:	4614      	mov	r4, r2
 8015048:	461a      	mov	r2, r3
 801504a:	4b09      	ldr	r3, [pc, #36]	@ (8015070 <__assert_func+0x2c>)
 801504c:	681b      	ldr	r3, [r3, #0]
 801504e:	4605      	mov	r5, r0
 8015050:	68d8      	ldr	r0, [r3, #12]
 8015052:	b14c      	cbz	r4, 8015068 <__assert_func+0x24>
 8015054:	4b07      	ldr	r3, [pc, #28]	@ (8015074 <__assert_func+0x30>)
 8015056:	9100      	str	r1, [sp, #0]
 8015058:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801505c:	4906      	ldr	r1, [pc, #24]	@ (8015078 <__assert_func+0x34>)
 801505e:	462b      	mov	r3, r5
 8015060:	f000 f842 	bl	80150e8 <fiprintf>
 8015064:	f000 f852 	bl	801510c <abort>
 8015068:	4b04      	ldr	r3, [pc, #16]	@ (801507c <__assert_func+0x38>)
 801506a:	461c      	mov	r4, r3
 801506c:	e7f3      	b.n	8015056 <__assert_func+0x12>
 801506e:	bf00      	nop
 8015070:	20000110 	.word	0x20000110
 8015074:	08015e2c 	.word	0x08015e2c
 8015078:	08015e39 	.word	0x08015e39
 801507c:	08015e67 	.word	0x08015e67

08015080 <_calloc_r>:
 8015080:	b570      	push	{r4, r5, r6, lr}
 8015082:	fba1 5402 	umull	r5, r4, r1, r2
 8015086:	b934      	cbnz	r4, 8015096 <_calloc_r+0x16>
 8015088:	4629      	mov	r1, r5
 801508a:	f7ff fb19 	bl	80146c0 <_malloc_r>
 801508e:	4606      	mov	r6, r0
 8015090:	b928      	cbnz	r0, 801509e <_calloc_r+0x1e>
 8015092:	4630      	mov	r0, r6
 8015094:	bd70      	pop	{r4, r5, r6, pc}
 8015096:	220c      	movs	r2, #12
 8015098:	6002      	str	r2, [r0, #0]
 801509a:	2600      	movs	r6, #0
 801509c:	e7f9      	b.n	8015092 <_calloc_r+0x12>
 801509e:	462a      	mov	r2, r5
 80150a0:	4621      	mov	r1, r4
 80150a2:	f7fe fbb0 	bl	8013806 <memset>
 80150a6:	e7f4      	b.n	8015092 <_calloc_r+0x12>

080150a8 <__ascii_mbtowc>:
 80150a8:	b082      	sub	sp, #8
 80150aa:	b901      	cbnz	r1, 80150ae <__ascii_mbtowc+0x6>
 80150ac:	a901      	add	r1, sp, #4
 80150ae:	b142      	cbz	r2, 80150c2 <__ascii_mbtowc+0x1a>
 80150b0:	b14b      	cbz	r3, 80150c6 <__ascii_mbtowc+0x1e>
 80150b2:	7813      	ldrb	r3, [r2, #0]
 80150b4:	600b      	str	r3, [r1, #0]
 80150b6:	7812      	ldrb	r2, [r2, #0]
 80150b8:	1e10      	subs	r0, r2, #0
 80150ba:	bf18      	it	ne
 80150bc:	2001      	movne	r0, #1
 80150be:	b002      	add	sp, #8
 80150c0:	4770      	bx	lr
 80150c2:	4610      	mov	r0, r2
 80150c4:	e7fb      	b.n	80150be <__ascii_mbtowc+0x16>
 80150c6:	f06f 0001 	mvn.w	r0, #1
 80150ca:	e7f8      	b.n	80150be <__ascii_mbtowc+0x16>

080150cc <__ascii_wctomb>:
 80150cc:	4603      	mov	r3, r0
 80150ce:	4608      	mov	r0, r1
 80150d0:	b141      	cbz	r1, 80150e4 <__ascii_wctomb+0x18>
 80150d2:	2aff      	cmp	r2, #255	@ 0xff
 80150d4:	d904      	bls.n	80150e0 <__ascii_wctomb+0x14>
 80150d6:	228a      	movs	r2, #138	@ 0x8a
 80150d8:	601a      	str	r2, [r3, #0]
 80150da:	f04f 30ff 	mov.w	r0, #4294967295
 80150de:	4770      	bx	lr
 80150e0:	700a      	strb	r2, [r1, #0]
 80150e2:	2001      	movs	r0, #1
 80150e4:	4770      	bx	lr
	...

080150e8 <fiprintf>:
 80150e8:	b40e      	push	{r1, r2, r3}
 80150ea:	b503      	push	{r0, r1, lr}
 80150ec:	4601      	mov	r1, r0
 80150ee:	ab03      	add	r3, sp, #12
 80150f0:	4805      	ldr	r0, [pc, #20]	@ (8015108 <fiprintf+0x20>)
 80150f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80150f6:	6800      	ldr	r0, [r0, #0]
 80150f8:	9301      	str	r3, [sp, #4]
 80150fa:	f000 f837 	bl	801516c <_vfiprintf_r>
 80150fe:	b002      	add	sp, #8
 8015100:	f85d eb04 	ldr.w	lr, [sp], #4
 8015104:	b003      	add	sp, #12
 8015106:	4770      	bx	lr
 8015108:	20000110 	.word	0x20000110

0801510c <abort>:
 801510c:	b508      	push	{r3, lr}
 801510e:	2006      	movs	r0, #6
 8015110:	f000 fa00 	bl	8015514 <raise>
 8015114:	2001      	movs	r0, #1
 8015116:	f7f0 f971 	bl	80053fc <_exit>

0801511a <__sfputc_r>:
 801511a:	6893      	ldr	r3, [r2, #8]
 801511c:	3b01      	subs	r3, #1
 801511e:	2b00      	cmp	r3, #0
 8015120:	b410      	push	{r4}
 8015122:	6093      	str	r3, [r2, #8]
 8015124:	da08      	bge.n	8015138 <__sfputc_r+0x1e>
 8015126:	6994      	ldr	r4, [r2, #24]
 8015128:	42a3      	cmp	r3, r4
 801512a:	db01      	blt.n	8015130 <__sfputc_r+0x16>
 801512c:	290a      	cmp	r1, #10
 801512e:	d103      	bne.n	8015138 <__sfputc_r+0x1e>
 8015130:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015134:	f000 b932 	b.w	801539c <__swbuf_r>
 8015138:	6813      	ldr	r3, [r2, #0]
 801513a:	1c58      	adds	r0, r3, #1
 801513c:	6010      	str	r0, [r2, #0]
 801513e:	7019      	strb	r1, [r3, #0]
 8015140:	4608      	mov	r0, r1
 8015142:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015146:	4770      	bx	lr

08015148 <__sfputs_r>:
 8015148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801514a:	4606      	mov	r6, r0
 801514c:	460f      	mov	r7, r1
 801514e:	4614      	mov	r4, r2
 8015150:	18d5      	adds	r5, r2, r3
 8015152:	42ac      	cmp	r4, r5
 8015154:	d101      	bne.n	801515a <__sfputs_r+0x12>
 8015156:	2000      	movs	r0, #0
 8015158:	e007      	b.n	801516a <__sfputs_r+0x22>
 801515a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801515e:	463a      	mov	r2, r7
 8015160:	4630      	mov	r0, r6
 8015162:	f7ff ffda 	bl	801511a <__sfputc_r>
 8015166:	1c43      	adds	r3, r0, #1
 8015168:	d1f3      	bne.n	8015152 <__sfputs_r+0xa>
 801516a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801516c <_vfiprintf_r>:
 801516c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015170:	460d      	mov	r5, r1
 8015172:	b09d      	sub	sp, #116	@ 0x74
 8015174:	4614      	mov	r4, r2
 8015176:	4698      	mov	r8, r3
 8015178:	4606      	mov	r6, r0
 801517a:	b118      	cbz	r0, 8015184 <_vfiprintf_r+0x18>
 801517c:	6a03      	ldr	r3, [r0, #32]
 801517e:	b90b      	cbnz	r3, 8015184 <_vfiprintf_r+0x18>
 8015180:	f7fe fac8 	bl	8013714 <__sinit>
 8015184:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015186:	07d9      	lsls	r1, r3, #31
 8015188:	d405      	bmi.n	8015196 <_vfiprintf_r+0x2a>
 801518a:	89ab      	ldrh	r3, [r5, #12]
 801518c:	059a      	lsls	r2, r3, #22
 801518e:	d402      	bmi.n	8015196 <_vfiprintf_r+0x2a>
 8015190:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015192:	f7fe fbb6 	bl	8013902 <__retarget_lock_acquire_recursive>
 8015196:	89ab      	ldrh	r3, [r5, #12]
 8015198:	071b      	lsls	r3, r3, #28
 801519a:	d501      	bpl.n	80151a0 <_vfiprintf_r+0x34>
 801519c:	692b      	ldr	r3, [r5, #16]
 801519e:	b99b      	cbnz	r3, 80151c8 <_vfiprintf_r+0x5c>
 80151a0:	4629      	mov	r1, r5
 80151a2:	4630      	mov	r0, r6
 80151a4:	f000 f938 	bl	8015418 <__swsetup_r>
 80151a8:	b170      	cbz	r0, 80151c8 <_vfiprintf_r+0x5c>
 80151aa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80151ac:	07dc      	lsls	r4, r3, #31
 80151ae:	d504      	bpl.n	80151ba <_vfiprintf_r+0x4e>
 80151b0:	f04f 30ff 	mov.w	r0, #4294967295
 80151b4:	b01d      	add	sp, #116	@ 0x74
 80151b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80151ba:	89ab      	ldrh	r3, [r5, #12]
 80151bc:	0598      	lsls	r0, r3, #22
 80151be:	d4f7      	bmi.n	80151b0 <_vfiprintf_r+0x44>
 80151c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80151c2:	f7fe fb9f 	bl	8013904 <__retarget_lock_release_recursive>
 80151c6:	e7f3      	b.n	80151b0 <_vfiprintf_r+0x44>
 80151c8:	2300      	movs	r3, #0
 80151ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80151cc:	2320      	movs	r3, #32
 80151ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80151d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80151d6:	2330      	movs	r3, #48	@ 0x30
 80151d8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015388 <_vfiprintf_r+0x21c>
 80151dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80151e0:	f04f 0901 	mov.w	r9, #1
 80151e4:	4623      	mov	r3, r4
 80151e6:	469a      	mov	sl, r3
 80151e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80151ec:	b10a      	cbz	r2, 80151f2 <_vfiprintf_r+0x86>
 80151ee:	2a25      	cmp	r2, #37	@ 0x25
 80151f0:	d1f9      	bne.n	80151e6 <_vfiprintf_r+0x7a>
 80151f2:	ebba 0b04 	subs.w	fp, sl, r4
 80151f6:	d00b      	beq.n	8015210 <_vfiprintf_r+0xa4>
 80151f8:	465b      	mov	r3, fp
 80151fa:	4622      	mov	r2, r4
 80151fc:	4629      	mov	r1, r5
 80151fe:	4630      	mov	r0, r6
 8015200:	f7ff ffa2 	bl	8015148 <__sfputs_r>
 8015204:	3001      	adds	r0, #1
 8015206:	f000 80a7 	beq.w	8015358 <_vfiprintf_r+0x1ec>
 801520a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801520c:	445a      	add	r2, fp
 801520e:	9209      	str	r2, [sp, #36]	@ 0x24
 8015210:	f89a 3000 	ldrb.w	r3, [sl]
 8015214:	2b00      	cmp	r3, #0
 8015216:	f000 809f 	beq.w	8015358 <_vfiprintf_r+0x1ec>
 801521a:	2300      	movs	r3, #0
 801521c:	f04f 32ff 	mov.w	r2, #4294967295
 8015220:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015224:	f10a 0a01 	add.w	sl, sl, #1
 8015228:	9304      	str	r3, [sp, #16]
 801522a:	9307      	str	r3, [sp, #28]
 801522c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015230:	931a      	str	r3, [sp, #104]	@ 0x68
 8015232:	4654      	mov	r4, sl
 8015234:	2205      	movs	r2, #5
 8015236:	f814 1b01 	ldrb.w	r1, [r4], #1
 801523a:	4853      	ldr	r0, [pc, #332]	@ (8015388 <_vfiprintf_r+0x21c>)
 801523c:	f7ea ffc8 	bl	80001d0 <memchr>
 8015240:	9a04      	ldr	r2, [sp, #16]
 8015242:	b9d8      	cbnz	r0, 801527c <_vfiprintf_r+0x110>
 8015244:	06d1      	lsls	r1, r2, #27
 8015246:	bf44      	itt	mi
 8015248:	2320      	movmi	r3, #32
 801524a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801524e:	0713      	lsls	r3, r2, #28
 8015250:	bf44      	itt	mi
 8015252:	232b      	movmi	r3, #43	@ 0x2b
 8015254:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015258:	f89a 3000 	ldrb.w	r3, [sl]
 801525c:	2b2a      	cmp	r3, #42	@ 0x2a
 801525e:	d015      	beq.n	801528c <_vfiprintf_r+0x120>
 8015260:	9a07      	ldr	r2, [sp, #28]
 8015262:	4654      	mov	r4, sl
 8015264:	2000      	movs	r0, #0
 8015266:	f04f 0c0a 	mov.w	ip, #10
 801526a:	4621      	mov	r1, r4
 801526c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015270:	3b30      	subs	r3, #48	@ 0x30
 8015272:	2b09      	cmp	r3, #9
 8015274:	d94b      	bls.n	801530e <_vfiprintf_r+0x1a2>
 8015276:	b1b0      	cbz	r0, 80152a6 <_vfiprintf_r+0x13a>
 8015278:	9207      	str	r2, [sp, #28]
 801527a:	e014      	b.n	80152a6 <_vfiprintf_r+0x13a>
 801527c:	eba0 0308 	sub.w	r3, r0, r8
 8015280:	fa09 f303 	lsl.w	r3, r9, r3
 8015284:	4313      	orrs	r3, r2
 8015286:	9304      	str	r3, [sp, #16]
 8015288:	46a2      	mov	sl, r4
 801528a:	e7d2      	b.n	8015232 <_vfiprintf_r+0xc6>
 801528c:	9b03      	ldr	r3, [sp, #12]
 801528e:	1d19      	adds	r1, r3, #4
 8015290:	681b      	ldr	r3, [r3, #0]
 8015292:	9103      	str	r1, [sp, #12]
 8015294:	2b00      	cmp	r3, #0
 8015296:	bfbb      	ittet	lt
 8015298:	425b      	neglt	r3, r3
 801529a:	f042 0202 	orrlt.w	r2, r2, #2
 801529e:	9307      	strge	r3, [sp, #28]
 80152a0:	9307      	strlt	r3, [sp, #28]
 80152a2:	bfb8      	it	lt
 80152a4:	9204      	strlt	r2, [sp, #16]
 80152a6:	7823      	ldrb	r3, [r4, #0]
 80152a8:	2b2e      	cmp	r3, #46	@ 0x2e
 80152aa:	d10a      	bne.n	80152c2 <_vfiprintf_r+0x156>
 80152ac:	7863      	ldrb	r3, [r4, #1]
 80152ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80152b0:	d132      	bne.n	8015318 <_vfiprintf_r+0x1ac>
 80152b2:	9b03      	ldr	r3, [sp, #12]
 80152b4:	1d1a      	adds	r2, r3, #4
 80152b6:	681b      	ldr	r3, [r3, #0]
 80152b8:	9203      	str	r2, [sp, #12]
 80152ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80152be:	3402      	adds	r4, #2
 80152c0:	9305      	str	r3, [sp, #20]
 80152c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015398 <_vfiprintf_r+0x22c>
 80152c6:	7821      	ldrb	r1, [r4, #0]
 80152c8:	2203      	movs	r2, #3
 80152ca:	4650      	mov	r0, sl
 80152cc:	f7ea ff80 	bl	80001d0 <memchr>
 80152d0:	b138      	cbz	r0, 80152e2 <_vfiprintf_r+0x176>
 80152d2:	9b04      	ldr	r3, [sp, #16]
 80152d4:	eba0 000a 	sub.w	r0, r0, sl
 80152d8:	2240      	movs	r2, #64	@ 0x40
 80152da:	4082      	lsls	r2, r0
 80152dc:	4313      	orrs	r3, r2
 80152de:	3401      	adds	r4, #1
 80152e0:	9304      	str	r3, [sp, #16]
 80152e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80152e6:	4829      	ldr	r0, [pc, #164]	@ (801538c <_vfiprintf_r+0x220>)
 80152e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80152ec:	2206      	movs	r2, #6
 80152ee:	f7ea ff6f 	bl	80001d0 <memchr>
 80152f2:	2800      	cmp	r0, #0
 80152f4:	d03f      	beq.n	8015376 <_vfiprintf_r+0x20a>
 80152f6:	4b26      	ldr	r3, [pc, #152]	@ (8015390 <_vfiprintf_r+0x224>)
 80152f8:	bb1b      	cbnz	r3, 8015342 <_vfiprintf_r+0x1d6>
 80152fa:	9b03      	ldr	r3, [sp, #12]
 80152fc:	3307      	adds	r3, #7
 80152fe:	f023 0307 	bic.w	r3, r3, #7
 8015302:	3308      	adds	r3, #8
 8015304:	9303      	str	r3, [sp, #12]
 8015306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015308:	443b      	add	r3, r7
 801530a:	9309      	str	r3, [sp, #36]	@ 0x24
 801530c:	e76a      	b.n	80151e4 <_vfiprintf_r+0x78>
 801530e:	fb0c 3202 	mla	r2, ip, r2, r3
 8015312:	460c      	mov	r4, r1
 8015314:	2001      	movs	r0, #1
 8015316:	e7a8      	b.n	801526a <_vfiprintf_r+0xfe>
 8015318:	2300      	movs	r3, #0
 801531a:	3401      	adds	r4, #1
 801531c:	9305      	str	r3, [sp, #20]
 801531e:	4619      	mov	r1, r3
 8015320:	f04f 0c0a 	mov.w	ip, #10
 8015324:	4620      	mov	r0, r4
 8015326:	f810 2b01 	ldrb.w	r2, [r0], #1
 801532a:	3a30      	subs	r2, #48	@ 0x30
 801532c:	2a09      	cmp	r2, #9
 801532e:	d903      	bls.n	8015338 <_vfiprintf_r+0x1cc>
 8015330:	2b00      	cmp	r3, #0
 8015332:	d0c6      	beq.n	80152c2 <_vfiprintf_r+0x156>
 8015334:	9105      	str	r1, [sp, #20]
 8015336:	e7c4      	b.n	80152c2 <_vfiprintf_r+0x156>
 8015338:	fb0c 2101 	mla	r1, ip, r1, r2
 801533c:	4604      	mov	r4, r0
 801533e:	2301      	movs	r3, #1
 8015340:	e7f0      	b.n	8015324 <_vfiprintf_r+0x1b8>
 8015342:	ab03      	add	r3, sp, #12
 8015344:	9300      	str	r3, [sp, #0]
 8015346:	462a      	mov	r2, r5
 8015348:	4b12      	ldr	r3, [pc, #72]	@ (8015394 <_vfiprintf_r+0x228>)
 801534a:	a904      	add	r1, sp, #16
 801534c:	4630      	mov	r0, r6
 801534e:	f7fd fd9f 	bl	8012e90 <_printf_float>
 8015352:	4607      	mov	r7, r0
 8015354:	1c78      	adds	r0, r7, #1
 8015356:	d1d6      	bne.n	8015306 <_vfiprintf_r+0x19a>
 8015358:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801535a:	07d9      	lsls	r1, r3, #31
 801535c:	d405      	bmi.n	801536a <_vfiprintf_r+0x1fe>
 801535e:	89ab      	ldrh	r3, [r5, #12]
 8015360:	059a      	lsls	r2, r3, #22
 8015362:	d402      	bmi.n	801536a <_vfiprintf_r+0x1fe>
 8015364:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015366:	f7fe facd 	bl	8013904 <__retarget_lock_release_recursive>
 801536a:	89ab      	ldrh	r3, [r5, #12]
 801536c:	065b      	lsls	r3, r3, #25
 801536e:	f53f af1f 	bmi.w	80151b0 <_vfiprintf_r+0x44>
 8015372:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015374:	e71e      	b.n	80151b4 <_vfiprintf_r+0x48>
 8015376:	ab03      	add	r3, sp, #12
 8015378:	9300      	str	r3, [sp, #0]
 801537a:	462a      	mov	r2, r5
 801537c:	4b05      	ldr	r3, [pc, #20]	@ (8015394 <_vfiprintf_r+0x228>)
 801537e:	a904      	add	r1, sp, #16
 8015380:	4630      	mov	r0, r6
 8015382:	f7fe f81d 	bl	80133c0 <_printf_i>
 8015386:	e7e4      	b.n	8015352 <_vfiprintf_r+0x1e6>
 8015388:	08015e68 	.word	0x08015e68
 801538c:	08015e72 	.word	0x08015e72
 8015390:	08012e91 	.word	0x08012e91
 8015394:	08015149 	.word	0x08015149
 8015398:	08015e6e 	.word	0x08015e6e

0801539c <__swbuf_r>:
 801539c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801539e:	460e      	mov	r6, r1
 80153a0:	4614      	mov	r4, r2
 80153a2:	4605      	mov	r5, r0
 80153a4:	b118      	cbz	r0, 80153ae <__swbuf_r+0x12>
 80153a6:	6a03      	ldr	r3, [r0, #32]
 80153a8:	b90b      	cbnz	r3, 80153ae <__swbuf_r+0x12>
 80153aa:	f7fe f9b3 	bl	8013714 <__sinit>
 80153ae:	69a3      	ldr	r3, [r4, #24]
 80153b0:	60a3      	str	r3, [r4, #8]
 80153b2:	89a3      	ldrh	r3, [r4, #12]
 80153b4:	071a      	lsls	r2, r3, #28
 80153b6:	d501      	bpl.n	80153bc <__swbuf_r+0x20>
 80153b8:	6923      	ldr	r3, [r4, #16]
 80153ba:	b943      	cbnz	r3, 80153ce <__swbuf_r+0x32>
 80153bc:	4621      	mov	r1, r4
 80153be:	4628      	mov	r0, r5
 80153c0:	f000 f82a 	bl	8015418 <__swsetup_r>
 80153c4:	b118      	cbz	r0, 80153ce <__swbuf_r+0x32>
 80153c6:	f04f 37ff 	mov.w	r7, #4294967295
 80153ca:	4638      	mov	r0, r7
 80153cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80153ce:	6823      	ldr	r3, [r4, #0]
 80153d0:	6922      	ldr	r2, [r4, #16]
 80153d2:	1a98      	subs	r0, r3, r2
 80153d4:	6963      	ldr	r3, [r4, #20]
 80153d6:	b2f6      	uxtb	r6, r6
 80153d8:	4283      	cmp	r3, r0
 80153da:	4637      	mov	r7, r6
 80153dc:	dc05      	bgt.n	80153ea <__swbuf_r+0x4e>
 80153de:	4621      	mov	r1, r4
 80153e0:	4628      	mov	r0, r5
 80153e2:	f7ff fdf7 	bl	8014fd4 <_fflush_r>
 80153e6:	2800      	cmp	r0, #0
 80153e8:	d1ed      	bne.n	80153c6 <__swbuf_r+0x2a>
 80153ea:	68a3      	ldr	r3, [r4, #8]
 80153ec:	3b01      	subs	r3, #1
 80153ee:	60a3      	str	r3, [r4, #8]
 80153f0:	6823      	ldr	r3, [r4, #0]
 80153f2:	1c5a      	adds	r2, r3, #1
 80153f4:	6022      	str	r2, [r4, #0]
 80153f6:	701e      	strb	r6, [r3, #0]
 80153f8:	6962      	ldr	r2, [r4, #20]
 80153fa:	1c43      	adds	r3, r0, #1
 80153fc:	429a      	cmp	r2, r3
 80153fe:	d004      	beq.n	801540a <__swbuf_r+0x6e>
 8015400:	89a3      	ldrh	r3, [r4, #12]
 8015402:	07db      	lsls	r3, r3, #31
 8015404:	d5e1      	bpl.n	80153ca <__swbuf_r+0x2e>
 8015406:	2e0a      	cmp	r6, #10
 8015408:	d1df      	bne.n	80153ca <__swbuf_r+0x2e>
 801540a:	4621      	mov	r1, r4
 801540c:	4628      	mov	r0, r5
 801540e:	f7ff fde1 	bl	8014fd4 <_fflush_r>
 8015412:	2800      	cmp	r0, #0
 8015414:	d0d9      	beq.n	80153ca <__swbuf_r+0x2e>
 8015416:	e7d6      	b.n	80153c6 <__swbuf_r+0x2a>

08015418 <__swsetup_r>:
 8015418:	b538      	push	{r3, r4, r5, lr}
 801541a:	4b29      	ldr	r3, [pc, #164]	@ (80154c0 <__swsetup_r+0xa8>)
 801541c:	4605      	mov	r5, r0
 801541e:	6818      	ldr	r0, [r3, #0]
 8015420:	460c      	mov	r4, r1
 8015422:	b118      	cbz	r0, 801542c <__swsetup_r+0x14>
 8015424:	6a03      	ldr	r3, [r0, #32]
 8015426:	b90b      	cbnz	r3, 801542c <__swsetup_r+0x14>
 8015428:	f7fe f974 	bl	8013714 <__sinit>
 801542c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015430:	0719      	lsls	r1, r3, #28
 8015432:	d422      	bmi.n	801547a <__swsetup_r+0x62>
 8015434:	06da      	lsls	r2, r3, #27
 8015436:	d407      	bmi.n	8015448 <__swsetup_r+0x30>
 8015438:	2209      	movs	r2, #9
 801543a:	602a      	str	r2, [r5, #0]
 801543c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015440:	81a3      	strh	r3, [r4, #12]
 8015442:	f04f 30ff 	mov.w	r0, #4294967295
 8015446:	e033      	b.n	80154b0 <__swsetup_r+0x98>
 8015448:	0758      	lsls	r0, r3, #29
 801544a:	d512      	bpl.n	8015472 <__swsetup_r+0x5a>
 801544c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801544e:	b141      	cbz	r1, 8015462 <__swsetup_r+0x4a>
 8015450:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015454:	4299      	cmp	r1, r3
 8015456:	d002      	beq.n	801545e <__swsetup_r+0x46>
 8015458:	4628      	mov	r0, r5
 801545a:	f7ff f8bd 	bl	80145d8 <_free_r>
 801545e:	2300      	movs	r3, #0
 8015460:	6363      	str	r3, [r4, #52]	@ 0x34
 8015462:	89a3      	ldrh	r3, [r4, #12]
 8015464:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015468:	81a3      	strh	r3, [r4, #12]
 801546a:	2300      	movs	r3, #0
 801546c:	6063      	str	r3, [r4, #4]
 801546e:	6923      	ldr	r3, [r4, #16]
 8015470:	6023      	str	r3, [r4, #0]
 8015472:	89a3      	ldrh	r3, [r4, #12]
 8015474:	f043 0308 	orr.w	r3, r3, #8
 8015478:	81a3      	strh	r3, [r4, #12]
 801547a:	6923      	ldr	r3, [r4, #16]
 801547c:	b94b      	cbnz	r3, 8015492 <__swsetup_r+0x7a>
 801547e:	89a3      	ldrh	r3, [r4, #12]
 8015480:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015488:	d003      	beq.n	8015492 <__swsetup_r+0x7a>
 801548a:	4621      	mov	r1, r4
 801548c:	4628      	mov	r0, r5
 801548e:	f000 f883 	bl	8015598 <__smakebuf_r>
 8015492:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015496:	f013 0201 	ands.w	r2, r3, #1
 801549a:	d00a      	beq.n	80154b2 <__swsetup_r+0x9a>
 801549c:	2200      	movs	r2, #0
 801549e:	60a2      	str	r2, [r4, #8]
 80154a0:	6962      	ldr	r2, [r4, #20]
 80154a2:	4252      	negs	r2, r2
 80154a4:	61a2      	str	r2, [r4, #24]
 80154a6:	6922      	ldr	r2, [r4, #16]
 80154a8:	b942      	cbnz	r2, 80154bc <__swsetup_r+0xa4>
 80154aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80154ae:	d1c5      	bne.n	801543c <__swsetup_r+0x24>
 80154b0:	bd38      	pop	{r3, r4, r5, pc}
 80154b2:	0799      	lsls	r1, r3, #30
 80154b4:	bf58      	it	pl
 80154b6:	6962      	ldrpl	r2, [r4, #20]
 80154b8:	60a2      	str	r2, [r4, #8]
 80154ba:	e7f4      	b.n	80154a6 <__swsetup_r+0x8e>
 80154bc:	2000      	movs	r0, #0
 80154be:	e7f7      	b.n	80154b0 <__swsetup_r+0x98>
 80154c0:	20000110 	.word	0x20000110

080154c4 <_raise_r>:
 80154c4:	291f      	cmp	r1, #31
 80154c6:	b538      	push	{r3, r4, r5, lr}
 80154c8:	4605      	mov	r5, r0
 80154ca:	460c      	mov	r4, r1
 80154cc:	d904      	bls.n	80154d8 <_raise_r+0x14>
 80154ce:	2316      	movs	r3, #22
 80154d0:	6003      	str	r3, [r0, #0]
 80154d2:	f04f 30ff 	mov.w	r0, #4294967295
 80154d6:	bd38      	pop	{r3, r4, r5, pc}
 80154d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80154da:	b112      	cbz	r2, 80154e2 <_raise_r+0x1e>
 80154dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80154e0:	b94b      	cbnz	r3, 80154f6 <_raise_r+0x32>
 80154e2:	4628      	mov	r0, r5
 80154e4:	f000 f830 	bl	8015548 <_getpid_r>
 80154e8:	4622      	mov	r2, r4
 80154ea:	4601      	mov	r1, r0
 80154ec:	4628      	mov	r0, r5
 80154ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80154f2:	f000 b817 	b.w	8015524 <_kill_r>
 80154f6:	2b01      	cmp	r3, #1
 80154f8:	d00a      	beq.n	8015510 <_raise_r+0x4c>
 80154fa:	1c59      	adds	r1, r3, #1
 80154fc:	d103      	bne.n	8015506 <_raise_r+0x42>
 80154fe:	2316      	movs	r3, #22
 8015500:	6003      	str	r3, [r0, #0]
 8015502:	2001      	movs	r0, #1
 8015504:	e7e7      	b.n	80154d6 <_raise_r+0x12>
 8015506:	2100      	movs	r1, #0
 8015508:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801550c:	4620      	mov	r0, r4
 801550e:	4798      	blx	r3
 8015510:	2000      	movs	r0, #0
 8015512:	e7e0      	b.n	80154d6 <_raise_r+0x12>

08015514 <raise>:
 8015514:	4b02      	ldr	r3, [pc, #8]	@ (8015520 <raise+0xc>)
 8015516:	4601      	mov	r1, r0
 8015518:	6818      	ldr	r0, [r3, #0]
 801551a:	f7ff bfd3 	b.w	80154c4 <_raise_r>
 801551e:	bf00      	nop
 8015520:	20000110 	.word	0x20000110

08015524 <_kill_r>:
 8015524:	b538      	push	{r3, r4, r5, lr}
 8015526:	4d07      	ldr	r5, [pc, #28]	@ (8015544 <_kill_r+0x20>)
 8015528:	2300      	movs	r3, #0
 801552a:	4604      	mov	r4, r0
 801552c:	4608      	mov	r0, r1
 801552e:	4611      	mov	r1, r2
 8015530:	602b      	str	r3, [r5, #0]
 8015532:	f7ef ff53 	bl	80053dc <_kill>
 8015536:	1c43      	adds	r3, r0, #1
 8015538:	d102      	bne.n	8015540 <_kill_r+0x1c>
 801553a:	682b      	ldr	r3, [r5, #0]
 801553c:	b103      	cbz	r3, 8015540 <_kill_r+0x1c>
 801553e:	6023      	str	r3, [r4, #0]
 8015540:	bd38      	pop	{r3, r4, r5, pc}
 8015542:	bf00      	nop
 8015544:	20006c74 	.word	0x20006c74

08015548 <_getpid_r>:
 8015548:	f7ef bf40 	b.w	80053cc <_getpid>

0801554c <__swhatbuf_r>:
 801554c:	b570      	push	{r4, r5, r6, lr}
 801554e:	460c      	mov	r4, r1
 8015550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015554:	2900      	cmp	r1, #0
 8015556:	b096      	sub	sp, #88	@ 0x58
 8015558:	4615      	mov	r5, r2
 801555a:	461e      	mov	r6, r3
 801555c:	da0d      	bge.n	801557a <__swhatbuf_r+0x2e>
 801555e:	89a3      	ldrh	r3, [r4, #12]
 8015560:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015564:	f04f 0100 	mov.w	r1, #0
 8015568:	bf14      	ite	ne
 801556a:	2340      	movne	r3, #64	@ 0x40
 801556c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015570:	2000      	movs	r0, #0
 8015572:	6031      	str	r1, [r6, #0]
 8015574:	602b      	str	r3, [r5, #0]
 8015576:	b016      	add	sp, #88	@ 0x58
 8015578:	bd70      	pop	{r4, r5, r6, pc}
 801557a:	466a      	mov	r2, sp
 801557c:	f000 f848 	bl	8015610 <_fstat_r>
 8015580:	2800      	cmp	r0, #0
 8015582:	dbec      	blt.n	801555e <__swhatbuf_r+0x12>
 8015584:	9901      	ldr	r1, [sp, #4]
 8015586:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801558a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801558e:	4259      	negs	r1, r3
 8015590:	4159      	adcs	r1, r3
 8015592:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015596:	e7eb      	b.n	8015570 <__swhatbuf_r+0x24>

08015598 <__smakebuf_r>:
 8015598:	898b      	ldrh	r3, [r1, #12]
 801559a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801559c:	079d      	lsls	r5, r3, #30
 801559e:	4606      	mov	r6, r0
 80155a0:	460c      	mov	r4, r1
 80155a2:	d507      	bpl.n	80155b4 <__smakebuf_r+0x1c>
 80155a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80155a8:	6023      	str	r3, [r4, #0]
 80155aa:	6123      	str	r3, [r4, #16]
 80155ac:	2301      	movs	r3, #1
 80155ae:	6163      	str	r3, [r4, #20]
 80155b0:	b003      	add	sp, #12
 80155b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80155b4:	ab01      	add	r3, sp, #4
 80155b6:	466a      	mov	r2, sp
 80155b8:	f7ff ffc8 	bl	801554c <__swhatbuf_r>
 80155bc:	9f00      	ldr	r7, [sp, #0]
 80155be:	4605      	mov	r5, r0
 80155c0:	4639      	mov	r1, r7
 80155c2:	4630      	mov	r0, r6
 80155c4:	f7ff f87c 	bl	80146c0 <_malloc_r>
 80155c8:	b948      	cbnz	r0, 80155de <__smakebuf_r+0x46>
 80155ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80155ce:	059a      	lsls	r2, r3, #22
 80155d0:	d4ee      	bmi.n	80155b0 <__smakebuf_r+0x18>
 80155d2:	f023 0303 	bic.w	r3, r3, #3
 80155d6:	f043 0302 	orr.w	r3, r3, #2
 80155da:	81a3      	strh	r3, [r4, #12]
 80155dc:	e7e2      	b.n	80155a4 <__smakebuf_r+0xc>
 80155de:	89a3      	ldrh	r3, [r4, #12]
 80155e0:	6020      	str	r0, [r4, #0]
 80155e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80155e6:	81a3      	strh	r3, [r4, #12]
 80155e8:	9b01      	ldr	r3, [sp, #4]
 80155ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80155ee:	b15b      	cbz	r3, 8015608 <__smakebuf_r+0x70>
 80155f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80155f4:	4630      	mov	r0, r6
 80155f6:	f000 f81d 	bl	8015634 <_isatty_r>
 80155fa:	b128      	cbz	r0, 8015608 <__smakebuf_r+0x70>
 80155fc:	89a3      	ldrh	r3, [r4, #12]
 80155fe:	f023 0303 	bic.w	r3, r3, #3
 8015602:	f043 0301 	orr.w	r3, r3, #1
 8015606:	81a3      	strh	r3, [r4, #12]
 8015608:	89a3      	ldrh	r3, [r4, #12]
 801560a:	431d      	orrs	r5, r3
 801560c:	81a5      	strh	r5, [r4, #12]
 801560e:	e7cf      	b.n	80155b0 <__smakebuf_r+0x18>

08015610 <_fstat_r>:
 8015610:	b538      	push	{r3, r4, r5, lr}
 8015612:	4d07      	ldr	r5, [pc, #28]	@ (8015630 <_fstat_r+0x20>)
 8015614:	2300      	movs	r3, #0
 8015616:	4604      	mov	r4, r0
 8015618:	4608      	mov	r0, r1
 801561a:	4611      	mov	r1, r2
 801561c:	602b      	str	r3, [r5, #0]
 801561e:	f7ef ff3d 	bl	800549c <_fstat>
 8015622:	1c43      	adds	r3, r0, #1
 8015624:	d102      	bne.n	801562c <_fstat_r+0x1c>
 8015626:	682b      	ldr	r3, [r5, #0]
 8015628:	b103      	cbz	r3, 801562c <_fstat_r+0x1c>
 801562a:	6023      	str	r3, [r4, #0]
 801562c:	bd38      	pop	{r3, r4, r5, pc}
 801562e:	bf00      	nop
 8015630:	20006c74 	.word	0x20006c74

08015634 <_isatty_r>:
 8015634:	b538      	push	{r3, r4, r5, lr}
 8015636:	4d06      	ldr	r5, [pc, #24]	@ (8015650 <_isatty_r+0x1c>)
 8015638:	2300      	movs	r3, #0
 801563a:	4604      	mov	r4, r0
 801563c:	4608      	mov	r0, r1
 801563e:	602b      	str	r3, [r5, #0]
 8015640:	f7ef ff3c 	bl	80054bc <_isatty>
 8015644:	1c43      	adds	r3, r0, #1
 8015646:	d102      	bne.n	801564e <_isatty_r+0x1a>
 8015648:	682b      	ldr	r3, [r5, #0]
 801564a:	b103      	cbz	r3, 801564e <_isatty_r+0x1a>
 801564c:	6023      	str	r3, [r4, #0]
 801564e:	bd38      	pop	{r3, r4, r5, pc}
 8015650:	20006c74 	.word	0x20006c74

08015654 <asinf>:
 8015654:	b508      	push	{r3, lr}
 8015656:	ed2d 8b02 	vpush	{d8}
 801565a:	eeb0 8a40 	vmov.f32	s16, s0
 801565e:	f000 f857 	bl	8015710 <__ieee754_asinf>
 8015662:	eeb4 8a48 	vcmp.f32	s16, s16
 8015666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801566a:	eef0 8a40 	vmov.f32	s17, s0
 801566e:	d615      	bvs.n	801569c <asinf+0x48>
 8015670:	eeb0 0a48 	vmov.f32	s0, s16
 8015674:	f000 f83a 	bl	80156ec <fabsf>
 8015678:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801567c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8015680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015684:	dd0a      	ble.n	801569c <asinf+0x48>
 8015686:	f7fe f911 	bl	80138ac <__errno>
 801568a:	ecbd 8b02 	vpop	{d8}
 801568e:	2321      	movs	r3, #33	@ 0x21
 8015690:	6003      	str	r3, [r0, #0]
 8015692:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8015696:	4804      	ldr	r0, [pc, #16]	@ (80156a8 <asinf+0x54>)
 8015698:	f000 b830 	b.w	80156fc <nanf>
 801569c:	eeb0 0a68 	vmov.f32	s0, s17
 80156a0:	ecbd 8b02 	vpop	{d8}
 80156a4:	bd08      	pop	{r3, pc}
 80156a6:	bf00      	nop
 80156a8:	08015e67 	.word	0x08015e67

080156ac <atan2f>:
 80156ac:	f000 b914 	b.w	80158d8 <__ieee754_atan2f>

080156b0 <sqrtf>:
 80156b0:	b508      	push	{r3, lr}
 80156b2:	ed2d 8b02 	vpush	{d8}
 80156b6:	eeb0 8a40 	vmov.f32	s16, s0
 80156ba:	f000 f825 	bl	8015708 <__ieee754_sqrtf>
 80156be:	eeb4 8a48 	vcmp.f32	s16, s16
 80156c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80156c6:	d60c      	bvs.n	80156e2 <sqrtf+0x32>
 80156c8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80156e8 <sqrtf+0x38>
 80156cc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80156d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80156d4:	d505      	bpl.n	80156e2 <sqrtf+0x32>
 80156d6:	f7fe f8e9 	bl	80138ac <__errno>
 80156da:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80156de:	2321      	movs	r3, #33	@ 0x21
 80156e0:	6003      	str	r3, [r0, #0]
 80156e2:	ecbd 8b02 	vpop	{d8}
 80156e6:	bd08      	pop	{r3, pc}
 80156e8:	00000000 	.word	0x00000000

080156ec <fabsf>:
 80156ec:	ee10 3a10 	vmov	r3, s0
 80156f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80156f4:	ee00 3a10 	vmov	s0, r3
 80156f8:	4770      	bx	lr
	...

080156fc <nanf>:
 80156fc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8015704 <nanf+0x8>
 8015700:	4770      	bx	lr
 8015702:	bf00      	nop
 8015704:	7fc00000 	.word	0x7fc00000

08015708 <__ieee754_sqrtf>:
 8015708:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801570c:	4770      	bx	lr
	...

08015710 <__ieee754_asinf>:
 8015710:	b538      	push	{r3, r4, r5, lr}
 8015712:	ee10 5a10 	vmov	r5, s0
 8015716:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801571a:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 801571e:	ed2d 8b04 	vpush	{d8-d9}
 8015722:	d10c      	bne.n	801573e <__ieee754_asinf+0x2e>
 8015724:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8015898 <__ieee754_asinf+0x188>
 8015728:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 801589c <__ieee754_asinf+0x18c>
 801572c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8015730:	eee0 7a07 	vfma.f32	s15, s0, s14
 8015734:	eeb0 0a67 	vmov.f32	s0, s15
 8015738:	ecbd 8b04 	vpop	{d8-d9}
 801573c:	bd38      	pop	{r3, r4, r5, pc}
 801573e:	d904      	bls.n	801574a <__ieee754_asinf+0x3a>
 8015740:	ee70 7a40 	vsub.f32	s15, s0, s0
 8015744:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8015748:	e7f6      	b.n	8015738 <__ieee754_asinf+0x28>
 801574a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 801574e:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8015752:	d20b      	bcs.n	801576c <__ieee754_asinf+0x5c>
 8015754:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8015758:	d252      	bcs.n	8015800 <__ieee754_asinf+0xf0>
 801575a:	eddf 7a51 	vldr	s15, [pc, #324]	@ 80158a0 <__ieee754_asinf+0x190>
 801575e:	ee70 7a27 	vadd.f32	s15, s0, s15
 8015762:	eef4 7ae8 	vcmpe.f32	s15, s17
 8015766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801576a:	dce5      	bgt.n	8015738 <__ieee754_asinf+0x28>
 801576c:	f7ff ffbe 	bl	80156ec <fabsf>
 8015770:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8015774:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8015778:	ee28 8a27 	vmul.f32	s16, s16, s15
 801577c:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80158a4 <__ieee754_asinf+0x194>
 8015780:	eddf 7a49 	vldr	s15, [pc, #292]	@ 80158a8 <__ieee754_asinf+0x198>
 8015784:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 80158ac <__ieee754_asinf+0x19c>
 8015788:	eea8 7a27 	vfma.f32	s14, s16, s15
 801578c:	eddf 7a48 	vldr	s15, [pc, #288]	@ 80158b0 <__ieee754_asinf+0x1a0>
 8015790:	eee7 7a08 	vfma.f32	s15, s14, s16
 8015794:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80158b4 <__ieee754_asinf+0x1a4>
 8015798:	eea7 7a88 	vfma.f32	s14, s15, s16
 801579c:	eddf 7a46 	vldr	s15, [pc, #280]	@ 80158b8 <__ieee754_asinf+0x1a8>
 80157a0:	eee7 7a08 	vfma.f32	s15, s14, s16
 80157a4:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80158bc <__ieee754_asinf+0x1ac>
 80157a8:	eea7 9a88 	vfma.f32	s18, s15, s16
 80157ac:	eddf 7a44 	vldr	s15, [pc, #272]	@ 80158c0 <__ieee754_asinf+0x1b0>
 80157b0:	eee8 7a07 	vfma.f32	s15, s16, s14
 80157b4:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80158c4 <__ieee754_asinf+0x1b4>
 80157b8:	eea7 7a88 	vfma.f32	s14, s15, s16
 80157bc:	eddf 7a42 	vldr	s15, [pc, #264]	@ 80158c8 <__ieee754_asinf+0x1b8>
 80157c0:	eee7 7a08 	vfma.f32	s15, s14, s16
 80157c4:	eeb0 0a48 	vmov.f32	s0, s16
 80157c8:	eee7 8a88 	vfma.f32	s17, s15, s16
 80157cc:	f7ff ff9c 	bl	8015708 <__ieee754_sqrtf>
 80157d0:	4b3e      	ldr	r3, [pc, #248]	@ (80158cc <__ieee754_asinf+0x1bc>)
 80157d2:	ee29 9a08 	vmul.f32	s18, s18, s16
 80157d6:	429c      	cmp	r4, r3
 80157d8:	ee89 6a28 	vdiv.f32	s12, s18, s17
 80157dc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80157e0:	d93d      	bls.n	801585e <__ieee754_asinf+0x14e>
 80157e2:	eea0 0a06 	vfma.f32	s0, s0, s12
 80157e6:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 80158d0 <__ieee754_asinf+0x1c0>
 80157ea:	eee0 7a26 	vfma.f32	s15, s0, s13
 80157ee:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 801589c <__ieee754_asinf+0x18c>
 80157f2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80157f6:	2d00      	cmp	r5, #0
 80157f8:	bfd8      	it	le
 80157fa:	eeb1 0a40 	vnegle.f32	s0, s0
 80157fe:	e79b      	b.n	8015738 <__ieee754_asinf+0x28>
 8015800:	ee60 7a00 	vmul.f32	s15, s0, s0
 8015804:	eddf 6a28 	vldr	s13, [pc, #160]	@ 80158a8 <__ieee754_asinf+0x198>
 8015808:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80158a4 <__ieee754_asinf+0x194>
 801580c:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 80158bc <__ieee754_asinf+0x1ac>
 8015810:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8015814:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80158b0 <__ieee754_asinf+0x1a0>
 8015818:	eee7 6a27 	vfma.f32	s13, s14, s15
 801581c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80158b4 <__ieee754_asinf+0x1a4>
 8015820:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8015824:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80158b8 <__ieee754_asinf+0x1a8>
 8015828:	eee7 6a27 	vfma.f32	s13, s14, s15
 801582c:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80158ac <__ieee754_asinf+0x19c>
 8015830:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8015834:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80158c0 <__ieee754_asinf+0x1b0>
 8015838:	eee7 6a86 	vfma.f32	s13, s15, s12
 801583c:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 80158c4 <__ieee754_asinf+0x1b4>
 8015840:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8015844:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80158c8 <__ieee754_asinf+0x1b8>
 8015848:	eee6 6a27 	vfma.f32	s13, s12, s15
 801584c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015850:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8015854:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8015858:	eea0 0a27 	vfma.f32	s0, s0, s15
 801585c:	e76c      	b.n	8015738 <__ieee754_asinf+0x28>
 801585e:	ee10 3a10 	vmov	r3, s0
 8015862:	f36f 030b 	bfc	r3, #0, #12
 8015866:	ee07 3a10 	vmov	s14, r3
 801586a:	eea7 8a47 	vfms.f32	s16, s14, s14
 801586e:	ee70 5a00 	vadd.f32	s11, s0, s0
 8015872:	ee30 0a07 	vadd.f32	s0, s0, s14
 8015876:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8015898 <__ieee754_asinf+0x188>
 801587a:	ee88 5a00 	vdiv.f32	s10, s16, s0
 801587e:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 80158d4 <__ieee754_asinf+0x1c4>
 8015882:	eee5 7a66 	vfms.f32	s15, s10, s13
 8015886:	eed5 7a86 	vfnms.f32	s15, s11, s12
 801588a:	eeb0 6a40 	vmov.f32	s12, s0
 801588e:	eea7 6a66 	vfms.f32	s12, s14, s13
 8015892:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8015896:	e7ac      	b.n	80157f2 <__ieee754_asinf+0xe2>
 8015898:	b33bbd2e 	.word	0xb33bbd2e
 801589c:	3fc90fdb 	.word	0x3fc90fdb
 80158a0:	7149f2ca 	.word	0x7149f2ca
 80158a4:	3a4f7f04 	.word	0x3a4f7f04
 80158a8:	3811ef08 	.word	0x3811ef08
 80158ac:	3e2aaaab 	.word	0x3e2aaaab
 80158b0:	bd241146 	.word	0xbd241146
 80158b4:	3e4e0aa8 	.word	0x3e4e0aa8
 80158b8:	bea6b090 	.word	0xbea6b090
 80158bc:	3d9dc62e 	.word	0x3d9dc62e
 80158c0:	bf303361 	.word	0xbf303361
 80158c4:	4001572d 	.word	0x4001572d
 80158c8:	c019d139 	.word	0xc019d139
 80158cc:	3f799999 	.word	0x3f799999
 80158d0:	333bbd2e 	.word	0x333bbd2e
 80158d4:	3f490fdb 	.word	0x3f490fdb

080158d8 <__ieee754_atan2f>:
 80158d8:	ee10 2a90 	vmov	r2, s1
 80158dc:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 80158e0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80158e4:	b510      	push	{r4, lr}
 80158e6:	eef0 7a40 	vmov.f32	s15, s0
 80158ea:	d806      	bhi.n	80158fa <__ieee754_atan2f+0x22>
 80158ec:	ee10 0a10 	vmov	r0, s0
 80158f0:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80158f4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80158f8:	d904      	bls.n	8015904 <__ieee754_atan2f+0x2c>
 80158fa:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80158fe:	eeb0 0a67 	vmov.f32	s0, s15
 8015902:	bd10      	pop	{r4, pc}
 8015904:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8015908:	d103      	bne.n	8015912 <__ieee754_atan2f+0x3a>
 801590a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801590e:	f000 b883 	b.w	8015a18 <atanf>
 8015912:	1794      	asrs	r4, r2, #30
 8015914:	f004 0402 	and.w	r4, r4, #2
 8015918:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801591c:	b943      	cbnz	r3, 8015930 <__ieee754_atan2f+0x58>
 801591e:	2c02      	cmp	r4, #2
 8015920:	d05e      	beq.n	80159e0 <__ieee754_atan2f+0x108>
 8015922:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80159f4 <__ieee754_atan2f+0x11c>
 8015926:	2c03      	cmp	r4, #3
 8015928:	bf08      	it	eq
 801592a:	eef0 7a47 	vmoveq.f32	s15, s14
 801592e:	e7e6      	b.n	80158fe <__ieee754_atan2f+0x26>
 8015930:	b941      	cbnz	r1, 8015944 <__ieee754_atan2f+0x6c>
 8015932:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80159f8 <__ieee754_atan2f+0x120>
 8015936:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80159fc <__ieee754_atan2f+0x124>
 801593a:	2800      	cmp	r0, #0
 801593c:	bfa8      	it	ge
 801593e:	eef0 7a47 	vmovge.f32	s15, s14
 8015942:	e7dc      	b.n	80158fe <__ieee754_atan2f+0x26>
 8015944:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8015948:	d110      	bne.n	801596c <__ieee754_atan2f+0x94>
 801594a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801594e:	f104 34ff 	add.w	r4, r4, #4294967295
 8015952:	d107      	bne.n	8015964 <__ieee754_atan2f+0x8c>
 8015954:	2c02      	cmp	r4, #2
 8015956:	d846      	bhi.n	80159e6 <__ieee754_atan2f+0x10e>
 8015958:	4b29      	ldr	r3, [pc, #164]	@ (8015a00 <__ieee754_atan2f+0x128>)
 801595a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801595e:	edd3 7a00 	vldr	s15, [r3]
 8015962:	e7cc      	b.n	80158fe <__ieee754_atan2f+0x26>
 8015964:	2c02      	cmp	r4, #2
 8015966:	d841      	bhi.n	80159ec <__ieee754_atan2f+0x114>
 8015968:	4b26      	ldr	r3, [pc, #152]	@ (8015a04 <__ieee754_atan2f+0x12c>)
 801596a:	e7f6      	b.n	801595a <__ieee754_atan2f+0x82>
 801596c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8015970:	d0df      	beq.n	8015932 <__ieee754_atan2f+0x5a>
 8015972:	1a5b      	subs	r3, r3, r1
 8015974:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8015978:	ea4f 51e3 	mov.w	r1, r3, asr #23
 801597c:	da1a      	bge.n	80159b4 <__ieee754_atan2f+0xdc>
 801597e:	2a00      	cmp	r2, #0
 8015980:	da01      	bge.n	8015986 <__ieee754_atan2f+0xae>
 8015982:	313c      	adds	r1, #60	@ 0x3c
 8015984:	db19      	blt.n	80159ba <__ieee754_atan2f+0xe2>
 8015986:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801598a:	f7ff feaf 	bl	80156ec <fabsf>
 801598e:	f000 f843 	bl	8015a18 <atanf>
 8015992:	eef0 7a40 	vmov.f32	s15, s0
 8015996:	2c01      	cmp	r4, #1
 8015998:	d012      	beq.n	80159c0 <__ieee754_atan2f+0xe8>
 801599a:	2c02      	cmp	r4, #2
 801599c:	d017      	beq.n	80159ce <__ieee754_atan2f+0xf6>
 801599e:	2c00      	cmp	r4, #0
 80159a0:	d0ad      	beq.n	80158fe <__ieee754_atan2f+0x26>
 80159a2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8015a08 <__ieee754_atan2f+0x130>
 80159a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80159aa:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8015a0c <__ieee754_atan2f+0x134>
 80159ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80159b2:	e7a4      	b.n	80158fe <__ieee754_atan2f+0x26>
 80159b4:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80159fc <__ieee754_atan2f+0x124>
 80159b8:	e7ed      	b.n	8015996 <__ieee754_atan2f+0xbe>
 80159ba:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8015a10 <__ieee754_atan2f+0x138>
 80159be:	e7ea      	b.n	8015996 <__ieee754_atan2f+0xbe>
 80159c0:	ee17 3a90 	vmov	r3, s15
 80159c4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80159c8:	ee07 3a90 	vmov	s15, r3
 80159cc:	e797      	b.n	80158fe <__ieee754_atan2f+0x26>
 80159ce:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8015a08 <__ieee754_atan2f+0x130>
 80159d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80159d6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8015a0c <__ieee754_atan2f+0x134>
 80159da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80159de:	e78e      	b.n	80158fe <__ieee754_atan2f+0x26>
 80159e0:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8015a0c <__ieee754_atan2f+0x134>
 80159e4:	e78b      	b.n	80158fe <__ieee754_atan2f+0x26>
 80159e6:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8015a14 <__ieee754_atan2f+0x13c>
 80159ea:	e788      	b.n	80158fe <__ieee754_atan2f+0x26>
 80159ec:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8015a10 <__ieee754_atan2f+0x138>
 80159f0:	e785      	b.n	80158fe <__ieee754_atan2f+0x26>
 80159f2:	bf00      	nop
 80159f4:	c0490fdb 	.word	0xc0490fdb
 80159f8:	bfc90fdb 	.word	0xbfc90fdb
 80159fc:	3fc90fdb 	.word	0x3fc90fdb
 8015a00:	08016088 	.word	0x08016088
 8015a04:	0801607c 	.word	0x0801607c
 8015a08:	33bbbd2e 	.word	0x33bbbd2e
 8015a0c:	40490fdb 	.word	0x40490fdb
 8015a10:	00000000 	.word	0x00000000
 8015a14:	3f490fdb 	.word	0x3f490fdb

08015a18 <atanf>:
 8015a18:	b538      	push	{r3, r4, r5, lr}
 8015a1a:	ee10 5a10 	vmov	r5, s0
 8015a1e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8015a22:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8015a26:	eef0 7a40 	vmov.f32	s15, s0
 8015a2a:	d310      	bcc.n	8015a4e <atanf+0x36>
 8015a2c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8015a30:	d904      	bls.n	8015a3c <atanf+0x24>
 8015a32:	ee70 7a00 	vadd.f32	s15, s0, s0
 8015a36:	eeb0 0a67 	vmov.f32	s0, s15
 8015a3a:	bd38      	pop	{r3, r4, r5, pc}
 8015a3c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8015b74 <atanf+0x15c>
 8015a40:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8015b78 <atanf+0x160>
 8015a44:	2d00      	cmp	r5, #0
 8015a46:	bfc8      	it	gt
 8015a48:	eef0 7a47 	vmovgt.f32	s15, s14
 8015a4c:	e7f3      	b.n	8015a36 <atanf+0x1e>
 8015a4e:	4b4b      	ldr	r3, [pc, #300]	@ (8015b7c <atanf+0x164>)
 8015a50:	429c      	cmp	r4, r3
 8015a52:	d810      	bhi.n	8015a76 <atanf+0x5e>
 8015a54:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8015a58:	d20a      	bcs.n	8015a70 <atanf+0x58>
 8015a5a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8015b80 <atanf+0x168>
 8015a5e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8015a62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8015a66:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8015a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a6e:	dce2      	bgt.n	8015a36 <atanf+0x1e>
 8015a70:	f04f 33ff 	mov.w	r3, #4294967295
 8015a74:	e013      	b.n	8015a9e <atanf+0x86>
 8015a76:	f7ff fe39 	bl	80156ec <fabsf>
 8015a7a:	4b42      	ldr	r3, [pc, #264]	@ (8015b84 <atanf+0x16c>)
 8015a7c:	429c      	cmp	r4, r3
 8015a7e:	d84f      	bhi.n	8015b20 <atanf+0x108>
 8015a80:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8015a84:	429c      	cmp	r4, r3
 8015a86:	d841      	bhi.n	8015b0c <atanf+0xf4>
 8015a88:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8015a8c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8015a90:	eea0 7a27 	vfma.f32	s14, s0, s15
 8015a94:	2300      	movs	r3, #0
 8015a96:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015a9a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015a9e:	1c5a      	adds	r2, r3, #1
 8015aa0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8015aa4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8015b88 <atanf+0x170>
 8015aa8:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8015b8c <atanf+0x174>
 8015aac:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8015b90 <atanf+0x178>
 8015ab0:	ee66 6a06 	vmul.f32	s13, s12, s12
 8015ab4:	eee6 5a87 	vfma.f32	s11, s13, s14
 8015ab8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8015b94 <atanf+0x17c>
 8015abc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8015ac0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8015b98 <atanf+0x180>
 8015ac4:	eee7 5a26 	vfma.f32	s11, s14, s13
 8015ac8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8015b9c <atanf+0x184>
 8015acc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8015ad0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8015ba0 <atanf+0x188>
 8015ad4:	eee7 5a26 	vfma.f32	s11, s14, s13
 8015ad8:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8015ba4 <atanf+0x18c>
 8015adc:	eea6 5a87 	vfma.f32	s10, s13, s14
 8015ae0:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8015ba8 <atanf+0x190>
 8015ae4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8015ae8:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8015bac <atanf+0x194>
 8015aec:	eea7 5a26 	vfma.f32	s10, s14, s13
 8015af0:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8015bb0 <atanf+0x198>
 8015af4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8015af8:	ee27 7a26 	vmul.f32	s14, s14, s13
 8015afc:	eea5 7a86 	vfma.f32	s14, s11, s12
 8015b00:	ee27 7a87 	vmul.f32	s14, s15, s14
 8015b04:	d121      	bne.n	8015b4a <atanf+0x132>
 8015b06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015b0a:	e794      	b.n	8015a36 <atanf+0x1e>
 8015b0c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8015b10:	ee30 7a67 	vsub.f32	s14, s0, s15
 8015b14:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015b18:	2301      	movs	r3, #1
 8015b1a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015b1e:	e7be      	b.n	8015a9e <atanf+0x86>
 8015b20:	4b24      	ldr	r3, [pc, #144]	@ (8015bb4 <atanf+0x19c>)
 8015b22:	429c      	cmp	r4, r3
 8015b24:	d80b      	bhi.n	8015b3e <atanf+0x126>
 8015b26:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8015b2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8015b2e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8015b32:	2302      	movs	r3, #2
 8015b34:	ee70 6a67 	vsub.f32	s13, s0, s15
 8015b38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8015b3c:	e7af      	b.n	8015a9e <atanf+0x86>
 8015b3e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8015b42:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015b46:	2303      	movs	r3, #3
 8015b48:	e7a9      	b.n	8015a9e <atanf+0x86>
 8015b4a:	4a1b      	ldr	r2, [pc, #108]	@ (8015bb8 <atanf+0x1a0>)
 8015b4c:	491b      	ldr	r1, [pc, #108]	@ (8015bbc <atanf+0x1a4>)
 8015b4e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8015b52:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8015b56:	edd3 6a00 	vldr	s13, [r3]
 8015b5a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8015b5e:	2d00      	cmp	r5, #0
 8015b60:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015b64:	edd2 7a00 	vldr	s15, [r2]
 8015b68:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015b6c:	bfb8      	it	lt
 8015b6e:	eef1 7a67 	vneglt.f32	s15, s15
 8015b72:	e760      	b.n	8015a36 <atanf+0x1e>
 8015b74:	bfc90fdb 	.word	0xbfc90fdb
 8015b78:	3fc90fdb 	.word	0x3fc90fdb
 8015b7c:	3edfffff 	.word	0x3edfffff
 8015b80:	7149f2ca 	.word	0x7149f2ca
 8015b84:	3f97ffff 	.word	0x3f97ffff
 8015b88:	3c8569d7 	.word	0x3c8569d7
 8015b8c:	3d4bda59 	.word	0x3d4bda59
 8015b90:	bd6ef16b 	.word	0xbd6ef16b
 8015b94:	3d886b35 	.word	0x3d886b35
 8015b98:	3dba2e6e 	.word	0x3dba2e6e
 8015b9c:	3e124925 	.word	0x3e124925
 8015ba0:	3eaaaaab 	.word	0x3eaaaaab
 8015ba4:	bd15a221 	.word	0xbd15a221
 8015ba8:	bd9d8795 	.word	0xbd9d8795
 8015bac:	bde38e38 	.word	0xbde38e38
 8015bb0:	be4ccccd 	.word	0xbe4ccccd
 8015bb4:	401bffff 	.word	0x401bffff
 8015bb8:	080160a4 	.word	0x080160a4
 8015bbc:	08016094 	.word	0x08016094

08015bc0 <_init>:
 8015bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015bc2:	bf00      	nop
 8015bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015bc6:	bc08      	pop	{r3}
 8015bc8:	469e      	mov	lr, r3
 8015bca:	4770      	bx	lr

08015bcc <_fini>:
 8015bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015bce:	bf00      	nop
 8015bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015bd2:	bc08      	pop	{r3}
 8015bd4:	469e      	mov	lr, r3
 8015bd6:	4770      	bx	lr
