<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<register_list xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" name="SIMD" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
    <register_group name="Control">
        <gui_name language="en">Floating-point Status and Control Registers</gui_name>
        <description language="en">Displays status and Controls floating-point extension behaviour</description>
        <register access="RW" name="FPCR" size="4">
            <gui_name language="en">Floating-point Control Register</gui_name>
            <description language="en">Controls floating-point extension behaviour.</description>
            <bitField conditional="false" enumerationId="FPCR_AHP" name="AHP">
                <gui_name language="en">AHP</gui_name>
                <description language="en">Alternative half-precision control bit:</description>
                <definition>[26]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="FPCR_DN" name="DN">
                <gui_name language="en">DN</gui_name>
                <description language="en">Default NaN mode control bit: The value of this bit only controls VFP arithmetic. Advanced SIMD arithmetic always uses the Default NaN setting, regardless of the value of the DN bit.</description>
                <definition>[25]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="FPCR_FZ" name="FZ">
                <gui_name language="en">FZ</gui_name>
                <description language="en">Flush-to-zero mode control bit: The value of this bit only controls VFP arithmetic. Advanced SIMD arithmetic always uses the Flush-to-zero setting, regardless of the value of the FZ bit.</description>
                <definition>[24]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="FPCR_RMODE" name="RMode">
                <gui_name language="en">RMode</gui_name>
                <description language="en">Rounding Mode control field. The encoding of this field is: The specified rounding mode is used by almost all VFP floating-point instructions. Advanced SIMD arithmetic always uses the Round to Nearest setting, regardless of the value of the RMode bits.</description>
                <definition>[23:22]</definition>
            </bitField>
            <bitField conditional="false" name="Stride">
                <gui_name language="en">Stride</gui_name>
                <description language="en">From ARMv7, ARM deprecates use of nonzero values of the Stride and Len fields. The values of these fields are ignored by the Advanced SIMD extension.</description>
                <definition>[21:20]</definition>
            </bitField>
            <bitField conditional="false" name="Len">
                <gui_name language="en">Len</gui_name>
                <description language="en">From ARMv7, ARM deprecates use of nonzero values of the Stride and Len fields. The values of these fields are ignored by the Advanced SIMD extension.</description>
                <definition>[18:16]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="FPCR_IDE" name="IDE">
                <gui_name language="en">IDE</gui_name>
                <description language="en">Input Denormal exception trap enable. Possible values are: This bit is supported only in VFPv2, VFPv3U, and VFPv4U; it is RAZ/WI on a system that implements VFPv3 or VFPv4. The values of this bit controls only VFP arithmetic. Advanced SIMD arithmetic always uses untrapped exception handling, regardless of the value of this bit.</description>
                <definition>[15]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="FPCR_IXE" name="IXE">
                <gui_name language="en">IXE</gui_name>
                <description language="en">Inexact exception trap enable. Possible values are: This bit is supported only in VFPv2, VFPv3U, and VFPv4U; it is RAZ/WI on a system that implements VFPv3 or VFPv4. The values of this bit controls only VFP arithmetic. Advanced SIMD arithmetic always uses untrapped exception handling, regardless of the value of this bit.</description>
                <definition>[12]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="FPCR_UFE" name="UFE">
                <gui_name language="en">UFE</gui_name>
                <description language="en">Underflow exception trap enable. Possible values are: This bit is supported only in VFPv2, VFPv3U, and VFPv4U; it is RAZ/WI on a system that implements VFPv3 or VFPv4. The values of this bit controls only VFP arithmetic. Advanced SIMD arithmetic always uses untrapped exception handling, regardless of the value of this bit.</description>
                <definition>[11]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="FPCR_OFE" name="OFE">
                <gui_name language="en">OFE</gui_name>
                <description language="en">Overflow exception trap enable. Possible values are: This bit is supported only in VFPv2, VFPv3U, and VFPv4U; it is RAZ/WI on a system that implements VFPv3 or VFPv4. The values of this bit controls only VFP arithmetic. Advanced SIMD arithmetic always uses untrapped exception handling, regardless of the value of this bit.</description>
                <definition>[10]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="FPCR_DZE" name="DZE">
                <gui_name language="en">DZE</gui_name>
                <description language="en">Division by Zero exception trap enable. Possible values are: This bit is supported only in VFPv2, VFPv3U, and VFPv4U; it is RAZ/WI on a system that implements VFPv3 or VFPv4. The values of this bit controls only VFP arithmetic. Advanced SIMD arithmetic always uses untrapped exception handling, regardless of the value of this bit.</description>
                <definition>[9]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="FPCR_IOE" name="IOE">
                <gui_name language="en">IOE</gui_name>
                <description language="en">Invalid Operation exception trap enable. Possible values are: This bit is supported only in VFPv2, VFPv3U, and VFPv4U; it is RAZ/WI on a system that implements VFPv3 or VFPv4. The values of this bit controls only VFP arithmetic. Advanced SIMD arithmetic always uses untrapped exception handling, regardless of the value of this bit.</description>
                <definition>[8]</definition>
            </bitField>
        </register>
        <register access="RW" name="FPSR" size="4">
            <gui_name language="en">Floating-point Status Register</gui_name>
            <description language="en">Provides floating-point system status information.</description>
            <bitField conditional="false" name="N">
                <gui_name language="en">N</gui_name>
                <description language="en">Negative condition flag. This is updated by floating-point comparison operations.</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="Z">
                <gui_name language="en">Z</gui_name>
                <description language="en">Zero condition flag. This is updated by floating-point comparison operations.</description>
                <definition>[30]</definition>
            </bitField>
            <bitField conditional="false" name="C">
                <gui_name language="en">C</gui_name>
                <description language="en">Carry condition flag. This is updated by floating-point comparison operations.</description>
                <definition>[29]</definition>
            </bitField>
            <bitField conditional="false" name="V">
                <gui_name language="en">V</gui_name>
                <description language="en">Overflow condition flag. This is updated by floating-point comparison operations.</description>
                <definition>[28]</definition>
            </bitField>
            <bitField conditional="false" name="QC">
                <gui_name language="en">QC</gui_name>
                <description language="en">Cumulative saturation bit, Advanced SIMD only. This bit is set to 1 to indicate that an Advanced SIMD integer operation has saturated since 0 was last written to this bit.</description>
                <definition>[27]</definition>
            </bitField>
            <bitField conditional="false" name="IDC">
                <gui_name language="en">IDC</gui_name>
                <description language="en">Input Denormal cumulative exception bit. This bit is set to 1 to indicate that the Input Denormal exception has occurred since 0 was last written to this bit. How VFP instructions update this bit depends on the value of the IDE bit. Advanced SIMD instructions set this bit if the Input Denormal exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the IDE bit.</description>
                <definition>[7]</definition>
            </bitField>
            <bitField conditional="false" name="IXC">
                <gui_name language="en">IXC</gui_name>
                <description language="en">Inexact cumulative exception bit. This bit is set to 1 to indicate that the Inexact exception has occurred since 0 was last written to this bit. How VFP instructions update this bit depends on the value of the IXE bit. Advanced SIMD instructions set this bit if the Inexact exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the IXE bit.</description>
                <definition>[4]</definition>
            </bitField>
            <bitField conditional="false" name="UFC">
                <gui_name language="en">UFC</gui_name>
                <description language="en">Underflow cumulative exception bit. This bit is set to 1 to indicate that the Underflow exception has occurred since 0 was last written to this bit. How VFP instructions update this bit depends on the value of the UFE bit. Advanced SIMD instructions set this bit if the Underflow exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the UFE bit.</description>
                <definition>[3]</definition>
            </bitField>
            <bitField conditional="false" name="OFC">
                <gui_name language="en">OFC</gui_name>
                <description language="en">Overflow cumulative exception bit. This bit is set to 1 to indicate that the Overflow exception has occurred since 0 was last written to this bit. How VFP instructions update this bit depends on the value of the OFE bit. Advanced SIMD instructions set this bit if the Overflow exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the OFE bit.</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="DZC">
                <gui_name language="en">DZC</gui_name>
                <description language="en">Division by Zero cumulative exception bit. This bit is set to 1 to indicate that the Division by Zero exception has occurred since 0 was last written to this bit. How VFP instructions update this bit depends on the value of the DZE bit. Advanced SIMD instructions set this bit if the Division by Zero exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the DZE bit.</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="IOC">
                <gui_name language="en">IOC</gui_name>
                <description language="en">Invalid Operation cumulative exception bit. This bit is set to 1 to indicate that the Invalid Operation exception has occurred since 0 was last written to this bit. How VFP instructions update this bit depends on the value of the IOE bit. Advanced SIMD instructions set this bit if the Invalid Operation exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the IOE bit.</description>
                <definition>[0]</definition>
            </bitField>
        </register>
    </register_group>
    <tcf:enumeration name="FPCR_IXE">
        <tcf:enumItem name="Untrapped_exception_handling_selected_If_the_floating_point_exception_occurs_then_the_IXC_bit_is_set_to_1" number="0"/>
        <tcf:enumItem name="Trapped_exception_handling_selected_If_the_floating_point_exception_occurs_hardware_does_not_update_the_IXC_bit_The_trap_handling_software_can_decide_whether_to_set_the_IXC_bit_to_1" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR1_EL1_ADVSIMD_INTEGER">
        <tcf:enumItem name="Not_implemented" number="0"/>
        <tcf:enumItem name="Implemented" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR1_EL1_ADVSIMD_HPFP">
        <tcf:enumItem name="Not_implemented" number="0"/>
        <tcf:enumItem name="Implemented_This_value_is_permitted_only_if_the_AdvSIMD_SPFP_field_is_0b0001" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR2_EL1_ADVSIMD_MISC">
        <tcf:enumItem name="No_support_for_miscellaneous_features" number="0"/>
        <tcf:enumItem name="Floating_point_Conversion_to_Integer_with_Directed_Rounding_modes" number="1"/>
        <tcf:enumItem name="As_0b0001_and_Floating_point_Round_to_Integral_Floating_point" number="2"/>
        <tcf:enumItem name="As_0b0010_and_Floating_point_MaxNum_and_MinNum" number="3"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR0_EL1_SHORT_VECTORS">
        <tcf:enumItem name="Not_supported" number="0"/>
        <tcf:enumItem name="Short_vector_operation_supported" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR0_EL1_DOUBLE_PRECISION">
        <tcf:enumItem name="Not_supported_in_hardware" number="0"/>
        <tcf:enumItem name="Supported_VFPv2" number="1"/>
        <tcf:enumItem name="Supported_VFPv3_or_VFPv4_VFPv3_adds_an_instruction_to_load_a_double_precision_floating_point_constant_and_conversions_between_double_precision_and_fixed_point_values" number="2"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR0_EL1_SINGLE_PRECISION">
        <tcf:enumItem name="Not_supported_in_hardware" number="0"/>
        <tcf:enumItem name="Supported_VFPv2" number="1"/>
        <tcf:enumItem name="Supported_VFPv3_or_VFPv4_VFPv3_adds_an_instruction_to_load_a_single_precision_floating_point_constant_and_conversions_between_single_precision_and_fixed_point_values" number="2"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR1_EL1_ADVSIMD_LOAD_STORE">
        <tcf:enumItem name="Not_implemented" number="0"/>
        <tcf:enumItem name="Implemented" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="FPCR_IDE">
        <tcf:enumItem name="Untrapped_exception_handling_selected_If_the_floating_point_exception_occurs_then_the_IDC_bit_is_set_to_1" number="0"/>
        <tcf:enumItem name="Trapped_exception_handling_selected_If_the_floating_point_exception_occurs_hardware_does_not_update_the_IDC_bit_The_trap_handling_software_can_decide_whether_to_set_the_IDC_bit_to_1" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR0_EL1_VFP_ROUNDING_MODES">
        <tcf:enumItem name="Only_Round_to_Nearest_mode_supported_except_that_Round_towards_Zero_mode_is_supported_for_VCVT_instructions_that_always_use_that_rounding_mode_regardless_of_the_FPSCR_setting" number="0"/>
        <tcf:enumItem name="All_rounding_modes_supported" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR0_EL1_DIVIDE">
        <tcf:enumItem name="Not_supported_in_hardware" number="0"/>
        <tcf:enumItem name="Supported" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="FPCR_IOE">
        <tcf:enumItem name="Untrapped_exception_handling_selected_If_the_floating_point_exception_occurs_then_the_IOC_bit_is_set_to_1" number="0"/>
        <tcf:enumItem name="Trapped_exception_handling_selected_If_the_floating_point_exception_occurs_hardware_does_not_update_the_IOC_bit_The_trap_handling_software_can_decide_whether_to_set_the_IOC_bit_to_1" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="FPEXC32_EL2_EX">
        <tcf:enumItem name="The_only_significant_state_is_the_contents_of_the_registers_D0___D15_D16___D31_if_implemented_FPSCR_and_FPEXC_A_context_switch_can_be_performed_by_saving_and_restoring_the_values_of_these_registers" number="0"/>
        <tcf:enumItem name="There_is_additional_state_that_must_be_handled_by_any_context_switch_system" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="FPCR_RMODE">
        <tcf:enumItem name="Round_to_Nearest_RN_mode" number="0"/>
        <tcf:enumItem name="Round_towards_Plus_Infinity_RP_mode" number="1"/>
        <tcf:enumItem name="Round_towards_Minus_Infinity_RM_mode" number="2"/>
        <tcf:enumItem name="Round_towards_Zero_RZ_mode" number="3"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR0_EL1_ADVSIMD_REGISTERS">
        <tcf:enumItem name="Not_supported" number="0"/>
        <tcf:enumItem name="Supported_16_x_64_bit_registers" number="1"/>
        <tcf:enumItem name="Supported_32_x_64_bit_registers" number="2"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR1_EL1_VFP_HPFP">
        <tcf:enumItem name="Not_implemented" number="0"/>
        <tcf:enumItem name="Implemented" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="FPCR_UFE">
        <tcf:enumItem name="Untrapped_exception_handling_selected_If_the_floating_point_exception_occurs_then_the_UFC_bit_is_set_to_1" number="0"/>
        <tcf:enumItem name="Trapped_exception_handling_selected_If_the_floating_point_exception_occurs_hardware_does_not_update_the_UFC_bit_The_trap_handling_software_can_decide_whether_to_set_the_UFC_bit_to_1" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR0_EL1_VFP_EXCEPTION_TRAP">
        <tcf:enumItem name="Not_supported_This_is_the_value_for_VFPv3_and_VFPv4" number="0"/>
        <tcf:enumItem name="Supported_by_the_hardware_This_is_the_value_for_VFPv3U_VFP4U_and_for_VFPv2_When_exception_trapping_is_supported_support_code_is_needed_to_handle_the_trapped_exceptions" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="FPCR_FZ">
        <tcf:enumItem name="Flush_to_zero_mode_disabled_Behavior_of_the_floating_point_system_is_fully_compliant_with_the_IEEE_754_standard" number="0"/>
        <tcf:enumItem name="Flush_to_zero_mode_enabled" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR1_EL1_DEFAULT_NAN_MODE">
        <tcf:enumItem name="Hardware_supports_only_the_Default_NaN_mode_If_a_VFP_subarchitecture_is_implemented_its_support_code_might_include_support_for_propagation_of_NaN_values" number="0"/>
        <tcf:enumItem name="Hardware_supports_propagation_of_NaN_values" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="FPCR_DZE">
        <tcf:enumItem name="Untrapped_exception_handling_selected_If_the_floating_point_exception_occurs_then_the_DZC_bit_is_set_to_1" number="0"/>
        <tcf:enumItem name="Trapped_exception_handling_selected_If_the_floating_point_exception_occurs_hardware_does_not_update_the_DZC_bit_The_trap_handling_software_can_decide_whether_to_set_the_DZC_bit_to_1" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="FPCR_DN">
        <tcf:enumItem name="NaN_operands_propagate_through_to_the_output_of_a_floating_point_operation" number="0"/>
        <tcf:enumItem name="Any_operation_involving_one_or_more_NaNs_returns_the_Default_NaN" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="FPEXC32_EL2_EN">
        <tcf:enumItem name="The_Advanced_SIMD_and_VFP_extensions_are_disabled" number="0"/>
        <tcf:enumItem name="The_Advanced_SIMD_and_VFP_extensions_are_enabled_and_operate_normally" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR0_EL1_SQUARE_ROOT">
        <tcf:enumItem name="Not_supported_in_hardware" number="0"/>
        <tcf:enumItem name="Supported" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="FPCR_OFE">
        <tcf:enumItem name="Untrapped_exception_handling_selected_If_the_floating_point_exception_occurs_then_the_OFC_bit_is_set_to_1" number="0"/>
        <tcf:enumItem name="Trapped_exception_handling_selected_If_the_floating_point_exception_occurs_hardware_does_not_update_the_OFC_bit_The_trap_handling_software_can_decide_whether_to_set_the_OFC_bit_to_1" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR1_EL1_ADVSIMD_SPFP">
        <tcf:enumItem name="Not_implemented" number="0"/>
        <tcf:enumItem name="Implemented_This_value_is_permitted_only_if_the_AdvSIMD_integer_field_is_0b0001" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR2_EL1_VFP_MISC">
        <tcf:enumItem name="No_support_for_miscellaneous_features" number="0"/>
        <tcf:enumItem name="Support_for_Floating_point_selection" number="1"/>
        <tcf:enumItem name="As_0b0001_and_Floating_point_Conversion_to_Integer_with_Directed_Rounding_modes" number="2"/>
        <tcf:enumItem name="As_0b0010_and_Floating_point_Round_to_Integral_Floating_point" number="3"/>
        <tcf:enumItem name="As_0b0011_and_Floating_point_MaxNum_and_MinNum" number="4"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR1_EL1_ADVSIMD_FMAC">
        <tcf:enumItem name="Not_implemented" number="0"/>
        <tcf:enumItem name="Implemented" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="MVFR1_EL1_FTZ_MODE">
        <tcf:enumItem name="Hardware_supports_only_the_Flush_to_Zero_mode_of_operation_If_a_VFP_subarchitecture_is_implemented_its_support_code_might_include_support_for_full_denormalized_number_arithmetic" number="0"/>
        <tcf:enumItem name="Hardware_supports_full_denormalized_number_arithmetic" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="FPCR_AHP">
        <tcf:enumItem name="IEEE_half_precision_format_selected" number="0"/>
        <tcf:enumItem name="Alternative_half_precision_format_selected" number="1"/>
    </tcf:enumeration>
</register_list>
