===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.1931 seconds

  ----Wall Time----  ----Name----
    3.7293 ( 10.9%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.0816 (  9.0%)    Parse modules
    0.6145 (  1.8%)    Verify circuit
   17.8378 ( 52.2%)  'firrtl.circuit' Pipeline
    1.3543 (  4.0%)    'firrtl.module' Pipeline
    1.2712 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0830 (  0.2%)      LowerCHIRRTLPass
    0.1216 (  0.4%)    InferWidths
    0.7945 (  2.3%)    InferResets
    0.0578 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0762 (  0.2%)    WireDFT
    0.0795 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7005 (  2.0%)    LowerFIRRTLTypes
    7.3052 ( 21.4%)    'firrtl.module' Pipeline
    0.7758 (  2.3%)      ExpandWhens
    0.0245 (  0.1%)      RemoveInvalid
    6.0742 ( 17.8%)      Canonicalizer
    0.4307 (  1.3%)      InferReadWrite
    0.5681 (  1.7%)    Inliner
    1.1240 (  3.3%)    IMConstProp
    0.0718 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0692 (  0.2%)    BlackBoxReader
    0.0692 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.6308 ( 13.5%)    'firrtl.module' Pipeline
    4.6307 ( 13.5%)      Canonicalizer
    0.4483 (  1.3%)    RemoveUnusedPorts
    0.0690 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4168 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.6446 ( 10.7%)  LowerFIRRTLToHW
    0.0725 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.1999 ( 12.3%)  'hw.module' Pipeline
    0.9146 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.5926 (  7.6%)    Canonicalizer
    0.6927 (  2.0%)    HWCleanup
    0.8512 (  2.5%)  'hw.module' Pipeline
    0.0824 (  0.2%)    HWLegalizeModules
    0.7688 (  2.2%)    PrettifyVerilog
    3.7200 ( 10.9%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   34.1931 (100.0%)  Total

{
  totalTime: 34.218,
  maxMemory: 705093632
}
