{"vcs1":{"timestamp_begin":1754231788.570217705, "rt":16.97, "ut":17.40, "st":0.54}}
{"vcselab":{"timestamp_begin":1754231805.661840153, "rt":0.39, "ut":0.28, "st":0.07}}
{"link":{"timestamp_begin":1754231806.138117198, "rt":1.35, "ut":0.96, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754231787.264735968}
{"VCS_COMP_START_TIME": 1754231787.264735968}
{"VCS_COMP_END_TIME": 1754231807.712165080}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 487076}}
{"vcselab": {"peak_mem": 183032}}
