/*
 *   Copyright (c) Texas Instruments Incorporated 2019
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */

 /**
 *  \file     ecc_test_main.h
 *
 *  \brief    This file contains ECC main test defines.
 *
 *  \details  ECC unit tests
 **/
#ifndef ECC_FUNC_H
#define ECC_FUNC_H

#ifdef __cplusplus
extern "C"
{
#endif

/* ========================================================================== */
/*                             Include Files                                  */
/* ========================================================================== */
#include <stdint.h>
#include <string.h>
#include <sdl_types.h>
#include <ti/drv/uart/UART.h>
#include <ti/drv/uart/UART_stdio.h>
#include <ti/board/board.h>
#include <ti/drv/sciclient/sciclient.h>
#include <ti/osal/osal.h>
#include <ti/osal/TimerP.h>
#include <sdl_ecc.h>
#include <osal_interface.h>
#include <sdl_ecc.h>


#ifdef UNITY_INCLUDE_CONFIG_H
#include <ti/build/unit-test/Unity/src/unity.h>
#include <ti/build/unit-test/config/unity_config.h>
#endif

/* ========================================================================== */
/*                                Macros                                      */
/* ========================================================================== */
#define SDL_APP_TEST_NOT_RUN        (-(int32_t) (2))
#define SDL_APP_TEST_FAILED         (-(int32_t) (1))
#define SDL_APP_TEST_PASS           ( (int32_t) (0))

/* Defines */
#define MCU_CBASS_MAX_MEM_SECTIONS (115u)

/* ========================================================================== */
/*                 External Function Declarations                             */
/* ========================================================================== */

extern int32_t ECC_funcTest(void);
extern volatile bool esmError;
/* ========================================================================== */
/*                             Include Files                                  */
/* ========================================================================== */



#ifdef SOC_J721E

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_subMemTypeList[SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_NUM_RAMS] =
{
    SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_ID,
    SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_ID,
    SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_ID,
    SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_ID,
    SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_ID,
    SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_ID,
    SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_ID,
    SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_ID,
    SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_initConfig =
{
    .numRams = SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MAIN_AC_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MAIN_AC_ECC_AGGR0_subMemTypeList[SDL_MAIN_AC_ECC_AGGR0_NUM_RAMS] =
{
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SLV0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM1_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR1_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_IJ7_AC_CBASS_MAIN_FW_CBASS_0_J7_AC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_DMSC_FW_SCR_SCR_J7_AC_CBASS_MAIN_FW_CBASS_DMSC_FW_SCR_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SCR_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_DMPAC_PSIL_RETIME_BR_MAIN_0__J7_MAIN_AC_DMPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_DMPAC_PSIL_RETIME_BR_MAIN_1__J7_MAIN_AC_DMPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_VPAC_PSIL_RETIME_BR_MAIN_0__J7_MAIN_AC_VPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_VPAC_PSIL_RETIME_BR_MAIN_1__J7_MAIN_AC_VPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MAIN_AC_ECC_AGGR0_initConfig =
{
    .numRams = SDL_MAIN_AC_ECC_AGGR0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MAIN_AC_ECC_AGGR0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_subMemTypeList[SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_NUM_RAMS] =
{
    SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_ECC_RAM_ID,
    SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0_RAM_ID,
    SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_initConfig =
{
    .numRams = SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_subMemTypeList[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_NUM_RAMS] =
{
    SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_0_RAM_ID,
    SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_1_RAM_ID,
    SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_2_RAM_ID,
    SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_3_RAM_ID,
    SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CTL_WRAP_VBUSP2AHB_EDC_CTRL_0_RAM_ID,
    SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_initConfig =
{
    .numRams = SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_PCIE2_ECC_AGGR_CORE_0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_PCIE2_ECC_AGGR_CORE_0_subMemTypeList[SDL_PCIE2_ECC_AGGR_CORE_0_NUM_RAMS] =
{
    SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_ID,
    SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_RAM_ID,
    SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_ID,
    SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_RAM_ID,
    SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_ID,
    SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_ID,
    SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_PCIE2_ECC_AGGR_CORE_0_initConfig =
{
    .numRams = SDL_PCIE2_ECC_AGGR_CORE_0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_PCIE2_ECC_AGGR_CORE_0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_subMemTypeList[SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_NUM_RAMS] =
{
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_SNP_TAG_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_SNP_TAG_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_SNP_TAG_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_SNP_TAG_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_DATA_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_DATA_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_DATA_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_DATA_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_DATA_SPRAM_BANK4_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_DATA_SPRAM_BANK5_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_DATA_SPRAM_BANK6_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_DATA_SPRAM_BANK7_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK4_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK5_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK6_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK7_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK8_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK9_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK10_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK11_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK12_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK13_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK14_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_TAG_SPRAM_BANK15_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_DIRTY_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_DIRTY_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_INCL_PLRU_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_L2_INCL_PLRU_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_DST_M2P_SRC_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_M2M_VBUSS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_DST_M2P_DST_BUSECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_initConfig =
{
    .numRams = SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_subMemTypeList[SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_NUM_RAMS] =
{
    SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_RAM_ID,
    SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_RAM_ID,
    SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_initConfig =
{
    .numRams = SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_subMemTypeList[SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS] =
{
    SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_initConfig =
{
    .numRams = SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_subMemTypeList[SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_NUM_RAMS] =
{
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_IRAM_SPRAM_ECC_RAM_ID,
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_DRAM_SPRAM_ECC_RAM_ID,
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_initConfig =
{
    .numRams = SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_subMemTypeList[SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_NUM_RAMS] =
{
    SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_initConfig =
{
    .numRams = SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_PCIE2_ECC_AGGR_CORE_AXI_0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_PCIE2_ECC_AGGR_CORE_AXI_0_subMemTypeList[SDL_PCIE2_ECC_AGGR_CORE_AXI_0_NUM_RAMS] =
{
    SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_RAM_ID,
    SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_ID,
    SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_ID,
    SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_ID,
    SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_RAM_ID,
    SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_RAM_ID,
    SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_RAM_ID,
    SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,
    SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_PCIE2_ECC_AGGR_CORE_AXI_0_initConfig =
{
    .numRams = SDL_PCIE2_ECC_AGGR_CORE_AXI_0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_PCIE2_ECC_AGGR_CORE_AXI_0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_subMemTypeList[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_NUM_RAMS] =
{
    SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0_RAM_ID,
    SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2P_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2P_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CFG_GCLK_EDC_CTRL_0_RAM_ID,
    SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_EDC_CTRL_0_RAM_ID,
    SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_initConfig =
{
    .numRams = SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_R5FSS0_CORE0_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_R5FSS0_CORE0_ECC_AGGR_subMemTypeList[SDL_MCU_R5FSS0_CORE0_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ITAG_RAM0_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ITAG_RAM1_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ITAG_RAM2_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ITAG_RAM3_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_IDATA_BANK0_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_IDATA_BANK1_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_IDATA_BANK2_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_IDATA_BANK3_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_DTAG_RAM0_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_DTAG_RAM1_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_DTAG_RAM2_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_DTAG_RAM3_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_DDIRTY_RAM_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM0_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM1_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM2_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM3_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM4_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM5_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM6_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM7_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_ATCM0_BANK0_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_ATCM0_BANK1_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_B0TCM0_BANK0_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_B0TCM0_BANK1_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_B1TCM0_BANK0_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_B1TCM0_BANK1_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_KS_VIM_RAMECC_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_RAM_ID,
    SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_R5FSS0_CORE0_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCU_R5FSS0_CORE0_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_R5FSS0_CORE0_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_subMemTypeList[SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_NUM_RAMS] =
{
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_LB_TPRAM_ECC_RAM_ID,
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_SSM_S_TPRAM_ECC_RAM_ID,
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_SSM_D_TPRAM_ECC_RAM_ID,
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_OB0_TPRAM_ECC_RAM_ID,
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_LB_TPRAM_ECC_RAM_ID,
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_SSM_S_TPRAM_ECC_RAM_ID,
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_SSM_D_TPRAM_ECC_RAM_ID,
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_OB0_TPRAM_ECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_initConfig =
{
    .numRams = SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_I3C0_I3C_S_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_I3C0_I3C_S_ECC_AGGR_subMemTypeList[SDL_MCU_I3C0_I3C_S_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_IBIR_QUEUE_RAM_ID,
    SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_RX_RAM_ID,
    SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_CMDR_QUEUE_RAM_ID,
    SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_TX_RAM_ID,
    SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_IBI_RAM_ID,
    SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD1_RAM_ID,
    SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_TX_DATA_RAM_ID,
    SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD0_RAM_ID,
    SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_RX_DATA_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_I3C0_I3C_S_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCU_I3C0_I3C_S_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_I3C0_I3C_S_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_NAVSS0_UDMASS_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_NAVSS0_UDMASS_ECC_AGGR0_subMemTypeList[SDL_NAVSS0_UDMASS_ECC_AGGR0_NUM_RAMS] =
{
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPCFG_PSTATE_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPCFG_PCONFIG_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPBUF_CF_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPBUF_DF_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPBUF_PF_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPCU_SB_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPCU_ARRAYCNT_CNTR_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPECU_SB_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPECU_ARRAYCNT_ARRAYCNT_TPRAM_640X13_SWW_AR_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPCFG_PSTATE_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPCFG_PCONFIG_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPCFG_PQINFO_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPBUF_CF_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPBUF_DF_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPBUF_PF_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EPSILIF_TCF_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EPSILIF_TDF_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPTRCU_SB0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPTRCU_SB1_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPTRCU_SB2_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPTRCU_ARRAYCNT_CNTR_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPTRCU_SB0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPTRCU_SB1_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPTRCU_SB2_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPTRCU_ARRAYCNT_CNTR_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPCU_SB0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPCU_SB1_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPCU_ARRAYCNT_CNTR_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TCFG_STATE_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPCFIFO0_F0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPCFIFO0_F1_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TPCFIFO0_C0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RFLOWFW_RFFW_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPCFIFO_F0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPCFIFO_F1_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPCFIFO_C0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPCFIFO_WC0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RPCFIFO_C1_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RCFG_RFLOW0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RCFG_RFLOW1_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RCFG_RSTATE_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_PROXY_PCONFIG_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EHANDLER_ECONFIG_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_STATS_STST0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_STATS_STST1_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_STATS_STSR0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_STATS_STSR1_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_TEVTCU_ARRAYCNT_CNTR_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_REVTCU_ARRAYCNT_CNTR_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RDEC0_SB_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RDEC1_SB_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RDEC2_SB_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_SDEC0_SB_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_SDEC3_SB_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_PSILIF_IPCFIFO_BUF_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_PSILIF_TRETID_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RINGPEND_TOCC_CNTR_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_RINGPEND_ROCC_CNTR_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_1_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_2_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_EDC_CTRL_1_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_STRAM_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_INTA0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_INTA0_INTMAP_IM_SPRAM_4608X15_SWW_SR_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_INTA0_STATREG_SR_SPRAM_256X128_SWW_SR_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_INTA0_MC_MC_SPRAM_512X32_SWW_SR_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_INTA0_GEVICNTR_GC_SPRAM_512X48_SWW_SR_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_MSRAM0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_MSRAM0_ECC0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_NAVSS_TR_PSIL_RT_BRIDGE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_NAVSS_LOC_PSIL_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_UDMAP0_STRM_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_NAVSS_LOC_PSIL_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_NAVSS_TR_PSIL_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_UDMAP0_STRM_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CFG_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_AS_BRIDGE_EDC_CTRL_MCLK_CLK_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_AS_BRIDGE_EDC_CTRL_SCLK_CLK_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_NAVSS_TR_PSIL_RT_BRIDGE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_MSMC0_PSIL_RT_BRIDGE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_VPAC_TC0_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_VPAC_TC1_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_DMPAC_TC0_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_TRSTRM_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_TRSTRM_BRIDGE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_NAVSS_TR_PSIL_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_MSMC0_PSIL_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_VPAC_TC0_CC_PSIL_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_VPAC_TC1_CC_PSIL_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_DMPAC_TC0_CC_PSIL_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_UDMAP0_TRSTRM_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_UDMAP0_CFGSTRM_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CFG_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_TABLE_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_MST_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_MEM0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_MEM1_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_UMEMW_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_UMEMR_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSM_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSM_SCR_EDC_CTRL_1_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_VD2GCLK_EDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_NAVSS0_UDMASS_ECC_AGGR0_initConfig =
{
    .numRams = SDL_NAVSS0_UDMASS_ECC_AGGR0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_NAVSS0_UDMASS_ECC_AGGR0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_subMemTypeList[SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_NUM_RAMS] =
{
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_RX_TC0_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_WDCF_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_CMU7_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_WDCM_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_CMU6_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_RDC_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_CIP_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_ID_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_CMU2_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_CMU4_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_CCI_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_CMU5_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_WDF_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_TMU_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_CMU3_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_RDF_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_WDC_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_RTT_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_IPS_RAMS_MEM_CMU1_RAM_ID,
    SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_UFSHCI2P1SS_16FFC_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_initConfig =
{
    .numRams = SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_R5FSS1_CORE1_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_R5FSS1_CORE1_ECC_AGGR_subMemTypeList[SDL_R5FSS1_CORE1_ECC_AGGR_NUM_RAMS] =
{
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ITAG_RAM0_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ITAG_RAM1_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ITAG_RAM2_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ITAG_RAM3_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_IDATA_BANK0_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_IDATA_BANK1_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_IDATA_BANK2_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_IDATA_BANK3_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_DTAG_RAM0_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_DTAG_RAM1_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_DTAG_RAM2_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_DTAG_RAM3_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_DDIRTY_RAM_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_DDATA_RAM0_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_DDATA_RAM1_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_DDATA_RAM2_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_DDATA_RAM3_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_DDATA_RAM4_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_DDATA_RAM5_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_DDATA_RAM6_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_DDATA_RAM7_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_SL_ATCM1_BANK0_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_SL_ATCM1_BANK1_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_SL_B0TCM1_BANK0_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_SL_B0TCM1_BANK1_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_SL_B1TCM1_BANK0_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_SL_B1TCM1_BANK1_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_KS_VIM_RAMECC_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_RAM_ID,
    SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_R5FSS1_CORE1_ECC_AGGR_initConfig =
{
    .numRams = SDL_R5FSS1_CORE1_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_R5FSS1_CORE1_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_subMemTypeList[SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_NUM_RAMS] =
{
    SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_RAM_ID,
    SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RX_SHIM_DMA_PSIL_FIFO_RAM_ID,
    SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER0_FIFO_RAM_ID,
    SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER1_FIFO_RAM_ID,
    SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER2_FIFO_RAM_ID,
    SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER3_FIFO_RAM_ID,
    SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP0_VP_FIFO_RAM_ID,
    SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP1_VP_FIFO_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_initConfig =
{
    .numRams = SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_subMemTypeList[SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_NUM_RAMS] =
{
    SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_RAM_ID,
    SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RX_SHIM_DMA_PSIL_FIFO_RAM_ID,
    SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER0_FIFO_RAM_ID,
    SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER1_FIFO_RAM_ID,
    SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER2_FIFO_RAM_ID,
    SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER3_FIFO_RAM_ID,
    SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP0_VP_FIFO_RAM_ID,
    SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP1_VP_FIFO_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_initConfig =
{
    .numRams = SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_NAVSS0_MODSS_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_NAVSS0_MODSS_ECC_AGGR0_subMemTypeList[SDL_NAVSS0_MODSS_ECC_AGGR0_NUM_RAMS] =
{
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_RAM_ECC_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_1_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_2_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR0_TIMER_FSM_RAM_ECC_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR0_REPROG_FSM_RAM_ECC_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR0_EVENT_FIFO_RAM_ECC_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR0_EVENT_OFFSET_RAM_ECC_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR1_TIMER_FSM_RAM_ECC_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR1_REPROG_FSM_RAM_ECC_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR1_EVENT_FIFO_RAM_ECC_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR1_EVENT_OFFSET_RAM_ECC_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR1_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_INTMAP_IM_SPRAM_1024X15_SWW_SR_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_STATREG_SR_SPRAM_64X128_SWW_SR_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_INTMAP_IM_SPRAM_1024X15_SWW_SR_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_STATREG_SR_SPRAM_64X128_SWW_SR_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_BUF_STRAM_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_BUF_BUFRAM_ECC_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_BUF_DST_BR_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SEC_PROXY0_BUF_STRAM_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SEC_PROXY0_BUF_BUFRAM_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SEC_PROXY0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_TABLE_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_TABLE_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_DDR0_VIRT_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_DDR1_VIRT_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SPINLOCK0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_MST_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_1_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_2_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2GCLK_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2GCLK_EDC_CTRL_1_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_NAVSS0_MODSS_ECC_AGGR0_initConfig =
{
    .numRams = SDL_NAVSS0_MODSS_ECC_AGGR0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_NAVSS0_MODSS_ECC_AGGR0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_R5FSS0_CORE0_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_R5FSS0_CORE0_ECC_AGGR_subMemTypeList[SDL_R5FSS0_CORE0_ECC_AGGR_NUM_RAMS] =
{
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ITAG_RAM0_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ITAG_RAM1_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ITAG_RAM2_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ITAG_RAM3_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_IDATA_BANK0_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_IDATA_BANK1_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_IDATA_BANK2_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_IDATA_BANK3_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_DTAG_RAM0_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_DTAG_RAM1_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_DTAG_RAM2_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_DTAG_RAM3_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_DDIRTY_RAM_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM0_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM1_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM2_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM3_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM4_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM5_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM6_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_DDATA_RAM7_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_ATCM0_BANK0_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_ATCM0_BANK1_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_B0TCM0_BANK0_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_B0TCM0_BANK1_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_B1TCM0_BANK0_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_B1TCM0_BANK1_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_KS_VIM_RAMECC_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_RAM_ID,
    SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_R5FSS0_CORE0_ECC_AGGR_initConfig =
{
    .numRams = SDL_R5FSS0_CORE0_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_R5FSS0_CORE0_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_PCIE0_ECC_AGGR_CORE_0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_PCIE0_ECC_AGGR_CORE_0_subMemTypeList[SDL_PCIE0_ECC_AGGR_CORE_0_NUM_RAMS] =
{
    SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_ID,
    SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_RAM_ID,
    SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_ID,
    SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_RAM_ID,
    SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_ID,
    SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_ID,
    SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_PCIE0_ECC_AGGR_CORE_0_initConfig =
{
    .numRams = SDL_PCIE0_ECC_AGGR_CORE_0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_PCIE0_ECC_AGGR_CORE_0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_subMemTypeList[SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_NUM_RAMS] =
{
    SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_USB3P0SS_16FFC_USB3P0SS_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_initConfig =
{
    .numRams = SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_subMemTypeList[SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS] =
{
    SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_initConfig =
{
    .numRams = SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_PCIE0_ECC_AGGR_CORE_AXI_0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_PCIE0_ECC_AGGR_CORE_AXI_0_subMemTypeList[SDL_PCIE0_ECC_AGGR_CORE_AXI_0_NUM_RAMS] =
{
    SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_RAM_ID,
    SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_ID,
    SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_ID,
    SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_ID,
    SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_RAM_ID,
    SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_RAM_ID,
    SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_RAM_ID,
    SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,
    SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_PCIE0_ECC_AGGR_CORE_AXI_0_initConfig =
{
    .numRams = SDL_PCIE0_ECC_AGGR_CORE_AXI_0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_PCIE0_ECC_AGGR_CORE_AXI_0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_I3C0_I3C_S_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_I3C0_I3C_S_ECC_AGGR_subMemTypeList[SDL_I3C0_I3C_S_ECC_AGGR_NUM_RAMS] =
{
    SDL_I3C0_I3C_S_ECC_AGGR_I3C_IBIR_QUEUE_RAM_ID,
    SDL_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_RX_RAM_ID,
    SDL_I3C0_I3C_S_ECC_AGGR_I3C_CMDR_QUEUE_RAM_ID,
    SDL_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_TX_RAM_ID,
    SDL_I3C0_I3C_S_ECC_AGGR_I3C_IBI_RAM_ID,
    SDL_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD1_RAM_ID,
    SDL_I3C0_I3C_S_ECC_AGGR_I3C_TX_DATA_RAM_ID,
    SDL_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD0_RAM_ID,
    SDL_I3C0_I3C_S_ECC_AGGR_I3C_RX_DATA_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_I3C0_I3C_S_ECC_AGGR_initConfig =
{
    .numRams = SDL_I3C0_I3C_S_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_I3C0_I3C_S_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_VPAC0_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_VPAC0_ECC_AGGR_subMemTypeList[SDL_VPAC0_ECC_AGGR_NUM_RAMS] =
{
    SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_CMD_EDC_CTRL_0_RAM_ID,
    SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_PSIL_CMD_EDC_CTRL_0_RAM_ID,
    SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_RESPONSE_BUFFER0_RAM_ID,
    SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER0_RAM_ID,
    SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER1_RAM_ID,
    SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER2_RAM_ID,
    SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_STATE_BUFFER0_RAM_ID,
    SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_CORE_CMD_EDC_CTRL_0_RAM_ID,
    SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_CORE_PSIL_CMD_EDC_CTRL_0_RAM_ID,
    SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_TPRAM_DRU_RESPONSE_BUFFER0_RAM_ID,
    SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_TPRAM_DRU_QUEUE_BUFFER0_RAM_ID,
    SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_TPRAM_DRU_QUEUE_BUFFER1_RAM_ID,
    SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_TPRAM_DRU_QUEUE_BUFFER2_RAM_ID,
    SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_TPRAM_DRU_STATE_BUFFER0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_VPAC0_ECC_AGGR_initConfig =
{
    .numRams = SDL_VPAC0_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_VPAC0_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_NAVSS0_VIRTSS_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_NAVSS0_VIRTSS_ECC_AGGR0_subMemTypeList[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NUM_RAMS] =
{
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT0_TABLE_ECC_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT1_TABLE_ECC_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT1_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT2_TABLE_ECC_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT2_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT3_TABLE_ECC_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT3_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT4_TABLE_ECC_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT4_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU0_TLBIF_TLB_BANK_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU1_TLBIF_TLB_BANK_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU1_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DMA_PVU1_TLBIF_TLB_BANK_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DMA_PVU1_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_16X594_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_32X139_1_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_32X139_2_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_32X139_3_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_32X139_4_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_32X72_1_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_32X72_2_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_32X72_3_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_32X72_4_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_M2AXI_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_AXI2M_KSBUS_AXI2VBUSM_R_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_AXI2M_KSBUS_AXI2VBUSM_W_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_32X142_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_16X294_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_4608X68_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_4X62_1_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_4X62_2_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_4X62_3_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_4X62_4_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_1152X108_1_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_1152X108_2_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_1152X108_3_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_MMU600_SPRAM_ECC_1152X108_4_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_TCU_AXI2M_KSBUS_AXI2VBUSM_R_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_TCU_AXI2M_KSBUS_AXI2VBUSM_W_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER0_CFIFO_WRAP_CFIFO_IFIFO_BUF_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER0_WFIFO_WRAP_WFIFO_IFIFO_BUF_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER0_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER1_CFIFO_WRAP_CFIFO_IFIFO_BUF_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER1_WFIFO_WRAP_WFIFO_IFIFO_BUF_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER1_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER2_CFIFO_WRAP_CFIFO_IFIFO_BUF_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER2_WFIFO_WRAP_WFIFO_IFIFO_BUF_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER2_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT2_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT3_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT4_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_PVU1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV2_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV3_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT2_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT3_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT4_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_PVU1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER0_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER1_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER2_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_1_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_2_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_3_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_4_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_5_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_6_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_7_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_8_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_9_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_GCLK_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_GCLK_EDC_CTRL_1_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_NAVSS0_VIRTSS_ECC_AGGR0_initConfig =
{
    .numRams = SDL_NAVSS0_VIRTSS_ECC_AGGR0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_NAVSS0_VIRTSS_ECC_AGGR0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_I3C0_I3C_P_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_I3C0_I3C_P_ECC_AGGR_subMemTypeList[SDL_MCU_I3C0_I3C_P_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_I3C0_I3C_P_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCU_I3C0_I3C_P_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_I3C0_I3C_P_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_PCIE1_ECC_AGGR_CORE_0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_PCIE1_ECC_AGGR_CORE_0_subMemTypeList[SDL_PCIE1_ECC_AGGR_CORE_0_NUM_RAMS] =
{
    SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_ID,
    SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_RAM_ID,
    SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_ID,
    SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_RAM_ID,
    SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_ID,
    SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_ID,
    SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_PCIE1_ECC_AGGR_CORE_0_initConfig =
{
    .numRams = SDL_PCIE1_ECC_AGGR_CORE_0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_PCIE1_ECC_AGGR_CORE_0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_R5FSS1_CORE0_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_R5FSS1_CORE0_ECC_AGGR_subMemTypeList[SDL_R5FSS1_CORE0_ECC_AGGR_NUM_RAMS] =
{
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ITAG_RAM0_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ITAG_RAM1_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ITAG_RAM2_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ITAG_RAM3_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_IDATA_BANK0_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_IDATA_BANK1_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_IDATA_BANK2_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_IDATA_BANK3_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_DTAG_RAM0_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_DTAG_RAM1_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_DTAG_RAM2_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_DTAG_RAM3_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_DDIRTY_RAM_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_DDATA_RAM0_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_DDATA_RAM1_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_DDATA_RAM2_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_DDATA_RAM3_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_DDATA_RAM4_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_DDATA_RAM5_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_DDATA_RAM6_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_DDATA_RAM7_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_SL_ATCM0_BANK0_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_SL_ATCM0_BANK1_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_SL_B0TCM0_BANK0_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_SL_B0TCM0_BANK1_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_SL_B1TCM0_BANK0_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_SL_B1TCM0_BANK1_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_KS_VIM_RAMECC_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_RAM_ID,
    SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_R5FSS1_CORE0_ECC_AGGR_initConfig =
{
    .numRams = SDL_R5FSS1_CORE0_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_R5FSS1_CORE0_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_subMemTypeList[SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_NUM_RAMS] =
{
    SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_ECC_RAM_ID,
    SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0_RAM_ID,
    SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_initConfig =
{
    .numRams = SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_subMemTypeList[SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS] =
{
    SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_initConfig =
{
    .numRams = SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_NAVSS0_NBSS_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_NAVSS0_NBSS_ECC_AGGR0_subMemTypeList[SDL_NAVSS0_NBSS_ECC_AGGR0_NUM_RAMS] =
{
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCMF0_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCMF1_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM0_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM0_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM1_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM1_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCS_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCS_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_MS_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_SCR_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCMF0_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCMF1_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM0_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM0_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM1_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM1_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCS_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCS_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_MS_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_SCR_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_RAM_ID,
    SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_CBASS_VD2GCLK_EDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_NAVSS0_NBSS_ECC_AGGR0_initConfig =
{
    .numRams = SDL_NAVSS0_NBSS_ECC_AGGR0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_NAVSS0_NBSS_ECC_AGGR0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_subMemTypeList[SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_NUM_RAMS] =
{
    SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_initConfig =
{
    .numRams = SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_IDOM1_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_IDOM1_ECC_AGGR0_subMemTypeList[SDL_IDOM1_ECC_AGGR0_NUM_RAMS] =
{
    SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_CPU1_SLV_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_CPU1_SLV_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_RMST1_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_RMST1_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_WMST1_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_WMST1_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_RMST1_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_RMST1_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_WMST1_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_WMST1_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_RAM_ID,
    SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_IDOM1_ECC_AGGR0_initConfig =
{
    .numRams = SDL_IDOM1_ECC_AGGR0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_IDOM1_ECC_AGGR0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_IDOM1_ECC_AGGR1
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_IDOM1_ECC_AGGR1_subMemTypeList[SDL_IDOM1_ECC_AGGR1_NUM_RAMS] =
{
    SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_CPU1_SLV_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_CPU1_SLV_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_RMST1_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_RMST1_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_WMST1_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_WMST1_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_RMST1_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_RMST1_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_WMST1_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_WMST1_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_RAM_ID,
    SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_IDOM1_ECC_AGGR1_initConfig =
{
    .numRams = SDL_IDOM1_ECC_AGGR1_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_IDOM1_ECC_AGGR1_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_WKUP_CBASS_ECC_AGGR0_K3VTM_NC_ECCAGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_WKUP_CBASS_ECC_AGGR0_K3VTM_NC_ECCAGGR_subMemTypeList[SDL_WKUP_CBASS_ECC_AGGR0_K3VTM_NC_ECCAGGR_NUM_RAMS] =
{
    SDL_WKUP_CBASS_ECC_AGGR0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_SENS_CTRL_EDC_CTRL_0_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_WKUP_CBASS_ECC_AGGR0_K3VTM_NC_ECCAGGR_initConfig =
{
    .numRams = SDL_WKUP_CBASS_ECC_AGGR0_K3VTM_NC_ECCAGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_WKUP_CBASS_ECC_AGGR0_K3VTM_NC_ECCAGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_subMemTypeList[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_NUM_RAMS] =
{
    SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_initConfig =
{
    .numRams = SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_PCIE1_ECC_AGGR_CORE_AXI_0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_PCIE1_ECC_AGGR_CORE_AXI_0_subMemTypeList[SDL_PCIE1_ECC_AGGR_CORE_AXI_0_NUM_RAMS] =
{
    SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_RAM_ID,
    SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_ID,
    SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_ID,
    SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_ID,
    SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_RAM_ID,
    SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_RAM_ID,
    SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_RAM_ID,
    SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,
    SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_PCIE1_ECC_AGGR_CORE_AXI_0_initConfig =
{
    .numRams = SDL_PCIE1_ECC_AGGR_CORE_AXI_0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_PCIE1_ECC_AGGR_CORE_AXI_0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_subMemTypeList[SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM0_ECC_RAM_ID,
    SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM1_ECC_RAM_ID,
    SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKA_PROG_RAM_ECC_RAM_ID,
    SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK01_ECC_RAM_ID,
    SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK23_ECC_RAM_ID,
    SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK4_ECC_RAM_ID,
    SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK01_ECC_RAM_ID,
    SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK23_ECC_RAM_ID,
    SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK45_ECC_RAM_ID,
    SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK67_ECC_RAM_ID,
    SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK89_ECC_RAM_ID,
    SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK10_ECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_subMemTypeList[SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_RAM_ID,
    SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_subMemTypeList[SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_NUM_RAMS] =
{
    SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_RAM_ID,
    SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_TX_SHIM_DMA_PSIL_FIFO_RAM_ID,
    SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_TX_SHIM_KSDMA_PSIL_ENDPT_IPCFIFO_F0_TPRAM_256X167_SBW_SR_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_initConfig =
{
    .numRams = SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_subMemTypeList[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_NUM_RAMS] =
{
    SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_initConfig =
{
    .numRams = SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_I3C1_I3C_S_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_I3C1_I3C_S_ECC_AGGR_subMemTypeList[SDL_MCU_I3C1_I3C_S_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_IBIR_QUEUE_RAM_ID,
    SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_SLV_DDR_RX_RAM_ID,
    SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_CMDR_QUEUE_RAM_ID,
    SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_SLV_DDR_TX_RAM_ID,
    SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_IBI_RAM_ID,
    SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_CMD_WRD1_RAM_ID,
    SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_TX_DATA_RAM_ID,
    SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_CMD_WRD0_RAM_ID,
    SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_RX_DATA_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_I3C1_I3C_S_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCU_I3C1_I3C_S_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_I3C1_I3C_S_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_I3C1_I3C_P_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_I3C1_I3C_P_ECC_AGGR_subMemTypeList[SDL_MCU_I3C1_I3C_P_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_I3C1_I3C_P_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCU_I3C1_I3C_P_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_I3C1_I3C_P_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_subMemTypeList[SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_NUM_RAMS] =
{
    SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER0_FIFO_RAM_ID,
    SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER1_FIFO_RAM_ID,
    SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER2_FIFO_RAM_ID,
    SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER3_FIFO_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_initConfig =
{
    .numRams = SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_subMemTypeList[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_NUM_RAMS] =
{
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_SCRP_WKUP_FW_CLK4_SCR_J7_WKUP_FW_CBASS_SCRP_WKUP_FW_CLK4_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_3_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_4_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_5_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_6_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IDMSC_WKUP_0_VBUSP_S_P2P_BRIDGE_IDMSC_WKUP_0_VBUSP_S_BRIDGE_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_REASSEMBLY_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SCR_J7_WKUP_CBASS_ERR_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_INT_DMSC_SCR_J7_WKUP_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_2_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_7_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_RD_RAMECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_WR_RAMECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_SRC_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_3_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_6_BUSECC_0_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_6_BUSECC_1_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_2_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_3_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_4_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_5_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_6_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_7_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SCR_J7_WKUP_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_initConfig =
{
    .numRams = SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_subMemTypeList[SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_NUM_RAMS] =
{
    SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_USB3P0SS_16FFC_USB3P0SS_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_initConfig =
{
    .numRams = SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_NAVSS0_MODSS_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_subMemTypeList[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NUM_RAMS] =
{
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_BUF_STRAM_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_BUF_BUFRAM_ECC_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_BUF_DST_BR_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_SEC_PROXY0_BUF_STRAM_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_SEC_PROXY0_BUF_BUFRAM_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_SEC_PROXY0_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM0_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM0_ECC0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM1_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM1_ECC0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_TABLE_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_TABLE_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_TABLE_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_TABLE_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_MEM0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_MEM1_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_UMEMW_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_UMEMR_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_NAV_MCU_DST0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_NAV_MCU_SRC0_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_CFG_SCR_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_OTHERS_SCR_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_OTHERS_SCR_EDC_CTRL_1_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2GCLK_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2GCLK_EDC_CTRL_1_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_initConfig =
{
    .numRams = SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_subMemTypeList[SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_NUM_RAMS] =
{
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_0_SPRAM_ECC_RAM_ID,
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_1_SPRAM_ECC_RAM_ID,
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_2_SPRAM_ECC_RAM_ID,
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_3_SPRAM_ECC_RAM_ID,
    SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_AIF_MEM_TPRAM_ECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_initConfig =
{
    .numRams = SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_subMemTypeList[SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_NUM_RAMS] =
{
    SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_initConfig =
{
    .numRams = SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_PCIE3_ECC_AGGR_CORE_0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_PCIE3_ECC_AGGR_CORE_0_subMemTypeList[SDL_PCIE3_ECC_AGGR_CORE_0_NUM_RAMS] =
{
    SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_ID,
    SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_RAM_ID,
    SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_ID,
    SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_RAM_ID,
    SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_ID,
    SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_ID,
    SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_PCIE3_ECC_AGGR_CORE_0_initConfig =
{
    .numRams = SDL_PCIE3_ECC_AGGR_CORE_0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_PCIE3_ECC_AGGR_CORE_0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_subMemTypeList[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NUM_RAMS] =
{
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TPCFG_PSTATE_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TPCFG_PCONFIG_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TPBUF_CF_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TPBUF_DF_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TPBUF_PF_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TPCU_SB_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TPCU_ARRAYCNT_CNTR_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPCFG_PSTATE_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPCFG_PCONFIG_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPCFG_PQINFO_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPBUF_CF_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPBUF_DF_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPBUF_PF_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TPTRCU_SB0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TPTRCU_SB1_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TPTRCU_SB2_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TPTRCU_ARRAYCNT_CNTR_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPTRCU_SB0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPTRCU_SB1_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPTRCU_SB2_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPTRCU_ARRAYCNT_CNTR_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPCU_SB0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPCU_SB1_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPCU_ARRAYCNT_CNTR_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TCFG_STATE_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TPCFIFO0_F0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TPCFIFO0_F1_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TPCFIFO0_C0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RFLOWFW_RFFW_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPCFIFO_F0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPCFIFO_F1_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPCFIFO_C0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPCFIFO_WC0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RPCFIFO_C1_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RCFG_RFLOW0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RCFG_RFLOW1_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RCFG_RSTATE_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_PROXY_PCONFIG_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EHANDLER_ECONFIG_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_STATS_STST0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_STATS_STST1_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_STATS_STSR0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_STATS_STSR1_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_TEVTCU_ARRAYCNT_CNTR_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_REVTCU_ARRAYCNT_CNTR_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RDEC0_SB_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RDEC1_SB_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RDEC2_SB_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_SDEC0_SB_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_SDEC3_SB_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_PSILIF_IPCFIFO_BUF_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_PSILIF_TRETID_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RINGPEND_TOCC_CNTR_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_RINGPEND_ROCC_CNTR_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_1_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_2_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_1_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_STRAM_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_INTMAP_IM_SPRAM_1536X15_SWW_SR_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_STATREG_SR_SPRAM_256X128_SWW_SR_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_MC_MC_SPRAM_128X32_SWW_SR_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_GEVICNTR_GC_SPRAM_256X48_SWW_SR_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_MCLK_CLK_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_SCLK_CLK_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_BRIDGE_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_RAM_ID,
    SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_1_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_initConfig =
{
    .numRams = SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_subMemTypeList[SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_ECC0_RAM_ID,
    SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0_RAM_ID,
    SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_subMemTypeList[SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_NUM_RAMS] =
{
    SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_TF0_F0_TPRAM_120X128_SBW_SR_RAM_ID,
    SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_TF0_F1_TPRAM_120X128_SBW_SR_RAM_ID,
    SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_RF0_F0_TPRAM_120X144_SBW_SR_RAM_ID,
    SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_RF0_F1_TPRAM_120X144_SBW_SR_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_initConfig =
{
    .numRams = SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_subMemTypeList[SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_NUM_RAMS] =
{
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_IF_DATA_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_IF_DATA_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_IF_DATA_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_IF_DATA_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_IF_DATA_SPRAM_BANK4_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_IF_DATA_SPRAM_BANK5_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_IF_TAG_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_IF_TAG_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_LS_DATA_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_LS_DATA_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_LS_DATA_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_LS_DATA_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_LS_DATA_SPRAM_BANK4_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_LS_DATA_SPRAM_BANK5_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_LS_DATA_SPRAM_BANK6_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_LS_DATA_SPRAM_BANK7_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_LS_TAG_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_LS_TAG_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_LS_TAG_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_LS_TAG_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_L2_TLB_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_L2_TLB_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_L2_TLB_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_CPU0_L2_TLB_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_initConfig =
{
    .numRams = SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_subMemTypeList[SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_NUM_RAMS] =
{
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_IF_DATA_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_IF_DATA_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_IF_DATA_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_IF_DATA_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_IF_DATA_SPRAM_BANK4_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_IF_DATA_SPRAM_BANK5_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_IF_TAG_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_IF_TAG_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_LS_DATA_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_LS_DATA_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_LS_DATA_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_LS_DATA_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_LS_DATA_SPRAM_BANK4_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_LS_DATA_SPRAM_BANK5_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_LS_DATA_SPRAM_BANK6_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_LS_DATA_SPRAM_BANK7_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_LS_TAG_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_LS_TAG_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_LS_TAG_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_LS_TAG_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_L2_TLB_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_L2_TLB_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_L2_TLB_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_CPU1_L2_TLB_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_initConfig =
{
    .numRams = SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_subMemTypeList[SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_NUM_RAMS] =
{
    SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_ECC0_RAM_ID,
    SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0_RAM_ID,
    SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_initConfig =
{
    .numRams = SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_subMemTypeList[SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS] =
{
    SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_initConfig =
{
    .numRams = SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_subMemTypeList[SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_RAM_ID,
    SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_PCIE3_ECC_AGGR_CORE_AXI_0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_PCIE3_ECC_AGGR_CORE_AXI_0_subMemTypeList[SDL_PCIE3_ECC_AGGR_CORE_AXI_0_NUM_RAMS] =
{
    SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_RAM_ID,
    SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_ID,
    SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_ID,
    SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_ID,
    SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_RAM_ID,
    SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_RAM_ID,
    SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_RAM_ID,
    SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,
    SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_PCIE3_ECC_AGGR_CORE_AXI_0_initConfig =
{
    .numRams = SDL_PCIE3_ECC_AGGR_CORE_AXI_0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_PCIE3_ECC_AGGR_CORE_AXI_0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_I3C0_I3C_P_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_I3C0_I3C_P_ECC_AGGR_subMemTypeList[SDL_I3C0_I3C_P_ECC_AGGR_NUM_RAMS] =
{
    SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_I3C0_I3C_P_ECC_AGGR_initConfig =
{
    .numRams = SDL_I3C0_I3C_P_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_I3C0_I3C_P_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_subMemTypeList[SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_NUM_RAMS] =
{
    SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_ID,
    SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_ID,
    SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_ID,
    SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_ID,
    SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_ID,
    SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_ID,
    SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_ID,
    SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_ID,
    SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_initConfig =
{
    .numRams = SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_CBASS_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_CBASS_ECC_AGGR0_subMemTypeList[SDL_CBASS_ECC_AGGR0_NUM_RAMS] =
{
    SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_2_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_SEC_MMR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_10_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_11_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_12_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_13_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_14_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_2_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_3_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_4_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_5_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_6_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_7_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_8_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_9_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_BRIDGE_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_RAM_VB_BRIDGE_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_2_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_3_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_4_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_5_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_6_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_MCLK4_TEST_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_MCLK4_TEST_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SCR_J7_MAIN_INFRA_CBASS_ERR_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_P2P_BRIDGE_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_BRIDGE_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_10_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_11_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_12_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_13_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_14_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_15_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_16_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_17_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_18_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_19_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_20_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_2_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_3_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_4_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_5_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_6_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_7_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_8_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_9_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_INT_DMSC_SCR_J7_MAIN_INFRA_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_2_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_3_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_4_RAM_ID,
    SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_RAM_ID,
    SDL_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_CBASS_ECC_AGGR0_initConfig =
{
    .numRams = SDL_CBASS_ECC_AGGR0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_CBASS_ECC_AGGR0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MAIN_RC_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MAIN_RC_ECC_AGGR0_subMemTypeList[SDL_MAIN_RC_ECC_AGGR0_NUM_RAMS] =
{
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_FROM_64M_M2M_BRIDGE_J7_RC_CBASS_BR_FROM_64M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_TO_64M_M2M_BRIDGE_J7_RC_CBASS_BR_TO_64M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_FROM_32M_M2M_BRIDGE_J7_RC_CBASS_BR_FROM_32M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM_M2M_BRIDGE_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM_M2M_BRIDGE_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_J7_RC_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_TO_32M_M2M_BRIDGE_J7_RC_CBASS_BR_TO_32M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_J7_RC_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU0_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU1_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU1_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU0_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU1_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU1_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_2_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_3_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_2_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_3_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M32_SCR_J7_RC_CBASS_RC_M32_SCR_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M32_SCR_J7_RC_CBASS_RC_M32_SCR_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_INT_DMSC_SCR_J7_RC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_0_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_1_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_2_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_3_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SCR_J7_RC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_DST_M2P_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_DST_M2P_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_M2M_VBUSS_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_DST_M2P_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_DST_M2P_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_M2M_VBUSS_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_DST_M2P_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_DST_M2P_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_M2M_VBUSS_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_INFRA_CBASS_DMSC_SLV_BRIDGE_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_J7_MAIN_INFRA_FW_TO_FW_P2P_BRIDGE_J7_MAIN_INFRA_FW_TO_FW_BRIDGE_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_M2M_VBUSS_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IMSRAM32KX256E_MAIN_0_SLV_M2M_BRIDGE_J7_RC_CBASS_IMSRAM32KX256E_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_J7_TO_J7_RC_FW_CBAS_P2P_BRIDGE_J7_TO_J7_RC_FW_CBAS_BRIDGE_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_FW_TO_AASRC_FW_P2P_BRIDGE_FW_TO_AASRC_FW_BRIDGE_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_NAVMCU_PSIL_RETIME_BR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MAIN_RC_ECC_AGGR0_initConfig =
{
    .numRams = SDL_MAIN_RC_ECC_AGGR0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MAIN_RC_ECC_AGGR0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_subMemTypeList[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_NUM_RAMS] =
{
    SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_initConfig =
{
    .numRams = SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_subMemTypeList[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_NUM_RAMS] =
{
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_M2M_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_M2M_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_DST_M2P_DST_BUSECC_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_DST_M2P_SRC_BUSECC_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_DST_M2P_DST_BUSECC_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_M2M_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_DST_M2P_DST_BUSECC_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_DST_M2P_SRC_BUSECC_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_M2M_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_M2M_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_M2M_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_M2M_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_DST_M2P_SRC_BUSECC_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS_RAM_ID,
    SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_initConfig =
{
    .numRams = SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_subMemTypeList[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_NUM_RAMS] =
{
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_DP_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_P2_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_DP_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_P2_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_DP_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_P2_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_DP_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_P2_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_DMC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_TAGRAM_DMC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_PMC_BUSECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_initConfig =
{
    .numRams = SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_NUM_RAMS - 2U,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_DMPAC0_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_DMPAC0_ECC_AGGR_subMemTypeList[SDL_DMPAC0_ECC_AGGR_NUM_RAMS] =
{
    SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_RESPONSE_BUFFER0_RAM_ID,
    SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER0_RAM_ID,
    SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_STATE_BUFFER0_RAM_ID,
    SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER1_RAM_ID,
    SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER2_RAM_ID,
    SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_CMD_EDC_CTRL_0_RAM_ID,
    SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_PSIL_CMD_EDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_DMPAC0_ECC_AGGR_initConfig =
{
    .numRams = SDL_DMPAC0_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_DMPAC0_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MAIN_HC_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MAIN_HC_ECC_AGGR0_subMemTypeList[SDL_MAIN_HC_ECC_AGGR0_NUM_RAMS] =
{
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_2_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_3_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_INT_DMSC_SCR_J7_HC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_0_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_1_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_2_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_HC2_SCR_J7_HC2_CBASS_HC2_SCR_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_HC2_SCR_J7_HC2_CBASS_HC2_SCR_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_INT_DMSC_SCR_J7_HC2_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SCR_J7_HC2_CBASS_ERR_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_IJ7_MAIN_HC_FW_CBASS_0_J7_MAIN_HC_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SCR_J7_HC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_4_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_5_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_6_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_7_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_8_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_9_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MAIN_HC_ECC_AGGR0_initConfig =
{
    .numRams = SDL_MAIN_HC_ECC_AGGR0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MAIN_HC_ECC_AGGR0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_subMemTypeList[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_NUM_RAMS] =
{
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_initConfig =
{
    .numRams = SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_subMemTypeList[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_NUM_RAMS] =
{
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_VBUSP_DRU_MMR_FW_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_SCR_SCR_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_BOOT_DMSC_MMR_BOOT_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_EMULATION_DMSC_MMR_EMULATION_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_PRIVID_DMSC_MMR_PRIVID_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_CLK4_CLK_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_CLK4_CLK_CLK_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_GSKT_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_REASSEMBLY_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_GICSS_M2M_BRIDGE_SRC_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_GICSS_M2M_BRIDGE_DST_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_VBUSP_CFG_DSP4_P2P_SRC_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_VBUSP_CFG_ECC_AGGR2_P2P_SRC_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_initConfig =
{
    .numRams = SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_NUM_RAMS - 20U,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_subMemTypeList[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_NUM_RAMS] =
{
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_DMSC_SCR_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_DMSC_SLV_BRDG_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_EDC_CTRL_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_CFG_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_BR_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SCR_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CORE_PSIL_CMD_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_0_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_1_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_ENG_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_RD_BUF_EDC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_MMR_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_POSTARB_PIPE_CFG_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_SLV_LOCAL_ARB_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_SLV_LOCAL_ARB_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_SLV_PIPE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_SLV_LOCAL_ARB_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_SLV_LOCAL_ARB_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_SLV_LOCAL_ARB_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_SLV_LOCAL_ARB_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_DATA_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_CACHE_TAG_PIPE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_QUEUE_BUSECC_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_QUEUE_BUSECC_1_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_RMW_TAG_UPDATE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_SRAM_SF_PIPE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM0_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK0_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_CACHE_TAG_PIPE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_QUEUE_BUSECC_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_QUEUE_BUSECC_1_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_RMW_TAG_UPDATE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_SRAM_SF_PIPE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM1_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK1_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_CACHE_TAG_PIPE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_QUEUE_BUSECC_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_QUEUE_BUSECC_1_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_RMW_TAG_UPDATE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_SRAM_SF_PIPE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM2_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK2_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_CACHE_TAG_PIPE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_QUEUE_BUSECC_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_QUEUE_BUSECC_1_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_RMW_TAG_UPDATE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_SRAM_SF_PIPE_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM3_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK3_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CLEC_SRAM_RAMECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF_0_VSAFE_SI_RAM_ID,
    SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CLEC_J7ES_CLEC_EDC_CTRL_BUSECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_initConfig =
{
    .numRams = SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_NUM_RAMS - 35U,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_VPAC0_LDC_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_VPAC0_LDC_ECC_AGGR_subMemTypeList[SDL_VPAC0_LDC_ECC_AGGR_NUM_RAMS] =
{
    SDL_VPAC0_LDC_ECC_AGGR_VPAC_LDC_MEMWRAP_DUALY_LUT_B0_MEMECC_RAM_ID,
    SDL_VPAC0_LDC_ECC_AGGR_VPAC_LDC_MEMWRAP_DUALY_LUT_B1_MEMECC_RAM_ID,
    SDL_VPAC0_LDC_ECC_AGGR_VPAC_LDC_MEMWRAP_DUALC_LUT_B0_MEMECC_RAM_ID,
    SDL_VPAC0_LDC_ECC_AGGR_VPAC_LDC_MEMWRAP_DUALC_LUT_B1_MEMECC_RAM_ID,
    SDL_VPAC0_LDC_ECC_AGGR_VPAC_LDC_MEMWRAP_MESHMEM_B0_P0_MEMECC_RAM_ID,
    SDL_VPAC0_LDC_ECC_AGGR_VPAC_LDC_MEMWRAP_MESHMEM_B1_P0_MEMECC_RAM_ID,
    SDL_VPAC0_LDC_ECC_AGGR_VPAC_LDC_MEMWRAP_MESHMEM_B2_P0_MEMECC_RAM_ID,
    SDL_VPAC0_LDC_ECC_AGGR_VPAC_LDC_MEMWRAP_MESHMEM_B3_P0_MEMECC_RAM_ID,
    SDL_VPAC0_LDC_ECC_AGGR_VPAC_LDC_MEMWRAP_MESHMEM_B0_P1_MEMECC_RAM_ID,
    SDL_VPAC0_LDC_ECC_AGGR_VPAC_LDC_MEMWRAP_MESHMEM_B1_P1_MEMECC_RAM_ID,
    SDL_VPAC0_LDC_ECC_AGGR_VPAC_LDC_MEMWRAP_MESHMEM_B2_P1_MEMECC_RAM_ID,
    SDL_VPAC0_LDC_ECC_AGGR_VPAC_LDC_MEMWRAP_MESHMEM_B3_P1_MEMECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_VPAC0_LDC_ECC_AGGR_initConfig =
{
    .numRams = SDL_VPAC0_LDC_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_VPAC0_LDC_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_R5FSS0_CORE1_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_R5FSS0_CORE1_ECC_AGGR_subMemTypeList[SDL_R5FSS0_CORE1_ECC_AGGR_NUM_RAMS] =
{
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ITAG_RAM0_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ITAG_RAM1_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ITAG_RAM2_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ITAG_RAM3_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_IDATA_BANK0_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_IDATA_BANK1_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_IDATA_BANK2_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_IDATA_BANK3_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_DTAG_RAM0_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_DTAG_RAM1_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_DTAG_RAM2_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_DTAG_RAM3_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_DDIRTY_RAM_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM0_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM1_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM2_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM3_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM4_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM5_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM6_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM7_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_SL_ATCM1_BANK0_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_SL_ATCM1_BANK1_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_SL_B0TCM1_BANK0_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_SL_B0TCM1_BANK1_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_SL_B1TCM1_BANK0_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_SL_B1TCM1_BANK1_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_KS_VIM_RAMECC_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_RAM_ID,
    SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_R5FSS0_CORE1_ECC_AGGR_initConfig =
{
    .numRams = SDL_R5FSS0_CORE1_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_R5FSS0_CORE1_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_NAVSS_VIRTSS_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_NAVSS_VIRTSS_ECC_AGGR0_subMemTypeList[SDL_NAVSS_VIRTSS_ECC_AGGR0_NUM_RAMS] =
{
    SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_SRC_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_REASSEMBLY_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_SRC_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_M2M_VBUSS_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_M2M_VBUSS_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_M2M_VBUSS_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_REASSEMBLY_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_SRC_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_FW_TO_J7_FW_P2P_BRIDGE_FW_TO_J7_FW_BRIDGE_BUSECC_RAM_ID,
    SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_NAVSS_VIRTSS_ECC_AGGR0_initConfig =
{
    .numRams = SDL_NAVSS_VIRTSS_ECC_AGGR0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_NAVSS_VIRTSS_ECC_AGGR0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_R5FSS0_CORE1_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_R5FSS0_CORE1_ECC_AGGR_subMemTypeList[SDL_MCU_R5FSS0_CORE1_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ITAG_RAM0_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ITAG_RAM1_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ITAG_RAM2_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ITAG_RAM3_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_IDATA_BANK0_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_IDATA_BANK1_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_IDATA_BANK2_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_IDATA_BANK3_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_DTAG_RAM0_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_DTAG_RAM1_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_DTAG_RAM2_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_DTAG_RAM3_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_DDIRTY_RAM_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM0_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM1_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM2_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM3_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM4_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM5_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM6_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_DDATA_RAM7_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_SL_ATCM1_BANK0_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_SL_ATCM1_BANK1_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_SL_B0TCM1_BANK0_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_SL_B0TCM1_BANK1_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_SL_B1TCM1_BANK0_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_SL_B1TCM1_BANK1_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_KS_VIM_RAMECC_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_RAM_ID,
    SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_R5FSS0_CORE1_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCU_R5FSS0_CORE1_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_R5FSS0_CORE1_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCU_CBASS_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCU_CBASS_ECC_AGGR0_subMemTypeList[SDL_MCU_CBASS_ECC_AGGR0_NUM_RAMS] =
{
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_WR_RAMECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_RD_RAMECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_EDC_CTRL_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_SRC_VBUSS_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_SRC_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_M2M_VBUSS_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_WR_RAMECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_RD_RAMECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_SRC_VBUSS_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_SRC_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_J7_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_J7_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_2_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_3_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_4_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_5_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_2_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_2_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_3_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_4_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK12_SCR_J7_MCU_CBASS_SCRP_32_PCLK12_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_0_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_1_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_2_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_3_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_4_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_5_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_6_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_7_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_8_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_9_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_10_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_11_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_12_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_13_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_14_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_15_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_16_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_17_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_18_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_19_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_20_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_21_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_22_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_23_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_24_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_25_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_26_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_27_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_28_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_29_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_30_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_31_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_INT_DMSC_SCR_J7_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SCR_J7_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_12_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_12_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_0_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_1_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_2_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_0_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_1_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_2_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_3_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_WR_RAMECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_RD_RAMECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_EDC_CTRL_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_SEC_MMR_MCU_0_J7_MCU_SEC_MMR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_PLL_MMR_MCU_0_J7_MCU_PLL_MMR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CTRL_MMR_MCU_0_J7_MCU_CTRL_MMR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_J7_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_SRC_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SCR_J7_MCU_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_RAM_ID,
    SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCU_CBASS_ECC_AGGR0_initConfig =
{
    .numRams = SDL_MCU_CBASS_ECC_AGGR0_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCU_CBASS_ECC_AGGR0_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_VPAC0_VISS_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_VPAC0_VISS_ECC_AGGR_subMemTypeList[SDL_VPAC0_VISS_ECC_AGGR_NUM_RAMS] =
{
    SDL_VPAC0_VISS_ECC_AGGR_VISS_RAWFE_LUT1_RAM_INTF_RAM0_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VISS_RAWFE_LUT1_RAM_INTF_RAM1_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VISS_RAWFE_LUT2_RAM_INTF_RAM0_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VISS_RAWFE_LUT2_RAM_INTF_RAM1_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VISS_RAWFE_LUT3_RAM_INTF_RAM0_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VISS_RAWFE_LUT3_RAM_INTF_RAM1_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VISS_RAWFE_WDR_LUT_RAM_INTF_RAM0_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VISS_RAWFE_WDR_LUT_RAM_INTF_RAM1_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VISS_RAWFE_DPC_DPC_LUT_RAM_INTF_RAM0_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VISS_RAWFE_LSC_RAM_INTF_RAM0_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VISS_RAWFE_H3A_LUT_RAM_INTF_RAM0_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VISS_RAWFE_H3A_LUT_RAM_INTF_RAM1_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VPAC_VISS_K3_GLBCE_TOP_STAT_MEM0_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VPAC_VISS_K3_GLBCE_TOP_STAT_MEM1_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VPAC_VISS_K3_GLBCE_TOP_STAT_MEM2_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VPAC_VISS_K3_GLBCE_TOP_STAT_MEM3_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VPAC_VISS_K3_GLBCE_TOP_STAT_MEM4_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VPAC_VISS_K3_GLBCE_TOP_STAT_MEM5_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VPAC_VISS_K3_GLBCE_TOP_STAT_MEM6_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_VPAC_VISS_K3_GLBCE_TOP_STAT_MEM7_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_FCC_HIST_RAM0_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_FCC_HIST_RAM1_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_FCC_CONT_LUT1_RAM0_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_FCC_CONT_LUT1_RAM1_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_FCC_CONT_LUT2_RAM0_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_FCC_CONT_LUT2_RAM1_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_FCC_CONT_LUT3_RAM0_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_FCC_CONT_LUT3_RAM1_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_FCC_LUT0_RAM0_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_FCC_LUT0_RAM1_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_FCC_LUT1_RAM0_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_FCC_LUT1_RAM1_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_FCC_LUT2_RAM0_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_FCC_LUT2_RAM1_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_LUT_0_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_LUT_1_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_EELUT_0_RAMECC_RAM_ID,
    SDL_VPAC0_VISS_ECC_AGGR_EELUT_1_RAMECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_VPAC0_VISS_ECC_AGGR_initConfig =
{
    .numRams = SDL_VPAC0_VISS_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_VPAC0_VISS_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_CBASS_ECC_AGGR0_MSRAM32KX256E_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_CBASS_ECC_AGGR0_MSRAM32KX256E_ECC_AGGR_subMemTypeList[SDL_CBASS_ECC_AGGR0_MSRAM32KX256E_ECC_AGGR_NUM_RAMS] =
{
    SDL_CBASS_ECC_AGGR0_MSRAM32KX256E_ECC_AGGR_MSRAM32KX256E_MSRAM0_ECC0_RAM_ID,
    SDL_CBASS_ECC_AGGR0_MSRAM32KX256E_ECC_AGGR_MSRAM32KX256E_MSRAM0_EDC_CTRL_0_RAM_ID,
    SDL_CBASS_ECC_AGGR0_MSRAM32KX256E_ECC_AGGR_CTRL_BUSECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_CBASS_ECC_AGGR0_MSRAM32KX256E_ECC_AGGR_initConfig =
{
    .numRams = SDL_CBASS_ECC_AGGR0_MSRAM32KX256E_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_CBASS_ECC_AGGR0_MSRAM32KX256E_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_subMemTypeList[SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_NUM_RAMS] =
{
    SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM0_ECC_RAM_ID,
    SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM1_ECC_RAM_ID,
    SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKA_PROG_RAM_ECC_RAM_ID,
    SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK01_ECC_RAM_ID,
    SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK23_ECC_RAM_ID,
    SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK4_ECC_RAM_ID,
    SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK01_ECC_RAM_ID,
    SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK23_ECC_RAM_ID,
    SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK45_ECC_RAM_ID,
    SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK67_ECC_RAM_ID,
    SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK89_ECC_RAM_ID,
    SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK10_ECC_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_initConfig =
{
    .numRams = SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
    SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for memory subtypes SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static SDL_ECC_MemSubType ECC_Test_SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_subMemTypeList[SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_MLBSS2P0_MLBDIM_WRAP_DBMEM_RAM_ID,
};

static SDL_ECC_InitConfig_t ECC_Test_SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_initConfig =
{
    .numRams = SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_NUM_RAMS,
    /**< Number of Rams ECC is enabled */
    .pMemSubTypeList = &(ECC_Test_SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_subMemTypeList[0]),
    /**< Sub type list */
};



typedef struct
{
    SDL_ECC_InitConfig_t *initConfig;
    char *aggrName;
} SDL_Test_EccConfig;

static SDL_Test_EccConfig ECC_Test_config[SDL_ECC_MEMTYPE_MAX] =
{
    {
        &ECC_Test_SDL_MCU_R5FSS0_CORE0_ECC_AGGR_initConfig,
        "SDL_MCU_R5FSS0_CORE0_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCU_R5FSS0_CORE1_ECC_AGGR_initConfig,
	"SDL_ECC_MEMTYPE_MCU_R5F1_CORE"
    },
    {
        &ECC_Test_SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_initConfig,
	"SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_initConfig,
	"SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR"
    },
    {
        NULL,
	"SDL_ECC_MEMTYPE_MCU_CPSW0" //meta data information not available
    },
    {
        NULL,
	"SDL_ECC_MEMTYPE_MCU_FSS0_HPB0" //no memory information
    },
    {
        NULL,
	"SDL_ECC_MEMTYPE_MCU_FSS0_OSPI0" //no memory information
    },
    {
        NULL,
	"SDL_ECC_MEMTYPE_MCU_FSS0_OSPI1" //no memory information
    },
    {
        &ECC_Test_SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
	"SDL_ECC_MEMTYPE_MCU_MCAN0"
    },
    {
        &ECC_Test_SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
	"SDL_ECC_MEMTYPE_MCU_MCAN1"
    },
    {
        &ECC_Test_SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_initConfig,
	"SDL_ECC_MEMTYPE_MCU_MSRAM0"
    },
    {
        &ECC_Test_SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_initConfig,
	"SDL_ECC_MEMTYPE_MCU_NAVSS0"
    },
    {
        &ECC_Test_SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_initConfig,
	"SDL_ECC_MEMTYPE_MCU_PSRAM0"
    },
    {
        &ECC_Test_SDL_MCU_CBASS_ECC_AGGR0_initConfig,
	"SDL_ECC_MEMTYPE_MCU_CBASS_ECC_AGGR0"
    },
    {
        &ECC_Test_SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
	"SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
	"SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
	"SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
	"SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
	"SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
	"SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
        "SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
	"SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
        "SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
        "SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
        "SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
        "SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
        "SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_initConfig,
        "SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_initConfig,
        "SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_PCIE0_ECC_AGGR_CORE_AXI_0_initConfig,
        "SDL_PCIE0_ECC_AGGR_CORE_AXI_0"
    },
    {
        &ECC_Test_SDL_PCIE0_ECC_AGGR_CORE_0_initConfig,
        "SDL_PCIE0_ECC_AGGR_CORE_0"
    },
    {
        &ECC_Test_SDL_PCIE1_ECC_AGGR_CORE_AXI_0_initConfig,
        "SDL_PCIE1_ECC_AGGR_CORE_AXI_0"
    },
    {
        &ECC_Test_SDL_PCIE1_ECC_AGGR_CORE_0_initConfig,
        "SDL_PCIE1_ECC_AGGR_CORE_0"
    },
    {
        &ECC_Test_SDL_PCIE2_ECC_AGGR_CORE_AXI_0_initConfig,
        "SDL_PCIE2_ECC_AGGR_CORE_AXI_0"
    },
    {
        &ECC_Test_SDL_PCIE2_ECC_AGGR_CORE_0_initConfig,
        "SDL_PCIE2_ECC_AGGR_CORE_0"
    },
    {
        &ECC_Test_SDL_PCIE3_ECC_AGGR_CORE_AXI_0_initConfig,
        "SDL_PCIE3_ECC_AGGR_CORE_AXI_0"
    },
    {
        &ECC_Test_SDL_PCIE3_ECC_AGGR_CORE_0_initConfig,
        "SDL_PCIE3_ECC_AGGR_CORE_0"
    },
    {
        &ECC_Test_SDL_I3C0_I3C_S_ECC_AGGR_initConfig,
        "SDL_I3C0_I3C_S_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_I3C0_I3C_P_ECC_AGGR_initConfig,
        "SDL_I3C0_I3C_P_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCU_I3C0_I3C_P_ECC_AGGR_initConfig,
        "SDL_MCU_I3C0_I3C_P_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCU_I3C0_I3C_S_ECC_AGGR_initConfig,
        "SDL_MCU_I3C0_I3C_S_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCU_I3C1_I3C_P_ECC_AGGR_initConfig,
        "SDL_MCU_I3C1_I3C_P_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MCU_I3C1_I3C_S_ECC_AGGR_initConfig,
        "SDL_MCU_I3C1_I3C_S_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_initConfig,
        "SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_initConfig,
        "SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_CBASS_ECC_AGGR0_initConfig,
        "SDL_CBASS_ECC_AGGR0"
    },
    {
        &ECC_Test_SDL_MAIN_RC_ECC_AGGR0_initConfig,
        "SDL_MAIN_RC_ECC_AGGR0"
    },
    {
        &ECC_Test_SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_initConfig,
        "SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_DMPAC0_ECC_AGGR_initConfig,
        "SDL_DMPAC0_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MAIN_HC_ECC_AGGR0_initConfig,
        "SDL_MAIN_HC_ECC_AGGR0"
    },
    {
        &ECC_Test_SDL_VPAC0_ECC_AGGR_initConfig,
        "SDL_VPAC0_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_VPAC0_VISS_ECC_AGGR_initConfig,
        "SDL_VPAC0_VISS_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_VPAC0_LDC_ECC_AGGR_initConfig,
        "SDL_VPAC0_LDC_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_R5FSS0_CORE0_ECC_AGGR_initConfig,
        "SDL_R5FSS0_CORE0_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_R5FSS1_CORE0_ECC_AGGR_initConfig,
        "SDL_R5FSS1_CORE0_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_R5FSS0_CORE1_ECC_AGGR_initConfig,
        "SDL_R5FSS0_CORE1_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_R5FSS1_CORE1_ECC_AGGR_initConfig,
        "SDL_R5FSS1_CORE1_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_NAVSS_VIRTSS_ECC_AGGR0_initConfig,
        "SDL_NAVSS_VIRTSS_ECC_AGGR0"
    },
    {
        NULL,
        "SDL_CBASS_ECC_AGGR0_MSRAM32KX256E_ECC_AGGR" // Base address not available
    },
    {
        &ECC_Test_SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_initConfig,
        "SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_initConfig,
        "SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_initConfig,
        "SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_MAIN_AC_ECC_AGGR0_initConfig,
        "SDL_MAIN_AC_ECC_AGGR0"
    },
    {
        &ECC_Test_SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_initConfig,
	"SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR"
    },
    {
        &ECC_Test_SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_initConfig,
	"SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM"
    },
    {
        &ECC_Test_SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_initConfig,
        "SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM"
    },
    {
        &ECC_Test_SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_initConfig,
        "SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM"
    },
    {
        &ECC_Test_SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_initConfig,
        "SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM"
    },
    {
        &ECC_Test_SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_initConfig,
        "SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM"
    },
    {
        &ECC_Test_SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_initConfig,
	"SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM"
    },
    {
        &ECC_Test_SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_initConfig,
        "SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE"
    },
    {
        &ECC_Test_SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_initConfig,
        "SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY"
    },
    {
        &ECC_Test_SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_initConfig,
        "SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC"
    },
    {
        &ECC_Test_SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_initConfig,
        "SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_initConfig,
	"SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_initConfig,
        "SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_NAVSS0_MODSS_ECC_AGGR0_initConfig,
        "SDL_NAVSS0_MODSS_ECC_AGGR0"
    },
    {
        &ECC_Test_SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_initConfig,
        "SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_initConfig,
        "SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_NAVSS0_VIRTSS_ECC_AGGR0_initConfig,
        "SDL_NAVSS0_VIRTSS_ECC_AGGR0"
    },
    {
        &ECC_Test_SDL_NAVSS0_NBSS_ECC_AGGR0_initConfig,
	"SDL_NAVSS0_NBSS_ECC_AGGR0"
    },
    {
        &ECC_Test_SDL_IDOM1_ECC_AGGR0_initConfig,
        "SDL_IDOM1_ECC_AGGR0"
    },
    {
        &ECC_Test_SDL_IDOM1_ECC_AGGR1_initConfig,
        "SDL_IDOM1_ECC_AGGR1"
    },
    {
        &ECC_Test_SDL_WKUP_CBASS_ECC_AGGR0_K3VTM_NC_ECCAGGR_initConfig,
        "SDL_WKUP_CBASS_ECC_AGGR0_K3VTM_NC_ECCAGGR"
    },
    {
        &ECC_Test_SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_initConfig,
        "SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_initConfig,
        "SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_initConfig,
        "SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_initConfig,
        "SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE"
    },
    {
        &ECC_Test_SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_initConfig,
        "SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_initConfig,
        "SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS"
    },
    {
        &ECC_Test_SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_initConfig,
        "SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0"
    },
    {
        &ECC_Test_SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_initConfig,
        "SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR"
    },
    {
        &ECC_Test_SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_initConfig,
        "SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_NAVSS0_UDMASS_ECC_AGGR0_initConfig,
        "SDL_NAVSS0_UDMASS_ECC_AGGR0"
    },
    {
        &ECC_Test_SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_initConfig,
        "SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR0"
    },
    {
        &ECC_Test_SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_initConfig,
        "SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR1"
    },
    {
        &ECC_Test_SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_initConfig,
        "SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR2"
    },
    {
        &ECC_Test_SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_initConfig,
        "SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_initConfig,
	"SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_initConfig,
        "SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR"
    },
    {
        &ECC_Test_SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_initConfig,
        "SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS"
    },
    {
        &ECC_Test_SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_initConfig,
	"SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL"
    },
    {
        &ECC_Test_SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_initConfig,
        "SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG"
    },
    {
        &ECC_Test_SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_initConfig,
	"SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR"
    }
};


#endif
#ifdef __cplusplus
}
#endif

#endif /* ECC_FUNC_H */

/* Nothing past this point */
