{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750144536705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750144536706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 17 01:15:36 2025 " "Processing started: Tue Jun 17 01:15:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750144536706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1750144536706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BrightnessFilter -c BrightnessFilter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BrightnessFilter -c BrightnessFilter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1750144536706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1750144536993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1750144536993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TPU " "Found entity 1: TPU" {  } { { "TPU.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/TPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750144541832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750144541832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "MAC_module.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/MAC_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750144541833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750144541833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mmu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MMU_tb " "Found entity 1: MMU_tb" {  } { { "MMU_tb.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/MMU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750144541834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750144541834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmu_negative_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mmu_negative_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MMU_negative_tb " "Found entity 1: MMU_negative_tb" {  } { { "MMU_negative_tb.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/MMU_negative_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750144541835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750144541835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file normalizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Normalizer " "Found entity 1: Normalizer" {  } { { "Normalizer.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/Normalizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750144541836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750144541836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.v" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/ram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750144541838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750144541838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_tb.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/ram_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750144541839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750144541839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.v" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/ram2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750144541841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750144541841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE Matrix_Controller.sv(6) " "Verilog HDL Declaration information at Matrix_Controller.sv(6): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Matrix_Controller.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/Matrix_Controller.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1750144541842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Matrix_Controller " "Found entity 1: Matrix_Controller" {  } { { "Matrix_Controller.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/Matrix_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750144541842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750144541842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpu_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file tpu_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TPU_System " "Found entity 1: TPU_System" {  } { { "TPU_System.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/TPU_System.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750144541843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750144541843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpu_system_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tpu_system_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TPU_System_tb " "Found entity 1: TPU_System_tb" {  } { { "TPU_System_tb.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/TPU_System_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750144541845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750144541845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Matrix_Controller_tb " "Found entity 1: Matrix_Controller_tb" {  } { { "Matrix_Controller_tb.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/Matrix_Controller_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750144541846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750144541846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TPU_System " "Elaborating entity \"TPU_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1750144541881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tpu_data_arr_export TPU_System.sv(17) " "Verilog HDL or VHDL warning at TPU_System.sv(17): object \"tpu_data_arr_export\" assigned a value but never read" {  } { { "TPU_System.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/TPU_System.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1750144541882 "|TPU_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wt_arr_export TPU_System.sv(18) " "Verilog HDL or VHDL warning at TPU_System.sv(18): object \"wt_arr_export\" assigned a value but never read" {  } { { "TPU_System.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/TPU_System.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1750144541882 "|TPU_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tpu_valid_export TPU_System.sv(19) " "Verilog HDL or VHDL warning at TPU_System.sv(19): object \"tpu_valid_export\" assigned a value but never read" {  } { { "TPU_System.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/TPU_System.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1750144541882 "|TPU_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Matrix_Controller Matrix_Controller:controller_inst " "Elaborating entity \"Matrix_Controller\" for hierarchy \"Matrix_Controller:controller_inst\"" {  } { { "TPU_System.sv" "controller_inst" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/TPU_System.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750144541890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Matrix_Controller.sv(26) " "Verilog HDL assignment warning at Matrix_Controller.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "Matrix_Controller.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/Matrix_Controller.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750144541891 "|TPU_System|Matrix_Controller:controller_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Matrix_Controller.sv(73) " "Verilog HDL Case Statement information at Matrix_Controller.sv(73): all case item expressions in this case statement are onehot" {  } { { "Matrix_Controller.sv" "" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/Matrix_Controller.sv" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1750144541891 "|TPU_System|Matrix_Controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TPU TPU:tpu_inst " "Elaborating entity \"TPU\" for hierarchy \"TPU:tpu_inst\"" {  } { { "TPU_System.sv" "tpu_inst" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/TPU_System.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750144541891 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1750144541895 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wt_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wt_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1750144541895 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "acc_out_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"acc_out_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1750144541895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC TPU:tpu_inst\|MAC:gen_row\[0\].gen_col\[0\].mac_instance " "Elaborating entity \"MAC\" for hierarchy \"TPU:tpu_inst\|MAC:gen_row\[0\].gen_col\[0\].mac_instance\"" {  } { { "TPU.sv" "gen_row\[0\].gen_col\[0\].mac_instance" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/TPU.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750144541895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Normalizer TPU:tpu_inst\|Normalizer:norm30 " "Elaborating entity \"Normalizer\" for hierarchy \"TPU:tpu_inst\|Normalizer:norm30\"" {  } { { "TPU.sv" "norm30" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/TPU.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750144541901 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in tpu_inst " "Port \"data_in\" does not exist in macrofunction \"tpu_inst\"" {  } { { "TPU_System.sv" "tpu_inst" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/TPU_System.sv" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1750144541963 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "reset tpu_inst " "Port \"reset\" does not exist in macrofunction \"tpu_inst\"" {  } { { "TPU_System.sv" "tpu_inst" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/TPU_System.sv" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1750144541963 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "wt_in tpu_inst " "Port \"wt_in\" does not exist in macrofunction \"tpu_inst\"" {  } { { "TPU_System.sv" "tpu_inst" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/TPU_System.sv" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1750144541963 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "tpu_data_arr controller_inst " "Port \"tpu_data_arr\" does not exist in macrofunction \"controller_inst\"" {  } { { "TPU_System.sv" "controller_inst" { Text "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/TPU_System.sv" 35 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1750144541963 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1750144541968 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/output_files/BrightnessFilter.map.smsg " "Generated suppressed messages file C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/output_files/BrightnessFilter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1750144541992 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750144542000 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 17 01:15:42 2025 " "Processing ended: Tue Jun 17 01:15:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750144542000 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750144542000 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750144542000 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1750144542000 ""}
