# axis_skid_buffer
AXI Stream Skid Buffer test bench applying back pressure on design through randomised valid & ready.
Test bench implements a simple AXIS bus functional model.

![image](https://github.com/manxoh/AXIS_skid_buffer/assets/33370006/6cddf833-a58d-46cd-9df1-afd5d7e6c0c7)


# Original design is available here
https://github.com/iammituraj/skid_buffer

# Additional details, please refer here
https://chipmunklogic.com/digital-logic-design/designing-skid-buffers-for-pipelines/

