;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -7, @-20
	JMP -7, @-20
	SPL @300, 90
	DJN -1, @-20
	SUB #4, @2
	SUB 12, @10
	SPL 0, <402
	SUB 12, @10
	MOV 227, 146
	SUB @121, <106
	SUB @121, <106
	SUB @127, 106
	SUB -207, <-120
	SUB @121, <106
	SUB @127, 106
	ADD 214, 90
	JMP @212, #206
	SUB @-127, 100
	SUB #4, @2
	SUB #4, @2
	SPL -140, -900
	SPL 0, <402
	SUB @-127, 100
	SUB -207, <-120
	SUB #4, @2
	SUB #4, @2
	SPL @30, <402
	SLT 30, 9
	SUB -207, <-120
	MOV #12, @810
	SPL @0, <402
	SPL 0, <402
	MOV 227, 146
	SUB @121, 103
	SPL 0, <402
	SPL @72, @60
	SPL @72, @60
	SUB @-127, 100
	SUB @-127, 100
	ADD 30, 79
	MOV -7, <-20
	CMP -207, <-120
	SPL @300, 90
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
