library ieee;
use ieee.std_logic_1164.all;

entity mux4_1 is
	port(selport : in  std_logic_vector(1 downto 0);
		  inpport : in  std_logic_vector(3 downto 0);
		  outport : out std_logic                  );
end mux4_1;