Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 17 16:39:05 2018
| Host         : DESKTOP-JREG6AA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             316 |          152 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | addr                    |                  |                1 |              4 |
|  clk_IBUF_BUFG | c                       |                  |                6 |              8 |
|  clk_IBUF_BUFG | r_TX_Data[7]_i_1_n_0    |                  |                8 |              8 |
|  clk_IBUF_BUFG | r_Clk_Count[13]_i_1_n_0 |                  |                5 |             14 |
|  clk_IBUF_BUFG | s_Clk_Count[13]_i_1_n_0 |                  |                7 |             15 |
|  clk_IBUF_BUFG | ou[15]_i_1_n_0          |                  |               16 |             16 |
|  clk_IBUF_BUFG |                         |                  |               13 |             25 |
|  clk_IBUF_BUFG | ram[15]                 |                  |              109 |            251 |
+----------------+-------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 8      |                     2 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


