<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v</a>
time_elapsed: 0.031s
ram usage: 10004 KB
</pre>
<pre class="log">

module cam (
	clk,
	cam_enable,
	cam_data_in,
	cam_hit_out,
	cam_addr_out
);
	parameter ADDR_WIDTH = 8;
	parameter DEPTH = (1 &lt;&lt; ADDR_WIDTH);
	input clk;
	input cam_enable;
	input [(DEPTH - 1):0] cam_data_in;
	output cam_hit_out;
	output [(ADDR_WIDTH - 1):0] cam_addr_out;
	reg [(ADDR_WIDTH - 1):0] cam_addr_out;
	reg cam_hit_out;
	reg [(ADDR_WIDTH - 1):0] cam_addr_combo;
	reg cam_hit_combo;
	reg found_match;
	integer i;
	always @(cam_data_in) begin
		cam_addr_combo = {ADDR_WIDTH {1&#39;b0}};
		found_match = 1&#39;b0;
		cam_hit_combo = 1&#39;b0;
		for (i = 0; (i &lt; DEPTH); i = (i + 1))
			if ((cam_data_in[i] &amp;&amp; !found_match)) begin
				found_match = 1&#39;b1;
				cam_hit_combo = 1&#39;b1;
				cam_addr_combo = i;
			end
			else begin
				found_match = found_match;
				cam_hit_combo = cam_hit_combo;
				cam_addr_combo = cam_addr_combo;
			end
	end
	always @(posedge clk)
		if (cam_enable) begin
			cam_hit_out &lt;= cam_hit_combo;
			cam_addr_out &lt;= cam_addr_combo;
		end
		else begin
			cam_hit_out &lt;= 1&#39;b0;
			cam_addr_out &lt;= {ADDR_WIDTH {1&#39;b0}};
		end
endmodule

</pre>
</body>