
uart.elf:     file format elf32-littlearm


Disassembly of section .text:

80100000 <_start>:
80100000:	e59fd028 	ldr	sp, [pc, #40]	; 80100030 <clean+0x14>
80100004:	eb000001 	bl	80100010 <clean_bss>
80100008:	fb000055 	blx	80100166 <main>

8010000c <halt>:
8010000c:	eafffffe 	b	8010000c <halt>

80100010 <clean_bss>:
80100010:	e59f101c 	ldr	r1, [pc, #28]	; 80100034 <clean+0x18>
80100014:	e59f201c 	ldr	r2, [pc, #28]	; 80100038 <clean+0x1c>
80100018:	e3a03000 	mov	r3, #0

8010001c <clean>:
8010001c:	e5813000 	str	r3, [r1]
80100020:	e2811004 	add	r1, r1, #4
80100024:	e1510002 	cmp	r1, r2
80100028:	1afffffb 	bne	8010001c <clean>
8010002c:	e1a0f00e 	mov	pc, lr
80100030:	80200000 	eorhi	r0, r0, r0
80100034:	80100180 	andshi	r0, r0, r0, lsl #3
80100038:	8010018c 	andshi	r0, r0, ip, lsl #3

8010003c <Uart_Init>:
8010003c:	b480      	push	{r7}
8010003e:	af00      	add	r7, sp, #0
80100040:	f240 1280 	movw	r2, #384	; 0x180
80100044:	f2c8 0210 	movt	r2, #32784	; 0x8010
80100048:	2384      	movs	r3, #132	; 0x84
8010004a:	f2c0 230e 	movt	r3, #526	; 0x20e
8010004e:	6013      	str	r3, [r2, #0]
80100050:	f240 1284 	movw	r2, #388	; 0x184
80100054:	f2c8 0210 	movt	r2, #32784	; 0x8010
80100058:	2388      	movs	r3, #136	; 0x88
8010005a:	f2c0 230e 	movt	r3, #526	; 0x20e
8010005e:	6013      	str	r3, [r2, #0]
80100060:	f240 1288 	movw	r2, #392	; 0x188
80100064:	f2c8 0210 	movt	r2, #32784	; 0x8010
80100068:	f240 6324 	movw	r3, #1572	; 0x624
8010006c:	f2c0 230e 	movt	r3, #526	; 0x20e
80100070:	6013      	str	r3, [r2, #0]
80100072:	f240 1384 	movw	r3, #388	; 0x184
80100076:	f2c8 0310 	movt	r3, #32784	; 0x8010
8010007a:	681b      	ldr	r3, [r3, #0]
8010007c:	2200      	movs	r2, #0
8010007e:	601a      	str	r2, [r3, #0]
80100080:	f240 1388 	movw	r3, #392	; 0x188
80100084:	f2c8 0310 	movt	r3, #32784	; 0x8010
80100088:	681b      	ldr	r3, [r3, #0]
8010008a:	2203      	movs	r2, #3
8010008c:	601a      	str	r2, [r3, #0]
8010008e:	f240 1380 	movw	r3, #384	; 0x180
80100092:	f2c8 0310 	movt	r3, #32784	; 0x8010
80100096:	681b      	ldr	r3, [r3, #0]
80100098:	2200      	movs	r2, #0
8010009a:	601a      	str	r2, [r3, #0]
8010009c:	2300      	movs	r3, #0
8010009e:	f2c0 2302 	movt	r3, #514	; 0x202
801000a2:	2200      	movs	r2, #0
801000a4:	f2c0 2202 	movt	r2, #514	; 0x202
801000a8:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
801000ac:	f042 0201 	orr.w	r2, r2, #1
801000b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
801000b4:	2200      	movs	r2, #0
801000b6:	f2c0 2202 	movt	r2, #514	; 0x202
801000ba:	2300      	movs	r3, #0
801000bc:	f2c0 2302 	movt	r3, #514	; 0x202
801000c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
801000c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
801000c8:	f043 0326 	orr.w	r3, r3, #38	; 0x26
801000cc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
801000d0:	2300      	movs	r3, #0
801000d2:	f2c0 2302 	movt	r3, #514	; 0x202
801000d6:	2200      	movs	r2, #0
801000d8:	f2c0 2202 	movt	r2, #514	; 0x202
801000dc:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
801000e0:	f042 0204 	orr.w	r2, r2, #4
801000e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
801000e8:	2300      	movs	r3, #0
801000ea:	f2c0 2302 	movt	r3, #514	; 0x202
801000ee:	f44f 7220 	mov.w	r2, #640	; 0x280
801000f2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
801000f6:	2300      	movs	r3, #0
801000f8:	f2c0 2302 	movt	r3, #514	; 0x202
801000fc:	2247      	movs	r2, #71	; 0x47
801000fe:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
80100102:	2300      	movs	r3, #0
80100104:	f2c0 2302 	movt	r3, #514	; 0x202
80100108:	f640 4234 	movw	r2, #3124	; 0xc34
8010010c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
80100110:	2300      	movs	r3, #0
80100112:	f2c0 2302 	movt	r3, #514	; 0x202
80100116:	2200      	movs	r2, #0
80100118:	f2c0 2202 	movt	r2, #514	; 0x202
8010011c:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
80100120:	f042 0201 	orr.w	r2, r2, #1
80100124:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
80100128:	bf00      	nop
8010012a:	46bd      	mov	sp, r7
8010012c:	f85d 7b04 	ldr.w	r7, [sp], #4
80100130:	4770      	bx	lr

80100132 <PutChar>:
80100132:	b480      	push	{r7}
80100134:	b083      	sub	sp, #12
80100136:	af00      	add	r7, sp, #0
80100138:	6078      	str	r0, [r7, #4]
8010013a:	bf00      	nop
8010013c:	2300      	movs	r3, #0
8010013e:	f2c0 2302 	movt	r3, #514	; 0x202
80100142:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
80100146:	f003 0308 	and.w	r3, r3, #8
8010014a:	2b00      	cmp	r3, #0
8010014c:	d0f6      	beq.n	8010013c <PutChar+0xa>
8010014e:	2300      	movs	r3, #0
80100150:	f2c0 2302 	movt	r3, #514	; 0x202
80100154:	687a      	ldr	r2, [r7, #4]
80100156:	b2d2      	uxtb	r2, r2
80100158:	641a      	str	r2, [r3, #64]	; 0x40
8010015a:	bf00      	nop
8010015c:	370c      	adds	r7, #12
8010015e:	46bd      	mov	sp, r7
80100160:	f85d 7b04 	ldr.w	r7, [sp], #4
80100164:	4770      	bx	lr

80100166 <main>:
80100166:	b580      	push	{r7, lr}
80100168:	b082      	sub	sp, #8
8010016a:	af00      	add	r7, sp, #0
8010016c:	2341      	movs	r3, #65	; 0x41
8010016e:	71fb      	strb	r3, [r7, #7]
80100170:	f7ff ff64 	bl	8010003c <Uart_Init>
80100174:	79fb      	ldrb	r3, [r7, #7]
80100176:	4618      	mov	r0, r3
80100178:	f7ff ffdb 	bl	80100132 <PutChar>
8010017c:	e7fa      	b.n	80100174 <main+0xe>

Disassembly of section .bss:

80100180 <__bss_start>:
80100180:	00000000 	andeq	r0, r0, r0

80100184 <IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA>:
80100184:	00000000 	andeq	r0, r0, r0

80100188 <IOMUXC_UART1_RX_DATA_SELECT_INPUT>:
80100188:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12040a02 	andne	r0, r4, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1c021a01 			; <UNDEFINED> instruction: 0x1c021a01
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x7f02f2dc>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	31312e36 	teqcc	r1, r6, lsr lr
  1c:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	36313032 			; <UNDEFINED> instruction: 0x36313032
  28:	36313031 			; <UNDEFINED> instruction: 0x36313031
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000043 	andeq	r0, r0, r3, asr #32
   4:	001e0002 	andseq	r0, lr, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	00532e74 	subseq	r2, r3, r4, ror lr
  24:	00000000 	andeq	r0, r0, r0
  28:	00020500 	andeq	r0, r2, r0, lsl #10
  2c:	18801000 	stmne	r0, {ip}
  30:	32313030 	eorscc	r3, r1, #48	; 0x30
  34:	2f302f2f 	svccs	0x00302f2f
  38:	03302f2f 	teqeq	r0, #47, 30	; 0xbc
  3c:	0b032e6c 	bleq	cb9f4 <_start-0x8003460c>
  40:	02022f2e 	andeq	r2, r2, #46, 30	; 0xb8
  44:	5b010100 	blpl	4044c <_start-0x800bfbb4>
  48:	02000000 	andeq	r0, r0, #0
  4c:	00002700 	andeq	r2, r0, r0, lsl #14
  50:	fb010200 	blx	4085a <_start-0x800bf7a6>
  54:	01000d0e 	tsteq	r0, lr, lsl #26
  58:	00010101 	andeq	r0, r1, r1, lsl #2
  5c:	00010000 	andeq	r0, r1, r0
  60:	75000100 	strvc	r0, [r0, #-256]	; 0xffffff00
  64:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  68:	00000063 	andeq	r0, r0, r3, rrx
  6c:	72617500 	rsbvc	r7, r1, #0, 10
  70:	00682e74 	rsbeq	r2, r8, r4, ror lr
  74:	00000000 	andeq	r0, r0, r0
  78:	3c020500 	cfstr32cc	mvfx0, [r2], {-0}
  7c:	03801000 	orreq	r1, r0, #0
  80:	83300111 	teqhi	r0, #1073741828	; 0x40000004
  84:	75759283 	ldrbvc	r9, [r5, #-643]!	; 0xfffffd7d
  88:	ba0d0376 	blt	340e68 <_start-0x7fdbf198>
  8c:	ba1003dd 	blt	401008 <_start-0x7fcfeff8>
  90:	bb766775 	bllt	1d99e6c <_start-0x7e366194>
  94:	4b580d03 	blmi	16034a8 <_start-0x7eafcb58>
  98:	01040200 	mrseq	r0, R12_usr
  9c:	91062006 	tstls	r6, r6
  a0:	00060267 	andeq	r0, r6, r7, ror #4
  a4:	00370101 	eorseq	r0, r7, r1, lsl #2
  a8:	00020000 	andeq	r0, r2, r0
  ac:	0000001d 	andeq	r0, r0, sp, lsl r0
  b0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
  b4:	0101000d 	tsteq	r1, sp
  b8:	00000101 	andeq	r0, r0, r1, lsl #2
  bc:	00000100 	andeq	r0, r0, r0, lsl #2
  c0:	616d0001 	cmnvs	sp, r1
  c4:	632e6e69 			; <UNDEFINED> instruction: 0x632e6e69
  c8:	00000000 	andeq	r0, r0, r0
  cc:	02050000 	andeq	r0, r5, #0
  d0:	80100166 	andshi	r0, r0, r6, ror #2
  d4:	002f3d15 	eoreq	r3, pc, r5, lsl sp	; <UNPREDICTABLE>
  d8:	32010402 	andcc	r0, r1, #33554432	; 0x2000000
  dc:	01000502 	tsteq	r0, r2, lsl #10
  e0:	Address 0x00000000000000e0 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000073 	andeq	r0, r0, r3, ror r0
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	8010003c 	andshi	r0, r0, ip, lsr r0
  18:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  1c:	00532e74 	subseq	r2, r3, r4, ror lr
  20:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff6c <__bss_end+0x7feffde0>
  24:	6f622f65 	svcvs	0x00622f65
  28:	312f6b6f 			; <UNDEFINED> instruction: 0x312f6b6f
  2c:	73613030 	cmnvc	r1, #48	; 0x30
  30:	6d695f6b 	stclvs	15, cr5, [r9, #-428]!	; 0xfffffe54
  34:	6c753678 	ldclvs	6, cr3, [r5], #-480	; 0xfffffe20
  38:	64732d6c 	ldrbtvs	r2, [r3], #-3436	; 0xfffff294
  3c:	6d742f6b 	ldclvs	15, cr2, [r4, #-428]!	; 0xfffffe54
  40:	5f382f70 	svcpl	0x00382f70
  44:	54524155 	ldrbpl	r4, [r2], #-341	; 0xfffffeab
  48:	e5b2b8e4 	ldr	fp, [r2, #2276]!	; 0x8e4
  4c:	bce7a38f 	stcllt	3, cr10, [r7], #572	; 0x23c
  50:	8ba8e796 	blhi	fea39eb0 <__bss_end+0x7e939d24>
  54:	3130302f 	teqcc	r0, pc, lsr #32
  58:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
  5c:	78745f74 	ldmdavc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  60:	68635f64 	stmdavs	r3!, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
  64:	47007261 	strmi	r7, [r0, -r1, ror #4]
  68:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
  6c:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
  70:	302e3732 	eorcc	r3, lr, r2, lsr r7
  74:	b7800100 	strlt	r0, [r0, r0, lsl #2]
  78:	04000001 	streq	r0, [r0], #-1
  7c:	00001400 	andeq	r1, r0, r0, lsl #8
  80:	12010400 	andne	r0, r1, #0, 8
  84:	0c000000 	stceq	0, cr0, [r0], {-0}
  88:	0000012e 	andeq	r0, r0, lr, lsr #2
  8c:	000000ca 	andeq	r0, r0, sl, asr #1
  90:	8010003c 	andshi	r0, r0, ip, lsr r0
  94:	0000012a 	andeq	r0, r0, sl, lsr #2
  98:	00000047 	andeq	r0, r0, r7, asr #32
  9c:	0b02bc02 	bleq	af0ac <_start-0x80050f54>
  a0:	00000112 	andeq	r0, r0, r2, lsl r1
  a4:	0000c503 	andeq	ip, r0, r3, lsl #10
  a8:	190c0200 	stmdbne	ip, {r9}
  ac:	00000001 	andeq	r0, r0, r1
  b0:	0000ba03 	andeq	fp, r0, r3, lsl #20
  b4:	1e0d0200 	cdpne	2, 0, cr0, cr13, cr0, {0}
  b8:	04000001 	streq	r0, [r0], #-1
  bc:	00011f03 	andeq	r1, r1, r3, lsl #30
  c0:	190e0200 	stmdbne	lr, {r9}
  c4:	40000001 	andmi	r0, r0, r1
  c8:	0001ac03 	andeq	sl, r1, r3, lsl #24
  cc:	1e0f0200 	cdpne	2, 0, cr0, cr15, cr0, {0}
  d0:	44000001 	strmi	r0, [r0], #-1
  d4:	00013503 	andeq	r3, r1, r3, lsl #10
  d8:	19100200 	ldmdbne	r0, {r9}
  dc:	80000001 	andhi	r0, r0, r1
  e0:	00013a03 	andeq	r3, r1, r3, lsl #20
  e4:	19110200 	ldmdbne	r1, {r9}
  e8:	84000001 	strhi	r0, [r0], #-1
  ec:	00013f03 	andeq	r3, r1, r3, lsl #30
  f0:	19120200 	ldmdbne	r2, {r9}
  f4:	88000001 	stmdahi	r0, {r0}
  f8:	00014403 	andeq	r4, r1, r3, lsl #8
  fc:	19130200 	ldmdbne	r3, {r9}
 100:	8c000001 	stchi	0, cr0, [r0], {1}
 104:	0001b703 	andeq	fp, r1, r3, lsl #14
 108:	19140200 	ldmdbne	r4, {r9}
 10c:	90000001 	andls	r0, r0, r1
 110:	0001cf03 	andeq	ip, r1, r3, lsl #30
 114:	19150200 	ldmdbne	r5, {r9}
 118:	94000001 	strls	r0, [r0], #-1
 11c:	00000003 	andeq	r0, r0, r3
 120:	19160200 	ldmdbne	r6, {r9}
 124:	98000001 	stmdals	r0, {r0}
 128:	00008703 	andeq	r8, r0, r3, lsl #14
 12c:	19170200 	ldmdbne	r7, {r9}
 130:	9c000001 	stcls	0, cr0, [r0], {1}
 134:	00008c03 	andeq	r8, r0, r3, lsl #24
 138:	19180200 	ldmdbne	r8, {r9}
 13c:	a0000001 	andge	r0, r0, r1
 140:	00014903 	andeq	r4, r1, r3, lsl #18
 144:	19190200 	ldmdbne	r9, {r9}
 148:	a4000001 	strge	r0, [r0], #-1
 14c:	00012403 	andeq	r2, r1, r3, lsl #8
 150:	191a0200 	ldmdbne	sl, {r9}
 154:	a8000001 	stmdage	r0, {r0}
 158:	0000b503 	andeq	fp, r0, r3, lsl #10
 15c:	191b0200 	ldmdbne	fp, {r9}
 160:	ac000001 	stcge	0, cr0, [r0], {1}
 164:	00014e03 	andeq	r4, r1, r3, lsl #28
 168:	191c0200 	ldmdbne	ip, {r9}
 16c:	b0000001 	andlt	r0, r0, r1
 170:	53545504 	cmppl	r4, #4, 10	; 0x1000000
 174:	191d0200 	ldmdbne	sp, {r9}
 178:	b4000001 	strlt	r0, [r0], #-1
 17c:	00012903 	andeq	r2, r1, r3, lsl #18
 180:	191e0200 	ldmdbne	lr, {r9}
 184:	b8000001 	stmdalt	r0, {r0}
 188:	07040500 	streq	r0, [r4, -r0, lsl #10]
 18c:	00000005 	andeq	r0, r0, r5
 190:	00011206 	andeq	r1, r1, r6, lsl #4
 194:	01350700 	teqeq	r5, r0, lsl #14
 198:	012e0000 			; <UNDEFINED> instruction: 0x012e0000
 19c:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
 1a0:	3b000001 	blcc	1ac <_start-0x800ffe54>
 1a4:	07040500 	streq	r0, [r4, -r0, lsl #10]
 1a8:	000001c6 	andeq	r0, r0, r6, asr #3
 1ac:	11080105 	tstne	r8, r5, lsl #2
 1b0:	09000001 	stmdbeq	r0, {r0}
 1b4:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 1b8:	00251f02 	eoreq	r1, r5, r2, lsl #30
 1bc:	910a0000 	mrsls	r0, (UNDEF: 10)
 1c0:	01000000 	mrseq	r0, (UNDEF: 0)
 1c4:	00015804 	andeq	r5, r1, r4, lsl #16
 1c8:	80030500 	andhi	r0, r3, r0, lsl #10
 1cc:	0b801001 	bleq	fe0041d8 <__bss_end+0x7df0404c>
 1d0:	00011904 	andeq	r1, r1, r4, lsl #18
 1d4:	01880a00 	orreq	r0, r8, r0, lsl #20
 1d8:	05010000 	streq	r0, [r1, #-0]
 1dc:	00000158 	andeq	r0, r0, r8, asr r1
 1e0:	01840305 	orreq	r0, r4, r5, lsl #6
 1e4:	660a8010 			; <UNDEFINED> instruction: 0x660a8010
 1e8:	01000001 	tsteq	r0, r1
 1ec:	00015806 	andeq	r5, r1, r6, lsl #16
 1f0:	88030500 	stmdahi	r3, {r8, sl}
 1f4:	0c801001 	stceq	0, cr1, [r0], {1}
 1f8:	00000154 	andeq	r0, r0, r4, asr r1
 1fc:	01325101 	teqeq	r2, r1, lsl #2
 200:	00348010 	eorseq	r8, r4, r0, lsl r0
 204:	9c010000 	stcls	0, cr0, [r1], {-0}
 208:	000001a2 	andeq	r0, r0, r2, lsr #3
 20c:	0100630d 	tsteq	r0, sp, lsl #6
 210:	0001a251 	andeq	sl, r1, r1, asr r2
 214:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 218:	05040e00 	streq	r0, [r4, #-3584]	; 0xfffff200
 21c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 220:	00015c0f 	andeq	r5, r1, pc, lsl #24
 224:	3c110100 	ldfccs	f0, [r1], {-0}
 228:	f6801000 			; <UNDEFINED> instruction: 0xf6801000
 22c:	01000000 	mrseq	r0, (UNDEF: 0)
 230:	0066009c 	mlseq	r6, ip, r0, r0
 234:	00040000 	andeq	r0, r4, r0
 238:	000000e8 	andeq	r0, r0, r8, ror #1
 23c:	00120104 	andseq	r0, r2, r4, lsl #2
 240:	d40c0000 	strle	r0, [ip], #-0
 244:	ca000001 	bgt	250 <_start-0x800ffdb0>
 248:	66000000 	strvs	r0, [r0], -r0
 24c:	18801001 	stmne	r0, {r0, ip}
 250:	a6000000 	strge	r0, [r0], -r0
 254:	02000000 	andeq	r0, r0, #0
 258:	00050704 	andeq	r0, r5, r4, lsl #14
 25c:	04020000 	streq	r0, [r2], #-0
 260:	0001c607 	andeq	ip, r1, r7, lsl #12
 264:	08010200 	stmdaeq	r1, {r9}
 268:	00000111 	andeq	r0, r0, r1, lsl r1
 26c:	0001e503 	andeq	lr, r1, r3, lsl #10
 270:	62030100 	andvs	r0, r3, #0, 2
 274:	66000000 	strvs	r0, [r0], -r0
 278:	18801001 	stmne	r0, {r0, ip}
 27c:	01000000 	mrseq	r0, (UNDEF: 0)
 280:	0000629c 	muleq	r0, ip, r2
 284:	01db0400 	bicseq	r0, fp, r0, lsl #8
 288:	05010000 	streq	r0, [r1, #-0]
 28c:	00000033 	andeq	r0, r0, r3, lsr r0
 290:	00779102 	rsbseq	r9, r7, r2, lsl #2
 294:	69050405 	stmdbvs	r5, {r0, r2, sl}
 298:	0000746e 	andeq	r7, r0, lr, ror #8

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_start-0x7feff3ec>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	0b0b0113 	bleq	2c047c <_start-0x7fe3fb84>
  2c:	0b3b0b3a 	bleq	ec2d1c <_start-0x7f23d2e4>
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	03000d03 	movweq	r0, #3331	; 0xd03
  38:	3b0b3a0e 	blcc	2ce878 <_start-0x7fe31788>
  3c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  40:	0400000b 	streq	r0, [r0], #-11
  44:	0803000d 	stmdaeq	r3, {r0, r2, r3}
  48:	0b3b0b3a 	bleq	ec2d38 <_start-0x7f23d2c8>
  4c:	0b381349 	bleq	e04d78 <_start-0x7f2fb288>
  50:	24050000 	strcs	r0, [r5], #-0
  54:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  58:	000e030b 	andeq	r0, lr, fp, lsl #6
  5c:	00350600 	eorseq	r0, r5, r0, lsl #12
  60:	00001349 	andeq	r1, r0, r9, asr #6
  64:	49010107 	stmdbmi	r1, {r0, r1, r2, r8}
  68:	00130113 	andseq	r0, r3, r3, lsl r1
  6c:	00210800 	eoreq	r0, r1, r0, lsl #16
  70:	0b2f1349 	bleq	bc4d9c <_start-0x7f53b264>
  74:	16090000 	strne	r0, [r9], -r0
  78:	3a0e0300 	bcc	380c80 <_start-0x7fd7f380>
  7c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  80:	0a000013 	beq	d4 <_start-0x800fff2c>
  84:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  88:	0b3b0b3a 	bleq	ec2d78 <_start-0x7f23d288>
  8c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  90:	0f0b0000 	svceq	0x000b0000
  94:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  98:	0c000013 	stceq	0, cr0, [r0], {19}
  9c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  a0:	0b3a0e03 	bleq	e838b4 <_start-0x7f27c74c>
  a4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  a8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  ac:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  b0:	00130119 	andseq	r0, r3, r9, lsl r1
  b4:	00050d00 	andeq	r0, r5, r0, lsl #26
  b8:	0b3a0803 	bleq	e820cc <_start-0x7f27df34>
  bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  c0:	00001802 	andeq	r1, r0, r2, lsl #16
  c4:	0b00240e 	bleq	9104 <_start-0x800f6efc>
  c8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  cc:	0f000008 	svceq	0x00000008
  d0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  d4:	0b3a0e03 	bleq	e838e8 <_start-0x7f27c718>
  d8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  dc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  e0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  e4:	00000019 	andeq	r0, r0, r9, lsl r0
  e8:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  ec:	030b130e 	movweq	r1, #45838	; 0xb30e
  f0:	110e1b0e 	tstne	lr, lr, lsl #22
  f4:	10061201 	andne	r1, r6, r1, lsl #4
  f8:	02000017 	andeq	r0, r0, #23
  fc:	0b0b0024 	bleq	2c0194 <_start-0x7fe3fe6c>
 100:	0e030b3e 	vmoveq.16	d3[0], r0
 104:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
 108:	03193f01 	tsteq	r9, #1, 30
 10c:	3b0b3a0e 	blcc	2ce94c <_start-0x7fe316b4>
 110:	1113490b 	tstne	r3, fp, lsl #18
 114:	40061201 	andmi	r1, r6, r1, lsl #4
 118:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 11c:	00001301 	andeq	r1, r0, r1, lsl #6
 120:	03003404 	movweq	r3, #1028	; 0x404
 124:	3b0b3a0e 	blcc	2ce964 <_start-0x7fe3169c>
 128:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 12c:	05000018 	streq	r0, [r0, #-24]	; 0xffffffe8
 130:	0b0b0024 	bleq	2c01c8 <_start-0x7fe3fe38>
 134:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 138:	Address 0x0000000000000138 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00770002 	rsbseq	r0, r7, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	8010003c 	andshi	r0, r0, ip, lsr r0
  34:	0000012a 	andeq	r0, r0, sl, lsr #2
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	02320002 	eorseq	r0, r2, #2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	80100166 	andshi	r0, r0, r6, ror #2
  54:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	32525355 	subscc	r5, r2, #1409286145	; 0x54000001
   4:	736e7500 	cmnvc	lr, #0, 10
   8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
   c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  10:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  14:	31432055 	qdaddcc	r2, r5, r3
  18:	2e362031 	mrccs	0, 1, r2, cr6, cr1, {1}
  1c:	20312e32 	eorscs	r2, r1, r2, lsr lr
  20:	36313032 			; <UNDEFINED> instruction: 0x36313032
  24:	36313031 			; <UNDEFINED> instruction: 0x36313031
  28:	616d2d20 	cmnvs	sp, r0, lsr #26
  2c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  30:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  34:	20612d37 	rsbcs	r2, r1, r7, lsr sp
  38:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  3c:	633d656e 	teqvs	sp, #461373440	; 0x1b800000
  40:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
  44:	39612d78 	stmdbcc	r1!, {r3, r4, r5, r6, r8, sl, fp, sp}^
  48:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  4c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  50:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  54:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  58:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  5c:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  60:	76706676 			; <UNDEFINED> instruction: 0x76706676
  64:	31642d33 	cmncc	r4, r3, lsr sp
  68:	6d2d2036 	stcvs	0, cr2, [sp, #-216]!	; 0xffffff28
  6c:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  70:	6d2d2062 	stcvs	0, cr2, [sp, #-392]!	; 0xfffffe78
  74:	2d736c74 	ldclcs	12, cr6, [r3, #-464]!	; 0xfffffe30
  78:	6c616964 			; <UNDEFINED> instruction: 0x6c616964
  7c:	3d746365 	ldclcc	3, cr6, [r4, #-404]!	; 0xfffffe6c
  80:	20756e67 	rsbscs	r6, r5, r7, ror #28
  84:	5500672d 	strpl	r6, [r0, #-1837]	; 0xfffff8d3
  88:	00435345 	subeq	r5, r3, r5, asr #6
  8c:	4d495455 	cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac
  90:	4d4f4900 	vstrmi.16	s9, [pc, #-0]	; 98 <_start-0x800fff68>	; <UNPREDICTABLE>
  94:	5f435855 	svcpl	0x00435855
  98:	4d5f5753 	ldclmi	7, cr5, [pc, #-332]	; ffffff54 <__bss_end+0x7feffdc8>
  9c:	435f5855 	cmpmi	pc, #5570560	; 0x550000
  a0:	505f4c54 	subspl	r4, pc, r4, asr ip	; <UNPREDICTABLE>
  a4:	555f4441 	ldrbpl	r4, [pc, #-1089]	; fffffc6b <__bss_end+0x7feffadf>
  a8:	31545241 	cmpcc	r4, r1, asr #4
  ac:	5f58545f 	svcpl	0x0058545f
  b0:	41544144 	cmpmi	r4, r4, asr #2
  b4:	52425500 	subpl	r5, r2, #0, 10
  b8:	45520043 	ldrbmi	r0, [r2, #-67]	; 0xffffffbd
  bc:	56524553 			; <UNDEFINED> instruction: 0x56524553
  c0:	305f4445 	subscc	r4, pc, r5, asr #8
  c4:	58525500 	ldmdapl	r2, {r8, sl, ip, lr}^
  c8:	682f0044 	stmdavs	pc!, {r2, r6}	; <UNPREDICTABLE>
  cc:	2f656d6f 	svccs	0x00656d6f
  d0:	6b6f6f62 	blvs	1bdbe60 <_start-0x7e5241a0>
  d4:	3030312f 	eorscc	r3, r0, pc, lsr #2
  d8:	5f6b7361 	svcpl	0x006b7361
  dc:	36786d69 	ldrbtcc	r6, [r8], -r9, ror #26
  e0:	2d6c6c75 	stclcs	12, cr6, [ip, #-468]!	; 0xfffffe2c
  e4:	2f6b6473 	svccs	0x006b6473
  e8:	2f706d74 	svccs	0x00706d74
  ec:	41555f38 	cmpmi	r5, r8, lsr pc
  f0:	b8e45452 	stmialt	r4!, {r1, r4, r6, sl, ip, lr}^
  f4:	a38fe5b2 	orrge	lr, pc, #746586112	; 0x2c800000
  f8:	e796bce7 	ldr	fp, [r6, r7, ror #25]
  fc:	302f8ba8 	eorcc	r8, pc, r8, lsr #23
 100:	755f3130 	ldrbvc	r3, [pc, #-304]	; ffffffd8 <__bss_end+0x7feffe4c>
 104:	5f747261 	svcpl	0x00747261
 108:	5f647874 	svcpl	0x00647874
 10c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 110:	736e7500 	cmnvc	lr, #0, 10
 114:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 118:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 11c:	55007261 	strpl	r7, [r0, #-609]	; 0xfffffd9f
 120:	00445854 	subeq	r5, r4, r4, asr r8
 124:	524d4255 	subpl	r4, sp, #1342177285	; 0x50000005
 128:	434d5500 	movtmi	r5, #54528	; 0xd500
 12c:	61750052 	cmnvs	r5, r2, asr r0
 130:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
 134:	52435500 	subpl	r5, r3, #0, 10
 138:	43550031 	cmpmi	r5, #49	; 0x31
 13c:	55003252 	strpl	r3, [r0, #-594]	; 0xfffffdae
 140:	00335243 	eorseq	r5, r3, r3, asr #4
 144:	34524355 	ldrbcc	r4, [r2], #-853	; 0xfffffcab
 148:	49425500 	stmdbmi	r2, {r8, sl, ip, lr}^
 14c:	4e4f0052 	mcrmi	0, 2, r0, cr15, cr2, {2}
 150:	00534d45 	subseq	r4, r3, r5, asr #26
 154:	43747550 	cmnmi	r4, #80, 10	; 0x14000000
 158:	00726168 	rsbseq	r6, r2, r8, ror #2
 15c:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 160:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 164:	4f490074 	svcmi	0x00490074
 168:	4358554d 	cmpmi	r8, #322961408	; 0x13400000
 16c:	5241555f 	subpl	r5, r1, #398458880	; 0x17c00000
 170:	525f3154 	subspl	r3, pc, #84, 2
 174:	41445f58 	cmpmi	r4, r8, asr pc
 178:	535f4154 	cmppl	pc, #84, 2
 17c:	43454c45 	movtmi	r4, #23621	; 0x5c45
 180:	4e495f54 	mcrmi	15, 2, r5, cr9, cr4, {2}
 184:	00545550 	subseq	r5, r4, r0, asr r5
 188:	554d4f49 	strbpl	r4, [sp, #-3913]	; 0xfffff0b7
 18c:	535f4358 	cmppl	pc, #88, 6	; 0x60000001
 190:	554d5f57 	strbpl	r5, [sp, #-3927]	; 0xfffff0a9
 194:	54435f58 	strbpl	r5, [r3], #-3928	; 0xfffff0a8
 198:	41505f4c 	cmpmi	r0, ip, asr #30
 19c:	41555f44 	cmpmi	r5, r4, asr #30
 1a0:	5f315452 	svcpl	0x00315452
 1a4:	445f5852 	ldrbmi	r5, [pc], #-2130	; 1ac <_start-0x800ffe54>
 1a8:	00415441 	subeq	r5, r1, r1, asr #8
 1ac:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 1b0:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 1b4:	5500315f 	strpl	r3, [r0, #-351]	; 0xfffffea1
 1b8:	00524346 	subseq	r4, r2, r6, asr #6
 1bc:	54524155 	ldrbpl	r4, [r2], #-341	; 0xfffffeab
 1c0:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 1c4:	69730065 	ldmdbvs	r3!, {r0, r2, r5, r6}^
 1c8:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
 1cc:	55006570 	strpl	r6, [r0, #-1392]	; 0xfffffa90
 1d0:	00315253 	eorseq	r5, r1, r3, asr r2
 1d4:	6e69616d 	powvsez	f6, f1, #5.0
 1d8:	6300632e 	movwvs	r6, #814	; 0x32e
 1dc:	74736554 	ldrbtvc	r6, [r3], #-1364	; 0xfffffaac
 1e0:	61746144 	cmnvs	r4, r4, asr #2
 1e4:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 1e8:	Address 0x00000000000001e8 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	8010003c 	andshi	r0, r0, ip, lsr r0
  1c:	000000f6 	strdeq	r0, [r0], -r6
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  28:	0d0d7602 	stceq	6, cr7, [sp, #-8]
  2c:	000ec742 	andeq	ip, lr, r2, asr #14
  30:	00000024 	andeq	r0, r0, r4, lsr #32
  34:	00000000 	andeq	r0, r0, r0
  38:	80100132 	andshi	r0, r0, r2, lsr r1
  3c:	00000034 	andeq	r0, r0, r4, lsr r0
  40:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  44:	100e4101 	andne	r4, lr, r1, lsl #2
  48:	53070d41 	movwpl	r0, #32065	; 0x7d41
  4c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
  50:	0ec7420d 	cdpeq	2, 12, cr4, cr7, cr13, {0}
  54:	00000000 	andeq	r0, r0, r0
  58:	0000000c 	andeq	r0, r0, ip
  5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  60:	7c020001 	stcvc	0, cr0, [r2], {1}
  64:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	00000058 	andeq	r0, r0, r8, asr r0
  70:	80100166 	andshi	r0, r0, r6, ror #2
  74:	00000018 	andeq	r0, r0, r8, lsl r0
  78:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  7c:	41018e02 	tstmi	r1, r2, lsl #28
  80:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  84:	00000007 	andeq	r0, r0, r7
