<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item value="E:\Mycode\Verilog\pwm_dec1\pwm_dec1.sdk\fsbl_1" key="bootgen_files_selection"/>
	<item value="E:\Mycode\Verilog\pwm_dec1\pwm_dec1.runs\impl_1" key="program_fpga_view_bit_bmm_browse_key"/>
	<item value="E:\Mycode\Verilog\pwm_dec1\pwm_dec1.sdk\fsbl_1" key="zynq_flash_files_selection"/>
	<item value="E:\Mycode\Verilog\pwm_dec1\pwm_dec1.sdk\fsbl_1" key="last_stored_selection"/>
</section>
