Time resolution is 1 ps
Failure: FIN SIM
Time: 3820 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 3820 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 7640 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 7640 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 11460 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 11460 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 15280 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 15280 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 19100 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 19100 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 22920 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 22920 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 26740 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 26740 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 30560 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 30560 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 34380 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 34380 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 38200 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 38200 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 42020 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 42020 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 45840 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 45840 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 49660 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 49660 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 53480 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 53480 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 57300 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 57300 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 61120 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 61120 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 64940 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 64940 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 68760 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 68760 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 72580 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 72580 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 76400 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 76400 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 80220 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 80220 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 84040 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 84040 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 87860 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 87860 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 91680 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 91680 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 95500 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 95500 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 99320 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 99320 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 103140 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 103140 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 106960 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 106960 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 110780 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 110780 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 114600 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 114600 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 118420 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 118420 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 122240 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 122240 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 126060 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 126060 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 129880 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 129880 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 133700 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 133700 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 137520 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 137520 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 141340 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 141340 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 145160 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 145160 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 148980 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 148980 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 152800 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 152800 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 156620 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 156620 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 160440 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 160440 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 164260 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 164260 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 168080 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 168080 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 171900 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 171900 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 175720 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 175720 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 179540 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 179540 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 183360 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 183360 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 187180 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 187180 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 191 ms  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 191 ms : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 194820 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 194820 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 198640 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 198640 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 202460 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 202460 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 206280 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 206280 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 210100 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 210100 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 213920 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 213920 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 217740 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 217740 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 221560 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 221560 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 225380 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 225380 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 229200 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 229200 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 233020 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 233020 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 236840 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 236840 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 240660 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 240660 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 244480 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 244480 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 248300 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 248300 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 252120 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 252120 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 255940 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 255940 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 259760 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 259760 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 263580 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 263580 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 267400 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 267400 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 271220 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 271220 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 275040 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 275040 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 278860 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 278860 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 282680 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 282680 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 286500 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 286500 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 290320 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 290320 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 294140 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 294140 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 297960 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 297960 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 301780 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 301780 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 305600 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 305600 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 309420 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 309420 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 313240 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 313240 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 317060 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 317060 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 320880 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 320880 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 324700 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 324700 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 328520 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 328520 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 332340 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 332340 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 336160 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 336160 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 339980 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 339980 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 343800 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 343800 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 347620 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 347620 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 351440 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 351440 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 355260 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 355260 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 359080 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 359080 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 362900 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 362900 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 366720 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 366720 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 370540 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 370540 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 374360 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 374360 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 378180 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 378180 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 382 ms  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 382 ms : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 385820 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 385820 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 389640 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 389640 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 393460 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 393460 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 397280 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 397280 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 401100 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 401100 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 404920 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 404920 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 408740 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 408740 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 412560 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 412560 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
Failure: FIN SIM
Time: 416380 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 416380 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
