#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Feb 06 10:22:35 2018
# Process ID: 4300
# Current directory: C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.runs/impl_1
# Command line: vivado.exe -log Test_CPT.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Test_CPT.tcl -notrace
# Log file: C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.runs/impl_1/Test_CPT.vdi
# Journal file: C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Test_CPT.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.srcs/constrs_1/imports/Partie_1_Prise_en_Main/Test_Nexys4.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW0'. [C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.srcs/constrs_1/imports/Partie_1_Prise_en_Main/Test_Nexys4.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.srcs/constrs_1/imports/Partie_1_Prise_en_Main/Test_Nexys4.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW0'. [C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.srcs/constrs_1/imports/Partie_1_Prise_en_Main/Test_Nexys4.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.srcs/constrs_1/imports/Partie_1_Prise_en_Main/Test_Nexys4.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW1'. [C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.srcs/constrs_1/imports/Partie_1_Prise_en_Main/Test_Nexys4.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.srcs/constrs_1/imports/Partie_1_Prise_en_Main/Test_Nexys4.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW1'. [C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.srcs/constrs_1/imports/Partie_1_Prise_en_Main/Test_Nexys4.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.srcs/constrs_1/imports/Partie_1_Prise_en_Main/Test_Nexys4.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW2'. [C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.srcs/constrs_1/imports/Partie_1_Prise_en_Main/Test_Nexys4.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.srcs/constrs_1/imports/Partie_1_Prise_en_Main/Test_Nexys4.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW2'. [C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.srcs/constrs_1/imports/Partie_1_Prise_en_Main/Test_Nexys4.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.srcs/constrs_1/imports/Partie_1_Prise_en_Main/Test_Nexys4.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.srcs/constrs_1/imports/Partie_1_Prise_en_Main/Test_Nexys4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 508.871 ; gain = 261.867
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 511.922 ; gain = 3.051
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 222abb9da

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 222abb9da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 961.438 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 222abb9da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 961.438 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 222abb9da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 961.438 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 222abb9da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 961.438 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 961.438 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 222abb9da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 961.438 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 222abb9da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 961.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 961.438 ; gain = 452.566
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 961.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.runs/impl_1/Test_CPT_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.runs/impl_1/Test_CPT_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 961.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 961.438 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus LED are not locked:  'LED[3]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c8ff8886

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.700 . Memory (MB): peak = 979.336 ; gain = 17.898

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: d622ea0b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 979.336 ; gain = 17.898

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: d622ea0b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 979.336 ; gain = 17.898
Phase 1 Placer Initialization | Checksum: d622ea0b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 979.336 ; gain = 17.898

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: d622ea0b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 979.336 ; gain = 17.898
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: c8ff8886

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 979.336 ; gain = 17.898
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 979.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.runs/impl_1/Test_CPT_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 979.336 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 979.336 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 979.336 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus LED[3:0] are not locked:  LED[3]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7db9804e ConstDB: 0 ShapeSum: 4b460838 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d448b407

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1132.457 ; gain = 153.121

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d448b407

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1137.250 ; gain = 157.914

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d448b407

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1137.250 ; gain = 157.914
Phase 2 Router Initialization | Checksum: d448b407

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: c340e7a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: c340e7a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766

Phase 4.2 Global Iteration 1
Phase 4.2 Global Iteration 1 | Checksum: c340e7a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766

Phase 4.3 Global Iteration 2
Phase 4.3 Global Iteration 2 | Checksum: c340e7a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766

Phase 4.4 Global Iteration 3
Phase 4.4 Global Iteration 3 | Checksum: c340e7a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766

Phase 4.5 Global Iteration 4
Phase 4.5 Global Iteration 4 | Checksum: c340e7a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766
Phase 4 Rip-up And Reroute | Checksum: c340e7a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: c340e7a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: c340e7a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766
Phase 6 Post Hold Fix | Checksum: c340e7a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00226313 %
  Global Horizontal Routing Utilization  = 0.000213129 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
Phase 7 Route finalize | Checksum: c340e7a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c340e7a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c340e7a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.102 ; gain = 161.766

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1141.102 ; gain = 161.766
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1141.102 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.runs/impl_1/Test_CPT_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.runs/impl_1/Test_CPT_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/3408804/Downloads/FPGA1_TP1/TP_PEM/TP_PEM.runs/impl_1/Test_CPT_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: report_power -file Test_CPT_power_routed.rpt -pb Test_CPT_power_summary_routed.pb -rpx Test_CPT_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
57 Infos, 10 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Feb 06 10:23:27 2018...
