// Seed: 3596399787
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    input uwire id_4
);
  genvar id_6;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri id_3
    , id_6,
    output wor id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
