`timescale 1ms/1ms

module top_xiyiji_tb (clk,start,emergency,add);
   //output [7:0] discode;
    //output [1:0] enable;
    output reg clk,start,emergency,add;

    //output ledzheng.ledfan,ledstop,zheng,fan,alarm;

    initial begin
        clk=0;
        add=0;
        start=0;
        emergency=0;
        #100 add=1;
        #100 add=0;
        #100 add=1;
        #100 add=0;
        #100 add=1;
        #100 add=0;
        #100 add=1;
        #100 add=0;
        #100 add=1;
        #100 add=0;
        #100 add=1;
        #100 add=0;
        #100 add=1;
        #100 add=0;
        #100 add=1;
        #100 add=0;
        #100 start=1;
    end

    always #10 clk=~clk;

top_xiyiji M6(.add(add), .clk(clk), .start(start), .emergency(emergency));

endmodule