<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>architecture on Ben Mezger</title><link>https://seds.nl/tags/architecture/</link><description>Recent content in architecture on Ben Mezger</description><generator>Hugo -- gohugo.io</generator><language>en-us</language><lastBuildDate>Sat, 21 Nov 2020 14:09:00 -0300</lastBuildDate><atom:link href="https://seds.nl/tags/architecture/index.xml" rel="self" type="application/rss+xml"/><item><title>Translating Virtual addresses</title><link>https://seds.nl/notes/translating_virtual_addresses/</link><pubDate>Sat, 21 Nov 2020 14:09:00 -0300</pubDate><guid>https://seds.nl/notes/translating_virtual_addresses/</guid><description> tags Computer Architecture Operating Systems Translating virtual address space in RISCV in Sv39
Virtual address: 0x7d_beef_cafe Virtual address in binary: 0b0111_1101_1011_1110_1110_1111_1100_1010_1111_1110
VPN[2] VPN[1] VPN[0] 12-bit offset 1_1111_0110 1_1111_0111 0_1111_1100 1010_1111_1110 502 503 252</description></item><item><title>Notes on RISC-V CPU HARD IP Cores enter SoC FPGAs</title><link>https://seds.nl/notes/notes_on_risc_v_cpu_hard_ip_cores_enter_soc_fpgas/</link><pubDate>Mon, 16 Nov 2020 22:49:00 -0300</pubDate><guid>https://seds.nl/notes/notes_on_risc_v_cpu_hard_ip_cores_enter_soc_fpgas/</guid><description> tags RISCV Computer Architecture Notes on RISC-V CPU HARD IP Cores enter SoC FPGAs presentation
Frozen base ISA Consolidation in the semiconductor industry RISC-V is not owned by anyone Custom instruction extension to extend the virtuous cycle of semiconductor innovation PolarFire SoC - RISC-V enabled innocation platform # Mixed critically RTOS + Linux support Defence grade security Exceptional reliability Designed for low-power L2 memory subsystem Can be made to be deterministic Not all L2 are deterministic</description></item><item><title>Postgres</title><link>https://seds.nl/notes/postgres/</link><pubDate>Sun, 21 Jun 2020 03:22:00 -0300</pubDate><guid>https://seds.nl/notes/postgres/</guid><description> tags Computer Architecture Computer Science Database</description></item><item><title>Computer Architecture</title><link>https://seds.nl/notes/computer-architecture/</link><pubDate>Sun, 31 May 2020 13:01:00 -0300</pubDate><guid>https://seds.nl/notes/computer-architecture/</guid><description/></item><item><title>RISCV</title><link>https://seds.nl/notes/riscv/</link><pubDate>Sun, 31 May 2020 12:37:00 -0300</pubDate><guid>https://seds.nl/notes/riscv/</guid><description>tags Computer Science Operating Systems Computer Architecture Understanding RISCV stack pointer # L06 RISCV Functions(6up).pdf # Exceptions # Exception are unusual condition occurring at run time associated with an instruction in the current RISCV thread. Exceptions may be converted to traps, but that all depends on the execution environment.
Traps # Trap refers to the synchronous transfer control to a trap handler caused by an exceptional condition occurring within a RISC thread.</description></item></channel></rss>