{
  "name": "ostd::mm::vm_space::VmSpace::activate",
  "span": "ostd/src/mm/vm_space.rs:125:5: 125:38",
  "mir": "fn ostd::mm::vm_space::VmSpace::activate(_1: &alloc::sync::Arc<mm::vm_space::VmSpace>) -> () {\n    let mut _0: ();\n    let  _2: task::preempt::guard::DisabledPreemptGuard;\n    let  _3: cpu::id::CpuId;\n    let mut _4: &task::preempt::guard::DisabledPreemptGuard;\n    let  _5: *const mm::vm_space::VmSpace;\n    let mut _6: &cpu::local::cell::CpuLocalCell<*const mm::vm_space::VmSpace>;\n    let mut _7: bool;\n    let mut _8: *const mm::vm_space::VmSpace;\n    let  _9: ();\n    let mut _10: &util::id_set::AtomicIdSet<cpu::id::CpuId>;\n    let  _11: &mm::vm_space::VmSpace;\n    let mut _12: core::sync::atomic::Ordering;\n    let  _13: *mut mm::vm_space::VmSpace;\n    let mut _14: *const mm::vm_space::VmSpace;\n    let mut _15: alloc::sync::Arc<mm::vm_space::VmSpace>;\n    let  _16: ();\n    let mut _17: &cpu::local::cell::CpuLocalCell<*const mm::vm_space::VmSpace>;\n    let mut _18: *const mm::vm_space::VmSpace;\n    let mut _19: bool;\n    let  _20: alloc::sync::Arc<mm::vm_space::VmSpace>;\n    let  _21: ();\n    let mut _22: &util::id_set::AtomicIdSet<cpu::id::CpuId>;\n    let  _23: &mm::vm_space::VmSpace;\n    let mut _24: &alloc::sync::Arc<mm::vm_space::VmSpace>;\n    let mut _25: core::sync::atomic::Ordering;\n    let  _26: ();\n    let mut _27: &mm::page_table::PageTable<mm::vm_space::UserPtConfig>;\n    let  _28: &mm::vm_space::VmSpace;\n    debug self => _1;\n    debug preempt_guard => task::preempt::guard::DisabledPreemptGuard {{ _private: () }};\n    debug cpu => _3;\n    debug last_ptr => _5;\n    debug self_ptr => _13;\n    debug last => _20;\n    bb0: {\n        _2 = task::preempt::guard::disable_preempt() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        _4 = &_2;\n        _3 = <task::preempt::guard::DisabledPreemptGuard as cpu::id::current::PinCurrentCpu>::current_cpu(move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        StorageLive(_6);\n        _6 = {alloc1381: &cpu::local::cell::CpuLocalCell<*const mm::vm_space::VmSpace>};\n        _5 = cpu::local::cell::CpuLocalCell::<*const mm::vm_space::VmSpace>::load(move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        _8 = alloc::sync::Arc::<mm::vm_space::VmSpace>::as_ptr(_1) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _7 = Eq(_5, move _8);\n        switchInt(move _7) -> [0: bb6, otherwise: bb5];\n    }\n    bb5: {\n        StorageDead(_8);\n        StorageDead(_7);\n        drop(_2) -> [return: bb22, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_8);\n        StorageDead(_7);\n        StorageLive(_10);\n        StorageLive(_11);\n        _11 = <alloc::sync::Arc<mm::vm_space::VmSpace> as core::ops::Deref>::deref(_1) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        _10 = &((*_11).1: util::id_set::AtomicIdSet<cpu::id::CpuId>);\n        StorageLive(_12);\n        _12 = core::sync::atomic::Ordering::Acquire;\n        _9 = util::id_set::AtomicIdSet::<cpu::id::CpuId>::add(move _10, _3, move _12) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_12);\n        StorageDead(_10);\n        StorageDead(_11);\n        StorageLive(_14);\n        StorageLive(_15);\n        _15 = <alloc::sync::Arc<mm::vm_space::VmSpace> as core::clone::Clone>::clone(_1) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        _14 = alloc::sync::Arc::<mm::vm_space::VmSpace>::into_raw(move _15) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_15);\n        _13 = move _14 as *mut mm::vm_space::VmSpace;\n        StorageDead(_14);\n        StorageLive(_17);\n        _17 = {alloc1381: &cpu::local::cell::CpuLocalCell<*const mm::vm_space::VmSpace>};\n        StorageLive(_18);\n        _18 = _13 as *const mm::vm_space::VmSpace;\n        _16 = cpu::local::cell::CpuLocalCell::<*const mm::vm_space::VmSpace>::store(move _17, move _18) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_18);\n        StorageDead(_17);\n        StorageLive(_19);\n        _19 = core::ptr::const_ptr::<impl *const mm::vm_space::VmSpace>::is_null(_5) -> [return: bb12, unwind unreachable];\n    }\n    bb12: {\n        switchInt(move _19) -> [0: bb14, otherwise: bb13];\n    }\n    bb13: {\n        goto -> bb19;\n    }\n    bb14: {\n        StorageLive(_20);\n        _20 = alloc::sync::Arc::<mm::vm_space::VmSpace>::from_raw(_5) -> [return: bb15, unwind unreachable];\n    }\n    bb15: {\n        StorageLive(_22);\n        StorageLive(_23);\n        StorageLive(_24);\n        _24 = &_20;\n        _23 = <alloc::sync::Arc<mm::vm_space::VmSpace> as core::ops::Deref>::deref(move _24) -> [return: bb16, unwind unreachable];\n    }\n    bb16: {\n        StorageDead(_24);\n        _22 = &((*_23).1: util::id_set::AtomicIdSet<cpu::id::CpuId>);\n        StorageLive(_25);\n        _25 = core::sync::atomic::Ordering::Relaxed;\n        _21 = util::id_set::AtomicIdSet::<cpu::id::CpuId>::remove(move _22, _3, move _25) -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        StorageDead(_25);\n        StorageDead(_22);\n        StorageDead(_23);\n        drop(_20) -> [return: bb18, unwind unreachable];\n    }\n    bb18: {\n        StorageDead(_20);\n        goto -> bb19;\n    }\n    bb19: {\n        StorageDead(_19);\n        StorageLive(_27);\n        StorageLive(_28);\n        _28 = <alloc::sync::Arc<mm::vm_space::VmSpace> as core::ops::Deref>::deref(_1) -> [return: bb20, unwind unreachable];\n    }\n    bb20: {\n        _27 = &((*_28).0: mm::page_table::PageTable<mm::vm_space::UserPtConfig>);\n        _26 = mm::page_table::PageTable::<mm::vm_space::UserPtConfig>::activate(move _27) -> [return: bb21, unwind unreachable];\n    }\n    bb21: {\n        StorageDead(_27);\n        StorageDead(_28);\n        drop(_2) -> [return: bb22, unwind unreachable];\n    }\n    bb22: {\n        return;\n    }\n}\n"
}