// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fir2dim_hwa_HH_
#define _fir2dim_hwa_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fir2dim_hwa_fadd_bkb.h"
#include "fir2dim_hwa_fmul_cud.h"

namespace ap_rtl {

struct fir2dim_hwa : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > fir2dim_input_Addr_A;
    sc_out< sc_logic > fir2dim_input_EN_A;
    sc_out< sc_lv<4> > fir2dim_input_WEN_A;
    sc_out< sc_lv<32> > fir2dim_input_Din_A;
    sc_in< sc_lv<32> > fir2dim_input_Dout_A;
    sc_out< sc_logic > fir2dim_input_Clk_A;
    sc_out< sc_logic > fir2dim_input_Rst_A;
    sc_out< sc_lv<32> > fir2dim_output_Addr_A;
    sc_out< sc_logic > fir2dim_output_EN_A;
    sc_out< sc_lv<4> > fir2dim_output_WEN_A;
    sc_out< sc_lv<32> > fir2dim_output_Din_A;
    sc_in< sc_lv<32> > fir2dim_output_Dout_A;
    sc_out< sc_logic > fir2dim_output_Clk_A;
    sc_out< sc_logic > fir2dim_output_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    fir2dim_hwa(sc_module_name name);
    SC_HAS_PROCESS(fir2dim_hwa);

    ~fir2dim_hwa();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    fir2dim_hwa_fadd_bkb<1,5,32,32,32>* fir2dim_hwa_fadd_bkb_U1;
    fir2dim_hwa_fadd_bkb<1,5,32,32,32>* fir2dim_hwa_fadd_bkb_U2;
    fir2dim_hwa_fmul_cud<1,4,32,32,32>* fir2dim_hwa_fmul_cud_U3;
    fir2dim_hwa_fmul_cud<1,4,32,32,32>* fir2dim_hwa_fmul_cud_U4;
    sc_signal< sc_lv<29> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > k_reg_364;
    sc_signal< sc_lv<5> > poutput_0_idx_reg_376;
    sc_signal< sc_lv<32> > reg_409;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond1_reg_867;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage12;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage18;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage21;
    sc_signal< sc_lv<32> > reg_417;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage11;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage14;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage20;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage23;
    sc_signal< sc_lv<32> > reg_423;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage9;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage13;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage22;
    sc_signal< sc_lv<32> > reg_429;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage15;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage19;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage26;
    sc_signal< sc_lv<32> > grp_fu_397_p2;
    sc_signal< sc_lv<32> > reg_437;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage17;
    sc_signal< sc_lv<32> > reg_443;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage24;
    sc_signal< sc_lv<32> > reg_449;
    sc_signal< sc_lv<32> > reg_455;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<32> > reg_461;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage16;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage25;
    sc_signal< sc_lv<32> > reg_467;
    sc_signal< sc_lv<32> > reg_473;
    sc_signal< sc_lv<32> > grp_fu_403_p2;
    sc_signal< sc_lv<32> > reg_478;
    sc_signal< sc_lv<32> > grp_fu_388_p2;
    sc_signal< sc_lv<32> > reg_483;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond1_reg_867;
    sc_signal< sc_lv<32> > reg_488;
    sc_signal< sc_lv<32> > reg_493;
    sc_signal< sc_lv<32> > reg_498;
    sc_signal< sc_lv<32> > reg_504;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<32> > reg_510;
    sc_signal< sc_lv<32> > reg_516;
    sc_signal< sc_lv<32> > grp_fu_393_p2;
    sc_signal< sc_lv<32> > reg_523;
    sc_signal< sc_lv<32> > reg_529;
    sc_signal< sc_lv<32> > reg_534;
    sc_signal< sc_lv<1> > exitcond1_fu_540_p2;
    sc_signal< sc_lv<3> > k_1_fu_546_p2;
    sc_signal< sc_lv<3> > k_1_reg_871;
    sc_signal< sc_lv<6> > tmp_fu_578_p2;
    sc_signal< sc_lv<6> > tmp_reg_876;
    sc_signal< sc_lv<6> > sum_0_1_fu_595_p2;
    sc_signal< sc_lv<6> > sum_0_1_reg_899;
    sc_signal< sc_lv<6> > sum_0_2_fu_605_p2;
    sc_signal< sc_lv<6> > sum_0_2_reg_909;
    sc_signal< sc_lv<6> > sum_1_2_fu_615_p2;
    sc_signal< sc_lv<6> > sum_1_2_reg_919;
    sc_signal< sc_lv<32> > tmp_6_3_2_reg_954;
    sc_signal< sc_lv<32> > tmp_9_2_reg_969;
    sc_signal< sc_lv<32> > tmp_9_0_1_reg_979;
    sc_signal< sc_lv<32> > tmp_9_2_1_reg_989;
    sc_signal< sc_lv<32> > tmp_9_0_2_reg_994;
    sc_signal< sc_lv<32> > tmp_9_1_2_reg_1004;
    sc_signal< sc_lv<32> > tmp_9_2_2_reg_1014;
    sc_signal< sc_lv<32> > tmp_5_reg_1024;
    sc_signal< sc_lv<32> > tmp_10_1_reg_1029;
    sc_signal< sc_lv<32> > tmp_10_2_reg_1039;
    sc_signal< sc_lv<32> > tmp_10_3_reg_1044;
    sc_signal< sc_lv<32> > tmp_10_0_1_reg_1054;
    sc_signal< sc_lv<32> > tmp_10_1_1_reg_1059;
    sc_signal< sc_lv<32> > tmp_10_2_1_reg_1069;
    sc_signal< sc_lv<32> > tmp_10_3_1_reg_1074;
    sc_signal< sc_lv<32> > tmp_10_0_2_reg_1079;
    sc_signal< sc_lv<32> > tmp_10_1_2_reg_1084;
    sc_signal< sc_lv<32> > tmp_10_2_2_reg_1089;
    sc_signal< sc_lv<32> > tmp_10_3_2_reg_1094;
    sc_signal< sc_lv<32> > tmp_1_2_3_reg_1099;
    sc_signal< sc_lv<4> > tmp_10_fu_777_p1;
    sc_signal< sc_lv<4> > tmp_10_reg_1104;
    sc_signal< sc_lv<5> > tmp_2_fu_786_p2;
    sc_signal< sc_lv<5> > tmp_2_reg_1111;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<3> > k_phi_fu_368_p4;
    sc_signal< sc_lv<64> > tmp_4_fu_590_p1;
    sc_signal< sc_lv<64> > sum_0_1_cast_fu_600_p1;
    sc_signal< sc_lv<64> > sum_0_2_cast_fu_610_p1;
    sc_signal< sc_lv<64> > sum_1_2_cast_fu_620_p1;
    sc_signal< sc_lv<64> > sum_2_2_cast_fu_630_p1;
    sc_signal< sc_lv<64> > sum_3_2_cast_fu_640_p1;
    sc_signal< sc_lv<64> > sum4_cast_fu_650_p1;
    sc_signal< sc_lv<64> > sum4_0_1_cast_fu_660_p1;
    sc_signal< sc_lv<64> > sum4_0_2_cast_fu_670_p1;
    sc_signal< sc_lv<64> > sum4_1_2_cast_fu_680_p1;
    sc_signal< sc_lv<64> > sum4_2_2_cast_fu_690_p1;
    sc_signal< sc_lv<64> > sum4_3_2_cast_fu_700_p1;
    sc_signal< sc_lv<64> > sum8_cast_fu_710_p1;
    sc_signal< sc_lv<64> > sum8_0_1_cast_fu_720_p1;
    sc_signal< sc_lv<64> > sum8_0_2_cast_fu_730_p1;
    sc_signal< sc_lv<64> > sum8_1_2_cast_fu_744_p1;
    sc_signal< sc_lv<64> > sum8_2_2_cast_fu_758_p1;
    sc_signal< sc_lv<64> > sum8_3_2_cast_fu_772_p1;
    sc_signal< sc_lv<64> > poutput_0_idx_cast_fu_781_p1;
    sc_signal< sc_lv<64> > poutput_0_idx1_cast_fu_797_p1;
    sc_signal< sc_lv<64> > poutput_0_idx1_1_cas_fu_807_p1;
    sc_signal< sc_lv<64> > poutput_0_idx1_2_cas_fu_817_p1;
    sc_signal< sc_lv<32> > fir2dim_input_Addr_A_orig;
    sc_signal< sc_lv<32> > fir2dim_output_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_388_p0;
    sc_signal< sc_lv<32> > grp_fu_388_p1;
    sc_signal< sc_lv<32> > grp_fu_393_p0;
    sc_signal< sc_lv<32> > grp_fu_393_p1;
    sc_signal< sc_lv<32> > grp_fu_397_p0;
    sc_signal< sc_lv<32> > grp_fu_397_p1;
    sc_signal< sc_lv<32> > grp_fu_403_p0;
    sc_signal< sc_lv<32> > grp_fu_403_p1;
    sc_signal< sc_lv<2> > tmp_11_fu_552_p1;
    sc_signal< sc_lv<5> > p_shl_fu_556_p3;
    sc_signal< sc_lv<3> > tmp_12_fu_568_p2;
    sc_signal< sc_lv<6> > p_shl_cast_fu_564_p1;
    sc_signal< sc_lv<6> > p_shl1_cast_fu_574_p1;
    sc_signal< sc_lv<6> > tmp_3_fu_584_p2;
    sc_signal< sc_lv<6> > sum_2_2_fu_625_p2;
    sc_signal< sc_lv<6> > sum_3_2_fu_635_p2;
    sc_signal< sc_lv<6> > sum4_fu_645_p2;
    sc_signal< sc_lv<6> > sum4_0_1_fu_655_p2;
    sc_signal< sc_lv<6> > sum4_0_2_fu_665_p2;
    sc_signal< sc_lv<6> > sum4_1_2_fu_675_p2;
    sc_signal< sc_lv<6> > sum4_2_2_fu_685_p2;
    sc_signal< sc_lv<6> > sum4_3_2_fu_695_p2;
    sc_signal< sc_lv<6> > sum8_fu_705_p2;
    sc_signal< sc_lv<6> > sum8_0_1_fu_715_p2;
    sc_signal< sc_lv<6> > sum8_0_2_fu_725_p2;
    sc_signal< sc_lv<7> > tmp_4_1_cast3_fu_735_p1;
    sc_signal< sc_lv<7> > sum8_1_2_fu_738_p2;
    sc_signal< sc_lv<7> > tmp_4_2_cast2_fu_749_p1;
    sc_signal< sc_lv<7> > sum8_2_2_fu_752_p2;
    sc_signal< sc_lv<7> > tmp_4_3_cast1_fu_763_p1;
    sc_signal< sc_lv<7> > sum8_3_2_fu_766_p2;
    sc_signal< sc_lv<4> > poutput_0_idx1_s_fu_792_p2;
    sc_signal< sc_lv<4> > poutput_0_idx1_1_fu_802_p2;
    sc_signal< sc_lv<4> > poutput_0_idx1_2_fu_812_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state57;
    sc_signal< sc_lv<29> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<29> ap_ST_fsm_state1;
    static const sc_lv<29> ap_ST_fsm_pp0_stage0;
    static const sc_lv<29> ap_ST_fsm_pp0_stage1;
    static const sc_lv<29> ap_ST_fsm_pp0_stage2;
    static const sc_lv<29> ap_ST_fsm_pp0_stage3;
    static const sc_lv<29> ap_ST_fsm_pp0_stage4;
    static const sc_lv<29> ap_ST_fsm_pp0_stage5;
    static const sc_lv<29> ap_ST_fsm_pp0_stage6;
    static const sc_lv<29> ap_ST_fsm_pp0_stage7;
    static const sc_lv<29> ap_ST_fsm_pp0_stage8;
    static const sc_lv<29> ap_ST_fsm_pp0_stage9;
    static const sc_lv<29> ap_ST_fsm_pp0_stage10;
    static const sc_lv<29> ap_ST_fsm_pp0_stage11;
    static const sc_lv<29> ap_ST_fsm_pp0_stage12;
    static const sc_lv<29> ap_ST_fsm_pp0_stage13;
    static const sc_lv<29> ap_ST_fsm_pp0_stage14;
    static const sc_lv<29> ap_ST_fsm_pp0_stage15;
    static const sc_lv<29> ap_ST_fsm_pp0_stage16;
    static const sc_lv<29> ap_ST_fsm_pp0_stage17;
    static const sc_lv<29> ap_ST_fsm_pp0_stage18;
    static const sc_lv<29> ap_ST_fsm_pp0_stage19;
    static const sc_lv<29> ap_ST_fsm_pp0_stage20;
    static const sc_lv<29> ap_ST_fsm_pp0_stage21;
    static const sc_lv<29> ap_ST_fsm_pp0_stage22;
    static const sc_lv<29> ap_ST_fsm_pp0_stage23;
    static const sc_lv<29> ap_ST_fsm_pp0_stage24;
    static const sc_lv<29> ap_ST_fsm_pp0_stage25;
    static const sc_lv<29> ap_ST_fsm_pp0_stage26;
    static const sc_lv<29> ap_ST_fsm_state57;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<6> ap_const_lv6_1A;
    static const sc_lv<6> ap_const_lv6_1B;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<6> ap_const_lv6_1D;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<6> ap_const_lv6_22;
    static const sc_lv<6> ap_const_lv6_23;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_25;
    static const sc_lv<6> ap_const_lv6_26;
    static const sc_lv<6> ap_const_lv6_27;
    static const sc_lv<7> ap_const_lv7_E;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<32> ap_const_lv32_1C;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage20();
    void thread_ap_CS_fsm_pp0_stage21();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage24();
    void thread_ap_CS_fsm_pp0_stage25();
    void thread_ap_CS_fsm_pp0_stage26();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state57();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond1_fu_540_p2();
    void thread_fir2dim_input_Addr_A();
    void thread_fir2dim_input_Addr_A_orig();
    void thread_fir2dim_input_Clk_A();
    void thread_fir2dim_input_Din_A();
    void thread_fir2dim_input_EN_A();
    void thread_fir2dim_input_Rst_A();
    void thread_fir2dim_input_WEN_A();
    void thread_fir2dim_output_Addr_A();
    void thread_fir2dim_output_Addr_A_orig();
    void thread_fir2dim_output_Clk_A();
    void thread_fir2dim_output_Din_A();
    void thread_fir2dim_output_EN_A();
    void thread_fir2dim_output_Rst_A();
    void thread_fir2dim_output_WEN_A();
    void thread_grp_fu_388_p0();
    void thread_grp_fu_388_p1();
    void thread_grp_fu_393_p0();
    void thread_grp_fu_393_p1();
    void thread_grp_fu_397_p0();
    void thread_grp_fu_397_p1();
    void thread_grp_fu_403_p0();
    void thread_grp_fu_403_p1();
    void thread_k_1_fu_546_p2();
    void thread_k_phi_fu_368_p4();
    void thread_p_shl1_cast_fu_574_p1();
    void thread_p_shl_cast_fu_564_p1();
    void thread_p_shl_fu_556_p3();
    void thread_poutput_0_idx1_1_cas_fu_807_p1();
    void thread_poutput_0_idx1_1_fu_802_p2();
    void thread_poutput_0_idx1_2_cas_fu_817_p1();
    void thread_poutput_0_idx1_2_fu_812_p2();
    void thread_poutput_0_idx1_cast_fu_797_p1();
    void thread_poutput_0_idx1_s_fu_792_p2();
    void thread_poutput_0_idx_cast_fu_781_p1();
    void thread_sum4_0_1_cast_fu_660_p1();
    void thread_sum4_0_1_fu_655_p2();
    void thread_sum4_0_2_cast_fu_670_p1();
    void thread_sum4_0_2_fu_665_p2();
    void thread_sum4_1_2_cast_fu_680_p1();
    void thread_sum4_1_2_fu_675_p2();
    void thread_sum4_2_2_cast_fu_690_p1();
    void thread_sum4_2_2_fu_685_p2();
    void thread_sum4_3_2_cast_fu_700_p1();
    void thread_sum4_3_2_fu_695_p2();
    void thread_sum4_cast_fu_650_p1();
    void thread_sum4_fu_645_p2();
    void thread_sum8_0_1_cast_fu_720_p1();
    void thread_sum8_0_1_fu_715_p2();
    void thread_sum8_0_2_cast_fu_730_p1();
    void thread_sum8_0_2_fu_725_p2();
    void thread_sum8_1_2_cast_fu_744_p1();
    void thread_sum8_1_2_fu_738_p2();
    void thread_sum8_2_2_cast_fu_758_p1();
    void thread_sum8_2_2_fu_752_p2();
    void thread_sum8_3_2_cast_fu_772_p1();
    void thread_sum8_3_2_fu_766_p2();
    void thread_sum8_cast_fu_710_p1();
    void thread_sum8_fu_705_p2();
    void thread_sum_0_1_cast_fu_600_p1();
    void thread_sum_0_1_fu_595_p2();
    void thread_sum_0_2_cast_fu_610_p1();
    void thread_sum_0_2_fu_605_p2();
    void thread_sum_1_2_cast_fu_620_p1();
    void thread_sum_1_2_fu_615_p2();
    void thread_sum_2_2_cast_fu_630_p1();
    void thread_sum_2_2_fu_625_p2();
    void thread_sum_3_2_cast_fu_640_p1();
    void thread_sum_3_2_fu_635_p2();
    void thread_tmp_10_fu_777_p1();
    void thread_tmp_11_fu_552_p1();
    void thread_tmp_12_fu_568_p2();
    void thread_tmp_2_fu_786_p2();
    void thread_tmp_3_fu_584_p2();
    void thread_tmp_4_1_cast3_fu_735_p1();
    void thread_tmp_4_2_cast2_fu_749_p1();
    void thread_tmp_4_3_cast1_fu_763_p1();
    void thread_tmp_4_fu_590_p1();
    void thread_tmp_fu_578_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
