# Design_Project_SV
•	The Design consists of multiple 32-bit inputs multiplied and addition of every multiplier result
•	Implemented 3 stage pipeline so design is optimized to run at 200 MHZ instead of 25 MHZ
•	Further added a two stage Multiplier Pipeline which helped to run design at 333MHZ
