/* Generated by Kconfiglib (https://github.com/ulfalizer/Kconfiglib) */
#define CONFIG_BUILD_OUTPUT_STRIPPED 1
#define CONFIG_BOARD "galileo"
#define CONFIG_I2C 1
#define CONFIG_GPIO 1
#define CONFIG_PWM 1
#define CONFIG_SPI 1
#define CONFIG_SHARED_IRQ 1
#define CONFIG_PCI_ENUMERATION 1
#define CONFIG_GPIO_PCAL9535A 1
#define CONFIG_GPIO_PCAL9535A_0 1
#define CONFIG_GPIO_PCAL9535A_0_DEV_NAME "EXP0"
#define CONFIG_GPIO_PCAL9535A_0_I2C_ADDR 0x25
#define CONFIG_GPIO_PCAL9535A_0_I2C_MASTER_DEV_NAME "I2C_0"
#define CONFIG_GPIO_PCAL9535A_1 1
#define CONFIG_GPIO_PCAL9535A_1_DEV_NAME "EXP1"
#define CONFIG_GPIO_PCAL9535A_1_I2C_ADDR 0x26
#define CONFIG_GPIO_PCAL9535A_1_I2C_MASTER_DEV_NAME "I2C_0"
#define CONFIG_GPIO_PCAL9535A_2 1
#define CONFIG_GPIO_PCAL9535A_2_DEV_NAME "EXP2"
#define CONFIG_GPIO_PCAL9535A_2_I2C_ADDR 0x27
#define CONFIG_GPIO_PCAL9535A_2_I2C_MASTER_DEV_NAME "I2C_0"
#define CONFIG_PWM_PCA9685 1
#define CONFIG_PWM_PCA9685_0 1
#define CONFIG_PWM_PCA9685_0_DEV_NAME "PWM0"
#define CONFIG_PWM_PCA9685_0_I2C_ADDR 0x47
#define CONFIG_PWM_PCA9685_0_I2C_MASTER_DEV_NAME "I2C_0"
#define CONFIG_SPI_INIT_PRIORITY 90
#define CONFIG_PINMUX_INIT_PRIORITY 80
#define CONFIG_SOC "quark_x1000"
#define CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC 25000000
#define CONFIG_UART_NS16550_PCI 1
#define CONFIG_UART_NS16550_PORT_0 1
#define CONFIG_UART_NS16550_PORT_0_OPTIONS 0
#define CONFIG_UART_NS16550_PORT_0_PCI 1
#define CONFIG_UART_NS16550_PORT_1 1
#define CONFIG_UART_NS16550_PORT_1_OPTIONS 0
#define CONFIG_UART_NS16550_PORT_1_PCI 1
#define CONFIG_SHARED_IRQ_0 1
#define CONFIG_SHARED_IRQ_NUM_CLIENTS 5
#define CONFIG_SOC_SERIES "quark_x1000"
#define CONFIG_IDT_NUM_VECTORS 256
#define CONFIG_IOAPIC_NUM_RTES 24
#define CONFIG_I2C_0 1
#define CONFIG_I2C_0_IRQ_PRI 2
#define CONFIG_SPI_0 1
#define CONFIG_PCI_LEGACY_BRIDGE_BUS 0
#define CONFIG_PCI_LEGACY_BRIDGE_DEV 31
#define CONFIG_PCI_LEGACY_BRIDGE_VENDOR_ID 0x8086
#define CONFIG_PCI_LEGACY_BRIDGE_DEVICE_ID 0x095e
#define CONFIG_I2C_DW 1
#define CONFIG_I2C_DW_CLOCK_SPEED 25
#define CONFIG_GPIO_SCH 1
#define CONFIG_GPIO_SCH_0 1
#define CONFIG_GPIO_SCH_1 1
#define CONFIG_GPIO_SCH_0_DEV_NAME "GPIO_CW"
#define CONFIG_GPIO_SCH_1_DEV_NAME "GPIO_RW"
#define CONFIG_GPIO_DW 1
#define CONFIG_GPIO_DW_0 1
#define CONFIG_GPIO_DW_0_NAME "GPIO_0"
#define CONFIG_GPIO_DW_0_IRQ_PRI 2
#define CONFIG_SPI_INTEL 1
#define CONFIG_BOARD_GALILEO 1
#define CONFIG_PINMUX_GALILEO_EXP0_NAME "EXP0"
#define CONFIG_PINMUX_GALILEO_EXP1_NAME "EXP1"
#define CONFIG_PINMUX_GALILEO_EXP2_NAME "EXP2"
#define CONFIG_PINMUX_GALILEO_PWM0_NAME "PWM0"
#define CONFIG_PINMUX_GALILEO_GPIO_DW_NAME "GPIO_0"
#define CONFIG_PINMUX_GALILEO_GPIO_INTEL_CW_NAME "GPIO_M0"
#define CONFIG_PINMUX_GALILEO_GPIO_INTEL_RW_NAME "GPIO_M1"
#define CONFIG_SOC_SERIES_QUARK_X1000 1
#define CONFIG_SOC_FAMILY_QUARK 1
#define CONFIG_SOC_FAMILY "intel_quark"
#define CONFIG_SOC_QUARK_X1000 1
#define CONFIG_SOC_LOG_LEVEL_INF 1
#define CONFIG_SOC_LOG_LEVEL 3
#define CONFIG_ARCH "x86"
#define CONFIG_NESTED_INTERRUPTS 1
#define CONFIG_EXCEPTION_DEBUG 1
#define CONFIG_MAX_IRQ_LINES 128
#define CONFIG_SET_GDT 1
#define CONFIG_CPU_MINUTEIA 1
#define CONFIG_ISA_IA32 1
#define CONFIG_CACHE_LINE_SIZE_DETECT 1
#define CONFIG_CACHE_LINE_SIZE 0
#define CONFIG_X86_KERNEL_OOPS 1
#define CONFIG_X86_KERNEL_OOPS_VECTOR 33
#define CONFIG_X86 1
#define CONFIG_ARCH_LOG_LEVEL_INF 1
#define CONFIG_ARCH_LOG_LEVEL 3
#define CONFIG_MPU_LOG_LEVEL_INF 1
#define CONFIG_MPU_LOG_LEVEL 3
#define CONFIG_SRAM_SIZE 32768
#define CONFIG_SRAM_BASE_ADDRESS 0x400000
#define CONFIG_FLASH_SIZE 1024
#define CONFIG_FLASH_BASE_ADDRESS 0x100000
#define CONFIG_CPU_HAS_FPU 1
#define CONFIG_KERNEL_LOG_LEVEL_INF 1
#define CONFIG_KERNEL_LOG_LEVEL 3
#define CONFIG_MULTITHREADING 1
#define CONFIG_NUM_COOP_PRIORITIES 16
#define CONFIG_NUM_PREEMPT_PRIORITIES 15
#define CONFIG_MAIN_THREAD_PRIORITY 0
#define CONFIG_COOP_ENABLED 1
#define CONFIG_PREEMPT_ENABLED 1
#define CONFIG_PRIORITY_CEILING 0
#define CONFIG_NUM_METAIRQ_PRIORITIES 0
#define CONFIG_MAIN_STACK_SIZE 1024
#define CONFIG_IDLE_STACK_SIZE 256
#define CONFIG_ISR_STACK_SIZE 2048
#define CONFIG_ERRNO 1
#define CONFIG_SCHED_DUMB 1
#define CONFIG_WAITQ_DUMB 1
#define CONFIG_INIT_STACKS 1
#define CONFIG_BOOT_DELAY 0
#define CONFIG_THREAD_MONITOR 1
#define CONFIG_THREAD_NAME 1
#define CONFIG_THREAD_MAX_NAME_LEN 32
#define CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE 1024
#define CONFIG_SYSTEM_WORKQUEUE_PRIORITY -1
#define CONFIG_OFFLOAD_WORKQUEUE_STACK_SIZE 1024
#define CONFIG_OFFLOAD_WORKQUEUE_PRIORITY -1
#define CONFIG_ATOMIC_OPERATIONS_BUILTIN 1
#define CONFIG_TIMESLICING 1
#define CONFIG_TIMESLICE_SIZE 0
#define CONFIG_TIMESLICE_PRIORITY 0
#define CONFIG_POLL 1
#define CONFIG_NUM_MBOX_ASYNC_MSGS 10
#define CONFIG_NUM_PIPE_ASYNC_MSGS 10
#define CONFIG_HEAP_MEM_POOL_SIZE 0
#define CONFIG_SYS_CLOCK_TICKS_PER_SEC 100
#define CONFIG_SYS_CLOCK_EXISTS 1
#define CONFIG_KERNEL_INIT_PRIORITY_OBJECTS 30
#define CONFIG_KERNEL_INIT_PRIORITY_DEFAULT 40
#define CONFIG_KERNEL_INIT_PRIORITY_DEVICE 50
#define CONFIG_APPLICATION_INIT_PRIORITY 90
#define CONFIG_STACK_POINTER_RANDOM 0
#define CONFIG_MP_NUM_CPUS 1
#define CONFIG_TICKLESS_IDLE 1
#define CONFIG_TICKLESS_IDLE_THRESH 3
#define CONFIG_TICKLESS_KERNEL 1
#define CONFIG_HAS_DTS 1
#define CONFIG_HAS_DTS_GPIO 1
#define CONFIG_HAS_DTS_I2C 1
#define CONFIG_HAS_DTS_SPI 1
#define CONFIG_UART_CONSOLE_ON_DEV_NAME "UART_1"
#define CONFIG_CONSOLE 1
#define CONFIG_CONSOLE_INPUT_MAX_LINE_LEN 128
#define CONFIG_CONSOLE_HAS_DRIVER 1
#define CONFIG_UART_CONSOLE 1
#define CONFIG_UART_CONSOLE_INIT_PRIORITY 60
#define CONFIG_SERIAL 1
#define CONFIG_SERIAL_HAS_DRIVER 1
#define CONFIG_SERIAL_SUPPORT_INTERRUPT 1
#define CONFIG_UART_INTERRUPT_DRIVEN 1
#define CONFIG_UART_NS16550 1
#define CONFIG_LOAPIC 1
#define CONFIG_LOAPIC_BASE_ADDRESS 0xFEE00000
#define CONFIG_IOAPIC 1
#define CONFIG_IOAPIC_MASK_RTE 1
#define CONFIG_HPET_TIMER 1
#define CONFIG_HPET_TIMER_BASE_ADDRESS 0xFED00000
#define CONFIG_HPET_TIMER_IRQ 2
#define CONFIG_HPET_TIMER_IRQ_PRIORITY 4
#define CONFIG_TIMER_READS_ITS_FREQUENCY_AT_RUNTIME 1
#define CONFIG_SYSTEM_CLOCK_INIT_PRIORITY 0
#define CONFIG_TICKLESS_CAPABLE 1
#define CONFIG_PCI 1
#define CONFIG_PCI_LEGACY_BRIDGE 1
#define CONFIG_PCI_LOG_LEVEL_INF 1
#define CONFIG_PCI_LOG_LEVEL 3
#define CONFIG_GPIO_LOG_LEVEL_INF 1
#define CONFIG_GPIO_LOG_LEVEL 3
#define CONFIG_GPIO_DW_SHARED_IRQ 1
#define CONFIG_GPIO_DW_INIT_PRIORITY 60
#define CONFIG_GPIO_DW_0_IRQ_SHARED 1
#define CONFIG_GPIO_PCAL9535A_INIT_PRIORITY 70
#define CONFIG_GPIO_SCH_INIT_PRIORITY 60
#define CONFIG_SHARED_IRQ_INIT_PRIORITY 45
#define CONFIG_SPI_LOG_LEVEL_INF 1
#define CONFIG_SPI_LOG_LEVEL 3
#define CONFIG_SPI_0_OP_MODES 1
#define CONFIG_HAS_I2C_DW 1
#define CONFIG_I2C_DW_SHARED_IRQ 1
#define CONFIG_I2C_DW_0_IRQ_SHARED 1
#define CONFIG_I2C_INIT_PRIORITY 60
#define CONFIG_I2C_LOG_LEVEL_INF 1
#define CONFIG_I2C_LOG_LEVEL 3
#define CONFIG_PWM_LOG_LEVEL_INF 1
#define CONFIG_PWM_LOG_LEVEL 3
#define CONFIG_PWM_PCA9685_INIT_PRIORITY 70
#define CONFIG_PINMUX 1
#define CONFIG_PINMUX_NAME "PINMUX"
#define CONFIG_SENSOR 1
#define CONFIG_SENSOR_LOG_LEVEL_INF 1
#define CONFIG_SENSOR_LOG_LEVEL 3
#define CONFIG_SENSOR_INIT_PRIORITY 90
#define CONFIG_HCSR04 1
#define CONFIG_HCSR04_DEV0_TRIGGER_PIN 4
#define CONFIG_HCSR04_DEV1_TRIGGER_PIN 2
#define CONFIG_HCSR04_DEV0_ECHO_PIN 6
#define CONFIG_HCSR04_DEV1_ECHO_PIN 7
#define CONFIG_HCSR04_0_NAME "HCSR04_DW_0"
#define CONFIG_HCSR04_1_NAME "HCSR04_DW_1"
#define CONFIG_STDOUT_CONSOLE 1
#define CONFIG_MINIMAL_LIBC_MALLOC_ARENA_SIZE 0
#define CONFIG_RING_BUFFER 1
#define CONFIG_POSIX_MAX_FDS 4
#define CONFIG_STD_CPP11 1
#define CONFIG_PRINTK 1
#define CONFIG_LOG 1
#define CONFIG_LOG_RUNTIME_FILTERING 1
#define CONFIG_LOG_DEFAULT_LEVEL 3
#define CONFIG_LOG_OVERRIDE_LEVEL 0
#define CONFIG_LOG_MAX_LEVEL 4
#define CONFIG_LOG_FUNC_NAME_PREFIX_DBG 1
#define CONFIG_LOG_MODE_OVERFLOW 1
#define CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD 10
#define CONFIG_LOG_PROCESS_THREAD 1
#define CONFIG_LOG_PROCESS_THREAD_SLEEP_MS 1000
#define CONFIG_LOG_PROCESS_THREAD_STACK_SIZE 768
#define CONFIG_LOG_BUFFER_SIZE 1024
#define CONFIG_LOG_STRDUP_MAX_STRING 32
#define CONFIG_LOG_STRDUP_BUF_COUNT 4
#define CONFIG_LOG_DOMAIN_ID 0
#define CONFIG_LOG_CMDS 1
#define CONFIG_SHELL 1
#define CONFIG_SHELL_LOG_LEVEL_INF 1
#define CONFIG_SHELL_LOG_LEVEL 3
#define CONFIG_SHELL_BACKENDS 1
#define CONFIG_SHELL_BACKEND_SERIAL 1
#define CONFIG_UART_SHELL_ON_DEV_NAME "UART_1"
#define CONFIG_SHELL_BACKEND_SERIAL_INTERRUPT_DRIVEN 1
#define CONFIG_SHELL_BACKEND_SERIAL_TX_RING_BUFFER_SIZE 8
#define CONFIG_SHELL_BACKEND_SERIAL_RX_RING_BUFFER_SIZE 64
#define CONFIG_SHELL_BACKEND_SERIAL_LOG_MESSAGE_QUEUE_TIMEOUT 100
#define CONFIG_SHELL_BACKEND_SERIAL_LOG_MESSAGE_QUEUE_SIZE 10
#define CONFIG_SHELL_BACKEND_SERIAL_LOG_LEVEL_DEFAULT 1
#define CONFIG_SHELL_BACKEND_SERIAL_LOG_LEVEL 5
#define CONFIG_SHELL_STACK_SIZE 2048
#define CONFIG_SHELL_BACKSPACE_MODE_DELETE 1
#define CONFIG_SHELL_CMD_BUFF_SIZE 256
#define CONFIG_SHELL_PRINTF_BUFF_SIZE 30
#define CONFIG_SHELL_ARGC_MAX 12
#define CONFIG_SHELL_WILDCARD 1
#define CONFIG_SHELL_ECHO_STATUS 1
#define CONFIG_SHELL_VT100_COLORS 1
#define CONFIG_SHELL_METAKEYS 1
#define CONFIG_SHELL_HELP 1
#define CONFIG_SHELL_HELP_ON_WRONG_ARGUMENT_COUNT 1
#define CONFIG_SHELL_HISTORY 1
#define CONFIG_SHELL_HISTORY_BUFFER 1024
#define CONFIG_SHELL_MAX_LOG_MSG_BUFFERED 8
#define CONFIG_SHELL_STATS 1
#define CONFIG_SHELL_CMDS 1
#define CONFIG_SHELL_CMDS_RESIZE 1
#define CONFIG_SHELL_LOG_BACKEND 1
#define CONFIG_KERNEL_SHELL 1
#define CONFIG_DEVICE_SHELL 1
#define CONFIG_TEST_EXTRA_STACKSIZE 0
#define CONFIG_FNMATCH 1
#define CONFIG_OPENAMP_SRC_PATH "open-amp"
#define CONFIG_LINKER_ORPHAN_SECTION_WARN 1
#define CONFIG_TEXT_SECTION_OFFSET 0x0
#define CONFIG_KERNEL_ENTRY "__start"
#define CONFIG_CHECK_LINK_MAP 1
#define CONFIG_SIZE_OPTIMIZATIONS 1
#define CONFIG_COMPILER_OPT ""
#define CONFIG_KERNEL_BIN_NAME "zephyr"
#define CONFIG_OUTPUT_STAT 1
#define CONFIG_OUTPUT_DISASSEMBLY 1
#define CONFIG_OUTPUT_PRINT_MEMORY_USAGE 1
#define CONFIG_BUILD_OUTPUT_BIN 1
#define CONFIG_BOOTLOADER_UNKNOWN 1
