
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.43

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rx_meta$_SDFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_sync$_SDFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rx_meta$_SDFF_PN1_/CK (DFF_X1)
     1    0.94    0.01    0.08    0.08 ^ rx_meta$_SDFF_PN1_/Q (DFF_X1)
                                         rx_meta (net)
                  0.01    0.00    0.08 ^ _706_/A2 (OR2_X1)
     1    1.14    0.01    0.02    0.11 ^ _706_/ZN (OR2_X1)
                                         _063_ (net)
                  0.01    0.00    0.11 ^ rx_sync$_SDFF_PN1_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_sync$_SDFF_PN1_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: clk_counter[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_index[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_counter[14]$_SDFFE_PN0P_/CK (DFF_X1)
     1    3.00    0.01    0.08    0.08 v clk_counter[14]$_SDFFE_PN0P_/Q (DFF_X1)
                                         clk_counter[14] (net)
                  0.01    0.00    0.08 v _400_/A (BUF_X4)
     5   11.17    0.01    0.03    0.11 v _400_/Z (BUF_X4)
                                         _072_ (net)
                  0.01    0.00    0.11 v _401_/A4 (NOR4_X4)
     1    5.79    0.04    0.08    0.19 ^ _401_/ZN (NOR4_X4)
                                         _073_ (net)
                  0.04    0.00    0.19 ^ _409_/A2 (NAND4_X4)
     6   24.14    0.03    0.06    0.24 v _409_/ZN (NAND4_X4)
                                         _081_ (net)
                  0.03    0.00    0.24 v _458_/A1 (OR4_X4)
     1    5.81    0.02    0.08    0.32 v _458_/ZN (OR4_X4)
                                         _125_ (net)
                  0.02    0.00    0.32 v _459_/A (BUF_X8)
     7   12.31    0.01    0.03    0.35 v _459_/Z (BUF_X8)
                                         _126_ (net)
                  0.01    0.00    0.35 v _465_/A4 (OR4_X2)
     1    0.91    0.01    0.10    0.46 v _465_/ZN (OR4_X2)
                                         _131_ (net)
                  0.01    0.00    0.46 v _469_/A (MUX2_X1)
     1    2.73    0.01    0.06    0.52 v _469_/Z (MUX2_X1)
                                         _135_ (net)
                  0.01    0.00    0.52 v _471_/B1 (AOI21_X2)
     1    1.14    0.02    0.02    0.54 ^ _471_/ZN (AOI21_X2)
                                         _009_ (net)
                  0.02    0.00    0.54 ^ bit_index[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.54   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bit_index[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: clk_counter[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_index[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_counter[14]$_SDFFE_PN0P_/CK (DFF_X1)
     1    3.00    0.01    0.08    0.08 v clk_counter[14]$_SDFFE_PN0P_/Q (DFF_X1)
                                         clk_counter[14] (net)
                  0.01    0.00    0.08 v _400_/A (BUF_X4)
     5   11.17    0.01    0.03    0.11 v _400_/Z (BUF_X4)
                                         _072_ (net)
                  0.01    0.00    0.11 v _401_/A4 (NOR4_X4)
     1    5.79    0.04    0.08    0.19 ^ _401_/ZN (NOR4_X4)
                                         _073_ (net)
                  0.04    0.00    0.19 ^ _409_/A2 (NAND4_X4)
     6   24.14    0.03    0.06    0.24 v _409_/ZN (NAND4_X4)
                                         _081_ (net)
                  0.03    0.00    0.24 v _458_/A1 (OR4_X4)
     1    5.81    0.02    0.08    0.32 v _458_/ZN (OR4_X4)
                                         _125_ (net)
                  0.02    0.00    0.32 v _459_/A (BUF_X8)
     7   12.31    0.01    0.03    0.35 v _459_/Z (BUF_X8)
                                         _126_ (net)
                  0.01    0.00    0.35 v _465_/A4 (OR4_X2)
     1    0.91    0.01    0.10    0.46 v _465_/ZN (OR4_X2)
                                         _131_ (net)
                  0.01    0.00    0.46 v _469_/A (MUX2_X1)
     1    2.73    0.01    0.06    0.52 v _469_/Z (MUX2_X1)
                                         _135_ (net)
                  0.01    0.00    0.52 v _471_/B1 (AOI21_X2)
     1    1.14    0.02    0.02    0.54 ^ _471_/ZN (AOI21_X2)
                                         _009_ (net)
                  0.02    0.00    0.54 ^ bit_index[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.54   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bit_index[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.15e-04   9.05e-07   4.57e-06   4.20e-04  92.4%
Combinational          9.80e-06   1.46e-05   1.01e-05   3.45e-05   7.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.24e-04   1.55e-05   1.47e-05   4.55e-04 100.0%
                          93.4%       3.4%       3.2%
