# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../ECAL_DIF.srcs/sources_1/ip/Ex_Fifo/sim/Ex_Fifo.v"
verilog xil_defaultlib  "../../../ECAL_DIF.srcs/sim_1/new/Sim_USB.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
