{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 21:21:57 2006 " "Info: Processing started: Thu Sep 28 21:21:57 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|DE2_CLOCK\|next_command.hold " "Warning: Can't display state machine states -- register holding state machine bit \"\|DE2_CLOCK\|next_command.hold\" was synthesized away" {  } { { "DE2_CLOCK.vhd" "" { Text "D:/ece473_F06/Projects/Project_2_Ulam/de2_clock/DE2_CLOCK.vhd" 50 -1 0 } }  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|DE2_CLOCK\|next_command.reset1 " "Warning: Can't display state machine states -- register holding state machine bit \"\|DE2_CLOCK\|next_command.reset1\" was synthesized away" {  } { { "DE2_CLOCK.vhd" "" { Text "D:/ece473_F06/Projects/Project_2_Ulam/de2_clock/DE2_CLOCK.vhd" 50 -1 0 } }  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|DE2_CLOCK\|next_command.toggle_e " "Warning: Can't display state machine states -- register holding state machine bit \"\|DE2_CLOCK\|next_command.toggle_e\" was synthesized away" {  } { { "DE2_CLOCK.vhd" "" { Text "D:/ece473_F06/Projects/Project_2_Ulam/de2_clock/DE2_CLOCK.vhd" 50 -1 0 } }  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|DE2_CLOCK\|LCD_E~reg0 " "Info: Register: \|DE2_CLOCK\|LCD_E~reg0" {  } {  } 0 0 "Register: %1!s!" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|DE2_CLOCK\|DATA_BUS_VALUE\[3\] " "Info: Register: \|DE2_CLOCK\|DATA_BUS_VALUE\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|DE2_CLOCK\|DATA_BUS_VALUE\[4\] " "Info: Register: \|DE2_CLOCK\|DATA_BUS_VALUE\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|DE2_CLOCK\|DATA_BUS_VALUE\[5\] " "Info: Register: \|DE2_CLOCK\|DATA_BUS_VALUE\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0}  } {  } 0 0 "Inverted registers were found during simulation" 0 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      6.82 % " "Info: Simulation coverage is       6.82 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "673 " "Info: Number of transitions in simulation is 673" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "DE2_Clock.sim.vwf " "Info: Vector file DE2_Clock.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 3 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 21:21:59 2006 " "Info: Processing ended: Thu Sep 28 21:21:59 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
