<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="accelerator" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="input" src_type="array&lt;std::array&lt;std::array&lt;double, 1&gt;, 64&gt;, 1797&gt; const &amp;" src_isptr="1" src_bitwidth="7360512" src_size_or_depth="1797">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="input_r" hw_bitwidth="4096" hw_size_or_depth="1797" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="y_true" src_type="array&lt;std::array&lt;double, 10&gt;, 1797&gt; const &amp;" src_isptr="1" src_bitwidth="1150080" src_size_or_depth="1797">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="y_true" hw_bitwidth="640" hw_size_or_depth="1797" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="rw" src_name="weights_l0" src_type="array&lt;std::array&lt;double, 64&gt;, 64&gt;&amp;" src_isptr="1" src_bitwidth="262144" src_size_or_depth="64">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="weights_l0" hw_bitwidth="4096" hw_size_or_depth="64" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="rw" src_name="weights_l1" src_type="array&lt;std::array&lt;double, 64&gt;, 8&gt;&amp;" src_isptr="1" src_bitwidth="32768" src_size_or_depth="8">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="weights_l1" hw_bitwidth="4096" hw_size_or_depth="8" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="rw" src_name="weights_l2" src_type="array&lt;std::array&lt;double, 8&gt;, 8&gt;&amp;" src_isptr="1" src_bitwidth="4096" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="weights_l2" hw_bitwidth="4096" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="rw" src_name="weights_l3" src_type="array&lt;std::array&lt;double, 8&gt;, 10&gt;&amp;" src_isptr="1" src_bitwidth="5120" src_size_or_depth="10">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="weights_l3" hw_bitwidth="512" hw_size_or_depth="10" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="rw" src_name="biases_l0" src_type="array&lt;double, 64&gt;&amp;" src_isptr="1" src_bitwidth="4096" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="biases_l0" hw_bitwidth="4096" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="7" access_type="rw" src_name="biases_l1" src_type="array&lt;double, 8&gt;&amp;" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="biases_l1" hw_bitwidth="512" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="8" access_type="rw" src_name="biases_l2" src_type="array&lt;double, 8&gt;&amp;" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="biases_l2" hw_bitwidth="512" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="9" access_type="rw" src_name="biases_l3" src_type="array&lt;double, 10&gt;&amp;" src_isptr="1" src_bitwidth="640" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="biases_l3" hw_bitwidth="640" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
