ARRAY_SIZE,FUNC_0
BUILD_BUG_ON,FUNC_1
FH49_TCSR_CHNL_NUM,VAR_0
FH49_TCSR_CHNL_TX_CONFIG_REG,FUNC_2
FH49_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE,VAR_1
FH49_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE,VAR_2
FH49_TX_CHICKEN_BITS_REG,VAR_3
FH49_TX_CHICKEN_BITS_SCD_AUTO_RETRY_EN,VAR_4
HBUS_TARG_WRPTR,VAR_5
IL49_SCD_CONTEXT_DATA_OFFSET,VAR_6
IL49_SCD_CONTEXT_QUEUE_OFFSET,FUNC_3
IL49_SCD_DRAM_BASE_ADDR,VAR_7
IL49_SCD_INTERRUPT_MASK,VAR_8
IL49_SCD_QUEUECHAIN_SEL,VAR_9
IL49_SCD_QUEUE_CTX_REG1_WIN_SIZE_MSK,VAR_10
IL49_SCD_QUEUE_CTX_REG1_WIN_SIZE_POS,VAR_11
IL49_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK,VAR_12
IL49_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS,VAR_13
IL49_SCD_QUEUE_RDPTR,FUNC_4
IL49_SCD_SRAM_BASE_ADDR,VAR_14
IL49_SCD_TRANSLATE_TBL_OFFSET,VAR_15
IL49_SCD_TRANSLATE_TBL_OFFSET_QUEUE,FUNC_5
IL49_SCD_TX_STTS_BITMAP_OFFSET,VAR_16
IL_DEFAULT_CMD_QUEUE_NUM,VAR_17
IL_MASK,FUNC_6
IL_TX_FIFO_UNUSED,VAR_18
SCD_FRAME_LIMIT,VAR_19
SCD_WIN_SIZE,VAR_20
atomic_set,FUNC_7
default_queue_to_tx_fifo,VAR_21
il4965_set_wr_ptrs,FUNC_8
il4965_tx_queue_set_status,FUNC_9
il4965_txq_set_sched,FUNC_10
il_rd,FUNC_11
il_rd_prph,FUNC_12
il_txq_ctx_activate,FUNC_13
il_wr,FUNC_14
il_wr_prph,FUNC_15
il_write_targ_mem,FUNC_16
memset,FUNC_17
spin_lock_irqsave,FUNC_18
spin_unlock_irqrestore,FUNC_19
il4965_alive_notify,FUNC_20
il,VAR_22
a,VAR_23
flags,VAR_24
i,VAR_25
chan,VAR_26
reg_val,VAR_27
ac,VAR_28
