 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : pipeline
Version: D-2010.03-SP5
Date   : Wed Mar 19 19:29:32 2014
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: stallack_reg
            (positive level-sensitive latch clocked by clock')
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock' (rise edge)             10000.00   10000.00
  clock network delay (ideal)              0.00   10000.00
  time given to startpoint              9999.93   19999.93
  stall_reg/D (DLH_X2)                     0.00   19999.93 f
  stall_reg/Q (DLH_X2)                     0.14   20000.07 f
  U13392/ZN (INV_X4)                       0.06   20000.13 r
  U9822/ZN (INV_X4)                        0.05   20000.18 f
  C248/ZN (AND2_X2)                        0.07   20000.25 f
  stallack_reg/D (DLH_X2)                  0.00   20000.25 f
  data arrival time                               20000.25

  clock clock' (rise edge)             10000.00   10000.00
  clock network delay (ideal)              0.00   10000.00
  stallack_reg/G (DLH_X2)                  0.00   10000.00 r
  time borrowed from endpoint           9999.93   19999.93
  data required time                              19999.93
  -----------------------------------------------------------
  data required time                              19999.93
  data arrival time                               -20000.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.33

  Time Borrowing Information
  -----------------------------------------------
  clock' pulse width                   10000.00   
  library setup time                      -0.07   
  -----------------------------------------------
  max time borrow                       9999.93   
  actual time borrow                    9999.93   
  -----------------------------------------------


  Startpoint: stallack_reg
              (positive level-sensitive latch clocked by clock')
  Endpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock' (rise edge)             10000.00   10000.00
  clock network delay (ideal)              0.00   10000.00
  time given to startpoint              9999.93   19999.93
  stallack_reg/D (DLH_X2)                  0.00   19999.93 f
  stallack_reg/Q (DLH_X2)                  0.08   20000.01 f
  U17638/ZN (INV_X4)                       0.03   20000.03 r
  C260/ZN (AND2_X2)                        0.04   20000.07 r
  U8515/ZN (NAND2_X2)                      0.03   20000.10 f
  U8509/ZN (NAND2_X2)                      0.04   20000.14 r
  stall_reg/D (DLH_X2)                     0.00   20000.14 r
  data arrival time                               20000.14

  clock clock' (rise edge)             10000.00   10000.00
  clock network delay (ideal)              0.00   10000.00
  stall_reg/G (DLH_X2)                     0.00   10000.00 r
  time borrowed from endpoint           9999.87   19999.87
  data required time                              19999.87
  -----------------------------------------------------------
  data required time                              19999.87
  data arrival time                               -20000.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.27

  Time Borrowing Information
  -----------------------------------------------
  clock' pulse width                   10000.00   
  library setup time                      -0.03   
  -----------------------------------------------
  max time borrow                       9999.97   
  actual time borrow                    9999.87   
  -----------------------------------------------


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10540/ZN (INV_X4)                                      0.04   20000.31 f
  U11070/ZN (AOI222_X1)                                   0.16   20000.47 r
  U81/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[0]/D (DFF_X2)              0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[0]/CK (DFF_X2)             0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[1]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10540/ZN (INV_X4)                                      0.04   20000.31 f
  U10996/ZN (AOI222_X1)                                   0.16   20000.47 r
  U79/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[1]/D (DFF_X2)              0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[1]/CK (DFF_X2)             0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[2]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10540/ZN (INV_X4)                                      0.04   20000.31 f
  U10995/ZN (AOI222_X1)                                   0.16   20000.47 r
  U77/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[2]/D (DFF_X2)              0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[2]/CK (DFF_X2)             0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10540/ZN (INV_X4)                                      0.04   20000.31 f
  U10999/ZN (AOI222_X1)                                   0.16   20000.47 r
  U75/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[3]/D (DFF_X2)              0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[3]/CK (DFF_X2)             0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[4]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10540/ZN (INV_X4)                                      0.04   20000.31 f
  U10998/ZN (AOI222_X1)                                   0.16   20000.47 r
  U73/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[4]/D (DFF_X2)              0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[4]/CK (DFF_X2)             0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[5]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10539/ZN (INV_X4)                                      0.04   20000.31 f
  U10997/ZN (AOI222_X1)                                   0.16   20000.47 r
  U71/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[5]/D (DFF_X2)              0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[5]/CK (DFF_X2)             0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[6]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10539/ZN (INV_X4)                                      0.04   20000.31 f
  U10994/ZN (AOI222_X1)                                   0.16   20000.47 r
  U69/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[6]/D (DFF_X2)              0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[6]/CK (DFF_X2)             0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[7]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10539/ZN (INV_X4)                                      0.04   20000.31 f
  U10980/ZN (AOI222_X1)                                   0.16   20000.47 r
  U66/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[7]/D (DFF_X2)              0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[7]/CK (DFF_X2)             0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[8]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10539/ZN (INV_X4)                                      0.04   20000.31 f
  U10981/ZN (AOI222_X1)                                   0.16   20000.47 r
  U64/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[8]/D (DFF_X2)              0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[8]/CK (DFF_X2)             0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[9]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10539/ZN (INV_X4)                                      0.04   20000.31 f
  U10982/ZN (AOI222_X1)                                   0.16   20000.47 r
  U62/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[9]/D (DFF_X2)              0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[9]/CK (DFF_X2)             0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[10]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10539/ZN (INV_X4)                                      0.04   20000.31 f
  U10983/ZN (AOI222_X1)                                   0.16   20000.47 r
  U60/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[10]/D (DFF_X2)             0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[10]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[11]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10539/ZN (INV_X4)                                      0.04   20000.31 f
  U10956/ZN (AOI222_X1)                                   0.16   20000.47 r
  U58/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[11]/D (DFF_X2)             0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[11]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[12]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10539/ZN (INV_X4)                                      0.04   20000.31 f
  U10957/ZN (AOI222_X1)                                   0.16   20000.47 r
  U56/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[12]/D (DFF_X2)             0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[12]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[13]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10539/ZN (INV_X4)                                      0.04   20000.31 f
  U10955/ZN (AOI222_X1)                                   0.16   20000.47 r
  U54/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[13]/D (DFF_X2)             0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[13]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[14]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10539/ZN (INV_X4)                                      0.04   20000.31 f
  U10946/ZN (AOI222_X1)                                   0.16   20000.47 r
  U52/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[14]/D (DFF_X2)             0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[14]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[15]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10539/ZN (INV_X4)                                      0.04   20000.31 f
  U10944/ZN (AOI222_X1)                                   0.16   20000.47 r
  U50/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[15]/D (DFF_X2)             0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[15]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[16]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10539/ZN (INV_X4)                                      0.04   20000.31 f
  U10945/ZN (AOI222_X1)                                   0.16   20000.47 r
  U48/ZN (OAI221_X2)                                      0.05   20000.53 f
  execstage/register/qBusB_reg[16]/D (DFF_X2)             0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[16]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[25]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10540/ZN (INV_X4)                                      0.04   20000.31 f
  U10866/ZN (AOI222_X1)                                   0.16   20000.47 r
  U208/ZN (OAI221_X2)                                     0.05   20000.53 f
  execstage/register/qBusB_reg[25]/D (DFF_X2)             0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[25]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[26]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10540/ZN (INV_X4)                                      0.04   20000.31 f
  U10865/ZN (AOI222_X1)                                   0.16   20000.47 r
  U206/ZN (OAI221_X2)                                     0.05   20000.53 f
  execstage/register/qBusB_reg[26]/D (DFF_X2)             0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[26]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[27]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10540/ZN (INV_X4)                                      0.04   20000.31 f
  U10864/ZN (AOI222_X1)                                   0.16   20000.47 r
  U203/ZN (OAI221_X2)                                     0.05   20000.53 f
  execstage/register/qBusB_reg[27]/D (DFF_X2)             0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[27]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[28]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10540/ZN (INV_X4)                                      0.04   20000.31 f
  U10867/ZN (AOI222_X1)                                   0.16   20000.47 r
  U201/ZN (OAI221_X2)                                     0.05   20000.53 f
  execstage/register/qBusB_reg[28]/D (DFF_X2)             0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[28]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[29]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10540/ZN (INV_X4)                                      0.04   20000.31 f
  U10838/ZN (AOI222_X1)                                   0.16   20000.47 r
  U199/ZN (OAI221_X2)                                     0.05   20000.53 f
  execstage/register/qBusB_reg[29]/D (DFF_X2)             0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[29]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[30]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10540/ZN (INV_X4)                                      0.04   20000.31 f
  U10837/ZN (AOI222_X1)                                   0.16   20000.47 r
  U197/ZN (OAI221_X2)                                     0.05   20000.53 f
  execstage/register/qBusB_reg[30]/D (DFF_X2)             0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[30]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10540/ZN (INV_X4)                                      0.04   20000.31 f
  U10839/ZN (AOI222_X1)                                   0.16   20000.47 r
  U195/ZN (OAI221_X2)                                     0.05   20000.53 f
  execstage/register/qBusB_reg[31]/D (DFF_X2)             0.00   20000.53 f
  data arrival time                                              20000.53

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[31]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[16]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[16]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[16]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[17]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[17]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[17]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[18]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[18]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[18]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[19]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[19]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[19]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[20]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[20]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[20]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[21]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[21]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[21]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[22]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[22]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[22]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[23]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[23]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[23]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[24]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[24]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[24]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[25]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[25]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[25]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[26]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[26]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[26]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[27]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[27]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[27]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[28]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[28]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[28]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[29]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[29]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[29]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[30]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[30]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[30]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11136/ZN (NOR3_X2)                                     0.25   20000.48 r
  execstage/register/qImm32_reg[31]/D (DFF_X2)            0.00   20000.48 r
  data arrival time                                              20000.48

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[31]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.08   19999.92
  data required time                                             19999.92
  --------------------------------------------------------------------------
  data required time                                             19999.92
  data arrival time                                              -20000.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[17]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10550/ZN (INV_X4)                                      0.04   20000.30 f
  U10922/ZN (AOI222_X1)                                   0.16   20000.46 r
  U224/ZN (OAI221_X2)                                     0.05   20000.52 f
  execstage/register/qBusB_reg[17]/D (DFF_X2)             0.00   20000.52 f
  data arrival time                                              20000.52

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[17]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[18]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10550/ZN (INV_X4)                                      0.04   20000.30 f
  U10919/ZN (AOI222_X1)                                   0.16   20000.46 r
  U222/ZN (OAI221_X2)                                     0.05   20000.52 f
  execstage/register/qBusB_reg[18]/D (DFF_X2)             0.00   20000.52 f
  data arrival time                                              20000.52

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[18]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[19]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10550/ZN (INV_X4)                                      0.04   20000.30 f
  U10921/ZN (AOI222_X1)                                   0.16   20000.46 r
  U220/ZN (OAI221_X2)                                     0.05   20000.52 f
  execstage/register/qBusB_reg[19]/D (DFF_X2)             0.00   20000.52 f
  data arrival time                                              20000.52

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[19]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[20]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10550/ZN (INV_X4)                                      0.04   20000.30 f
  U10920/ZN (AOI222_X1)                                   0.16   20000.46 r
  U218/ZN (OAI221_X2)                                     0.05   20000.52 f
  execstage/register/qBusB_reg[20]/D (DFF_X2)             0.00   20000.52 f
  data arrival time                                              20000.52

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[20]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[21]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10550/ZN (INV_X4)                                      0.04   20000.30 f
  U10895/ZN (AOI222_X1)                                   0.16   20000.46 r
  U216/ZN (OAI221_X2)                                     0.05   20000.52 f
  execstage/register/qBusB_reg[21]/D (DFF_X2)             0.00   20000.52 f
  data arrival time                                              20000.52

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[21]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[22]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10550/ZN (INV_X4)                                      0.04   20000.30 f
  U10894/ZN (AOI222_X1)                                   0.16   20000.46 r
  U214/ZN (OAI221_X2)                                     0.05   20000.52 f
  execstage/register/qBusB_reg[22]/D (DFF_X2)             0.00   20000.52 f
  data arrival time                                              20000.52

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[22]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[23]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10550/ZN (INV_X4)                                      0.04   20000.30 f
  U10893/ZN (AOI222_X1)                                   0.16   20000.46 r
  U212/ZN (OAI221_X2)                                     0.05   20000.52 f
  execstage/register/qBusB_reg[23]/D (DFF_X2)             0.00   20000.52 f
  data arrival time                                              20000.52

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[23]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qBusB_reg[24]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.87   19999.87
  stall_reg/D (DLH_X2)                                    0.00   19999.87 r
  stall_reg/Q (DLH_X2)                                    0.17   20000.04 r
  U13392/ZN (INV_X4)                                      0.04   20000.08 f
  U9818/ZN (INV_X4)                                       0.08   20000.16 r
  U13383/ZN (NOR2_X2)                                     0.04   20000.20 f
  U11119/ZN (NAND4_X2)                                    0.06   20000.27 r
  U10550/ZN (INV_X4)                                      0.04   20000.30 f
  U10892/ZN (AOI222_X1)                                   0.16   20000.46 r
  U210/ZN (OAI221_X2)                                     0.05   20000.52 f
  execstage/register/qBusB_reg[24]/D (DFF_X2)             0.00   20000.52 f
  data arrival time                                              20000.52

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qBusB_reg[24]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qRw_reg[0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U193/ZN (NAND2_X2)                                      0.06   20000.25 f
  U190/ZN (OAI221_X2)                                     0.09   20000.34 r
  execstage/register/qRw_reg[0]/D (DFF_X2)                0.00   20000.34 r
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qRw_reg[0]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.06   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qRw_reg[1]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U193/ZN (NAND2_X2)                                      0.06   20000.25 f
  U187/ZN (OAI221_X2)                                     0.09   20000.34 r
  execstage/register/qRw_reg[1]/D (DFF_X2)                0.00   20000.34 r
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qRw_reg[1]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.06   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qRw_reg[2]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U193/ZN (NAND2_X2)                                      0.06   20000.25 f
  U184/ZN (OAI221_X2)                                     0.09   20000.34 r
  execstage/register/qRw_reg[2]/D (DFF_X2)                0.00   20000.34 r
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qRw_reg[2]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.06   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qRw_reg[3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U193/ZN (NAND2_X2)                                      0.06   20000.25 f
  U181/ZN (OAI221_X2)                                     0.09   20000.34 r
  execstage/register/qRw_reg[3]/D (DFF_X2)                0.00   20000.34 r
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qRw_reg[3]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.06   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qRw_reg[4]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U193/ZN (NAND2_X2)                                      0.06   20000.25 f
  U178/ZN (OAI221_X2)                                     0.09   20000.34 r
  execstage/register/qRw_reg[4]/D (DFF_X2)                0.00   20000.34 r
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qRw_reg[4]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.06   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[1]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9344/ZN (INV_X4)                                       0.07   20000.32 r
  U10772/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[1]/D (DFF_X2)                 0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[1]/CK (DFF_X2)                0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[9]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9344/ZN (INV_X4)                                       0.07   20000.32 r
  U10791/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[9]/D (DFF_X2)                 0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[9]/CK (DFF_X2)                0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[10]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9344/ZN (INV_X4)                                       0.07   20000.32 r
  U10793/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[10]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[10]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[11]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9344/ZN (INV_X4)                                       0.07   20000.32 r
  U11238/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[11]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[11]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[12]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9344/ZN (INV_X4)                                       0.07   20000.32 r
  U11237/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[12]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[12]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[13]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9344/ZN (INV_X4)                                       0.07   20000.32 r
  U11236/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[13]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[13]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[14]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9344/ZN (INV_X4)                                       0.07   20000.32 r
  U11235/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[14]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[14]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[15]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9344/ZN (INV_X4)                                       0.07   20000.32 r
  U11234/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[15]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[15]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[16]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9344/ZN (INV_X4)                                       0.07   20000.32 r
  U10783/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[16]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[16]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[17]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9343/ZN (INV_X4)                                       0.07   20000.32 r
  U10781/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[17]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[17]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[18]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9344/ZN (INV_X4)                                       0.07   20000.32 r
  U10785/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[18]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[18]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[19]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9344/ZN (INV_X4)                                       0.07   20000.32 r
  U10789/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[19]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[19]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[20]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9344/ZN (INV_X4)                                       0.07   20000.32 r
  U10788/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[20]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[20]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[21]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9343/ZN (INV_X4)                                       0.07   20000.32 r
  U10782/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[21]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[21]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[22]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9343/ZN (INV_X4)                                       0.07   20000.32 r
  U10780/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[22]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[22]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[23]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9343/ZN (INV_X4)                                       0.07   20000.32 r
  U10784/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[23]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[23]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[24]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9343/ZN (INV_X4)                                       0.07   20000.32 r
  U10787/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[24]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[24]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[25]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9343/ZN (INV_X4)                                       0.07   20000.32 r
  U10786/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[25]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[25]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[26]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9343/ZN (INV_X4)                                       0.07   20000.32 r
  U10779/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[26]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[26]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[27]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9343/ZN (INV_X4)                                       0.07   20000.32 r
  U10777/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[27]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[27]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[28]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9343/ZN (INV_X4)                                       0.07   20000.32 r
  U10771/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[28]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[28]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[29]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9343/ZN (INV_X4)                                       0.07   20000.32 r
  U10774/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[29]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[29]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[30]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9343/ZN (INV_X4)                                       0.07   20000.32 r
  U10778/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[30]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[30]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9343/ZN (INV_X4)                                       0.07   20000.32 r
  U10775/ZN (NOR2_X2)                                     0.02   20000.34 f
  decode/register/qinst_reg[31]/D (DFF_X2)                0.00   20000.34 f
  data arrival time                                              20000.34

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[31]/CK (DFF_X2)               0.00   20000.00 r
  library setup time                                     -0.05   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qFPoint_reg[1]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U165/ZN (NAND2_X2)                                      0.05   20000.24 f
  U153/ZN (NOR4_X2)                                       0.09   20000.33 r
  execstage/register/qFPoint_reg[1]/D (DFF_X2)            0.00   20000.33 r
  data arrival time                                              20000.33

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qFPoint_reg[1]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9349/ZN (INV_X4)                                       0.05   20000.30 r
  U10763/ZN (OAI21_X2)                                    0.03   20000.33 f
  decode/register/qinst_reg[0]/D (DFF_X2)                 0.00   20000.33 f
  data arrival time                                              20000.33

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[0]/CK (DFF_X2)                0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[2]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9349/ZN (INV_X4)                                       0.05   20000.30 r
  U10762/ZN (OAI21_X2)                                    0.03   20000.33 f
  decode/register/qinst_reg[2]/D (DFF_X2)                 0.00   20000.33 f
  data arrival time                                              20000.33

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[2]/CK (DFF_X2)                0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[4]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9349/ZN (INV_X4)                                       0.05   20000.30 r
  U10761/ZN (OAI21_X2)                                    0.03   20000.33 f
  decode/register/qinst_reg[4]/D (DFF_X2)                 0.00   20000.33 f
  data arrival time                                              20000.33

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[4]/CK (DFF_X2)                0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qRegWrite_reg
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U191/ZN (OR2_X2)                                        0.10   20000.28 f
  U13360/ZN (OAI21_X2)                                    0.04   20000.32 r
  execstage/register/qRegWrite_reg/D (DFF_X2)             0.00   20000.32 r
  data arrival time                                              20000.32

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qRegWrite_reg/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9349/ZN (INV_X4)                                       0.05   20000.30 r
  U10776/ZN (NOR2_X2)                                     0.02   20000.32 f
  decode/register/qinst_reg[3]/D (DFF_X2)                 0.00   20000.32 f
  data arrival time                                              20000.32

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[3]/CK (DFF_X2)                0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[5]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9349/ZN (INV_X4)                                       0.05   20000.30 r
  U11233/ZN (NOR2_X2)                                     0.02   20000.32 f
  decode/register/qinst_reg[5]/D (DFF_X2)                 0.00   20000.32 f
  data arrival time                                              20000.32

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[5]/CK (DFF_X2)                0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[6]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9349/ZN (INV_X4)                                       0.05   20000.30 r
  U10794/ZN (NOR2_X2)                                     0.02   20000.32 f
  decode/register/qinst_reg[6]/D (DFF_X2)                 0.00   20000.32 f
  data arrival time                                              20000.32

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[6]/CK (DFF_X2)                0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[7]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9349/ZN (INV_X4)                                       0.05   20000.30 r
  U10792/ZN (NOR2_X2)                                     0.02   20000.32 f
  decode/register/qinst_reg[7]/D (DFF_X2)                 0.00   20000.32 f
  data arrival time                                              20000.32

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[7]/CK (DFF_X2)                0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: decode/register/qinst_reg[8]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9822/ZN (INV_X4)                                       0.05   20000.18 f
  U10129/ZN (AND2_X2)                                     0.07   20000.25 f
  U9349/ZN (INV_X4)                                       0.05   20000.30 r
  U10790/ZN (NOR2_X2)                                     0.02   20000.32 f
  decode/register/qinst_reg[8]/D (DFF_X2)                 0.00   20000.32 f
  data arrival time                                              20000.32

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  decode/register/qinst_reg[8]/CK (DFF_X2)                0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qFPoint_reg[0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U165/ZN (NAND2_X2)                                      0.05   20000.24 f
  U11147/ZN (NOR3_X2)                                     0.06   20000.30 r
  execstage/register/qFPoint_reg[0]/D (DFF_X2)            0.00   20000.30 r
  data arrival time                                              20000.30

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qFPoint_reg[0]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qALUSrc_reg
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U13392/ZN (INV_X4)                                      0.06   20000.13 r
  U9818/ZN (INV_X4)                                       0.04   20000.18 f
  U10503/ZN (AOI211_X2)                                   0.08   20000.26 r
  execstage/register/qALUSrc_reg/D (DFF_X2)               0.00   20000.26 r
  data arrival time                                              20000.26

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qALUSrc_reg/CK (DFF_X2)              0.00   20000.00 r
  library setup time                                     -0.05   19999.95
  data required time                                             19999.95
  --------------------------------------------------------------------------
  data required time                                             19999.95
  data arrival time                                              -20000.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[5]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U165/ZN (NAND2_X2)                                      0.05   20000.24 f
  U17485/ZN (INV_X4)                                      0.02   20000.26 r
  execstage/register/qImm32_reg[5]/D (DFF_X2)             0.00   20000.26 r
  data arrival time                                              20000.26

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[5]/CK (DFF_X2)            0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[15]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U179/ZN (NAND2_X2)                                      0.05   20000.24 f
  U17486/ZN (INV_X4)                                      0.02   20000.26 r
  execstage/register/qImm32_reg[15]/D (DFF_X2)            0.00   20000.26 r
  data arrival time                                              20000.26

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[15]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qAluCtrl_reg[0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U68/ZN (AND2_X2)                                        0.06   20000.25 r
  execstage/register/qAluCtrl_reg[0]/D (DFF_X2)           0.00   20000.25 r
  data arrival time                                              20000.25

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qAluCtrl_reg[0]/CK (DFF_X2)          0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qAluCtrl_reg[1]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U234/ZN (AND2_X2)                                       0.06   20000.25 r
  execstage/register/qAluCtrl_reg[1]/D (DFF_X2)           0.00   20000.25 r
  data arrival time                                              20000.25

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qAluCtrl_reg[1]/CK (DFF_X2)          0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qAluCtrl_reg[2]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U205/ZN (AND2_X2)                                       0.06   20000.25 r
  execstage/register/qAluCtrl_reg[2]/D (DFF_X2)           0.00   20000.25 r
  data arrival time                                              20000.25

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qAluCtrl_reg[2]/CK (DFF_X2)          0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qAluCtrl_reg[3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U177/ZN (AND2_X2)                                       0.06   20000.25 r
  execstage/register/qAluCtrl_reg[3]/D (DFF_X2)           0.00   20000.25 r
  data arrival time                                              20000.25

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qAluCtrl_reg[3]/CK (DFF_X2)          0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qJal_reg
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U138/ZN (AND2_X2)                                       0.06   20000.25 r
  execstage/register/qJal_reg/D (DFF_X2)                  0.00   20000.25 r
  data arrival time                                              20000.25

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qJal_reg/CK (DFF_X2)                 0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[11]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U192/ZN (NAND2_X2)                                      0.04   20000.23 f
  U17490/ZN (INV_X4)                                      0.02   20000.25 r
  execstage/register/qImm32_reg[11]/D (DFF_X2)            0.00   20000.25 r
  data arrival time                                              20000.25

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[11]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[12]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U188/ZN (NAND2_X2)                                      0.04   20000.23 f
  U17489/ZN (INV_X4)                                      0.02   20000.25 r
  execstage/register/qImm32_reg[12]/D (DFF_X2)            0.00   20000.25 r
  data arrival time                                              20000.25

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[12]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[13]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U185/ZN (NAND2_X2)                                      0.04   20000.23 f
  U17488/ZN (INV_X4)                                      0.02   20000.25 r
  execstage/register/qImm32_reg[13]/D (DFF_X2)            0.00   20000.25 r
  data arrival time                                              20000.25

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[13]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: stall_reg (positive level-sensitive latch clocked by clock')
  Endpoint: execstage/register/qImm32_reg[14]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock' (rise edge)                            10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  time given to startpoint                             9999.93   19999.93
  stall_reg/D (DLH_X2)                                    0.00   19999.93 f
  stall_reg/Q (DLH_X2)                                    0.14   20000.07 f
  U10582/ZN (INV_X4)                                      0.12   20000.19 r
  U182/ZN (NAND2_X2)                                      0.04   20000.23 f
  U17487/ZN (INV_X4)                                      0.02   20000.25 r
  execstage/register/qImm32_reg[14]/D (DFF_X2)            0.00   20000.25 r
  data arrival time                                              20000.25

  clock clock (rise edge)                             20000.00   20000.00
  clock network delay (ideal)                             0.00   20000.00
  execstage/register/qImm32_reg[14]/CK (DFF_X2)           0.00   20000.00 r
  library setup time                                     -0.04   19999.96
  data required time                                             19999.96
  --------------------------------------------------------------------------
  data required time                                             19999.96
  data arrival time                                              -20000.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


1
