
           Lattice Mapping Report File for Design Module 'Counter'


Design Information
------------------

Command line:   map -a LatticeXP2 -p LFXP2-5E -t TQFP144 -s 6 -oc Industrial
     Counter_impl1.ngd -o Counter_impl1_map.ncd -pr Counter_impl1.prf -mp
     Counter_impl1.mrp -lpf
     C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/01 - Getting
     Started/impl1/Counter_impl1_synplify.lpf -lpf
     C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/01 - Getting
     Started/Counter.lpf -gui 
Target Vendor:  LATTICE
Target Device:  LFXP2-5ETQFP144
Target Performance:   6
Mapper:  mg5a00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  04/28/22  08:17:47

Design Summary
--------------

   Number of registers:     31 out of  3864 (1%)
      PFU registers:           31 out of  3564 (1%)
      PIO registers:            0 out of   300 (0%)
   Number of SLICEs:        17 out of  2376 (1%)
      SLICEs as Logic/ROM:     17 out of  2376 (1%)
      SLICEs as RAM:            0 out of   405 (0%)
      SLICEs as Carry:         16 out of  2376 (1%)
   Number of LUT4s:         33 out of  4752 (1%)
      Number used as logic LUTs:          1
      Number used as distributed RAM:     0
      Number used as ripple logic:       32
      Number used as shift registers:     0
   Number of PIO sites used: 9 out of 100 (9%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  0 out of 9 (0%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0

                                    Page 1




Design:  Counter                                       Date:  04/28/22  08:17:47

Design Summary (cont)
---------------------
   --------------------------------
   Number of Used DSP Sites:  0 out of 24 (0 %)
   Number of clocks:  1
     Net ipClk_c: 16 loads, 16 rising, 0 falling (Driver: PIO ipClk )
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net VCC: 31 loads
     Net opLed_c[0]: 2 loads
     Net opLed_c[1]: 2 loads
     Net opLed_c[2]: 2 loads
     Net opLed_c[3]: 2 loads
     Net opLed_c[4]: 2 loads
     Net opLed_c[5]: 2 loads
     Net opLed_c[6]: 2 loads
     Net opLed_c[7]: 2 loads
     Net counter[0]: 1 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+------------+
| IO Name             | Direction | Levelmode | IO         | FIXEDDELAY |
|                     |           |  IO_TYPE  | Register   |            |
+---------------------+-----------+-----------+------------+------------+
| opLed[0]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ipClk               | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLed[7]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLed[6]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLed[5]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLed[4]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLed[3]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLed[2]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLed[1]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+

                                    Page 2




Design:  Counter                                       Date:  04/28/22  08:17:47


Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal counter_cry_0_COUT[29] undriven or does not drive anything - clipped.
Signal counter_cry_0_S0[0] undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        











































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
