[03/10 13:57:17      0] 
[03/10 13:57:17      0] Cadence Innovus(TM) Implementation System.
[03/10 13:57:17      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/10 13:57:17      0] 
[03/10 13:57:17      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/10 13:57:17      0] Options:	
[03/10 13:57:17      0] Date:		Mon Mar 10 13:57:17 2025
[03/10 13:57:17      0] Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/10 13:57:17      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/10 13:57:17      0] 
[03/10 13:57:17      0] License:
[03/10 13:57:17      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/10 13:57:17      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/10 13:57:18      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 13:57:18      0] 
[03/10 13:57:18      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 13:57:18      0] 
[03/10 13:57:18      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/10 13:57:18      0] 
[03/10 13:57:26      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/10 13:57:26      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/10 13:57:26      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/10 13:57:26      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/10 13:57:26      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/10 13:57:26      7] @(#)CDS: CPE v15.23-s045
[03/10 13:57:26      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/10 13:57:26      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/10 13:57:26      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/10 13:57:26      7] @(#)CDS: RCDB 11.7
[03/10 13:57:26      7] --- Running on ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/10 13:57:26      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_12079_ieng6-ece-04.ucsd.edu_h3le_3kT37y.

[03/10 13:57:27      8] 
[03/10 13:57:27      8] **INFO:  MMMC transition support version v31-84 
[03/10 13:57:27      8] 
[03/10 13:57:27      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/10 13:57:27      8] <CMD> suppressMessage ENCEXT-2799
[03/10 13:57:27      8] <CMD> getDrawView
[03/10 13:57:27      8] <CMD> loadWorkspace -name Physical
[03/10 13:57:27      8] <CMD> win
[03/10 13:57:31      8] <CMD> set init_pwr_net VDD
[03/10 13:57:31      8] <CMD> set init_gnd_net VSS
[03/10 13:57:31      8] <CMD> set init_verilog ./netlist/mac_array.v
[03/10 13:57:31      8] <CMD> set init_design_netlisttype Verilog
[03/10 13:57:31      8] <CMD> set init_design_settop 1
[03/10 13:57:31      8] <CMD> set init_top_cell mac_array
[03/10 13:57:31      8] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/10 13:57:31      8] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/10 13:57:31      8] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/10 13:57:31      8] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/10 13:57:31      8] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/10 13:57:31      8] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/10 13:57:31      8] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/10 13:57:31      8] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/10 13:57:31      8] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/10 13:57:31      8] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/10 13:57:31      8] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/10 13:57:31      8] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/10 13:57:31      8] 
[03/10 13:57:31      8] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/10 13:57:31      8] 
[03/10 13:57:31      8] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/10 13:57:31      8] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/10 13:57:31      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/10 13:57:31      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/10 13:57:31      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/10 13:57:31      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/10 13:57:31      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/10 13:57:31      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/10 13:57:31      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/10 13:57:31      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/10 13:57:31      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/10 13:57:31      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/10 13:57:31      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/10 13:57:31      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/10 13:57:31      8] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/10 13:57:31      8] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/10 13:57:31      8] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/10 13:57:31      8] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/10 13:57:31      8] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/10 13:57:31      8] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/10 13:57:31      8] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 13:57:31      8] The LEF parser will ignore this statement.
[03/10 13:57:31      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/10 13:57:31      8] Set DBUPerIGU to M2 pitch 400.
[03/10 13:57:31      9] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/10 13:57:31      9] Type 'man IMPLF-200' for more detail.
[03/10 13:57:31      9] 
[03/10 13:57:31      9] viaInitial starts at Mon Mar 10 13:57:31 2025
viaInitial ends at Mon Mar 10 13:57:31 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/10 13:57:31      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/10 13:57:31      9] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/10 13:57:32     10] Read 811 cells in library 'tcbn65gpluswc' 
[03/10 13:57:32     10] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/10 13:57:33     11] Read 811 cells in library 'tcbn65gplusbc' 
[03/10 13:57:33     11] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.19min, fe_real=0.27min, fe_mem=469.1M) ***
[03/10 13:57:33     11] *** Begin netlist parsing (mem=469.1M) ***
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 13:57:33     11] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/10 13:57:33     11] To increase the message display limit, refer to the product command reference manual.
[03/10 13:57:33     11] Created 811 new cells from 2 timing libraries.
[03/10 13:57:33     11] Reading netlist ...
[03/10 13:57:33     11] Backslashed names will retain backslash and a trailing blank character.
[03/10 13:57:33     11] Reading verilog netlist './netlist/mac_array.v'
[03/10 13:57:34     11] 
[03/10 13:57:34     11] *** Memory Usage v#1 (Current mem = 476.059M, initial mem = 149.258M) ***
[03/10 13:57:34     11] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=476.1M) ***
[03/10 13:57:34     11] Set top cell to mac_array.
[03/10 13:57:34     11] Hooked 1622 DB cells to tlib cells.
[03/10 13:57:34     11] Starting recursive module instantiation check.
[03/10 13:57:34     11] No recursion found.
[03/10 13:57:34     11] Building hierarchical netlist for Cell mac_array ...
[03/10 13:57:34     11] *** Netlist is unique.
[03/10 13:57:34     11] ** info: there are 1674 modules.
[03/10 13:57:34     11] ** info: there are 25783 stdCell insts.
[03/10 13:57:34     11] 
[03/10 13:57:34     11] *** Memory Usage v#1 (Current mem = 544.891M, initial mem = 149.258M) ***
[03/10 13:57:34     11] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 13:57:34     11] Type 'man IMPFP-3961' for more detail.
[03/10 13:57:34     11] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 13:57:34     11] Type 'man IMPFP-3961' for more detail.
[03/10 13:57:34     11] Set Default Net Delay as 1000 ps.
[03/10 13:57:34     11] Set Default Net Load as 0.5 pF. 
[03/10 13:57:34     11] Set Default Input Pin Transition as 0.1 ps.
[03/10 13:57:34     11] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/10 13:57:34     11] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/10 13:57:34     11] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 13:57:34     11] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 13:57:34     11] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 13:57:34     11] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 13:57:34     11] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/10 13:57:34     11] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 13:57:34     11] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 13:57:34     11] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 13:57:34     11] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 13:57:34     12] Importing multi-corner RC tables ... 
[03/10 13:57:34     12] Summary of Active RC-Corners : 
[03/10 13:57:34     12]  
[03/10 13:57:34     12]  Analysis View: WC_VIEW
[03/10 13:57:34     12]     RC-Corner Name        : Cmax
[03/10 13:57:34     12]     RC-Corner Index       : 0
[03/10 13:57:34     12]     RC-Corner Temperature : 125 Celsius
[03/10 13:57:34     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/10 13:57:34     12]     RC-Corner PreRoute Res Factor         : 1
[03/10 13:57:34     12]     RC-Corner PreRoute Cap Factor         : 1
[03/10 13:57:34     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 13:57:34     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 13:57:34     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 13:57:34     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 13:57:34     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 13:57:34     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 13:57:34     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 13:57:34     12]  
[03/10 13:57:34     12]  Analysis View: BC_VIEW
[03/10 13:57:34     12]     RC-Corner Name        : Cmin
[03/10 13:57:34     12]     RC-Corner Index       : 1
[03/10 13:57:34     12]     RC-Corner Temperature : -40 Celsius
[03/10 13:57:34     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/10 13:57:34     12]     RC-Corner PreRoute Res Factor         : 1
[03/10 13:57:34     12]     RC-Corner PreRoute Cap Factor         : 1
[03/10 13:57:34     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 13:57:34     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 13:57:34     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 13:57:34     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 13:57:34     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 13:57:34     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 13:57:34     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 13:57:34     12] *Info: initialize multi-corner CTS.
[03/10 13:57:34     12] Reading timing constraints file './constraints/mac_array.sdc' ...
[03/10 13:57:34     12] Current (total cpu=0:00:12.2, real=0:00:17.0, peak res=297.7M, current mem=665.7M)
[03/10 13:57:35     12] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/mac_array.sdc, Line 10).
[03/10 13:57:35     12] 
[03/10 13:57:35     12] INFO (CTE): Reading of timing constraints file ./constraints/mac_array.sdc completed, with 1 WARNING
[03/10 13:57:35     12] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=312.9M, current mem=683.0M)
[03/10 13:57:35     12] Current (total cpu=0:00:12.3, real=0:00:18.0, peak res=312.9M, current mem=683.0M)
[03/10 13:57:35     12] Summary for sequential cells idenfication: 
[03/10 13:57:35     12] Identified SBFF number: 199
[03/10 13:57:35     12] Identified MBFF number: 0
[03/10 13:57:35     12] Not identified SBFF number: 0
[03/10 13:57:35     12] Not identified MBFF number: 0
[03/10 13:57:35     12] Number of sequential cells which are not FFs: 104
[03/10 13:57:35     12] 
[03/10 13:57:35     12] Total number of combinational cells: 492
[03/10 13:57:35     12] Total number of sequential cells: 303
[03/10 13:57:35     12] Total number of tristate cells: 11
[03/10 13:57:35     12] Total number of level shifter cells: 0
[03/10 13:57:35     12] Total number of power gating cells: 0
[03/10 13:57:35     12] Total number of isolation cells: 0
[03/10 13:57:35     12] Total number of power switch cells: 0
[03/10 13:57:35     12] Total number of pulse generator cells: 0
[03/10 13:57:35     12] Total number of always on buffers: 0
[03/10 13:57:35     12] Total number of retention cells: 0
[03/10 13:57:35     12] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/10 13:57:35     12] Total number of usable buffers: 18
[03/10 13:57:35     12] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/10 13:57:35     12] Total number of unusable buffers: 9
[03/10 13:57:35     12] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/10 13:57:35     12] Total number of usable inverters: 18
[03/10 13:57:35     12] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/10 13:57:35     12] Total number of unusable inverters: 9
[03/10 13:57:35     12] List of identified usable delay cells:
[03/10 13:57:35     12] Total number of identified usable delay cells: 0
[03/10 13:57:35     12] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/10 13:57:35     12] Total number of identified unusable delay cells: 9
[03/10 13:57:35     12] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 13:57:35     12] 
[03/10 13:57:35     12] *** Summary of all messages that are not suppressed in this session:
[03/10 13:57:35     12] Severity  ID               Count  Summary                                  
[03/10 13:57:35     12] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/10 13:57:35     12] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/10 13:57:35     12] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/10 13:57:35     12] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/10 13:57:35     12] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/10 13:57:35     12] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/10 13:57:35     12] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/10 13:57:35     12] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/10 13:57:35     12] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/10 13:57:35     12] *** Message Summary: 1633 warning(s), 2 error(s)
[03/10 13:57:35     12] 
[03/10 13:57:35     12] <CMD> set_interactive_constraint_modes {CON}
[03/10 13:57:35     12] <CMD> setDesignMode -process 65
[03/10 13:57:35     12] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/10 13:57:35     12] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/10 13:57:35     12] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/10 13:57:35     12] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/10 13:57:35     12] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/10 13:57:35     12] Updating process node dependent CCOpt properties for the 65nm process node.
[03/10 13:57:40     13] <CMD> restoreDesign /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat mac_array
[03/10 13:57:40     13] exclude_path_collection 0
[03/10 13:57:40     13] Resetting process node dependent CCOpt properties.
[03/10 13:57:40     13] Reset to color id 0 for genblk1_0__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id0) and all their descendants.
[03/10 13:57:40     13] Reset to color id 0 for genblk1_1__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id1) and all their descendants.
[03/10 13:57:40     13] Reset to color id 0 for genblk1_2__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id2) and all their descendants.
[03/10 13:57:40     13] Reset to color id 0 for genblk1_3__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id3) and all their descendants.
[03/10 13:57:40     13] Reset to color id 0 for genblk1_4__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id4) and all their descendants.
[03/10 13:57:40     13] Reset to color id 0 for genblk1_5__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id5) and all their descendants.
[03/10 13:57:40     13] Reset to color id 0 for genblk1_6__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id6) and all their descendants.
[03/10 13:57:40     13] Reset to color id 0 for genblk1_7__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id7) and all their descendants.
[03/10 13:57:40     13] Free PSO.
[03/10 13:57:40     13] Reset cap table.
[03/10 13:57:40     13] Cleaning up the current multi-corner RC extraction setup.
[03/10 13:57:40     13] Resetting process node dependent CCOpt properties.
[03/10 13:57:40     13] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/10 13:57:40     13] 
[03/10 13:57:40     13] **ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
[03/10 13:57:40     13] Set DBUPerIGU to 1000.
[03/10 13:57:40     13] Set net toggle Scale Factor to 1.00
[03/10 13:57:40     13] Set Shrink Factor to 1.00000
[03/10 13:57:41     13] Set net toggle Scale Factor to 1.00
[03/10 13:57:41     13] Set Shrink Factor to 1.00000
[03/10 13:57:41     13] Set net toggle Scale Factor to 1.00
[03/10 13:57:41     13] Set Shrink Factor to 1.00000
[03/10 13:57:41     13] 
[03/10 13:57:41     13] *** Memory Usage v#1 (Current mem = 818.586M, initial mem = 149.258M) ***
[03/10 13:57:41     13] 
[03/10 13:57:41     13] 
[03/10 13:57:41     13] Info (SM2C): Status of key globals:
[03/10 13:57:41     13] 	 MMMC-by-default flow     : 1
[03/10 13:57:41     13] 	 Default MMMC objs envvar : 0
[03/10 13:57:41     13] 	 Data portability         : 0
[03/10 13:57:41     13] 	 MMMC PV Emulation        : 0
[03/10 13:57:41     13] 	 MMMC debug               : 0
[03/10 13:57:41     13] 	 Init_Design flow         : 1
[03/10 13:57:41     13] 
[03/10 13:57:41     13] 
[03/10 13:57:41     13] 	 CTE SM2C global          : false
[03/10 13:57:41     13] 	 Reporting view filter    : false
[03/10 13:57:41     13] Set Default Input Pin Transition as 0.1 ps.
[03/10 13:57:41     13] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/10 13:57:41     13] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/10 13:57:41     13] 
[03/10 13:57:41     13] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/10 13:57:41     13] 
[03/10 13:57:41     13] Loading LEF file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/10 13:57:41     13] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/10 13:57:41     13] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/10 13:57:41     13] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/10 13:57:41     13] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/10 13:57:41     13] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/10 13:57:41     13] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/10 13:57:41     13] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/10 13:57:41     13] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/10 13:57:41     13] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/10 13:57:41     13] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/10 13:57:41     13] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/10 13:57:41     13] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/10 13:57:41     13] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/10 13:57:41     13] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/10 13:57:41     13] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/10 13:57:41     13] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/10 13:57:41     13] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/10 13:57:41     13] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/10 13:57:41     13] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/10 13:57:41     13] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 13:57:41     13] The LEF parser will ignore this statement.
[03/10 13:57:41     13] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/10 13:57:41     13] Set DBUPerIGU to M2 pitch 400.
[03/10 13:57:41     14] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/10 13:57:41     14] Type 'man IMPLF-200' for more detail.
[03/10 13:57:41     14] 
[03/10 13:57:41     14] viaInitial starts at Mon Mar 10 13:57:41 2025
viaInitial ends at Mon Mar 10 13:57:41 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/viewDefinition.tcl
[03/10 13:57:41     14] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/10 13:57:42     15] Read 811 cells in library 'tcbn65gpluswc' 
[03/10 13:57:42     15] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/10 13:57:43     16] Read 811 cells in library 'tcbn65gplusbc' 
[03/10 13:57:43     16] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.27min, fe_real=0.43min, fe_mem=688.1M) ***
[03/10 13:57:43     16] *** Begin netlist parsing (mem=688.1M) ***
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 13:57:43     16] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/10 13:57:43     16] To increase the message display limit, refer to the product command reference manual.
[03/10 13:57:43     16] Created 811 new cells from 2 timing libraries.
[03/10 13:57:43     16] Reading netlist ...
[03/10 13:57:43     16] Backslashed names will retain backslash and a trailing blank character.
[03/10 13:57:43     16] Reading verilog netlist '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.v.gz'
[03/10 13:57:43     16] 
[03/10 13:57:43     16] *** Memory Usage v#1 (Current mem = 688.113M, initial mem = 149.258M) ***
[03/10 13:57:43     16] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=688.1M) ***
[03/10 13:57:43     16] Set top cell to mac_array.
[03/10 13:57:44     16] Hooked 1622 DB cells to tlib cells.
[03/10 13:57:44     16] Starting recursive module instantiation check.
[03/10 13:57:44     16] No recursion found.
[03/10 13:57:44     16] Building hierarchical netlist for Cell mac_array ...
[03/10 13:57:44     16] *** Netlist is unique.
[03/10 13:57:44     16] ** info: there are 1674 modules.
[03/10 13:57:44     16] ** info: there are 27706 stdCell insts.
[03/10 13:57:44     16] 
[03/10 13:57:44     16] *** Memory Usage v#1 (Current mem = 728.625M, initial mem = 149.258M) ***
[03/10 13:57:44     16] *info: set bottom ioPad orient R0
[03/10 13:57:44     16] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 13:57:44     16] Type 'man IMPFP-3961' for more detail.
[03/10 13:57:44     16] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 13:57:44     16] Type 'man IMPFP-3961' for more detail.
[03/10 13:57:44     16] Set Default Net Delay as 1000 ps.
[03/10 13:57:44     16] Set Default Net Load as 0.5 pF. 
[03/10 13:57:44     16] Set Default Input Pin Transition as 0.1 ps.
[03/10 13:57:44     16] Loading preference file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/gui.pref.tcl ...
[03/10 13:57:44     16] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/10 13:57:44     16] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/10 13:57:44     16] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/10 13:57:44     16] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/10 13:57:44     16] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/10 13:57:44     16] Updating process node dependent CCOpt properties for the 65nm process node.
[03/10 13:57:44     16] Stripe will break at block ring.
[03/10 13:57:44     16] **WARN: analysis view BC_VIEW not found, use default_view_setup
[03/10 13:57:44     17] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/10 13:57:44     17] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/10 13:57:44     17] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 13:57:44     17] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 13:57:44     17] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 13:57:44     17] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 13:57:44     17] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/10 13:57:44     17] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 13:57:44     17] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 13:57:44     17] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 13:57:44     17] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 13:57:44     17] Importing multi-corner RC tables ... 
[03/10 13:57:44     17] Summary of Active RC-Corners : 
[03/10 13:57:44     17]  
[03/10 13:57:44     17]  Analysis View: WC_VIEW
[03/10 13:57:44     17]     RC-Corner Name        : Cmax
[03/10 13:57:44     17]     RC-Corner Index       : 0
[03/10 13:57:44     17]     RC-Corner Temperature : 125 Celsius
[03/10 13:57:44     17]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/10 13:57:44     17]     RC-Corner PreRoute Res Factor         : 1
[03/10 13:57:44     17]     RC-Corner PreRoute Cap Factor         : 1
[03/10 13:57:44     17]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 13:57:44     17]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 13:57:44     17]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 13:57:44     17]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 13:57:44     17]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 13:57:44     17]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 13:57:44     17]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 13:57:44     17]  
[03/10 13:57:44     17]  Analysis View: BC_VIEW
[03/10 13:57:44     17]     RC-Corner Name        : Cmin
[03/10 13:57:44     17]     RC-Corner Index       : 1
[03/10 13:57:44     17]     RC-Corner Temperature : -40 Celsius
[03/10 13:57:44     17]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/10 13:57:44     17]     RC-Corner PreRoute Res Factor         : 1
[03/10 13:57:44     17]     RC-Corner PreRoute Cap Factor         : 1
[03/10 13:57:44     17]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 13:57:44     17]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 13:57:44     17]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 13:57:44     17]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 13:57:44     17]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 13:57:44     17]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 13:57:44     17]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 13:57:44     17] *Info: initialize multi-corner CTS.
[03/10 13:57:44     17] Reading timing constraints file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mmmc/modes/CON/CON.sdc' ...
[03/10 13:57:44     17] Current (total cpu=0:00:17.4, real=0:00:27.0, peak res=446.5M, current mem=865.5M)
[03/10 13:57:44     17] INFO (CTE): Constraints read successfully.
[03/10 13:57:44     17] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=456.5M, current mem=876.7M)
[03/10 13:57:44     17] Current (total cpu=0:00:17.5, real=0:00:27.0, peak res=456.5M, current mem=876.7M)
[03/10 13:57:45     17] Summary for sequential cells idenfication: 
[03/10 13:57:45     17] Identified SBFF number: 199
[03/10 13:57:45     17] Identified MBFF number: 0
[03/10 13:57:45     17] Not identified SBFF number: 0
[03/10 13:57:45     17] Not identified MBFF number: 0
[03/10 13:57:45     17] Number of sequential cells which are not FFs: 104
[03/10 13:57:45     17] 
[03/10 13:57:45     17] Total number of combinational cells: 492
[03/10 13:57:45     17] Total number of sequential cells: 303
[03/10 13:57:45     17] Total number of tristate cells: 11
[03/10 13:57:45     17] Total number of level shifter cells: 0
[03/10 13:57:45     17] Total number of power gating cells: 0
[03/10 13:57:45     17] Total number of isolation cells: 0
[03/10 13:57:45     17] Total number of power switch cells: 0
[03/10 13:57:45     17] Total number of pulse generator cells: 0
[03/10 13:57:45     17] Total number of always on buffers: 0
[03/10 13:57:45     17] Total number of retention cells: 0
[03/10 13:57:45     17] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/10 13:57:45     17] Total number of usable buffers: 18
[03/10 13:57:45     17] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/10 13:57:45     17] Total number of unusable buffers: 9
[03/10 13:57:45     17] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/10 13:57:45     17] Total number of usable inverters: 18
[03/10 13:57:45     17] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/10 13:57:45     17] Total number of unusable inverters: 9
[03/10 13:57:45     17] List of identified usable delay cells:
[03/10 13:57:45     17] Total number of identified usable delay cells: 0
[03/10 13:57:45     17] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/10 13:57:45     17] Total number of identified unusable delay cells: 9
[03/10 13:57:45     17] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AN2D1
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AN2D1
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AN2D2
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AN2D2
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AN2D4
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AN2D4
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AN2D8
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AN2D8
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AN2XD1
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AN2XD1
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AN3D2
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AN3D2
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AN3D4
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AN3D4
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AN3D8
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AN3D8
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AN3XD1
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AN3XD1
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AN4D2
[03/10 13:57:45     17] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
[03/10 13:57:45     17] Type 'man IMPOPT-3058' for more detail.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AN4D2
[03/10 13:57:45     17] **WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
[03/10 13:57:45     17] To increase the message display limit, refer to the product command reference manual.
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AN4D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AN4D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AN4D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AN4D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AN4XD1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AN4XD1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AO211D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AO211D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AO21D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AO21D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AO21D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AO21D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AO221D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AO221D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AO221D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AO221D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AO222D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AO222D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AO22D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AO22D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AO31D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AO31D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AO32D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AO32D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AO32D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AO32D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AO33D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AO33D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AO33D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AO33D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AOI211D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AOI211D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AOI211D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AOI211D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AOI21D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AOI21D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AOI21D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AOI21D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AOI21D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AOI21D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AOI221D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AOI221D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AOI222D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AOI222D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AOI22D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AOI22D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AOI22D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AOI22D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AOI31D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AOI31D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AOI31D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AOI31D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AOI32D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AOI32D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/AOI33D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/AOI33D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/BENCD1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/BENCD1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/BMLD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/BMLD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/BUFFD1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/BUFFD1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/BUFFD12
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/BUFFD12
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/BUFFD16
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/BUFFD16
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/BUFFD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/BUFFD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/BUFFD3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/BUFFD3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/BUFFD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/BUFFD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/BUFFD6
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/BUFFD6
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/BUFFD8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/BUFFD8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/BUFTD12
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/BUFTD12
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/BUFTD16
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/BUFTD16
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/BUFTD6
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/BUFTD6
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/BUFTD8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/BUFTD8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKBD1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKBD1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKBD12
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKBD12
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKBD16
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKBD16
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKBD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKBD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKBD3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKBD3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKBD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKBD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKBD6
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKBD6
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKBD8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKBD8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD12
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD12
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD16
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD16
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD6
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD6
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD12
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD12
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD16
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD16
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKND12
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKND12
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKND16
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKND16
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKND2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKND2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKND2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKND2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKND2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKND2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKND2D3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKND2D3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKND2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKND2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKND2D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKND2D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKND3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKND3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKND6
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKND6
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKND8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKND8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFCSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFCSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFKCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFKCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFKCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFKCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFKCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFKCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFKSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFKSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFNCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFNCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFNCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFNCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFNSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFNSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFXD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFXD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/DFXQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/DFXQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/EDFCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/EDFCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/EDFCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/EDFCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/EDFD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/EDFD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/EDFKCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/EDFKCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/EDFKCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/EDFKCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/EDFQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/EDFQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/FA1D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/FA1D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/FA1D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/FA1D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/HA1D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/HA1D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/HA1D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/HA1D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IAO21D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IAO21D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IAO21D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IAO21D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IAO22D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IAO22D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IAO22D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IAO22D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IIND4D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IIND4D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IIND4D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IIND4D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IINR4D0
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IINR4D0
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IND2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IND2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IND2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IND2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IND3D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IND3D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IND3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IND3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IND4D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IND4D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/INR2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/INR2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/INR2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/INR2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/INR3D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/INR3D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/INR3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/INR3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/INR4D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/INR4D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/INVD12
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/INVD12
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/INVD16
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/INVD16
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/INVD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/INVD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/INVD3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/INVD3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/INVD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/INVD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/INVD6
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/INVD6
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/INVD8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/INVD8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IOA21D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IOA21D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IOA21D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IOA21D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IOA22D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IOA22D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/IOA22D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/IOA22D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCND2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCND2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCSND2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCSND2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHSNDD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHSNDD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHSNDQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHSNDQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LHSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LHSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LNCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LNCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LNCNDD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LNCNDD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LNCNDQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LNCNDQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LNCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LNCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LNCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LNCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LNCSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LNCSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LNSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LNSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LNSNDD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LNSNDD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LNSNDQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LNSNDQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/LNSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/LNSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/MAOI22D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/MAOI22D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/MOAI22D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/MOAI22D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/MUX2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/MUX2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/MUX2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/MUX2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/MUX2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/MUX2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/MUX2ND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/MUX2ND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/MUX3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/MUX3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/MUX3ND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/MUX3ND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/MUX4D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/MUX4D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/MUX4D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/MUX4D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/ND2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/ND2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/ND2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/ND2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/ND2D3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/ND2D3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/ND2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/ND2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/ND2D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/ND2D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/ND3D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/ND3D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/ND3D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/ND3D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/ND3D3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/ND3D3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/ND3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/ND3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/ND3D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/ND3D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/ND4D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/ND4D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/NR2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/NR2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/NR2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/NR2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/NR2D3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/NR2D3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/NR2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/NR2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/NR2D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/NR2D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/NR3D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/NR3D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/NR3D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/NR3D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/NR3D3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/NR3D3
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/NR3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/NR3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/NR3D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/NR3D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/NR4D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/NR4D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OA211D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OA211D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OA21D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OA21D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OA221D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OA221D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OA221D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OA221D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OA222D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OA222D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OA22D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OA22D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OA31D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OA31D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OA32D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OA32D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OA32D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OA32D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OA33D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OA33D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OAI211D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OAI211D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OAI211D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OAI211D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OAI21D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OAI21D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OAI21D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OAI21D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OAI21D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OAI21D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OAI221D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OAI221D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OAI222D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OAI222D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OAI22D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OAI22D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OAI22D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OAI22D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OAI31D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OAI31D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OAI31D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OAI31D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OAI32D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OAI32D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OAI33D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OAI33D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OR2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OR2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OR2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OR2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OR2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OR2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OR2D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OR2D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OR2XD1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OR2XD1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OR3D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OR3D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OR3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OR3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OR3D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OR3D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OR3XD1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OR3XD1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OR4D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OR4D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OR4D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OR4D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/OR4D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/OR4D8
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFCSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFCSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFKCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFKCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFKCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFKCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFKSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFKSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFKSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFKSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFNCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFNCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFNCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFNCSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFND2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFND2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFQD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFQD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFQND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFQND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFSND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFXD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFXD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SDFXQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SDFXQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SEDFCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SEDFCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SEDFCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SEDFCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SEDFD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SEDFD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCNQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SEDFQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SEDFQD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SEDFQND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SEDFQND4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SEDFQNXD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SEDFQNXD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SEDFQXD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SEDFQXD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/SEDFXD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/SEDFXD4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/XNR2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/XNR2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/XNR2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/XNR2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/XNR2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/XNR2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/XNR3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/XNR3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/XNR4D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/XNR4D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/XOR2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/XOR2D1
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/XOR2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/XOR2D2
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/XOR2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/XOR2D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/XOR3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/XOR3D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gplusbc/XOR4D4
[03/10 13:57:45     17]  Setting dont_use false for cell tcbn65gpluswc/XOR4D4
[03/10 13:57:45     17] Reading floorplan file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.fp.gz (mem = 887.7M).
[03/10 13:57:45     17] *info: reset 29006 existing net BottomPreferredLayer and AvoidDetour
[03/10 13:57:45     17] Deleting old partition specification.
[03/10 13:57:45     17] Set FPlanBox to (0 0 872800 868000)
[03/10 13:57:45     17]  ... processed partition successfully.
[03/10 13:57:45     17] There are 64 nets with bottomPreferredRoutingLayer being set
[03/10 13:57:45     17] Extracting standard cell pins and blockage ...... 
[03/10 13:57:45     17] Pin and blockage extraction finished
[03/10 13:57:45     17] *** End loading floorplan (cpu = 0:00:00.1, mem = 887.7M) ***
[03/10 13:57:45     17] *** Checked 2 GNC rules.
[03/10 13:57:45     17] *** applyConnectGlobalNets disabled.
[03/10 13:57:45     17] Reading placement file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.place.gz.
[03/10 13:57:45     17] ** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.place.gz" ...
[03/10 13:57:45     17] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=888.7M) ***
[03/10 13:57:45     17] Total net length = 3.577e+05 (1.792e+05 1.785e+05) (ext = 4.648e+04)
[03/10 13:57:45     17] *** Checked 2 GNC rules.
[03/10 13:57:45     17] *** Applying global-net connections...
[03/10 13:57:45     17] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 13:57:45     17] Reading routing file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.route.gz.
[03/10 13:57:45     17] Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Mon Mar 10 13:54:28 2025 Format: 15.2) ...
[03/10 13:57:45     17] Suppress "**WARN ..." messages.
[03/10 13:57:45     17] routingBox: (0 0) (872800 868000)
[03/10 13:57:45     17] coreBox:    (20000 20000) (852800 848000)
[03/10 13:57:45     17] Un-suppress "**WARN ..." messages.
[03/10 13:57:45     18] *** Total 28917 nets are successfully restored.
[03/10 13:57:45     18] *** Completed restoreRoute (cpu=0:00:00.3 real=0:00:00.0 mem=917.1M) ***
[03/10 13:57:45     18] Reading DEF file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.def.gz', current time is Mon Mar 10 13:57:45 2025 ...
[03/10 13:57:45     18] --- DIVIDERCHAR '/'
[03/10 13:57:45     18] --- UnitsPerDBU = 1.0000
[03/10 13:57:45     18] Extracting macro/IO cell pins and blockage ...... 
[03/10 13:57:45     18] Pin and blockage extraction finished
[03/10 13:57:45     18] DEF file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.def.gz' is parsed, current time is Mon Mar 10 13:57:45 2025.
[03/10 13:57:45     18] Set Default Input Pin Transition as 0.1 ps.
[03/10 13:57:45     18] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/10 13:57:46     18] Updating RC grid for preRoute extraction ...
[03/10 13:57:46     18] Initializing multi-corner capacitance tables ... 
[03/10 13:57:46     18] Initializing multi-corner resistance tables ...
[03/10 13:57:46     18] Loading rc congestion map /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.congmap.gz ...
[03/10 13:57:46     18] 
[03/10 13:57:46     18] *** Summary of all messages that are not suppressed in this session:
[03/10 13:57:46     18] Severity  ID               Count  Summary                                  
[03/10 13:57:46     18] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/10 13:57:46     18] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/10 13:57:46     18] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/10 13:57:46     18] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/10 13:57:46     18] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/10 13:57:46     18] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/10 13:57:46     18] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/10 13:57:46     18] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[03/10 13:57:46     18] ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
[03/10 13:57:46     18] ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
[03/10 13:57:46     18] *** Message Summary: 2231 warning(s), 4 error(s)
[03/10 13:57:46     18] 
[03/10 13:57:53     19] <CMD> addFiller -cell {FILL1 FILL2 DCAP DCAP4 DCAP16 DCAP32 DCAP64}
[03/10 13:57:53     19] #spOpts: N=65 
[03/10 13:57:53     19] Core basic site is core
[03/10 13:57:53     19]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/10 13:57:53     19] Estimated cell power/ground rail width = 0.365 um
[03/10 13:57:53     19] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 13:57:53     20] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[03/10 13:57:54     20] *INFO: Adding fillers to top-module.
[03/10 13:57:54     20] *INFO:   Added 464 filler insts (cell DCAP64 / prefix FILLER).
[03/10 13:57:54     20] *INFO:   Added 516 filler insts (cell DCAP32 / prefix FILLER).
[03/10 13:57:54     20] *INFO:   Added 2378 filler insts (cell DCAP16 / prefix FILLER).
[03/10 13:57:54     20] *INFO:   Added 21553 filler insts (cell DCAP4 / prefix FILLER).
[03/10 13:57:54     20] *INFO:   Added 4814 filler insts (cell DCAP / prefix FILLER).
[03/10 13:57:54     20] *INFO:   Added 4866 filler insts (cell FILL2 / prefix FILLER).
[03/10 13:57:54     20] *INFO:   Added 5411 filler insts (cell FILL1 / prefix FILLER).
[03/10 13:57:54     20] *INFO: Total 40002 filler insts added - prefix FILLER (CPU: 0:00:00.8).
[03/10 13:57:54     20] For 40002 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 13:57:54     20] For 67708 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 13:57:57     21] <CMD> set_ccopt_property -update_io_latency false
[03/10 13:57:57     21] <CMD> create_ccopt_clock_tree_spec -file ./constraints/mac_array.ccopt
[03/10 13:57:57     21] Creating clock tree spec for modes (timing configs): CON
[03/10 13:57:57     21] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/10 13:57:57     21] Summary for sequential cells idenfication: 
[03/10 13:57:57     21] Identified SBFF number: 199
[03/10 13:57:57     21] Identified MBFF number: 0
[03/10 13:57:57     21] Not identified SBFF number: 0
[03/10 13:57:57     21] Not identified MBFF number: 0
[03/10 13:57:57     21] Number of sequential cells which are not FFs: 104
[03/10 13:57:57     21] 
[03/10 13:57:57     22] Analyzing clock structure... 
[03/10 13:57:58     22] Analyzing clock structure done.
[03/10 13:57:58     22] Wrote: ./constraints/mac_array.ccopt
[03/10 13:57:58     22] <CMD> ccopt_design
[03/10 13:57:58     22] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/10 13:57:58     22] (ccopt_design): create_ccopt_clock_tree_spec
[03/10 13:57:58     22] Creating clock tree spec for modes (timing configs): CON
[03/10 13:57:58     22] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/10 13:57:58     23] Analyzing clock structure... 
[03/10 13:57:59     23] Analyzing clock structure done.
[03/10 13:57:59     23] Extracting original clock gating for clk... 
[03/10 13:57:59     23]   clock_tree clk contains 3376 sinks and 0 clock gates.
[03/10 13:57:59     23]   Extraction for clk complete.
[03/10 13:57:59     23] Extracting original clock gating for clk done.
[03/10 13:57:59     23] Checking clock tree convergence... 
[03/10 13:57:59     23] Checking clock tree convergence done.
[03/10 13:57:59     23] Preferred extra space for top nets is 0
[03/10 13:57:59     23] Preferred extra space for trunk nets is 1
[03/10 13:57:59     23] Preferred extra space for leaf nets is 1
[03/10 13:57:59     23] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/10 13:57:59     23] Set place::cacheFPlanSiteMark to 1
[03/10 13:57:59     23] Using CCOpt effort low.
[03/10 13:57:59     23] #spOpts: N=65 
[03/10 13:57:59     23] Core basic site is core
[03/10 13:57:59     23] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 13:57:59     23] Begin checking placement ... (start mem=1009.3M, init mem=1009.3M)
[03/10 13:57:59     23] *info: Placed = 67708         
[03/10 13:57:59     23] *info: Unplaced = 0           
[03/10 13:57:59     23] Placement Density:100.00%(172390/172390)
[03/10 13:57:59     23] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1009.3M)
[03/10 13:57:59     23] Validating CTS configuration... 
[03/10 13:57:59     23]   Non-default CCOpt properties:
[03/10 13:57:59     23]   preferred_extra_space is set for at least one key
[03/10 13:57:59     23]   route_type is set for at least one key
[03/10 13:57:59     23]   update_io_latency: 0 (default: true)
[03/10 13:57:59     23] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/10 13:57:59     23] #spOpts: N=65 
[03/10 13:57:59     23] Core basic site is core
[03/10 13:57:59     23] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 13:57:59     23]   Route type trimming info:
[03/10 13:57:59     23]     No route type modifications were made.
[03/10 13:57:59     23]   Clock tree balancer configuration for clock_tree clk:
[03/10 13:57:59     23]   Non-default CCOpt properties for clock tree clk:
[03/10 13:57:59     23]     route_type (leaf): default_route_type_leaf (default: default)
[03/10 13:57:59     23]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/10 13:57:59     23]     route_type (top): default_route_type_nonleaf (default: default)
[03/10 13:57:59     23]   For power_domain auto-default and effective power_domain auto-default:
[03/10 13:57:59     23]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/10 13:57:59     23]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/10 13:57:59     23]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/10 13:57:59     23]     Unblocked area available for placement of any clock cells in power_domain auto-default: 189397.600um^2
[03/10 13:57:59     23]   Top Routing info:
[03/10 13:57:59     23]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 13:57:59     23]     Unshielded; Mask Constraint: 0.
[03/10 13:57:59     23]   Trunk Routing info:
[03/10 13:57:59     23]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 13:57:59     23]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 13:57:59     23]   Leaf Routing info:
[03/10 13:57:59     23]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/10 13:57:59     23]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 13:57:59     23]   Rebuilding timing graph... 
[03/10 13:58:00     24]   Rebuilding timing graph done.
[03/10 13:58:01     25]   For timing_corner WC:setup, late:
[03/10 13:58:01     25]     Slew time target (leaf):    0.105ns
[03/10 13:58:01     25]     Slew time target (trunk):   0.105ns
[03/10 13:58:01     25]     Slew time target (top):     0.105ns
[03/10 13:58:01     25]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/10 13:58:01     25]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/10 13:58:01     25]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/10 13:58:01     25]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/10 13:58:01     25]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/10 13:58:01     25]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/10 13:58:01     25]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/10 13:58:01     25]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/10 13:58:01     25]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/10 13:58:01     25]   Clock tree balancer configuration for skew_group clk/CON:
[03/10 13:58:01     25]     Sources:                     pin clk
[03/10 13:58:01     25]     Total number of sinks:       3376
[03/10 13:58:01     25]     Delay constrained sinks:     3376
[03/10 13:58:01     25]     Non-leaf sinks:              0
[03/10 13:58:01     25]     Ignore pins:                 0
[03/10 13:58:01     25]    Timing corner WC:setup.late:
[03/10 13:58:01     25]     Skew target:                 0.057ns
[03/10 13:58:01     25] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 13:58:01     25] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 13:58:01     25] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 13:58:01     25]   
[03/10 13:58:01     25]   Via Selection for Estimated Routes (rule default):
[03/10 13:58:01     25]   
[03/10 13:58:01     25]   --------------------------------------------------------------
[03/10 13:58:01     25]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/10 13:58:01     25]   Range                  (Ohm)    (fF)     (fs)     Only
[03/10 13:58:01     25]   --------------------------------------------------------------
[03/10 13:58:01     25]   M1-M2    VIA12_1cut    1.500    0.032    0.047    false
[03/10 13:58:01     25]   M2-M3    VIA23_1cut    1.500    0.030    0.046    false
[03/10 13:58:01     25]   M3-M4    VIA34_1cut    1.500    0.030    0.046    false
[03/10 13:58:01     25]   M4-M5    VIA45_1cut    1.500    0.030    0.046    false
[03/10 13:58:01     25]   M5-M6    VIA56_1cut    1.500    0.028    0.043    false
[03/10 13:58:01     25]   M6-M7    VIA67_1cut    0.220    0.099    0.022    false
[03/10 13:58:01     25]   M7-M8    VIA78_1cut    0.220    0.119    0.026    false
[03/10 13:58:01     25]   --------------------------------------------------------------
[03/10 13:58:01     25]   
[03/10 13:58:01     25] Validating CTS configuration done.
[03/10 13:58:01     25] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/10 13:58:01     25]  * CCOpt property update_io_latency is false
[03/10 13:58:01     25] 
[03/10 13:58:01     25] All good
[03/10 13:58:01     26] Executing ccopt post-processing.
[03/10 13:58:01     26] Synthesizing clock trees with CCOpt...
[03/10 13:58:01     26] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/10 13:58:01     26] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 13:58:01     26] (I)       Reading DB...
[03/10 13:58:02     26] (I)       congestionReportName   : 
[03/10 13:58:02     26] (I)       buildTerm2TermWires    : 1
[03/10 13:58:02     26] (I)       doTrackAssignment      : 1
[03/10 13:58:02     26] (I)       dumpBookshelfFiles     : 0
[03/10 13:58:02     26] (I)       numThreads             : 1
[03/10 13:58:02     26] [NR-eagl] honorMsvRouteConstraint: false
[03/10 13:58:02     26] (I)       honorPin               : false
[03/10 13:58:02     26] (I)       honorPinGuide          : true
[03/10 13:58:02     26] (I)       honorPartition         : false
[03/10 13:58:02     26] (I)       allowPartitionCrossover: false
[03/10 13:58:02     26] (I)       honorSingleEntry       : true
[03/10 13:58:02     26] (I)       honorSingleEntryStrong : true
[03/10 13:58:02     26] (I)       handleViaSpacingRule   : false
[03/10 13:58:02     26] (I)       PDConstraint           : none
[03/10 13:58:02     26] (I)       expBetterNDRHandling   : false
[03/10 13:58:02     26] [NR-eagl] honorClockSpecNDR      : 0
[03/10 13:58:02     26] (I)       routingEffortLevel     : 3
[03/10 13:58:02     26] [NR-eagl] minRouteLayer          : 2
[03/10 13:58:02     26] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 13:58:02     26] (I)       numRowsPerGCell        : 1
[03/10 13:58:02     26] (I)       speedUpLargeDesign     : 0
[03/10 13:58:02     26] (I)       speedUpBlkViolationClean: 0
[03/10 13:58:02     26] (I)       multiThreadingTA       : 0
[03/10 13:58:02     26] (I)       blockedPinEscape       : 1
[03/10 13:58:02     26] (I)       blkAwareLayerSwitching : 0
[03/10 13:58:02     26] (I)       betterClockWireModeling: 1
[03/10 13:58:02     26] (I)       punchThroughDistance   : 500.00
[03/10 13:58:02     26] (I)       scenicBound            : 1.15
[03/10 13:58:02     26] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 13:58:02     26] (I)       source-to-sink ratio   : 0.00
[03/10 13:58:02     26] (I)       targetCongestionRatioH : 1.00
[03/10 13:58:02     26] (I)       targetCongestionRatioV : 1.00
[03/10 13:58:02     26] (I)       layerCongestionRatio   : 0.70
[03/10 13:58:02     26] (I)       m1CongestionRatio      : 0.10
[03/10 13:58:02     26] (I)       m2m3CongestionRatio    : 0.70
[03/10 13:58:02     26] (I)       localRouteEffort       : 1.00
[03/10 13:58:02     26] (I)       numSitesBlockedByOneVia: 8.00
[03/10 13:58:02     26] (I)       supplyScaleFactorH     : 1.00
[03/10 13:58:02     26] (I)       supplyScaleFactorV     : 1.00
[03/10 13:58:02     26] (I)       highlight3DOverflowFactor: 0.00
[03/10 13:58:02     26] (I)       doubleCutViaModelingRatio: 0.00
[03/10 13:58:02     26] (I)       blockTrack             : 
[03/10 13:58:02     26] (I)       readTROption           : true
[03/10 13:58:02     26] (I)       extraSpacingBothSide   : false
[03/10 13:58:02     26] [NR-eagl] numTracksPerClockWire  : 0
[03/10 13:58:02     26] (I)       routeSelectedNetsOnly  : false
[03/10 13:58:02     26] (I)       before initializing RouteDB syMemory usage = 1185.4 MB
[03/10 13:58:02     26] (I)       starting read tracks
[03/10 13:58:02     26] (I)       build grid graph
[03/10 13:58:02     26] (I)       build grid graph start
[03/10 13:58:02     26] [NR-eagl] Layer1 has no routable track
[03/10 13:58:02     26] [NR-eagl] Layer2 has single uniform track structure
[03/10 13:58:02     26] [NR-eagl] Layer3 has single uniform track structure
[03/10 13:58:02     26] [NR-eagl] Layer4 has single uniform track structure
[03/10 13:58:02     26] [NR-eagl] Layer5 has single uniform track structure
[03/10 13:58:02     26] [NR-eagl] Layer6 has single uniform track structure
[03/10 13:58:02     26] [NR-eagl] Layer7 has single uniform track structure
[03/10 13:58:02     26] [NR-eagl] Layer8 has single uniform track structure
[03/10 13:58:02     26] (I)       build grid graph end
[03/10 13:58:02     26] (I)       Layer1   numNetMinLayer=28852
[03/10 13:58:02     26] (I)       Layer2   numNetMinLayer=0
[03/10 13:58:02     26] (I)       Layer3   numNetMinLayer=0
[03/10 13:58:02     26] (I)       Layer4   numNetMinLayer=0
[03/10 13:58:02     26] (I)       Layer5   numNetMinLayer=0
[03/10 13:58:02     26] (I)       Layer6   numNetMinLayer=0
[03/10 13:58:02     26] (I)       Layer7   numNetMinLayer=63
[03/10 13:58:02     26] (I)       Layer8   numNetMinLayer=0
[03/10 13:58:02     26] (I)       numViaLayers=7
[03/10 13:58:02     26] (I)       end build via table
[03/10 13:58:02     26] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7544 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 13:58:02     26] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 13:58:02     26] (I)       readDataFromPlaceDB
[03/10 13:58:02     26] (I)       Read net information..
[03/10 13:58:02     26] [NR-eagl] Read numTotalNets=28915  numIgnoredNets=0
[03/10 13:58:02     26] (I)       Read testcase time = 0.010 seconds
[03/10 13:58:02     26] 
[03/10 13:58:02     26] (I)       totalPins=92472  totalGlobalPin=88912 (96.15%)
[03/10 13:58:02     26] (I)       Model blockage into capacity
[03/10 13:58:02     26] (I)       Read numBlocks=7544  numPreroutedWires=0  numCapScreens=0
[03/10 13:58:02     26] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 13:58:02     26] (I)       blocked area on Layer2 : 44762137600  (5.91%)
[03/10 13:58:02     26] (I)       blocked area on Layer3 : 15062960000  (1.99%)
[03/10 13:58:02     26] (I)       blocked area on Layer4 : 118992248000  (15.71%)
[03/10 13:58:02     26] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 13:58:02     26] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 13:58:02     26] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 13:58:02     26] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 13:58:02     26] (I)       Modeling time = 0.010 seconds
[03/10 13:58:02     26] 
[03/10 13:58:02     26] (I)       Number of ignored nets = 0
[03/10 13:58:02     26] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 13:58:02     26] (I)       Number of clock nets = 1.  Ignored: No
[03/10 13:58:02     26] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 13:58:02     26] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 13:58:02     26] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 13:58:02     26] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 13:58:02     26] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 13:58:02     26] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 13:58:02     26] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 13:58:02     26] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 13:58:02     26] (I)       Before initializing earlyGlobalRoute syMemory usage = 1185.4 MB
[03/10 13:58:02     26] (I)       Layer1  viaCost=300.00
[03/10 13:58:02     26] (I)       Layer2  viaCost=100.00
[03/10 13:58:02     26] (I)       Layer3  viaCost=100.00
[03/10 13:58:02     26] (I)       Layer4  viaCost=100.00
[03/10 13:58:02     26] (I)       Layer5  viaCost=100.00
[03/10 13:58:02     26] (I)       Layer6  viaCost=200.00
[03/10 13:58:02     26] (I)       Layer7  viaCost=100.00
[03/10 13:58:02     26] (I)       ---------------------Grid Graph Info--------------------
[03/10 13:58:02     26] (I)       routing area        :  (0, 0) - (872800, 868000)
[03/10 13:58:02     26] (I)       core area           :  (20000, 20000) - (852800, 848000)
[03/10 13:58:02     26] (I)       Site Width          :   400  (dbu)
[03/10 13:58:02     26] (I)       Row Height          :  3600  (dbu)
[03/10 13:58:02     26] (I)       GCell Width         :  3600  (dbu)
[03/10 13:58:02     26] (I)       GCell Height        :  3600  (dbu)
[03/10 13:58:02     26] (I)       grid                :   242   241     8
[03/10 13:58:02     26] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 13:58:02     26] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 13:58:02     26] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 13:58:02     26] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 13:58:02     26] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 13:58:02     26] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 13:58:02     26] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 13:58:02     26] (I)       Total num of tracks :     0  2182  2169  2182  2169  2182   542   545
[03/10 13:58:02     26] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 13:58:02     26] (I)       --------------------------------------------------------
[03/10 13:58:02     26] 
[03/10 13:58:02     26] [NR-eagl] ============ Routing rule table ============
[03/10 13:58:02     26] [NR-eagl] Rule id 0. Nets 28915 
[03/10 13:58:02     26] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 13:58:02     26] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 13:58:02     26] [NR-eagl] ========================================
[03/10 13:58:02     26] [NR-eagl] 
[03/10 13:58:02     26] (I)       After initializing earlyGlobalRoute syMemory usage = 1185.4 MB
[03/10 13:58:02     26] (I)       Loading and dumping file time : 0.27 seconds
[03/10 13:58:02     26] (I)       ============= Initialization =============
[03/10 13:58:02     26] (I)       total 2D Cap : 262509 = (131164 H, 131345 V)
[03/10 13:58:02     26] [NR-eagl] Layer group 1: route 63 net(s) in layer range [7, 8]
[03/10 13:58:02     26] (I)       ============  Phase 1a Route ============
[03/10 13:58:02     26] (I)       Phase 1a runs 0.00 seconds
[03/10 13:58:02     26] (I)       Usage: 2460 = (962 H, 1498 V) = (0.73% H, 1.14% V) = (1.732e+03um H, 2.696e+03um V)
[03/10 13:58:02     26] (I)       
[03/10 13:58:02     26] (I)       ============  Phase 1b Route ============
[03/10 13:58:02     26] (I)       Usage: 2460 = (962 H, 1498 V) = (0.73% H, 1.14% V) = (1.732e+03um H, 2.696e+03um V)
[03/10 13:58:02     26] (I)       
[03/10 13:58:02     26] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.428000e+03um
[03/10 13:58:02     26] (I)       ============  Phase 1c Route ============
[03/10 13:58:02     26] (I)       Usage: 2460 = (962 H, 1498 V) = (0.73% H, 1.14% V) = (1.732e+03um H, 2.696e+03um V)
[03/10 13:58:02     26] (I)       
[03/10 13:58:02     26] (I)       ============  Phase 1d Route ============
[03/10 13:58:02     26] (I)       Usage: 2460 = (962 H, 1498 V) = (0.73% H, 1.14% V) = (1.732e+03um H, 2.696e+03um V)
[03/10 13:58:02     26] (I)       
[03/10 13:58:02     26] (I)       ============  Phase 1e Route ============
[03/10 13:58:02     26] (I)       Phase 1e runs 0.00 seconds
[03/10 13:58:02     26] (I)       Usage: 2460 = (962 H, 1498 V) = (0.73% H, 1.14% V) = (1.732e+03um H, 2.696e+03um V)
[03/10 13:58:02     26] (I)       
[03/10 13:58:02     26] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.428000e+03um
[03/10 13:58:02     26] [NR-eagl] 
[03/10 13:58:02     26] (I)       dpBasedLA: time=0.00  totalOF=102  totalVia=4794  totalWL=2460  total(Via+WL)=7254 
[03/10 13:58:02     26] (I)       total 2D Cap : 2755070 = (1166721 H, 1588349 V)
[03/10 13:58:02     26] [NR-eagl] Layer group 2: route 28852 net(s) in layer range [2, 8]
[03/10 13:58:02     26] (I)       ============  Phase 1a Route ============
[03/10 13:58:02     26] (I)       Phase 1a runs 0.06 seconds
[03/10 13:58:02     26] (I)       Usage: 219716 = (109709 H, 110007 V) = (9.40% H, 6.93% V) = (1.975e+05um H, 1.980e+05um V)
[03/10 13:58:02     26] (I)       
[03/10 13:58:02     26] (I)       ============  Phase 1b Route ============
[03/10 13:58:02     26] (I)       Usage: 219716 = (109709 H, 110007 V) = (9.40% H, 6.93% V) = (1.975e+05um H, 1.980e+05um V)
[03/10 13:58:02     26] (I)       
[03/10 13:58:02     26] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 3.910608e+05um
[03/10 13:58:02     26] (I)       ============  Phase 1c Route ============
[03/10 13:58:02     26] (I)       Usage: 219716 = (109709 H, 110007 V) = (9.40% H, 6.93% V) = (1.975e+05um H, 1.980e+05um V)
[03/10 13:58:02     26] (I)       
[03/10 13:58:02     26] (I)       ============  Phase 1d Route ============
[03/10 13:58:02     26] (I)       Usage: 219716 = (109709 H, 110007 V) = (9.40% H, 6.93% V) = (1.975e+05um H, 1.980e+05um V)
[03/10 13:58:02     26] (I)       
[03/10 13:58:02     26] (I)       ============  Phase 1e Route ============
[03/10 13:58:02     26] (I)       Phase 1e runs 0.00 seconds
[03/10 13:58:02     26] (I)       Usage: 219716 = (109709 H, 110007 V) = (9.40% H, 6.93% V) = (1.975e+05um H, 1.980e+05um V)
[03/10 13:58:02     26] (I)       
[03/10 13:58:02     26] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 3.910608e+05um
[03/10 13:58:02     26] [NR-eagl] 
[03/10 13:58:02     26] (I)       dpBasedLA: time=0.06  totalOF=914  totalVia=164542  totalWL=217255  total(Via+WL)=381797 
[03/10 13:58:02     26] (I)       ============  Phase 1l Route ============
[03/10 13:58:02     26] (I)       Total Global Routing Runtime: 0.25 seconds
[03/10 13:58:02     26] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 13:58:02     26] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 13:58:02     26] (I)       
[03/10 13:58:02     26] (I)       ============= track Assignment ============
[03/10 13:58:02     26] (I)       extract Global 3D Wires
[03/10 13:58:02     26] (I)       Extract Global WL : time=0.01
[03/10 13:58:02     26] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 13:58:02     26] (I)       Initialization real time=0.01 seconds
[03/10 13:58:02     26] (I)       Kernel real time=0.28 seconds
[03/10 13:58:02     26] (I)       End Greedy Track Assignment
[03/10 13:58:02     27] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 92220
[03/10 13:58:02     27] [NR-eagl] Layer2(M2)(V) length: 1.550424e+05um, number of vias: 125663
[03/10 13:58:02     27] [NR-eagl] Layer3(M3)(H) length: 1.755086e+05um, number of vias: 3773
[03/10 13:58:02     27] [NR-eagl] Layer4(M4)(V) length: 3.827484e+04um, number of vias: 1528
[03/10 13:58:02     27] [NR-eagl] Layer5(M5)(H) length: 2.515148e+04um, number of vias: 1155
[03/10 13:58:02     27] [NR-eagl] Layer6(M6)(V) length: 9.555255e+03um, number of vias: 647
[03/10 13:58:02     27] [NR-eagl] Layer7(M7)(H) length: 1.808700e+03um, number of vias: 684
[03/10 13:58:02     27] [NR-eagl] Layer8(M8)(V) length: 3.042000e+03um, number of vias: 0
[03/10 13:58:02     27] [NR-eagl] Total length: 4.083832e+05um, number of vias: 225670
[03/10 13:58:02     27] [NR-eagl] End Peak syMemory usage = 1143.1 MB
[03/10 13:58:02     27] [NR-eagl] Early Global Router Kernel+IO runtime : 1.00 seconds
[03/10 13:58:02     27] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/10 13:58:02     27] #spOpts: N=65 
[03/10 13:58:02     27] Core basic site is core
[03/10 13:58:02     27] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 13:58:02     27] Validating CTS configuration... 
[03/10 13:58:02     27]   Non-default CCOpt properties:
[03/10 13:58:02     27]   cts_merge_clock_gates is set for at least one key
[03/10 13:58:02     27]   cts_merge_clock_logic is set for at least one key
[03/10 13:58:02     27]   preferred_extra_space is set for at least one key
[03/10 13:58:02     27]   route_type is set for at least one key
[03/10 13:58:02     27]   update_io_latency: 0 (default: true)
[03/10 13:58:02     27]   Route type trimming info:
[03/10 13:58:02     27]     No route type modifications were made.
[03/10 13:58:02     27]   Clock tree balancer configuration for clock_tree clk:
[03/10 13:58:02     27]   Non-default CCOpt properties for clock tree clk:
[03/10 13:58:02     27]     cts_merge_clock_gates: true (default: false)
[03/10 13:58:02     27]     cts_merge_clock_logic: true (default: false)
[03/10 13:58:02     27]     route_type (leaf): default_route_type_leaf (default: default)
[03/10 13:58:02     27]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/10 13:58:02     27]     route_type (top): default_route_type_nonleaf (default: default)
[03/10 13:58:03     27]   For power_domain auto-default and effective power_domain auto-default:
[03/10 13:58:03     27]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/10 13:58:03     27]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/10 13:58:03     27]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/10 13:58:03     27]     Unblocked area available for placement of any clock cells in power_domain auto-default: 189397.600um^2
[03/10 13:58:03     27]   Top Routing info:
[03/10 13:58:03     27]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 13:58:03     27]     Unshielded; Mask Constraint: 0.
[03/10 13:58:03     27]   Trunk Routing info:
[03/10 13:58:03     27]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 13:58:03     27]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 13:58:03     27]   Leaf Routing info:
[03/10 13:58:03     27]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/10 13:58:03     27]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 13:58:03     27] Updating RC grid for preRoute extraction ...
[03/10 13:58:03     27] Initializing multi-corner capacitance tables ... 
[03/10 13:58:03     27] Initializing multi-corner resistance tables ...
[03/10 13:58:03     27]   Rebuilding timing graph... 
[03/10 13:58:03     27]   Rebuilding timing graph done.
[03/10 13:58:03     27]   For timing_corner WC:setup, late:
[03/10 13:58:03     27]     Slew time target (leaf):    0.105ns
[03/10 13:58:03     27]     Slew time target (trunk):   0.105ns
[03/10 13:58:03     27]     Slew time target (top):     0.105ns
[03/10 13:58:03     27]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/10 13:58:03     27]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/10 13:58:03     27]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/10 13:58:03     27]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/10 13:58:03     27]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/10 13:58:03     28]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/10 13:58:03     28]   Clock tree balancer configuration for skew_group clk/CON:
[03/10 13:58:03     28]     Sources:                     pin clk
[03/10 13:58:03     28]     Total number of sinks:       3376
[03/10 13:58:03     28]     Delay constrained sinks:     3376
[03/10 13:58:03     28]     Non-leaf sinks:              0
[03/10 13:58:03     28]     Ignore pins:                 0
[03/10 13:58:03     28]    Timing corner WC:setup.late:
[03/10 13:58:03     28]     Skew target:                 0.057ns
[03/10 13:58:03     28] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 13:58:03     28] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 13:58:03     28] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 13:58:03     28]   
[03/10 13:58:03     28]   Via Selection for Estimated Routes (rule default):
[03/10 13:58:03     28]   
[03/10 13:58:03     28]   ----------------------------------------------------------------
[03/10 13:58:03     28]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/10 13:58:03     28]   Range                    (Ohm)    (fF)     (fs)     Only
[03/10 13:58:03     28]   ----------------------------------------------------------------
[03/10 13:58:03     28]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/10 13:58:03     28]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/10 13:58:03     28]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/10 13:58:03     28]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/10 13:58:03     28]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/10 13:58:03     28]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/10 13:58:03     28]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/10 13:58:03     28]   ----------------------------------------------------------------
[03/10 13:58:03     28]   
[03/10 13:58:03     28] Validating CTS configuration done.
[03/10 13:58:03     28] Adding driver cell for primary IO roots...
[03/10 13:58:03     28] Maximizing clock DAG abstraction... 
[03/10 13:58:03     28] Maximizing clock DAG abstraction done.
[03/10 13:58:03     28] Synthesizing clock trees... #spOpts: N=65 
[03/10 13:58:04     28] 
[03/10 13:58:04     28]   Merging duplicate siblings in DAG... 
[03/10 13:58:04     28]     Resynthesising clock tree into netlist... 
[03/10 13:58:04     28]     Resynthesising clock tree into netlist done.
[03/10 13:58:04     28]     Summary of the merge of duplicate siblings
[03/10 13:58:04     28]     
[03/10 13:58:04     28]     ----------------------------------------------------------
[03/10 13:58:04     28]     Description                          Number of occurrences
[03/10 13:58:04     28]     ----------------------------------------------------------
[03/10 13:58:04     28]     Total clock gates                              0
[03/10 13:58:04     28]     Globally unique enables                        0
[03/10 13:58:04     28]     Potentially mergeable clock gates              0
[03/10 13:58:04     28]     Actually merged                                0
[03/10 13:58:04     28]     ----------------------------------------------------------
[03/10 13:58:04     28]     
[03/10 13:58:04     28]     
[03/10 13:58:04     28]     Disconnecting clock tree from netlist... 
[03/10 13:58:04     28]     Disconnecting clock tree from netlist done.
[03/10 13:58:04     28]   Merging duplicate siblings in DAG done.
[03/10 13:58:04     28]   Clustering... 
[03/10 13:58:04     28]     Clock DAG stats before clustering:
[03/10 13:58:04     28]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/10 13:58:04     28]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/10 13:58:04     28]     Clustering clock_tree clk... 
[03/10 13:58:04     28]       Creating channel graph for ccopt_3_8... 
[03/10 13:58:04     28]       Creating channel graph for ccopt_3_8 done.
[03/10 13:58:04     28]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/10 13:58:04     28]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/10 13:58:04     28]       Rebuilding timing graph... 
[03/10 13:58:04     28]       Rebuilding timing graph done.
[03/10 13:58:11     35]     Clustering clock_tree clk done.
[03/10 13:58:11     35]     Clock DAG stats after bottom-up phase:
[03/10 13:58:11     35]       cell counts    : b=64, i=0, cg=0, l=0, total=64
[03/10 13:58:11     35]       cell areas     : b=645.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=645.120um^2
[03/10 13:58:11     35]     Legalizing clock trees... 
[03/10 13:58:11     35]       Resynthesising clock tree into netlist... 
[03/10 13:58:11     35]       Resynthesising clock tree into netlist done.
[03/10 13:58:11     35] #spOpts: N=65 
[03/10 13:58:11     35] *** Starting refinePlace (0:00:35.6 mem=1199.7M) ***
[03/10 13:58:11     35] Total net bbox length = 3.655e+05 (1.831e+05 1.825e+05) (ext = 4.513e+04)
[03/10 13:58:11     35] Starting refinePlace ...
[03/10 13:58:11     35] **ERROR: (IMPSP-2002):	Density too high (100.4%), stopping detail placement.
[03/10 13:58:11     35] Type 'man IMPSP-2002' for more detail.
[03/10 13:58:11     35] Total net bbox length = 3.655e+05 (1.831e+05 1.825e+05) (ext = 4.513e+04)
[03/10 13:58:11     35] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1199.7MB
[03/10 13:58:11     35] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1199.7MB) @(0:00:35.6 - 0:00:35.6).
[03/10 13:58:11     35] *** Finished refinePlace (0:00:35.7 mem=1199.7M) ***
[03/10 13:58:11     35] #spOpts: N=65 
[03/10 13:58:11     35]       Disconnecting clock tree from netlist... 
[03/10 13:58:11     35]       Disconnecting clock tree from netlist done.
[03/10 13:58:11     35] #spOpts: N=65 
[03/10 13:58:11     36]       Rebuilding timing graph... 
[03/10 13:58:11     36]       Rebuilding timing graph done.
[03/10 13:58:12     36]       
[03/10 13:58:12     36]       Clock tree legalization - Histogram:
[03/10 13:58:12     36]       ====================================
[03/10 13:58:12     36]       
[03/10 13:58:12     36]       --------------------------------
[03/10 13:58:12     36]       Movement (um)    Number of cells
[03/10 13:58:12     36]       --------------------------------
[03/10 13:58:12     36]       [2.8,3.24)              1
[03/10 13:58:12     36]       [3.24,3.68)             8
[03/10 13:58:12     36]       [3.68,4.12)             0
[03/10 13:58:12     36]       [4.12,4.56)             0
[03/10 13:58:12     36]       [4.56,5)                0
[03/10 13:58:12     36]       [5,5.44)                1
[03/10 13:58:12     36]       [5.44,5.88)             1
[03/10 13:58:12     36]       [5.88,6.32)             0
[03/10 13:58:12     36]       [6.32,6.76)             0
[03/10 13:58:12     36]       [6.76,7.2)              1
[03/10 13:58:12     36]       --------------------------------
[03/10 13:58:12     36]       
[03/10 13:58:12     36]       
[03/10 13:58:12     36]       Clock tree legalization - Top 10 Movements:
[03/10 13:58:12     36]       ===========================================
[03/10 13:58:12     36]       
[03/10 13:58:12     36]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 13:58:12     36]       Movement (um)    Desired              Achieved             Node
[03/10 13:58:12     36]                        location             location             
[03/10 13:58:12     36]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 13:58:12     36]           7.2          (185.308,188.917)    (185.308,181.718)    ccl clock buffer, uid:A11fa7 (a lib_cell CKBD16) at (182.800,181.000), in power domain auto-default
[03/10 13:58:12     36]           5.62         (276.707,188.917)    (277.293,183.882)    ccl clock buffer, uid:A11fc8 (a lib_cell CKBD16) at (274.200,182.800), in power domain auto-default
[03/10 13:58:12     36]           5.4          (185.308,192.518)    (187.107,196.118)    ccl clock buffer, uid:A11fb0 (a lib_cell CKBD16) at (184.600,195.400), in power domain auto-default
[03/10 13:58:12     36]           3.6          (276.707,188.917)    (276.707,192.518)    ccl clock buffer, uid:A11fbf (a lib_cell CKBD16) at (274.200,191.800), in power domain auto-default
[03/10 13:58:12     36]           3.6          (276.108,84.517)     (276.108,80.918)     ccl clock buffer, uid:A11fc5 (a lib_cell CKBD16) at (273.600,80.200), in power domain auto-default
[03/10 13:58:12     36]           3.6          (182.907,300.517)    (182.907,296.918)    ccl clock buffer, uid:A11fb8 (a lib_cell CKBD16) at (180.400,296.200), in power domain auto-default
[03/10 13:58:12     36]           3.6          (306.507,188.917)    (306.507,185.317)    ccl clock buffer, uid:A11fa1 (a lib_cell CKBD16) at (304.000,184.600), in power domain auto-default
[03/10 13:58:12     36]           3.6          (274.308,278.918)    (274.308,282.517)    ccl clock buffer, uid:A11f98 (a lib_cell CKBD16) at (271.800,281.800), in power domain auto-default
[03/10 13:58:12     36]           3.6          (274.308,278.918)    (274.308,275.317)    ccl clock buffer, uid:A11fa8 (a lib_cell CKBD16) at (271.800,274.600), in power domain auto-default
[03/10 13:58:12     36]           3.6          (185.308,188.917)    (185.308,192.518)    ccl clock buffer, uid:A12007 (a lib_cell CKBD16) at (182.800,191.800), in power domain auto-default
[03/10 13:58:12     36]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 13:58:12     36]       
[03/10 13:58:12     36]     Legalizing clock trees done.
[03/10 13:58:12     36]     Clock DAG stats after 'Clustering':
[03/10 13:58:12     36]       cell counts    : b=64, i=0, cg=0, l=0, total=64
[03/10 13:58:12     36]       cell areas     : b=645.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=645.120um^2
[03/10 13:58:12     36]       gate capacitance : top=0.000pF, trunk=0.352pF, leaf=3.242pF, total=3.594pF
[03/10 13:58:12     36]       wire capacitance : top=0.000pF, trunk=0.403pF, leaf=3.184pF, total=3.587pF
[03/10 13:58:12     36]       wire lengths   : top=0.000um, trunk=2560.015um, leaf=17407.917um, total=19967.932um
[03/10 13:58:12     36]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:12     36]     Clock DAG net violations after 'Clustering':none
[03/10 13:58:12     36]     Clock tree state after 'Clustering':
[03/10 13:58:12     36]       clock_tree clk: worst slew is leaf(0.101),trunk(0.088),top(nil), margined worst slew is leaf(0.101),trunk(0.088),top(nil)
[03/10 13:58:12     36]       skew_group clk/CON: insertion delay [min=0.211, max=0.302, avg=0.236, sd=0.013], skew [0.090 vs 0.057*, 94.7% {0.211, 0.236, 0.264}] (wid=0.030 ws=0.025) (gid=0.285 gs=0.081)
[03/10 13:58:12     36]     Clock network insertion delays are now [0.211ns, 0.302ns] average 0.236ns std.dev 0.013ns
[03/10 13:58:12     36]   Clustering done.
[03/10 13:58:12     36]   Resynthesising clock tree into netlist... 
[03/10 13:58:12     36]   Resynthesising clock tree into netlist done.
[03/10 13:58:12     36]   Updating congestion map to accurately time the clock tree... *info: There are 18 candidate Buffer cells
[03/10 13:58:12     36] *info: There are 18 candidate Inverter cells
[03/10 13:58:13     37] 
[03/10 13:58:13     37]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=67772 and nets=32044 using extraction engine 'preRoute' .
[03/10 13:58:13     37] PreRoute RC Extraction called for design mac_array.
[03/10 13:58:13     37] RC Extraction called in multi-corner(2) mode.
[03/10 13:58:13     37] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 13:58:13     37] RCMode: PreRoute
[03/10 13:58:13     37]       RC Corner Indexes            0       1   
[03/10 13:58:13     37] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 13:58:13     37] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 13:58:13     37] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 13:58:13     37] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 13:58:13     37] Shrink Factor                : 1.00000
[03/10 13:58:13     37] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 13:58:13     37] Using capacitance table file ...
[03/10 13:58:13     37] Updating RC grid for preRoute extraction ...
[03/10 13:58:13     37] Initializing multi-corner capacitance tables ... 
[03/10 13:58:13     37] Initializing multi-corner resistance tables ...
[03/10 13:58:13     37] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1195.586M)
[03/10 13:58:13     37] 
[03/10 13:58:13     37]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 13:58:13     37]   Updating congestion map to accurately time the clock tree done.
[03/10 13:58:13     37]   Disconnecting clock tree from netlist... 
[03/10 13:58:13     37]   Disconnecting clock tree from netlist done.
[03/10 13:58:13     37]   Rebuilding timing graph... 
[03/10 13:58:13     38]   Rebuilding timing graph done.
[03/10 13:58:13     38]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/10 13:58:13     38]   Rebuilding timing graph   cell counts    : b=64, i=0, cg=0, l=0, total=64
[03/10 13:58:13     38]   Rebuilding timing graph   cell areas     : b=645.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=645.120um^2
[03/10 13:58:13     38]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.352pF, leaf=3.242pF, total=3.594pF
[03/10 13:58:13     38]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.406pF, leaf=3.200pF, total=3.606pF
[03/10 13:58:13     38]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2560.015um, leaf=17407.917um, total=19967.932um
[03/10 13:58:13     38]   Rebuilding timing graph   sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:13     38]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/10 13:58:13     38]   Clock tree state After congestion update:
[03/10 13:58:13     38]     clock_tree clk: worst slew is leaf(0.101),trunk(0.088),top(nil), margined worst slew is leaf(0.101),trunk(0.088),top(nil)
[03/10 13:58:14     38]     skew_group clk/CON: insertion delay [min=0.212, max=0.302, avg=0.237, sd=0.013], skew [0.090 vs 0.057*, 94.7% {0.212, 0.236, 0.265}] (wid=0.030 ws=0.025) (gid=0.285 gs=0.081)
[03/10 13:58:14     38]   Clock network insertion delays are now [0.212ns, 0.302ns] average 0.237ns std.dev 0.013ns
[03/10 13:58:14     38]   Fixing clock tree slew time and max cap violations... 
[03/10 13:58:14     38]     Fixing clock tree overload: 
[03/10 13:58:14     38]     Fixing clock tree overload: .
[03/10 13:58:14     38]     Fixing clock tree overload: ..
[03/10 13:58:14     38]     Fixing clock tree overload: ...
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% 
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% .
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ..
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ...
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% 
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% .
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ..
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ...
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 13:58:14     38]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/10 13:58:14     38]       cell counts    : b=64, i=0, cg=0, l=0, total=64
[03/10 13:58:14     38]       cell areas     : b=645.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=645.120um^2
[03/10 13:58:14     38]       gate capacitance : top=0.000pF, trunk=0.352pF, leaf=3.242pF, total=3.594pF
[03/10 13:58:14     38]       wire capacitance : top=0.000pF, trunk=0.406pF, leaf=3.200pF, total=3.606pF
[03/10 13:58:14     38]       wire lengths   : top=0.000um, trunk=2560.015um, leaf=17407.917um, total=19967.932um
[03/10 13:58:14     38]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:14     38]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/10 13:58:14     38]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/10 13:58:14     38]       clock_tree clk: worst slew is leaf(0.101),trunk(0.088),top(nil), margined worst slew is leaf(0.101),trunk(0.088),top(nil)
[03/10 13:58:14     38]       skew_group clk/CON: insertion delay [min=0.212, max=0.302, avg=0.237, sd=0.013], skew [0.090 vs 0.057*, 94.7% {0.212, 0.236, 0.265}] (wid=0.030 ws=0.025) (gid=0.285 gs=0.081)
[03/10 13:58:14     38]     Clock network insertion delays are now [0.212ns, 0.302ns] average 0.237ns std.dev 0.013ns
[03/10 13:58:14     38]   Fixing clock tree slew time and max cap violations done.
[03/10 13:58:14     38]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/10 13:58:14     38]     Fixing clock tree overload: 
[03/10 13:58:14     38]     Fixing clock tree overload: .
[03/10 13:58:14     38]     Fixing clock tree overload: ..
[03/10 13:58:14     38]     Fixing clock tree overload: ...
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% 
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% .
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ..
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ...
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% 
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% .
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ..
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ...
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/10 13:58:14     38]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 13:58:14     38]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/10 13:58:14     38]       cell counts    : b=64, i=0, cg=0, l=0, total=64
[03/10 13:58:14     38]       cell areas     : b=645.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=645.120um^2
[03/10 13:58:14     38]       gate capacitance : top=0.000pF, trunk=0.352pF, leaf=3.242pF, total=3.594pF
[03/10 13:58:14     38]       wire capacitance : top=0.000pF, trunk=0.406pF, leaf=3.200pF, total=3.606pF
[03/10 13:58:14     38]       wire lengths   : top=0.000um, trunk=2560.015um, leaf=17407.917um, total=19967.932um
[03/10 13:58:14     38]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:14     38]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/10 13:58:14     38]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/10 13:58:14     38]       clock_tree clk: worst slew is leaf(0.101),trunk(0.088),top(nil), margined worst slew is leaf(0.101),trunk(0.088),top(nil)
[03/10 13:58:14     38]       skew_group clk/CON: insertion delay [min=0.212, max=0.302, avg=0.237, sd=0.013], skew [0.090 vs 0.057*, 94.7% {0.212, 0.236, 0.265}] (wid=0.030 ws=0.025) (gid=0.285 gs=0.081)
[03/10 13:58:14     38]     Clock network insertion delays are now [0.212ns, 0.302ns] average 0.237ns std.dev 0.013ns
[03/10 13:58:14     38]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/10 13:58:14     38]   Removing unnecessary root buffering... 
[03/10 13:58:15     39]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/10 13:58:15     39]       cell counts    : b=63, i=0, cg=0, l=0, total=63
[03/10 13:58:15     39]       cell areas     : b=632.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=632.880um^2
[03/10 13:58:15     39]       gate capacitance : top=0.000pF, trunk=0.345pF, leaf=3.242pF, total=3.587pF
[03/10 13:58:15     39]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.200pF, total=3.673pF
[03/10 13:58:15     39]       wire lengths   : top=0.000um, trunk=2991.352um, leaf=17407.917um, total=20399.270um
[03/10 13:58:15     39]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:15     39]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/10 13:58:15     39]     Clock tree state after 'Removing unnecessary root buffering':
[03/10 13:58:15     39]       clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
[03/10 13:58:15     39]       skew_group clk/CON: insertion delay [min=0.155, max=0.252, avg=0.183, sd=0.015], skew [0.097 vs 0.057*, 94.2% {0.155, 0.181, 0.209}] (wid=0.050 ws=0.044) (gid=0.227 gs=0.096)
[03/10 13:58:15     39]     Clock network insertion delays are now [0.155ns, 0.252ns] average 0.183ns std.dev 0.015ns
[03/10 13:58:15     39]   Removing unnecessary root buffering done.
[03/10 13:58:15     39]   Equalizing net lengths... 
[03/10 13:58:15     39]     Clock DAG stats after 'Equalizing net lengths':
[03/10 13:58:15     39]       cell counts    : b=63, i=0, cg=0, l=0, total=63
[03/10 13:58:15     39]       cell areas     : b=632.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=632.880um^2
[03/10 13:58:15     39]       gate capacitance : top=0.000pF, trunk=0.345pF, leaf=3.242pF, total=3.587pF
[03/10 13:58:15     39]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.200pF, total=3.673pF
[03/10 13:58:15     39]       wire lengths   : top=0.000um, trunk=2991.352um, leaf=17407.917um, total=20399.270um
[03/10 13:58:15     39]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:15     39]     Clock DAG net violations after 'Equalizing net lengths':none
[03/10 13:58:15     39]     Clock tree state after 'Equalizing net lengths':
[03/10 13:58:15     39]       clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
[03/10 13:58:15     39]       skew_group clk/CON: insertion delay [min=0.155, max=0.252, avg=0.183, sd=0.015], skew [0.097 vs 0.057*, 94.2% {0.155, 0.181, 0.209}] (wid=0.050 ws=0.044) (gid=0.227 gs=0.096)
[03/10 13:58:15     39]     Clock network insertion delays are now [0.155ns, 0.252ns] average 0.183ns std.dev 0.015ns
[03/10 13:58:15     39]   Equalizing net lengths done.
[03/10 13:58:15     39]   Reducing insertion delay 1... 
[03/10 13:58:16     40]     Clock DAG stats after 'Reducing insertion delay 1':
[03/10 13:58:16     40]       cell counts    : b=63, i=0, cg=0, l=0, total=63
[03/10 13:58:16     40]       cell areas     : b=632.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=632.880um^2
[03/10 13:58:16     40]       gate capacitance : top=0.000pF, trunk=0.345pF, leaf=3.242pF, total=3.587pF
[03/10 13:58:16     40]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.200pF, total=3.673pF
[03/10 13:58:16     40]       wire lengths   : top=0.000um, trunk=2991.352um, leaf=17407.917um, total=20399.270um
[03/10 13:58:16     40]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:16     40]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/10 13:58:16     40]     Clock tree state after 'Reducing insertion delay 1':
[03/10 13:58:16     40]       clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
[03/10 13:58:16     40]       skew_group clk/CON: insertion delay [min=0.155, max=0.252, avg=0.183, sd=0.015], skew [0.097 vs 0.057*, 94.2% {0.155, 0.181, 0.209}] (wid=0.050 ws=0.044) (gid=0.227 gs=0.096)
[03/10 13:58:16     40]     Clock network insertion delays are now [0.155ns, 0.252ns] average 0.183ns std.dev 0.015ns
[03/10 13:58:16     40]   Reducing insertion delay 1 done.
[03/10 13:58:16     40]   Removing longest path buffering... 
[03/10 13:58:16     40]     Clock DAG stats after removing longest path buffering:
[03/10 13:58:16     40]       cell counts    : b=63, i=0, cg=0, l=0, total=63
[03/10 13:58:16     40]       cell areas     : b=632.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=632.880um^2
[03/10 13:58:16     40]       gate capacitance : top=0.000pF, trunk=0.345pF, leaf=3.242pF, total=3.587pF
[03/10 13:58:16     40]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.200pF, total=3.673pF
[03/10 13:58:16     40]       wire lengths   : top=0.000um, trunk=2991.352um, leaf=17407.917um, total=20399.270um
[03/10 13:58:16     40]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:16     40]     Clock DAG net violations after removing longest path buffering:none
[03/10 13:58:16     40]     Clock tree state after removing longest path buffering:
[03/10 13:58:16     40]       clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
[03/10 13:58:16     40]       skew_group clk/CON: insertion delay [min=0.155, max=0.252, avg=0.183, sd=0.015], skew [0.097 vs 0.057*, 94.2% {0.155, 0.181, 0.209}] (wid=0.050 ws=0.044) (gid=0.227 gs=0.096)
[03/10 13:58:16     40]     Clock network insertion delays are now [0.155ns, 0.252ns] average 0.183ns std.dev 0.015ns
[03/10 13:58:16     40]     Clock DAG stats after 'Removing longest path buffering':
[03/10 13:58:16     40]       cell counts    : b=63, i=0, cg=0, l=0, total=63
[03/10 13:58:16     40]       cell areas     : b=632.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=632.880um^2
[03/10 13:58:16     40]       gate capacitance : top=0.000pF, trunk=0.345pF, leaf=3.242pF, total=3.587pF
[03/10 13:58:16     40]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.200pF, total=3.673pF
[03/10 13:58:16     40]       wire lengths   : top=0.000um, trunk=2991.352um, leaf=17407.917um, total=20399.270um
[03/10 13:58:16     40]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:16     40]     Clock DAG net violations after 'Removing longest path buffering':none
[03/10 13:58:16     40]     Clock tree state after 'Removing longest path buffering':
[03/10 13:58:16     40]       clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
[03/10 13:58:16     40]       skew_group clk/CON: insertion delay [min=0.155, max=0.252, avg=0.183, sd=0.015], skew [0.097 vs 0.057*, 94.2% {0.155, 0.181, 0.209}] (wid=0.050 ws=0.044) (gid=0.227 gs=0.096)
[03/10 13:58:16     40]     Clock network insertion delays are now [0.155ns, 0.252ns] average 0.183ns std.dev 0.015ns
[03/10 13:58:16     40]   Removing longest path buffering done.
[03/10 13:58:16     40]   Reducing insertion delay 2... 
[03/10 13:58:19     44]     Path optimization required 528 stage delay updates 
[03/10 13:58:19     44]     Clock DAG stats after 'Reducing insertion delay 2':
[03/10 13:58:19     44]       cell counts    : b=63, i=0, cg=0, l=0, total=63
[03/10 13:58:19     44]       cell areas     : b=632.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=632.880um^2
[03/10 13:58:19     44]       gate capacitance : top=0.000pF, trunk=0.345pF, leaf=3.242pF, total=3.587pF
[03/10 13:58:19     44]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=3.192pF, total=3.644pF
[03/10 13:58:19     44]       wire lengths   : top=0.000um, trunk=2856.700um, leaf=17367.188um, total=20223.888um
[03/10 13:58:19     44]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:19     44]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/10 13:58:19     44]     Clock tree state after 'Reducing insertion delay 2':
[03/10 13:58:19     44]       clock_tree clk: worst slew is leaf(0.101),trunk(0.104),top(nil), margined worst slew is leaf(0.101),trunk(0.104),top(nil)
[03/10 13:58:19     44]       skew_group clk/CON: insertion delay [min=0.155, max=0.239, avg=0.182, sd=0.014], skew [0.084 vs 0.057*, 94.4% {0.155, 0.179, 0.208}] (wid=0.046 ws=0.040) (gid=0.224 gs=0.094)
[03/10 13:58:19     44]     Clock network insertion delays are now [0.155ns, 0.239ns] average 0.182ns std.dev 0.014ns
[03/10 13:58:19     44]   Reducing insertion delay 2 done.
[03/10 13:58:19     44]   Reducing clock tree power 1... 
[03/10 13:58:19     44]     Resizing gates: 
[03/10 13:58:20     44]     Resizing gates: .
[03/10 13:58:20     44]     Resizing gates: ..
[03/10 13:58:20     44]     Resizing gates: ...
[03/10 13:58:20     44]     Resizing gates: ... 20% 
[03/10 13:58:20     44]     Resizing gates: ... 20% .
[03/10 13:58:20     45]     Resizing gates: ... 20% ..
[03/10 13:58:20     45]     Resizing gates: ... 20% ...
[03/10 13:58:20     45]     Resizing gates: ... 20% ... 40% 
[03/10 13:58:21     45]     Resizing gates: ... 20% ... 40% .
[03/10 13:58:21     45]     Resizing gates: ... 20% ... 40% ..
[03/10 13:58:21     45]     Resizing gates: ... 20% ... 40% ...
[03/10 13:58:21     45]     Resizing gates: ... 20% ... 40% ... 60% 
[03/10 13:58:21     45]     Resizing gates: ... 20% ... 40% ... 60% .
[03/10 13:58:21     45]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/10 13:58:21     46]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/10 13:58:21     46]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/10 13:58:21     46]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/10 13:58:22     46]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/10 13:58:22     46]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/10 13:58:22     46]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 13:58:22     46]     Clock DAG stats after 'Reducing clock tree power 1':
[03/10 13:58:22     46]       cell counts    : b=63, i=0, cg=0, l=0, total=63
[03/10 13:58:22     46]       cell areas     : b=563.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=563.760um^2
[03/10 13:58:22     46]       gate capacitance : top=0.000pF, trunk=0.310pF, leaf=3.242pF, total=3.551pF
[03/10 13:58:22     46]       wire capacitance : top=0.000pF, trunk=0.451pF, leaf=3.193pF, total=3.645pF
[03/10 13:58:22     46]       wire lengths   : top=0.000um, trunk=2855.148um, leaf=17373.500um, total=20228.648um
[03/10 13:58:22     46]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:22     46]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/10 13:58:22     46]     Clock tree state after 'Reducing clock tree power 1':
[03/10 13:58:22     46]       clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
[03/10 13:58:22     46]       skew_group clk/CON: insertion delay [min=0.158, max=0.239, avg=0.184, sd=0.014], skew [0.080 vs 0.057*, 94.2% {0.158, 0.181, 0.210}] (wid=0.045 ws=0.040) (gid=0.224 gs=0.088)
[03/10 13:58:22     46]     Clock network insertion delays are now [0.158ns, 0.239ns] average 0.184ns std.dev 0.014ns
[03/10 13:58:22     46]   Reducing clock tree power 1 done.
[03/10 13:58:22     46]   Reducing clock tree power 2... 
[03/10 13:58:24     49]     Path optimization required 348 stage delay updates 
[03/10 13:58:24     49]     Clock DAG stats after 'Reducing clock tree power 2':
[03/10 13:58:24     49]       cell counts    : b=63, i=0, cg=0, l=0, total=63
[03/10 13:58:24     49]       cell areas     : b=561.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=561.600um^2
[03/10 13:58:24     49]       gate capacitance : top=0.000pF, trunk=0.309pF, leaf=3.242pF, total=3.550pF
[03/10 13:58:24     49]       wire capacitance : top=0.000pF, trunk=0.474pF, leaf=3.208pF, total=3.682pF
[03/10 13:58:24     49]       wire lengths   : top=0.000um, trunk=3005.170um, leaf=17470.398um, total=20475.568um
[03/10 13:58:24     49]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:24     49]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/10 13:58:24     49]     Clock tree state after 'Reducing clock tree power 2':
[03/10 13:58:24     49]       clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
[03/10 13:58:24     49]       skew_group clk/CON: insertion delay [min=0.162, max=0.239, avg=0.186, sd=0.014], skew [0.077 vs 0.057*, 94.3% {0.162, 0.184, 0.212}] (wid=0.046 ws=0.037) (gid=0.227 gs=0.091)
[03/10 13:58:24     49]     Clock network insertion delays are now [0.162ns, 0.239ns] average 0.186ns std.dev 0.014ns
[03/10 13:58:24     49]   Reducing clock tree power 2 done.
[03/10 13:58:24     49]   Approximately balancing fragments step... 
[03/10 13:58:24     49]     Resolving skew group constraints... 
[03/10 13:58:25     49]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/10 13:58:25     49]     Resolving skew group constraints done.
[03/10 13:58:25     49]     Approximately balancing fragments... 
[03/10 13:58:25     49]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/10 13:58:57     81]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/10 13:58:57     81]           cell counts    : b=135, i=0, cg=0, l=0, total=135
[03/10 13:58:57     81]           cell areas     : b=887.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=887.040um^2
[03/10 13:58:57     81]           gate capacitance : top=0.000pF, trunk=0.288pF, leaf=3.453pF, total=3.742pF
[03/10 13:58:57     81]           wire capacitance : top=0.000pF, trunk=0.517pF, leaf=4.058pF, total=4.575pF
[03/10 13:58:57     81]           wire lengths   : top=0.000um, trunk=3267.980um, leaf=22866.345um, total=26134.325um
[03/10 13:58:57     81]           sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:57     81]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/10 13:58:57     81]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/10 13:58:57     81]       Approximately balancing fragments, wire and cell delays, iteration 2... 
[03/10 13:58:58     82]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[03/10 13:58:58     82]           cell counts    : b=141, i=0, cg=0, l=0, total=141
[03/10 13:58:58     82]           cell areas     : b=908.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=908.280um^2
[03/10 13:58:58     82]           gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.470pF, total=3.755pF
[03/10 13:58:58     82]           wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.125pF, total=4.647pF
[03/10 13:58:58     82]           wire lengths   : top=0.000um, trunk=3302.703um, leaf=23316.525um, total=26619.228um
[03/10 13:58:58     82]           sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:58     82]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:none
[03/10 13:58:58     82]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[03/10 13:58:58     82]       Approximately balancing fragments, wire and cell delays, iteration 3... 
[03/10 13:58:58     83]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 3:
[03/10 13:58:58     83]           cell counts    : b=141, i=0, cg=0, l=0, total=141
[03/10 13:58:58     83]           cell areas     : b=908.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=908.280um^2
[03/10 13:58:58     83]           gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.470pF, total=3.755pF
[03/10 13:58:58     83]           wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.125pF, total=4.647pF
[03/10 13:58:58     83]           wire lengths   : top=0.000um, trunk=3302.703um, leaf=23316.525um, total=26619.228um
[03/10 13:58:58     83]           sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:58     83]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 3:none
[03/10 13:58:58     83]       Approximately balancing fragments, wire and cell delays, iteration 3 done.
[03/10 13:58:58     83]     Approximately balancing fragments done.
[03/10 13:58:58     83]     Clock DAG stats after 'Approximately balancing fragments step':
[03/10 13:58:58     83]       cell counts    : b=141, i=0, cg=0, l=0, total=141
[03/10 13:58:58     83]       cell areas     : b=908.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=908.280um^2
[03/10 13:58:58     83]       gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.470pF, total=3.755pF
[03/10 13:58:58     83]       wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.125pF, total=4.647pF
[03/10 13:58:58     83]       wire lengths   : top=0.000um, trunk=3302.703um, leaf=23316.525um, total=26619.228um
[03/10 13:58:58     83]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:58     83]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/10 13:58:58     83]     Clock tree state after 'Approximately balancing fragments step':
[03/10 13:58:58     83]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/10 13:58:58     83]     Clock network insertion delays are now [0.173ns, 0.239ns] average 0.216ns std.dev 0.018ns
[03/10 13:58:58     83]   Approximately balancing fragments step done.
[03/10 13:58:58     83]   Clock DAG stats after Approximately balancing fragments:
[03/10 13:58:58     83]     cell counts    : b=141, i=0, cg=0, l=0, total=141
[03/10 13:58:58     83]     cell areas     : b=908.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=908.280um^2
[03/10 13:58:58     83]     gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.470pF, total=3.755pF
[03/10 13:58:58     83]     wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.125pF, total=4.647pF
[03/10 13:58:58     83]     wire lengths   : top=0.000um, trunk=3302.703um, leaf=23316.525um, total=26619.228um
[03/10 13:58:58     83]     sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:58:58     83]   Clock DAG net violations after Approximately balancing fragments:none
[03/10 13:58:58     83]   Clock tree state after Approximately balancing fragments:
[03/10 13:58:58     83]     clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/10 13:58:59     83]     skew_group clk/CON: insertion delay [min=0.173, max=0.239, avg=0.216, sd=0.018], skew [0.066 vs 0.057*, 81.5% {0.194, 0.223, 0.239}] (wid=0.045 ws=0.038) (gid=0.230 gs=0.088)
[03/10 13:58:59     83]   Clock network insertion delays are now [0.173ns, 0.239ns] average 0.216ns std.dev 0.018ns
[03/10 13:58:59     83]   Improving fragments clock skew... 
[03/10 13:58:59     83]     Iteration 1... 
[03/10 13:58:59     83]       Path optimization required 52 stage delay updates 
[03/10 13:59:00     84]       Path optimization required 232 stage delay updates 
[03/10 13:59:00     84]     Iteration 1 done.
[03/10 13:59:00     84]     Clock DAG stats after 'Improving fragments clock skew':
[03/10 13:59:00     84]       cell counts    : b=141, i=0, cg=0, l=0, total=141
[03/10 13:59:00     84]       cell areas     : b=912.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=912.960um^2
[03/10 13:59:00     84]       gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.472pF, total=3.757pF
[03/10 13:59:00     84]       wire capacitance : top=0.000pF, trunk=0.520pF, leaf=4.118pF, total=4.638pF
[03/10 13:59:00     84]       wire lengths   : top=0.000um, trunk=3292.323um, leaf=23266.933um, total=26559.255um
[03/10 13:59:00     84]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:59:00     84]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/10 13:59:00     84]     Clock tree state after 'Improving fragments clock skew':
[03/10 13:59:00     84]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/10 13:59:00     84]       skew_group clk/CON: insertion delay [min=0.177, max=0.239, avg=0.216, sd=0.018], skew [0.061 vs 0.057*, 81.5% {0.194, 0.223, 0.239}] (wid=0.045 ws=0.038) (gid=0.230 gs=0.084)
[03/10 13:59:00     84]     Clock network insertion delays are now [0.177ns, 0.239ns] average 0.216ns std.dev 0.018ns
[03/10 13:59:00     84]   Improving fragments clock skew done.
[03/10 13:59:00     84]   Approximately balancing step... 
[03/10 13:59:00     84]     Resolving skew group constraints... 
[03/10 13:59:00     84]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/10 13:59:00     84]     Resolving skew group constraints done.
[03/10 13:59:00     84]     Approximately balancing... 
[03/10 13:59:00     84]       Approximately balancing, wire and cell delays, iteration 1... 
[03/10 13:59:00     84]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/10 13:59:00     84]           cell counts    : b=141, i=0, cg=0, l=0, total=141
[03/10 13:59:00     84]           cell areas     : b=912.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=912.960um^2
[03/10 13:59:00     84]           gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.472pF, total=3.757pF
[03/10 13:59:00     84]           wire capacitance : top=0.000pF, trunk=0.520pF, leaf=4.118pF, total=4.638pF
[03/10 13:59:00     84]           wire lengths   : top=0.000um, trunk=3292.323um, leaf=23266.933um, total=26559.255um
[03/10 13:59:00     84]           sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:59:00     84]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/10 13:59:00     84]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/10 13:59:00     84]     Approximately balancing done.
[03/10 13:59:00     84]     Clock DAG stats after 'Approximately balancing step':
[03/10 13:59:00     84]       cell counts    : b=141, i=0, cg=0, l=0, total=141
[03/10 13:59:00     84]       cell areas     : b=912.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=912.960um^2
[03/10 13:59:00     84]       gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.472pF, total=3.757pF
[03/10 13:59:00     84]       wire capacitance : top=0.000pF, trunk=0.520pF, leaf=4.118pF, total=4.638pF
[03/10 13:59:00     84]       wire lengths   : top=0.000um, trunk=3292.323um, leaf=23266.933um, total=26559.255um
[03/10 13:59:00     84]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:59:00     84]     Clock DAG net violations after 'Approximately balancing step':none
[03/10 13:59:00     84]     Clock tree state after 'Approximately balancing step':
[03/10 13:59:00     84]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/10 13:59:00     84]       skew_group clk/CON: insertion delay [min=0.177, max=0.239, avg=0.216, sd=0.018], skew [0.061 vs 0.057*, 81.5% {0.194, 0.223, 0.239}] (wid=0.045 ws=0.038) (gid=0.230 gs=0.084)
[03/10 13:59:00     84]     Clock network insertion delays are now [0.177ns, 0.239ns] average 0.216ns std.dev 0.018ns
[03/10 13:59:00     84] BalancingStep Approximately balancing step has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/10 13:59:00     84] {clk/CON,WC: 2386 -> 2386}
[03/10 13:59:00     84]   Approximately balancing step done.
[03/10 13:59:00     84]   Fixing clock tree overload... 
[03/10 13:59:00     84]     Fixing clock tree overload: 
[03/10 13:59:00     84]     Fixing clock tree overload: .
[03/10 13:59:00     84]     Fixing clock tree overload: ..
[03/10 13:59:00     84]     Fixing clock tree overload: ...
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% 
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% .
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ..
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ...
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ... 40% 
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ... 40% .
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ... 40% ..
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ... 40% ...
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/10 13:59:00     84]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 13:59:00     84]     Clock DAG stats after 'Fixing clock tree overload':
[03/10 13:59:00     84]       cell counts    : b=141, i=0, cg=0, l=0, total=141
[03/10 13:59:00     84]       cell areas     : b=912.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=912.960um^2
[03/10 13:59:00     84]       gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.472pF, total=3.757pF
[03/10 13:59:00     84]       wire capacitance : top=0.000pF, trunk=0.520pF, leaf=4.118pF, total=4.638pF
[03/10 13:59:00     84]       wire lengths   : top=0.000um, trunk=3292.323um, leaf=23266.933um, total=26559.255um
[03/10 13:59:00     84]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:59:00     84]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/10 13:59:00     84]     Clock tree state after 'Fixing clock tree overload':
[03/10 13:59:00     84]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/10 13:59:00     84]       skew_group clk/CON: insertion delay [min=0.177, max=0.239, avg=0.216, sd=0.018], skew [0.061 vs 0.057*, 81.5% {0.194, 0.223, 0.239}] (wid=0.045 ws=0.038) (gid=0.230 gs=0.084)
[03/10 13:59:00     84]     Clock network insertion delays are now [0.177ns, 0.239ns] average 0.216ns std.dev 0.018ns
[03/10 13:59:00     84] BalancingStep Fixing clock tree overload has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/10 13:59:00     84] {clk/CON,WC: 2386 -> 2386}
[03/10 13:59:00     84]   Fixing clock tree overload done.
[03/10 13:59:00     84]   Approximately balancing paths... 
[03/10 13:59:00     84]     Added 0 buffers.
[03/10 13:59:00     85]     Clock DAG stats after 'Approximately balancing paths':
[03/10 13:59:00     85]       cell counts    : b=141, i=0, cg=0, l=0, total=141
[03/10 13:59:00     85]       cell areas     : b=912.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=912.960um^2
[03/10 13:59:00     85]       gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.472pF, total=3.757pF
[03/10 13:59:00     85]       wire capacitance : top=0.000pF, trunk=0.520pF, leaf=4.118pF, total=4.638pF
[03/10 13:59:00     85]       wire lengths   : top=0.000um, trunk=3292.323um, leaf=23266.933um, total=26559.255um
[03/10 13:59:00     85]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:59:00     85]     Clock DAG net violations after 'Approximately balancing paths':none
[03/10 13:59:00     85]     Clock tree state after 'Approximately balancing paths':
[03/10 13:59:00     85]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/10 13:59:00     85]       skew_group clk/CON: insertion delay [min=0.177, max=0.239, avg=0.216, sd=0.018], skew [0.061 vs 0.057*, 81.5% {0.194, 0.223, 0.239}] (wid=0.045 ws=0.038) (gid=0.230 gs=0.084)
[03/10 13:59:00     85]     Clock network insertion delays are now [0.177ns, 0.239ns] average 0.216ns std.dev 0.018ns
[03/10 13:59:00     85] BalancingStep Approximately balancing paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/10 13:59:00     85] {clk/CON,WC: 2386 -> 2386}
[03/10 13:59:00     85]   Approximately balancing paths done.
[03/10 13:59:00     85]   Resynthesising clock tree into netlist... 
[03/10 13:59:00     85]   Resynthesising clock tree into netlist done.
[03/10 13:59:00     85]   Updating congestion map to accurately time the clock tree... 
[03/10 13:59:01     85]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=67849 and nets=32019 using extraction engine 'preRoute' .
[03/10 13:59:01     85] PreRoute RC Extraction called for design mac_array.
[03/10 13:59:01     85] RC Extraction called in multi-corner(2) mode.
[03/10 13:59:01     85] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 13:59:01     85] RCMode: PreRoute
[03/10 13:59:01     85]       RC Corner Indexes            0       1   
[03/10 13:59:01     85] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 13:59:01     85] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 13:59:01     85] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 13:59:01     85] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 13:59:01     85] Shrink Factor                : 1.00000
[03/10 13:59:01     85] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 13:59:01     85] Using capacitance table file ...
[03/10 13:59:01     85] Updating RC grid for preRoute extraction ...
[03/10 13:59:01     85] Initializing multi-corner capacitance tables ... 
[03/10 13:59:01     85] Initializing multi-corner resistance tables ...
[03/10 13:59:01     85] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1134.652M)
[03/10 13:59:01     85] 
[03/10 13:59:01     85]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 13:59:01     85]   Updating congestion map to accurately time the clock tree done.
[03/10 13:59:01     85]   Disconnecting clock tree from netlist... 
[03/10 13:59:01     85]   Disconnecting clock tree from netlist done.
[03/10 13:59:01     85]   Rebuilding timing graph... 
[03/10 13:59:01     85]   Rebuilding timing graph done.
[03/10 13:59:01     86]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/10 13:59:01     86]   Rebuilding timing graph   cell counts    : b=141, i=0, cg=0, l=0, total=141
[03/10 13:59:01     86]   Rebuilding timing graph   cell areas     : b=912.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=912.960um^2
[03/10 13:59:01     86]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.472pF, total=3.757pF
[03/10 13:59:01     86]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.522pF, leaf=4.126pF, total=4.647pF
[03/10 13:59:01     86]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3292.323um, leaf=23266.933um, total=26559.255um
[03/10 13:59:01     86]   Rebuilding timing graph   sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:59:01     86]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/10 13:59:01     86]   Clock tree state After congestion update:
[03/10 13:59:01     86]     clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/10 13:59:01     86]     skew_group clk/CON: insertion delay [min=0.177, max=0.239, avg=0.216, sd=0.018], skew [0.062 vs 0.057*, 81.9% {0.194, 0.223, 0.239}] (wid=0.045 ws=0.039) (gid=0.230 gs=0.084)
[03/10 13:59:02     86]   Clock network insertion delays are now [0.177ns, 0.239ns] average 0.216ns std.dev 0.018ns
[03/10 13:59:02     86]   Improving clock skew... 
[03/10 13:59:02     86]     Iteration 1... 
[03/10 13:59:02     86]       Path optimization required 58 stage delay updates 
[03/10 13:59:02     86]       Path optimization required 0 stage delay updates 
[03/10 13:59:02     86]       Path optimization required 0 stage delay updates 
[03/10 13:59:02     86]     Iteration 1 done.
[03/10 13:59:02     86]     Clock DAG stats after 'Improving clock skew':
[03/10 13:59:02     86]       cell counts    : b=142, i=0, cg=0, l=0, total=142
[03/10 13:59:02     86]       cell areas     : b=914.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=914.400um^2
[03/10 13:59:02     86]       gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.473pF, total=3.758pF
[03/10 13:59:02     86]       wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.127pF, total=4.648pF
[03/10 13:59:02     86]       wire lengths   : top=0.000um, trunk=3291.933um, leaf=23270.515um, total=26562.448um
[03/10 13:59:02     86]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:59:02     86]     Clock DAG net violations after 'Improving clock skew':none
[03/10 13:59:02     86]     Clock tree state after 'Improving clock skew':
[03/10 13:59:02     86]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/10 13:59:02     86]       skew_group clk/CON: insertion delay [min=0.182, max=0.239, avg=0.216, sd=0.018], skew [0.057 vs 0.057, 81.9% {0.194, 0.223, 0.239}] (wid=0.045 ws=0.039) (gid=0.230 gs=0.082)
[03/10 13:59:02     86]     Clock network insertion delays are now [0.182ns, 0.239ns] average 0.216ns std.dev 0.018ns
[03/10 13:59:02     86] BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/10 13:59:02     86] {clk/CON,WC: 2386 -> 2391}
[03/10 13:59:02     86]   Improving clock skew done.
[03/10 13:59:02     86]   Reducing clock tree power 3... 
[03/10 13:59:02     86]     Initial gate capacitance is (rise=3.758pF fall=3.699pF).
[03/10 13:59:02     86]     Resizing gates: 
[03/10 13:59:02     87]     Resizing gates: .
[03/10 13:59:03     87]     Resizing gates: ..
[03/10 13:59:03     87]     Resizing gates: ...
[03/10 13:59:03     88]     Resizing gates: ... 20% 
[03/10 13:59:04     88]     Resizing gates: ... 20% .
[03/10 13:59:04     88]     Resizing gates: ... 20% ..
[03/10 13:59:04     88]     Resizing gates: ... 20% ...
[03/10 13:59:04     89]     Resizing gates: ... 20% ... 40% 
[03/10 13:59:05     89]     Resizing gates: ... 20% ... 40% .
[03/10 13:59:05     89]     Resizing gates: ... 20% ... 40% ..
[03/10 13:59:05     89]     Resizing gates: ... 20% ... 40% ...
[03/10 13:59:05     89]     Resizing gates: ... 20% ... 40% ... 60% 
[03/10 13:59:05     89]     Resizing gates: ... 20% ... 40% ... 60% .
[03/10 13:59:05     89]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/10 13:59:05     89]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/10 13:59:05     89]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/10 13:59:05     89]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/10 13:59:05     89]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/10 13:59:05     89]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/10 13:59:05     89]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 13:59:05     89]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/10 13:59:05     89]     Iteration 1: gate capacitance is (rise=3.736pF fall=3.678pF).
[03/10 13:59:05     89]     Clock DAG stats after 'Reducing clock tree power 3':
[03/10 13:59:05     89]       cell counts    : b=142, i=0, cg=0, l=0, total=142
[03/10 13:59:05     89]       cell areas     : b=872.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=872.280um^2
[03/10 13:59:05     89]       gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
[03/10 13:59:05     89]       wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.126pF, total=4.648pF
[03/10 13:59:05     89]       wire lengths   : top=0.000um, trunk=3291.928um, leaf=23268.530um, total=26560.458um
[03/10 13:59:05     89]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:59:05     89]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/10 13:59:05     89]     Clock tree state after 'Reducing clock tree power 3':
[03/10 13:59:05     89]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/10 13:59:05     89]       skew_group clk/CON: insertion delay [min=0.182, max=0.239, avg=0.217, sd=0.018], skew [0.057 vs 0.057, 77.3% {0.196, 0.225, 0.239}] (wid=0.045 ws=0.039) (gid=0.230 gs=0.082)
[03/10 13:59:05     90]     Clock network insertion delays are now [0.182ns, 0.239ns] average 0.217ns std.dev 0.018ns
[03/10 13:59:05     90] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/10 13:59:05     90] {clk/CON,WC: 2386 -> 2391}
[03/10 13:59:05     90]   Reducing clock tree power 3 done.
[03/10 13:59:05     90]   Improving insertion delay... 
[03/10 13:59:05     90]     Clock DAG stats after improving insertion delay:
[03/10 13:59:05     90]       cell counts    : b=142, i=0, cg=0, l=0, total=142
[03/10 13:59:05     90]       cell areas     : b=872.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=872.280um^2
[03/10 13:59:05     90]       gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
[03/10 13:59:05     90]       wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.126pF, total=4.648pF
[03/10 13:59:05     90]       wire lengths   : top=0.000um, trunk=3291.928um, leaf=23268.530um, total=26560.458um
[03/10 13:59:05     90]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:59:05     90]     Clock DAG net violations after improving insertion delay:none
[03/10 13:59:05     90]     Clock tree state after improving insertion delay:
[03/10 13:59:05     90]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/10 13:59:05     90]       skew_group clk/CON: insertion delay [min=0.182, max=0.239, avg=0.217, sd=0.018], skew [0.057 vs 0.057, 77.3% {0.196, 0.225, 0.239}] (wid=0.045 ws=0.039) (gid=0.230 gs=0.082)
[03/10 13:59:05     90]     Clock network insertion delays are now [0.182ns, 0.239ns] average 0.217ns std.dev 0.018ns
[03/10 13:59:05     90]     Clock DAG stats after 'Improving insertion delay':
[03/10 13:59:05     90]       cell counts    : b=142, i=0, cg=0, l=0, total=142
[03/10 13:59:05     90]       cell areas     : b=872.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=872.280um^2
[03/10 13:59:05     90]       gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
[03/10 13:59:05     90]       wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.126pF, total=4.648pF
[03/10 13:59:05     90]       wire lengths   : top=0.000um, trunk=3291.928um, leaf=23268.530um, total=26560.458um
[03/10 13:59:05     90]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 13:59:05     90]     Clock DAG net violations after 'Improving insertion delay':none
[03/10 13:59:05     90]     Clock tree state after 'Improving insertion delay':
[03/10 13:59:05     90]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/10 13:59:05     90]       skew_group clk/CON: insertion delay [min=0.182, max=0.239, avg=0.217, sd=0.018], skew [0.057 vs 0.057, 77.3% {0.196, 0.225, 0.239}] (wid=0.045 ws=0.039) (gid=0.230 gs=0.082)
[03/10 13:59:05     90]     Clock network insertion delays are now [0.182ns, 0.239ns] average 0.217ns std.dev 0.018ns
[03/10 13:59:05     90] BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/10 13:59:05     90] {clk/CON,WC: 2386 -> 2391}
[03/10 13:59:05     90]   Improving insertion delay done.
[03/10 13:59:05     90]   Total capacitance is (rise=8.383pF fall=8.326pF), of which (rise=4.648pF fall=4.648pF) is wire, and (rise=3.736pF fall=3.678pF) is gate.
[03/10 13:59:05     90]   Legalizer releasing space for clock trees... 
[03/10 13:59:05     90]   Legalizer releasing space for clock trees done.
[03/10 13:59:05     90]   Updating netlist... 
[03/10 13:59:06     90] *
[03/10 13:59:06     90] * Starting clock placement refinement...
[03/10 13:59:06     90] *
[03/10 13:59:06     90] * First pass: Refine non-clock instances...
[03/10 13:59:06     90] *
[03/10 13:59:06     90] #spOpts: N=65 
[03/10 13:59:06     90] *** Starting refinePlace (0:01:30 mem=1199.9M) ***
[03/10 13:59:06     90] Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
[03/10 13:59:06     90] Starting refinePlace ...
[03/10 13:59:06     90] **ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
[03/10 13:59:06     90] Type 'man IMPSP-2002' for more detail.
[03/10 13:59:06     90] Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
[03/10 13:59:06     90] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1199.9MB
[03/10 13:59:06     90] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1199.9MB) @(0:01:30 - 0:01:30).
[03/10 13:59:06     90] *** Finished refinePlace (0:01:31 mem=1199.9M) ***
[03/10 13:59:06     90] *
[03/10 13:59:06     90] * Second pass: Refine clock instances...
[03/10 13:59:06     90] *
[03/10 13:59:06     90] #spOpts: N=65 mergeVia=F 
[03/10 13:59:06     90] *** Starting refinePlace (0:01:31 mem=1199.9M) ***
[03/10 13:59:06     90] Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
[03/10 13:59:06     90] Starting refinePlace ...
[03/10 13:59:06     90] **ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
[03/10 13:59:06     90] Type 'man IMPSP-2002' for more detail.
[03/10 13:59:06     90] Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
[03/10 13:59:06     90] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1199.9MB
[03/10 13:59:06     90] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1199.9MB) @(0:01:31 - 0:01:31).
[03/10 13:59:06     90] *** Finished refinePlace (0:01:31 mem=1199.9M) ***
[03/10 13:59:06     90] *
[03/10 13:59:06     90] * No clock instances moved during refinement.
[03/10 13:59:06     90] *
[03/10 13:59:06     90] * Finished with clock placement refinement.
[03/10 13:59:06     90] *
[03/10 13:59:06     90] #spOpts: N=65 
[03/10 13:59:06     90] 
[03/10 13:59:06     90]     Rebuilding timing graph... 
[03/10 13:59:06     91]     Rebuilding timing graph done.
[03/10 13:59:07     91]     Clock implementation routing... Net route status summary:
[03/10 13:59:07     91]   Clock:       143 (unrouted=143, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/10 13:59:07     91]   Non-clock: 28914 (unrouted=0, trialRouted=28914, noStatus=0, routed=0, fixed=0)
[03/10 13:59:07     91] (Not counting 2963 nets with <2 term connections)
[03/10 13:59:07     91] 
[03/10 13:59:07     91]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=67850 and nets=32020 using extraction engine 'preRoute' .
[03/10 13:59:07     91] PreRoute RC Extraction called for design mac_array.
[03/10 13:59:07     91] RC Extraction called in multi-corner(2) mode.
[03/10 13:59:07     91] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 13:59:07     91] RCMode: PreRoute
[03/10 13:59:07     91]       RC Corner Indexes            0       1   
[03/10 13:59:07     91] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 13:59:07     91] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 13:59:07     91] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 13:59:07     91] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 13:59:07     91] Shrink Factor                : 1.00000
[03/10 13:59:07     91] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 13:59:07     91] Using capacitance table file ...
[03/10 13:59:07     91] Updating RC grid for preRoute extraction ...
[03/10 13:59:07     91] Initializing multi-corner capacitance tables ... 
[03/10 13:59:07     92] Initializing multi-corner resistance tables ...
[03/10 13:59:07     92] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1201.426M)
[03/10 13:59:07     92] 
[03/10 13:59:07     92]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 13:59:07     92] 
[03/10 13:59:07     92] CCOPT: Preparing to route 143 clock nets with NanoRoute.
[03/10 13:59:07     92]   All net are default rule.
[03/10 13:59:07     92]   Removed pre-existing routes for 143 nets.
[03/10 13:59:07     92]   Preferred NanoRoute mode settings: Current
[03/10 13:59:07     92] 
[03/10 13:59:07     92]   drouteAutoStop = "false"
[03/10 13:59:07     92]   drouteEndIteration = "20"
[03/10 13:59:07     92]   drouteExpDeterministicMultiThread = "true"
[03/10 13:59:07     92]   envHonorGlobalRoute = "false"
[03/10 13:59:07     92]   grouteExpUseNanoRoute2 = "false"
[03/10 13:59:07     92]   routeAllowPinAsFeedthrough = "false"
[03/10 13:59:07     92]   routeExpDeterministicMultiThread = "true"
[03/10 13:59:07     92]   routeSelectedNetOnly = "true"
[03/10 13:59:07     92]   routeWithEco = "true"
[03/10 13:59:07     92]   routeWithSiDriven = "false"
[03/10 13:59:07     92]   routeWithTimingDriven = "false"
[03/10 13:59:07     92]       Clock detailed routing... 
[03/10 13:59:07     92] globalDetailRoute
[03/10 13:59:07     92] 
[03/10 13:59:07     92] #setNanoRouteMode -drouteAutoStop false
[03/10 13:59:07     92] #setNanoRouteMode -drouteEndIteration 20
[03/10 13:59:07     92] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/10 13:59:07     92] #setNanoRouteMode -routeSelectedNetOnly true
[03/10 13:59:07     92] #setNanoRouteMode -routeWithEco true
[03/10 13:59:07     92] #setNanoRouteMode -routeWithSiDriven false
[03/10 13:59:07     92] #setNanoRouteMode -routeWithTimingDriven false
[03/10 13:59:07     92] #Start globalDetailRoute on Mon Mar 10 13:59:07 2025
[03/10 13:59:07     92] #
[03/10 13:59:08     93] ### Net info: total nets: 32020
[03/10 13:59:08     93] ### Net info: dirty nets: 143
[03/10 13:59:08     93] ### Net info: marked as disconnected nets: 0
[03/10 13:59:08     93] ### Net info: fully routed nets: 0
[03/10 13:59:08     93] ### Net info: trivial (single pin) nets: 0
[03/10 13:59:08     93] ### Net info: unrouted nets: 32020
[03/10 13:59:08     93] ### Net info: re-extraction nets: 0
[03/10 13:59:08     93] ### Net info: selected nets: 143
[03/10 13:59:08     93] ### Net info: ignored nets: 0
[03/10 13:59:08     93] ### Net info: skip routing nets: 0
[03/10 13:59:09     93] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 13:59:09     93] #Start routing data preparation.
[03/10 13:59:09     93] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/10 13:59:09     93] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/10 13:59:09     93] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 13:59:09     93] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 13:59:09     93] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 13:59:09     93] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 13:59:09     93] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/10 13:59:09     93] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 13:59:09     93] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/10 13:59:09     93] #Minimum voltage of a net in the design = 0.000.
[03/10 13:59:09     93] #Maximum voltage of a net in the design = 1.100.
[03/10 13:59:09     93] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 13:59:09     93] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 13:59:09     93] #Voltage range [0.000 - 1.100] has 32018 nets.
[03/10 13:59:24    109] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 13:59:24    109] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 13:59:24    109] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 13:59:24    109] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 13:59:24    109] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 13:59:24    109] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 13:59:24    109] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 13:59:24    109] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f94 FILLER_29102. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f94 FILLER_29103. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f94 FILLER_29104. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f97 genblk1_5__mac_col_inst/mac_8in_instance/U2146. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f97 FILLER_4959. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f98 FILLER_26734. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f98 genblk1_0__mac_col_inst/FE_OFC852_q_temp_67_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f98 genblk1_0__mac_col_inst/mac_8in_instance/U1019. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f99 FILLER_26443. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f99 FILLER_26442. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f99 FILLER_26441. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f99 genblk1_3__mac_col_inst/mac_8in_instance/U661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f99 FILLER_26446. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f99 FILLER_26445. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f99 FILLER_26444. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f9a FILLER_36197. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f9a FILLER_36198. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f9a genblk1_3__mac_col_inst/mac_8in_instance/U1967. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f9a genblk1_3__mac_col_inst/mac_8in_instance/U863. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f9a FILLER_36199. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 13:59:25    109] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 13:59:25    109] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/10 13:59:25    109] #To increase the message display limit, refer to the product command reference manual.
[03/10 13:59:25    109] #WARNING (NRDB-2110) Found 499 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/10 13:59:25    109] #Regenerating Ggrids automatically.
[03/10 13:59:25    109] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 13:59:25    109] #Using automatically generated G-grids.
[03/10 13:59:25    109] #Done routing data preparation.
[03/10 13:59:25    109] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 945.21 (MB), peak = 978.95 (MB)
[03/10 13:59:25    109] #Merging special wires...
[03/10 13:59:25    110] #reading routing guides ......
[03/10 13:59:25    110] #Number of eco nets is 0
[03/10 13:59:25    110] #
[03/10 13:59:25    110] #Start data preparation...
[03/10 13:59:25    110] #
[03/10 13:59:25    110] #Data preparation is done on Mon Mar 10 13:59:25 2025
[03/10 13:59:25    110] #
[03/10 13:59:25    110] #Analyzing routing resource...
[03/10 13:59:26    110] #Routing resource analysis is done on Mon Mar 10 13:59:26 2025
[03/10 13:59:26    110] #
[03/10 13:59:26    110] #  Resource Analysis:
[03/10 13:59:26    110] #
[03/10 13:59:26    110] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 13:59:26    110] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 13:59:26    110] #  --------------------------------------------------------------
[03/10 13:59:26    110] #  Metal 1        H        2089          80       21025    91.64%
[03/10 13:59:26    110] #  Metal 2        V        2098          84       21025     0.73%
[03/10 13:59:26    110] #  Metal 3        H        2169           0       21025     0.06%
[03/10 13:59:26    110] #  Metal 4        V        1867         315       21025     1.35%
[03/10 13:59:26    110] #  Metal 5        H        2169           0       21025     0.00%
[03/10 13:59:26    110] #  Metal 6        V        2182           0       21025     0.00%
[03/10 13:59:26    110] #  Metal 7        H         542           0       21025     0.00%
[03/10 13:59:26    110] #  Metal 8        V         545           0       21025     0.00%
[03/10 13:59:26    110] #  --------------------------------------------------------------
[03/10 13:59:26    110] #  Total                  13662       2.74%  168200    11.72%
[03/10 13:59:26    110] #
[03/10 13:59:26    110] #  143 nets (0.45%) with 1 preferred extra spacing.
[03/10 13:59:26    110] #
[03/10 13:59:26    110] #
[03/10 13:59:26    110] #Routing guide is on.
[03/10 13:59:26    110] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 949.25 (MB), peak = 978.95 (MB)
[03/10 13:59:26    110] #
[03/10 13:59:26    110] #start global routing iteration 1...
[03/10 13:59:26    111] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 975.24 (MB), peak = 978.95 (MB)
[03/10 13:59:26    111] #
[03/10 13:59:26    111] #start global routing iteration 2...
[03/10 13:59:26    111] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 978.72 (MB), peak = 978.96 (MB)
[03/10 13:59:26    111] #
[03/10 13:59:26    111] #
[03/10 13:59:26    111] #Total number of trivial nets (e.g. < 2 pins) = 2963 (skipped).
[03/10 13:59:26    111] #Total number of selected nets for routing = 143.
[03/10 13:59:26    111] #Total number of unselected nets (but routable) for routing = 28914 (skipped).
[03/10 13:59:26    111] #Total number of nets in the design = 32020.
[03/10 13:59:26    111] #
[03/10 13:59:26    111] #28914 skipped nets do not have any wires.
[03/10 13:59:26    111] #143 routable nets have only global wires.
[03/10 13:59:26    111] #143 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 13:59:26    111] #
[03/10 13:59:26    111] #Routed net constraints summary:
[03/10 13:59:26    111] #------------------------------------------------
[03/10 13:59:26    111] #        Rules   Pref Extra Space   Unconstrained  
[03/10 13:59:26    111] #------------------------------------------------
[03/10 13:59:26    111] #      Default                143               0  
[03/10 13:59:26    111] #------------------------------------------------
[03/10 13:59:26    111] #        Total                143               0  
[03/10 13:59:26    111] #------------------------------------------------
[03/10 13:59:26    111] #
[03/10 13:59:26    111] #Routing constraints summary of the whole design:
[03/10 13:59:26    111] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 13:59:26    111] #-------------------------------------------------------------------
[03/10 13:59:26    111] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 13:59:26    111] #-------------------------------------------------------------------
[03/10 13:59:26    111] #      Default                143                 60           28854  
[03/10 13:59:26    111] #-------------------------------------------------------------------
[03/10 13:59:26    111] #        Total                143                 60           28854  
[03/10 13:59:26    111] #-------------------------------------------------------------------
[03/10 13:59:26    111] #
[03/10 13:59:26    111] #
[03/10 13:59:26    111] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 13:59:26    111] #
[03/10 13:59:26    111] #                 OverCon          
[03/10 13:59:26    111] #                  #Gcell    %Gcell
[03/10 13:59:26    111] #     Layer           (1)   OverCon
[03/10 13:59:26    111] #  --------------------------------
[03/10 13:59:26    111] #   Metal 1      0(0.00%)   (0.00%)
[03/10 13:59:26    111] #   Metal 2      0(0.00%)   (0.00%)
[03/10 13:59:26    111] #   Metal 3      0(0.00%)   (0.00%)
[03/10 13:59:26    111] #   Metal 4      0(0.00%)   (0.00%)
[03/10 13:59:26    111] #   Metal 5      0(0.00%)   (0.00%)
[03/10 13:59:26    111] #   Metal 6      0(0.00%)   (0.00%)
[03/10 13:59:26    111] #   Metal 7      0(0.00%)   (0.00%)
[03/10 13:59:26    111] #   Metal 8      0(0.00%)   (0.00%)
[03/10 13:59:26    111] #  --------------------------------
[03/10 13:59:26    111] #     Total      0(0.00%)   (0.00%)
[03/10 13:59:26    111] #
[03/10 13:59:26    111] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/10 13:59:26    111] #  Overflow after GR: 0.00% H + 0.00% V
[03/10 13:59:26    111] #
[03/10 13:59:26    111] #Complete Global Routing.
[03/10 13:59:26    111] #Total number of nets with non-default rule or having extra spacing = 143
[03/10 13:59:26    111] #Total wire length = 26589 um.
[03/10 13:59:26    111] #Total half perimeter of net bounding box = 15703 um.
[03/10 13:59:26    111] #Total wire length on LAYER M1 = 0 um.
[03/10 13:59:26    111] #Total wire length on LAYER M2 = 87 um.
[03/10 13:59:26    111] #Total wire length on LAYER M3 = 14391 um.
[03/10 13:59:26    111] #Total wire length on LAYER M4 = 11952 um.
[03/10 13:59:26    111] #Total wire length on LAYER M5 = 45 um.
[03/10 13:59:26    111] #Total wire length on LAYER M6 = 114 um.
[03/10 13:59:26    111] #Total wire length on LAYER M7 = 0 um.
[03/10 13:59:26    111] #Total wire length on LAYER M8 = 0 um.
[03/10 13:59:26    111] #Total number of vias = 9726
[03/10 13:59:26    111] #Up-Via Summary (total 9726):
[03/10 13:59:26    111] #           
[03/10 13:59:26    111] #-----------------------
[03/10 13:59:26    111] #  Metal 1         3660
[03/10 13:59:26    111] #  Metal 2         3302
[03/10 13:59:26    111] #  Metal 3         2730
[03/10 13:59:26    111] #  Metal 4           17
[03/10 13:59:26    111] #  Metal 5           17
[03/10 13:59:26    111] #-----------------------
[03/10 13:59:26    111] #                  9726 
[03/10 13:59:26    111] #
[03/10 13:59:26    111] #Total number of involved priority nets 143
[03/10 13:59:26    111] #Maximum src to sink distance for priority net 362.6
[03/10 13:59:26    111] #Average of max src_to_sink distance for priority net 96.4
[03/10 13:59:26    111] #Average of ave src_to_sink distance for priority net 64.0
[03/10 13:59:26    111] #Max overcon = 0 track.
[03/10 13:59:26    111] #Total overcon = 0.00%.
[03/10 13:59:26    111] #Worst layer Gcell overcon rate = 0.00%.
[03/10 13:59:26    111] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 979.01 (MB), peak = 979.02 (MB)
[03/10 13:59:26    111] #
[03/10 13:59:26    111] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.20 (MB), peak = 979.02 (MB)
[03/10 13:59:26    111] #Start Track Assignment.
[03/10 13:59:27    111] #Done with 2601 horizontal wires in 2 hboxes and 2030 vertical wires in 2 hboxes.
[03/10 13:59:27    112] #Done with 91 horizontal wires in 2 hboxes and 48 vertical wires in 2 hboxes.
[03/10 13:59:27    112] #Complete Track Assignment.
[03/10 13:59:27    112] #Total number of nets with non-default rule or having extra spacing = 143
[03/10 13:59:27    112] #Total wire length = 28521 um.
[03/10 13:59:27    112] #Total half perimeter of net bounding box = 15703 um.
[03/10 13:59:27    112] #Total wire length on LAYER M1 = 1867 um.
[03/10 13:59:27    112] #Total wire length on LAYER M2 = 86 um.
[03/10 13:59:27    112] #Total wire length on LAYER M3 = 14398 um.
[03/10 13:59:27    112] #Total wire length on LAYER M4 = 12006 um.
[03/10 13:59:27    112] #Total wire length on LAYER M5 = 47 um.
[03/10 13:59:27    112] #Total wire length on LAYER M6 = 116 um.
[03/10 13:59:27    112] #Total wire length on LAYER M7 = 0 um.
[03/10 13:59:27    112] #Total wire length on LAYER M8 = 0 um.
[03/10 13:59:27    112] #Total number of vias = 9726
[03/10 13:59:27    112] #Up-Via Summary (total 9726):
[03/10 13:59:27    112] #           
[03/10 13:59:27    112] #-----------------------
[03/10 13:59:27    112] #  Metal 1         3660
[03/10 13:59:27    112] #  Metal 2         3302
[03/10 13:59:27    112] #  Metal 3         2730
[03/10 13:59:27    112] #  Metal 4           17
[03/10 13:59:27    112] #  Metal 5           17
[03/10 13:59:27    112] #-----------------------
[03/10 13:59:27    112] #                  9726 
[03/10 13:59:27    112] #
[03/10 13:59:27    112] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 969.44 (MB), peak = 979.02 (MB)
[03/10 13:59:27    112] #
[03/10 13:59:27    112] #Cpu time = 00:00:19
[03/10 13:59:27    112] #Elapsed time = 00:00:19
[03/10 13:59:27    112] #Increased memory = 43.07 (MB)
[03/10 13:59:27    112] #Total memory = 969.48 (MB)
[03/10 13:59:27    112] #Peak memory = 979.02 (MB)
[03/10 13:59:28    112] #
[03/10 13:59:28    112] #Start Detail Routing..
[03/10 13:59:28    112] #start initial detail routing ...
[03/10 14:00:06    151] # ECO: 3.6% of the total area was rechecked for DRC, and 81.6% required routing.
[03/10 14:00:06    151] #    number of violations = 2
[03/10 14:00:06    151] #
[03/10 14:00:06    151] #    By Layer and Type :
[03/10 14:00:06    151] #	          Short   Totals
[03/10 14:00:06    151] #	M1            2        2
[03/10 14:00:06    151] #	Totals        2        2
[03/10 14:00:06    151] #cpu time = 00:00:38, elapsed time = 00:00:38, memory = 998.49 (MB), peak = 999.18 (MB)
[03/10 14:00:06    151] #start 1st optimization iteration ...
[03/10 14:00:06    151] #    number of violations = 0
[03/10 14:00:06    151] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 971.33 (MB), peak = 999.18 (MB)
[03/10 14:00:06    151] #Complete Detail Routing.
[03/10 14:00:06    151] #Total number of nets with non-default rule or having extra spacing = 143
[03/10 14:00:06    151] #Total wire length = 27278 um.
[03/10 14:00:06    151] #Total half perimeter of net bounding box = 15703 um.
[03/10 14:00:06    151] #Total wire length on LAYER M1 = 4 um.
[03/10 14:00:06    151] #Total wire length on LAYER M2 = 961 um.
[03/10 14:00:06    151] #Total wire length on LAYER M3 = 13902 um.
[03/10 14:00:06    151] #Total wire length on LAYER M4 = 12382 um.
[03/10 14:00:06    151] #Total wire length on LAYER M5 = 7 um.
[03/10 14:00:06    151] #Total wire length on LAYER M6 = 22 um.
[03/10 14:00:06    151] #Total wire length on LAYER M7 = 0 um.
[03/10 14:00:06    151] #Total wire length on LAYER M8 = 0 um.
[03/10 14:00:06    151] #Total number of vias = 10825
[03/10 14:00:06    151] #Total number of multi-cut vias = 123 (  1.1%)
[03/10 14:00:06    151] #Total number of single cut vias = 10702 ( 98.9%)
[03/10 14:00:06    151] #Up-Via Summary (total 10825):
[03/10 14:00:06    151] #                   single-cut          multi-cut      Total
[03/10 14:00:06    151] #-----------------------------------------------------------
[03/10 14:00:06    151] #  Metal 1        3531 ( 96.6%)       123 (  3.4%)       3654
[03/10 14:00:06    151] #  Metal 2        3526 (100.0%)         0 (  0.0%)       3526
[03/10 14:00:06    151] #  Metal 3        3635 (100.0%)         0 (  0.0%)       3635
[03/10 14:00:06    151] #  Metal 4           6 (100.0%)         0 (  0.0%)          6
[03/10 14:00:06    151] #  Metal 5           4 (100.0%)         0 (  0.0%)          4
[03/10 14:00:06    151] #-----------------------------------------------------------
[03/10 14:00:06    151] #                10702 ( 98.9%)       123 (  1.1%)      10825 
[03/10 14:00:06    151] #
[03/10 14:00:06    151] #Total number of DRC violations = 0
[03/10 14:00:06    151] #Total number of overlapping instance violations = 1
[03/10 14:00:06    151] #Cpu time = 00:00:39
[03/10 14:00:06    151] #Elapsed time = 00:00:39
[03/10 14:00:06    151] #Increased memory = -8.18 (MB)
[03/10 14:00:06    151] #Total memory = 961.30 (MB)
[03/10 14:00:06    151] #Peak memory = 999.18 (MB)
[03/10 14:00:06    151] #detailRoute Statistics:
[03/10 14:00:06    151] #Cpu time = 00:00:39
[03/10 14:00:06    151] #Elapsed time = 00:00:39
[03/10 14:00:06    151] #Increased memory = -8.18 (MB)
[03/10 14:00:06    151] #Total memory = 961.30 (MB)
[03/10 14:00:06    151] #Peak memory = 999.18 (MB)
[03/10 14:00:06    151] #
[03/10 14:00:06    151] #globalDetailRoute statistics:
[03/10 14:00:06    151] #Cpu time = 00:00:59
[03/10 14:00:06    151] #Elapsed time = 00:00:59
[03/10 14:00:06    151] #Increased memory = 60.89 (MB)
[03/10 14:00:06    151] #Total memory = 930.88 (MB)
[03/10 14:00:06    151] #Peak memory = 999.18 (MB)
[03/10 14:00:06    151] #Number of warnings = 50
[03/10 14:00:06    151] #Total number of warnings = 50
[03/10 14:00:06    151] #Number of fails = 0
[03/10 14:00:06    151] #Total number of fails = 0
[03/10 14:00:06    151] #Complete globalDetailRoute on Mon Mar 10 14:00:06 2025
[03/10 14:00:06    151] #
[03/10 14:00:06    151] 
[03/10 14:00:06    151]       Clock detailed routing done.
[03/10 14:00:07    151] Checking guided vs. routed lengths for 143 nets...
[03/10 14:00:07    151] 
[03/10 14:00:07    151]       
[03/10 14:00:07    151]       Guided max path lengths
[03/10 14:00:07    151]       =======================
[03/10 14:00:07    151]       
[03/10 14:00:07    151]       ---------------------------------------
[03/10 14:00:07    151]       From (um)    To (um)    Number of paths
[03/10 14:00:07    151]       ---------------------------------------
[03/10 14:00:07    151]          0.000      50.000          23
[03/10 14:00:07    151]         50.000     100.000          80
[03/10 14:00:07    151]        100.000     150.000          27
[03/10 14:00:07    151]        150.000     200.000           6
[03/10 14:00:07    151]        200.000     250.000           3
[03/10 14:00:07    151]        250.000     300.000           1
[03/10 14:00:07    151]        300.000     350.000           2
[03/10 14:00:07    151]        350.000     400.000           1
[03/10 14:00:07    151]       ---------------------------------------
[03/10 14:00:07    151]       
[03/10 14:00:07    151]       Deviation of routing from guided max path lengths
[03/10 14:00:07    151]       =================================================
[03/10 14:00:07    151]       
[03/10 14:00:07    151]       -------------------------------------
[03/10 14:00:07    151]       From (%)    To (%)    Number of paths
[03/10 14:00:07    151]       -------------------------------------
[03/10 14:00:07    151]       below        0.000          22
[03/10 14:00:07    151]         0.000     10.000          91
[03/10 14:00:07    151]        10.000     20.000          14
[03/10 14:00:07    151]        20.000     30.000           8
[03/10 14:00:07    151]        30.000     40.000           5
[03/10 14:00:07    151]        40.000     50.000           2
[03/10 14:00:07    151]        50.000     60.000           0
[03/10 14:00:07    151]        60.000     70.000           1
[03/10 14:00:07    151]       -------------------------------------
[03/10 14:00:07    151]       
[03/10 14:00:07    151] 
[03/10 14:00:07    151]     Top 10 notable deviations of routed length from guided length
[03/10 14:00:07    151]     =============================================================
[03/10 14:00:07    151] 
[03/10 14:00:07    151]     Net CTS_351 (70 terminals)
[03/10 14:00:07    151]     Guided length:  max path =    82.355um, total =   315.048um
[03/10 14:00:07    151]     Routed length:  max path =   123.200um, total =   342.060um
[03/10 14:00:07    151]     Deviation:      max path =    49.596%,  total =     8.574%
[03/10 14:00:07    151] 
[03/10 14:00:07    151]     Net CTS_301 (97 terminals)
[03/10 14:00:07    151]     Guided length:  max path =    99.737um, total =   402.025um
[03/10 14:00:07    151]     Routed length:  max path =   146.800um, total =   459.360um
[03/10 14:00:07    151]     Deviation:      max path =    47.186%,  total =    14.262%
[03/10 14:00:07    151] 
[03/10 14:00:07    151]     Net CTS_267 (50 terminals)
[03/10 14:00:07    151]     Guided length:  max path =    81.233um, total =   272.620um
[03/10 14:00:07    151]     Routed length:  max path =   111.000um, total =   301.780um
[03/10 14:00:07    151]     Deviation:      max path =    36.645%,  total =    10.696%
[03/10 14:00:07    151] 
[03/10 14:00:07    151]     Net CTS_348 (82 terminals)
[03/10 14:00:07    151]     Guided length:  max path =    82.288um, total =   308.262um
[03/10 14:00:07    151]     Routed length:  max path =   110.600um, total =   344.800um
[03/10 14:00:07    151]     Deviation:      max path =    34.407%,  total =    11.853%
[03/10 14:00:07    151] 
[03/10 14:00:07    151]     Net CTS_264 (68 terminals)
[03/10 14:00:07    151]     Guided length:  max path =    81.650um, total =   317.015um
[03/10 14:00:07    151]     Routed length:  max path =   109.000um, total =   360.640um
[03/10 14:00:07    151]     Deviation:      max path =    33.497%,  total =    13.761%
[03/10 14:00:07    151] 
[03/10 14:00:07    151]     Net CTS_323 (68 terminals)
[03/10 14:00:07    151]     Guided length:  max path =    86.870um, total =   318.215um
[03/10 14:00:07    151]     Routed length:  max path =   115.200um, total =   348.740um
[03/10 14:00:07    151]     Deviation:      max path =    32.612%,  total =     9.593%
[03/10 14:00:07    151] 
[03/10 14:00:07    151]     Net CTS_255 (36 terminals)
[03/10 14:00:07    151]     Guided length:  max path =    68.463um, total =   174.238um
[03/10 14:00:07    151]     Routed length:  max path =    88.800um, total =   199.640um
[03/10 14:00:07    151]     Deviation:      max path =    29.706%,  total =    14.579%
[03/10 14:00:07    151] 
[03/10 14:00:07    151]     Net CTS_244 (82 terminals)
[03/10 14:00:07    151]     Guided length:  max path =   130.938um, total =   323.960um
[03/10 14:00:07    151]     Routed length:  max path =   167.400um, total =   359.420um
[03/10 14:00:07    151]     Deviation:      max path =    27.847%,  total =    10.946%
[03/10 14:00:07    151] 
[03/10 14:00:07    151]     Net CTS_345 (60 terminals)
[03/10 14:00:07    151]     Guided length:  max path =    53.640um, total =   299.870um
[03/10 14:00:07    151]     Routed length:  max path =    67.400um, total =   336.980um
[03/10 14:00:07    151]     Deviation:      max path =    25.652%,  total =    12.375%
[03/10 14:00:07    151] 
[03/10 14:00:07    151]     Net CTS_324 (14 terminals)
[03/10 14:00:07    151]     Guided length:  max path =    52.880um, total =   115.950um
[03/10 14:00:07    151]     Routed length:  max path =    65.800um, total =   128.780um
[03/10 14:00:07    151]     Deviation:      max path =    24.433%,  total =    11.065%
[03/10 14:00:07    151] 
[03/10 14:00:07    151] Set FIXED routing status on 143 net(s)
[03/10 14:00:07    151] Set FIXED placed status on 142 instance(s)
[03/10 14:00:07    151] Net route status summary:
[03/10 14:00:07    151]   Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143)
[03/10 14:00:07    151]   Non-clock: 28914 (unrouted=28914, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/10 14:00:07    151] (Not counting 2963 nets with <2 term connections)
[03/10 14:00:07    151] 
[03/10 14:00:07    151] CCOPT: Done with clock implementation routing.
[03/10 14:00:07    151] 
[03/10 14:00:07    151] 
[03/10 14:00:07    151] CCOPT: Starting congestion repair using flow wrapper.
[03/10 14:00:07    151] Trial Route Overflow 0(H) 0(V)
[03/10 14:00:07    151] Starting congestion repair ...
[03/10 14:00:07    151] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/10 14:00:07    151] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 14:00:07    151] (I)       Reading DB...
[03/10 14:00:07    151] (I)       congestionReportName   : 
[03/10 14:00:07    151] (I)       buildTerm2TermWires    : 1
[03/10 14:00:07    151] (I)       doTrackAssignment      : 1
[03/10 14:00:07    151] (I)       dumpBookshelfFiles     : 0
[03/10 14:00:07    151] (I)       numThreads             : 1
[03/10 14:00:07    151] [NR-eagl] honorMsvRouteConstraint: false
[03/10 14:00:07    151] (I)       honorPin               : false
[03/10 14:00:07    151] (I)       honorPinGuide          : true
[03/10 14:00:07    151] (I)       honorPartition         : false
[03/10 14:00:07    151] (I)       allowPartitionCrossover: false
[03/10 14:00:07    151] (I)       honorSingleEntry       : true
[03/10 14:00:07    151] (I)       honorSingleEntryStrong : true
[03/10 14:00:07    151] (I)       handleViaSpacingRule   : false
[03/10 14:00:07    151] (I)       PDConstraint           : none
[03/10 14:00:07    151] (I)       expBetterNDRHandling   : false
[03/10 14:00:07    151] [NR-eagl] honorClockSpecNDR      : 0
[03/10 14:00:07    151] (I)       routingEffortLevel     : 3
[03/10 14:00:07    151] [NR-eagl] minRouteLayer          : 2
[03/10 14:00:07    151] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 14:00:07    151] (I)       numRowsPerGCell        : 1
[03/10 14:00:07    151] (I)       speedUpLargeDesign     : 0
[03/10 14:00:07    151] (I)       speedUpBlkViolationClean: 0
[03/10 14:00:07    151] (I)       multiThreadingTA       : 0
[03/10 14:00:07    151] (I)       blockedPinEscape       : 1
[03/10 14:00:07    151] (I)       blkAwareLayerSwitching : 0
[03/10 14:00:07    151] (I)       betterClockWireModeling: 1
[03/10 14:00:07    151] (I)       punchThroughDistance   : 500.00
[03/10 14:00:07    151] (I)       scenicBound            : 1.15
[03/10 14:00:07    151] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 14:00:07    151] (I)       source-to-sink ratio   : 0.00
[03/10 14:00:07    151] (I)       targetCongestionRatioH : 1.00
[03/10 14:00:07    151] (I)       targetCongestionRatioV : 1.00
[03/10 14:00:07    151] (I)       layerCongestionRatio   : 0.70
[03/10 14:00:07    151] (I)       m1CongestionRatio      : 0.10
[03/10 14:00:07    151] (I)       m2m3CongestionRatio    : 0.70
[03/10 14:00:07    151] (I)       localRouteEffort       : 1.00
[03/10 14:00:07    151] (I)       numSitesBlockedByOneVia: 8.00
[03/10 14:00:07    151] (I)       supplyScaleFactorH     : 1.00
[03/10 14:00:07    151] (I)       supplyScaleFactorV     : 1.00
[03/10 14:00:07    151] (I)       highlight3DOverflowFactor: 0.00
[03/10 14:00:07    151] (I)       doubleCutViaModelingRatio: 0.00
[03/10 14:00:07    151] (I)       blockTrack             : 
[03/10 14:00:07    151] (I)       readTROption           : true
[03/10 14:00:07    151] (I)       extraSpacingBothSide   : false
[03/10 14:00:07    151] [NR-eagl] numTracksPerClockWire  : 0
[03/10 14:00:07    151] (I)       routeSelectedNetsOnly  : false
[03/10 14:00:07    151] (I)       before initializing RouteDB syMemory usage = 1227.2 MB
[03/10 14:00:07    151] (I)       starting read tracks
[03/10 14:00:07    151] (I)       build grid graph
[03/10 14:00:07    151] (I)       build grid graph start
[03/10 14:00:07    151] [NR-eagl] Layer1 has no routable track
[03/10 14:00:07    151] [NR-eagl] Layer2 has single uniform track structure
[03/10 14:00:07    151] [NR-eagl] Layer3 has single uniform track structure
[03/10 14:00:07    151] [NR-eagl] Layer4 has single uniform track structure
[03/10 14:00:07    151] [NR-eagl] Layer5 has single uniform track structure
[03/10 14:00:07    151] [NR-eagl] Layer6 has single uniform track structure
[03/10 14:00:07    151] [NR-eagl] Layer7 has single uniform track structure
[03/10 14:00:07    151] [NR-eagl] Layer8 has single uniform track structure
[03/10 14:00:07    151] (I)       build grid graph end
[03/10 14:00:07    151] (I)       Layer1   numNetMinLayer=28858
[03/10 14:00:07    151] (I)       Layer2   numNetMinLayer=0
[03/10 14:00:07    151] (I)       Layer3   numNetMinLayer=143
[03/10 14:00:07    151] (I)       Layer4   numNetMinLayer=0
[03/10 14:00:07    151] (I)       Layer5   numNetMinLayer=0
[03/10 14:00:07    151] (I)       Layer6   numNetMinLayer=0
[03/10 14:00:07    151] (I)       Layer7   numNetMinLayer=56
[03/10 14:00:07    151] (I)       Layer8   numNetMinLayer=0
[03/10 14:00:07    151] (I)       numViaLayers=7
[03/10 14:00:07    151] (I)       end build via table
[03/10 14:00:07    151] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7544 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 14:00:07    151] [NR-eagl] numPreroutedNet = 143  numPreroutedWires = 12009
[03/10 14:00:07    151] (I)       readDataFromPlaceDB
[03/10 14:00:07    151] (I)       Read net information..
[03/10 14:00:07    151] [NR-eagl] Read numTotalNets=29057  numIgnoredNets=143
[03/10 14:00:07    151] (I)       Read testcase time = 0.010 seconds
[03/10 14:00:07    151] 
[03/10 14:00:07    151] (I)       totalPins=89095  totalGlobalPin=85565 (96.04%)
[03/10 14:00:07    151] (I)       Model blockage into capacity
[03/10 14:00:07    151] (I)       Read numBlocks=7544  numPreroutedWires=12009  numCapScreens=0
[03/10 14:00:07    151] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 14:00:07    151] (I)       blocked area on Layer2 : 44762137600  (5.91%)
[03/10 14:00:07    151] (I)       blocked area on Layer3 : 15062960000  (1.99%)
[03/10 14:00:07    151] (I)       blocked area on Layer4 : 118992248000  (15.71%)
[03/10 14:00:07    151] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 14:00:07    151] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 14:00:07    151] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 14:00:07    151] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 14:00:07    151] (I)       Modeling time = 0.030 seconds
[03/10 14:00:07    151] 
[03/10 14:00:07    151] (I)       Number of ignored nets = 143
[03/10 14:00:07    151] (I)       Number of fixed nets = 143.  Ignored: Yes
[03/10 14:00:07    151] (I)       Number of clock nets = 143.  Ignored: No
[03/10 14:00:07    151] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 14:00:07    151] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 14:00:07    151] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 14:00:07    151] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 14:00:07    151] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 14:00:07    151] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 14:00:07    151] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 14:00:07    151] (I)       Before initializing earlyGlobalRoute syMemory usage = 1227.2 MB
[03/10 14:00:07    151] (I)       Layer1  viaCost=300.00
[03/10 14:00:07    151] (I)       Layer2  viaCost=100.00
[03/10 14:00:07    151] (I)       Layer3  viaCost=100.00
[03/10 14:00:07    151] (I)       Layer4  viaCost=100.00
[03/10 14:00:07    151] (I)       Layer5  viaCost=100.00
[03/10 14:00:07    151] (I)       Layer6  viaCost=200.00
[03/10 14:00:07    151] (I)       Layer7  viaCost=100.00
[03/10 14:00:07    151] (I)       ---------------------Grid Graph Info--------------------
[03/10 14:00:07    151] (I)       routing area        :  (0, 0) - (872800, 868000)
[03/10 14:00:07    151] (I)       core area           :  (20000, 20000) - (852800, 848000)
[03/10 14:00:07    151] (I)       Site Width          :   400  (dbu)
[03/10 14:00:07    151] (I)       Row Height          :  3600  (dbu)
[03/10 14:00:07    151] (I)       GCell Width         :  3600  (dbu)
[03/10 14:00:07    151] (I)       GCell Height        :  3600  (dbu)
[03/10 14:00:07    151] (I)       grid                :   242   241     8
[03/10 14:00:07    151] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 14:00:07    151] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 14:00:07    151] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 14:00:07    151] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 14:00:07    151] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 14:00:07    151] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 14:00:07    151] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 14:00:07    151] (I)       Total num of tracks :     0  2182  2169  2182  2169  2182   542   545
[03/10 14:00:07    151] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 14:00:07    151] (I)       --------------------------------------------------------
[03/10 14:00:07    151] 
[03/10 14:00:07    151] [NR-eagl] ============ Routing rule table ============
[03/10 14:00:07    151] [NR-eagl] Rule id 0. Nets 0 
[03/10 14:00:07    151] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/10 14:00:07    151] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/10 14:00:07    151] [NR-eagl] Rule id 1. Nets 28914 
[03/10 14:00:07    151] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 14:00:07    151] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 14:00:07    151] [NR-eagl] ========================================
[03/10 14:00:07    151] [NR-eagl] 
[03/10 14:00:07    151] (I)       After initializing earlyGlobalRoute syMemory usage = 1227.2 MB
[03/10 14:00:07    151] (I)       Loading and dumping file time : 0.31 seconds
[03/10 14:00:07    151] (I)       free getNanoCongMap()->getMpool()
[03/10 14:00:07    151] (I)       ============= Initialization =============
[03/10 14:00:07    151] (I)       total 2D Cap : 262509 = (131164 H, 131345 V)
[03/10 14:00:07    151] [NR-eagl] Layer group 1: route 56 net(s) in layer range [7, 8]
[03/10 14:00:07    151] (I)       ============  Phase 1a Route ============
[03/10 14:00:07    151] (I)       Phase 1a runs 0.01 seconds
[03/10 14:00:07    151] (I)       Usage: 2416 = (945 H, 1471 V) = (0.72% H, 1.12% V) = (1.701e+03um H, 2.648e+03um V)
[03/10 14:00:07    151] (I)       
[03/10 14:00:07    151] (I)       ============  Phase 1b Route ============
[03/10 14:00:07    151] (I)       Usage: 2416 = (945 H, 1471 V) = (0.72% H, 1.12% V) = (1.701e+03um H, 2.648e+03um V)
[03/10 14:00:07    151] (I)       
[03/10 14:00:07    151] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.348800e+03um
[03/10 14:00:07    151] (I)       ============  Phase 1c Route ============
[03/10 14:00:07    151] (I)       Usage: 2416 = (945 H, 1471 V) = (0.72% H, 1.12% V) = (1.701e+03um H, 2.648e+03um V)
[03/10 14:00:07    151] (I)       
[03/10 14:00:07    151] (I)       ============  Phase 1d Route ============
[03/10 14:00:07    151] (I)       Usage: 2416 = (945 H, 1471 V) = (0.72% H, 1.12% V) = (1.701e+03um H, 2.648e+03um V)
[03/10 14:00:07    151] (I)       
[03/10 14:00:07    151] (I)       ============  Phase 1e Route ============
[03/10 14:00:07    151] (I)       Phase 1e runs 0.00 seconds
[03/10 14:00:07    151] (I)       Usage: 2416 = (945 H, 1471 V) = (0.72% H, 1.12% V) = (1.701e+03um H, 2.648e+03um V)
[03/10 14:00:07    151] (I)       
[03/10 14:00:07    151] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.348800e+03um
[03/10 14:00:07    151] [NR-eagl] 
[03/10 14:00:07    151] (I)       dpBasedLA: time=0.00  totalOF=1131  totalVia=4634  totalWL=2416  total(Via+WL)=7050 
[03/10 14:00:07    151] (I)       total 2D Cap : 2755070 = (1166721 H, 1588349 V)
[03/10 14:00:07    151] [NR-eagl] Layer group 2: route 28858 net(s) in layer range [2, 8]
[03/10 14:00:07    151] (I)       ============  Phase 1a Route ============
[03/10 14:00:07    151] (I)       Phase 1a runs 0.06 seconds
[03/10 14:00:07    151] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/10 14:00:07    151] (I)       Usage: 212187 = (106051 H, 106136 V) = (9.09% H, 6.68% V) = (1.909e+05um H, 1.910e+05um V)
[03/10 14:00:07    151] (I)       
[03/10 14:00:07    151] (I)       ============  Phase 1b Route ============
[03/10 14:00:07    151] (I)       Phase 1b runs 0.01 seconds
[03/10 14:00:07    151] (I)       Usage: 212187 = (106051 H, 106136 V) = (9.09% H, 6.68% V) = (1.909e+05um H, 1.910e+05um V)
[03/10 14:00:07    151] (I)       
[03/10 14:00:07    151] (I)       earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.00% V. EstWL: 3.775878e+05um
[03/10 14:00:07    151] (I)       ============  Phase 1c Route ============
[03/10 14:00:07    151] (I)       Level2 Grid: 49 x 49
[03/10 14:00:07    151] (I)       Phase 1c runs 0.01 seconds
[03/10 14:00:07    151] (I)       Usage: 212187 = (106051 H, 106136 V) = (9.09% H, 6.68% V) = (1.909e+05um H, 1.910e+05um V)
[03/10 14:00:07    151] (I)       
[03/10 14:00:07    151] (I)       ============  Phase 1d Route ============
[03/10 14:00:07    151] (I)       Phase 1d runs 0.02 seconds
[03/10 14:00:07    151] (I)       Usage: 212188 = (106052 H, 106136 V) = (9.09% H, 6.68% V) = (1.909e+05um H, 1.910e+05um V)
[03/10 14:00:07    151] (I)       
[03/10 14:00:07    151] (I)       ============  Phase 1e Route ============
[03/10 14:00:07    151] (I)       Phase 1e runs 0.00 seconds
[03/10 14:00:07    151] (I)       Usage: 212188 = (106052 H, 106136 V) = (9.09% H, 6.68% V) = (1.909e+05um H, 1.910e+05um V)
[03/10 14:00:07    151] (I)       
[03/10 14:00:07    151] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.00% V. EstWL: 3.775896e+05um
[03/10 14:00:07    151] [NR-eagl] 
[03/10 14:00:07    152] (I)       dpBasedLA: time=0.07  totalOF=2054  totalVia=159565  totalWL=209771  total(Via+WL)=369336 
[03/10 14:00:07    152] (I)       ============  Phase 1l Route ============
[03/10 14:00:07    152] (I)       Total Global Routing Runtime: 0.31 seconds
[03/10 14:00:07    152] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 14:00:07    152] [NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
[03/10 14:00:07    152] (I)       
[03/10 14:00:07    152] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 14:00:07    152] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 14:00:07    152] 
[03/10 14:00:07    152] ** np local hotspot detection info verbose **
[03/10 14:00:07    152] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 14:00:07    152] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/10 14:00:07    152] 
[03/10 14:00:07    152] describeCongestion: hCong = 0.00 vCong = 0.00
[03/10 14:00:07    152] Skipped repairing congestion.
[03/10 14:00:07    152] (I)       ============= track Assignment ============
[03/10 14:00:07    152] (I)       extract Global 3D Wires
[03/10 14:00:07    152] (I)       Extract Global WL : time=0.02
[03/10 14:00:07    152] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 14:00:07    152] (I)       Initialization real time=0.01 seconds
[03/10 14:00:08    152] (I)       Kernel real time=0.27 seconds
[03/10 14:00:08    152] (I)       End Greedy Track Assignment
[03/10 14:00:08    152] [NR-eagl] Layer1(M1)(F) length: 3.600000e+00um, number of vias: 92498
[03/10 14:00:08    152] [NR-eagl] Layer2(M2)(V) length: 1.456526e+05um, number of vias: 123049
[03/10 14:00:08    152] [NR-eagl] Layer3(M3)(H) length: 1.625977e+05um, number of vias: 8198
[03/10 14:00:08    152] [NR-eagl] Layer4(M4)(V) length: 4.738548e+04um, number of vias: 2548
[03/10 14:00:08    152] [NR-eagl] Layer5(M5)(H) length: 4.461787e+04um, number of vias: 1341
[03/10 14:00:08    152] [NR-eagl] Layer6(M6)(V) length: 1.553753e+04um, number of vias: 631
[03/10 14:00:08    152] [NR-eagl] Layer7(M7)(H) length: 2.218300e+03um, number of vias: 667
[03/10 14:00:08    152] [NR-eagl] Layer8(M8)(V) length: 3.227600e+03um, number of vias: 0
[03/10 14:00:08    152] [NR-eagl] Total length: 4.212407e+05um, number of vias: 228932
[03/10 14:00:08    152] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[03/10 14:00:08    152] 
[03/10 14:00:08    152] CCOPT: Done with congestion repair using flow wrapper.
[03/10 14:00:08    152] 
[03/10 14:00:08    152] #spOpts: N=65 
[03/10 14:00:08    152] Core basic site is core
[03/10 14:00:08    152] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:00:08    152]     Clock implementation routing done.
[03/10 14:00:08    152]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=67850 and nets=32020 using extraction engine 'preRoute' .
[03/10 14:00:08    152] PreRoute RC Extraction called for design mac_array.
[03/10 14:00:08    152] RC Extraction called in multi-corner(2) mode.
[03/10 14:00:08    152] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:00:08    152] RCMode: PreRoute
[03/10 14:00:08    152]       RC Corner Indexes            0       1   
[03/10 14:00:08    152] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:00:08    152] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:00:08    152] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:00:08    152] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:00:08    152] Shrink Factor                : 1.00000
[03/10 14:00:08    152] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:00:08    152] Using capacitance table file ...
[03/10 14:00:08    152] Updating RC grid for preRoute extraction ...
[03/10 14:00:08    152] Initializing multi-corner capacitance tables ... 
[03/10 14:00:08    152] Initializing multi-corner resistance tables ...
[03/10 14:00:08    153] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1201.047M)
[03/10 14:00:08    153] 
[03/10 14:00:08    153]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 14:00:08    153]     Rebuilding timing graph... 
[03/10 14:00:09    153]     Rebuilding timing graph done.
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Routing Correlation Report
[03/10 14:00:10    154]     ==========================
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Top/Trunk Low-Fanout (<=5) Routes:
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/10 14:00:10    154]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/10 14:00:10    154]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     Gate Delay           ns         0.060         0.060      1.011       0.005        0.005      1.000      0.980         1.019
[03/10 14:00:10    154]     S->S Wire Len.       um        61.993        62.036      1.001      72.470       72.201      1.000      0.996         1.004
[03/10 14:00:10    154]     S->S Wire Res.       Ohm       75.666        75.168      0.993      79.702       79.465      1.000      0.997         1.003
[03/10 14:00:10    154]     S->S Wire Res./um    Ohm        1.390         1.323      0.952       0.632        0.539      0.980      0.835         1.150
[03/10 14:00:10    154]     Total Wire Len.      um        58.448        58.743      1.005     123.851      123.983      1.000      1.001         0.999
[03/10 14:00:10    154]     Trans. Time          ns         0.045         0.045      1.005       0.024        0.024      1.000      1.005         0.994
[03/10 14:00:10    154]     Wire Cap.            fF         9.406         9.507      1.011      19.514       19.701      1.000      1.010         0.990
[03/10 14:00:10    154]     Wire Cap./um         fF         0.150         0.148      0.987       0.068        0.066      0.992      0.966         1.019
[03/10 14:00:10    154]     Wire Delay           ns         0.002         0.002      1.000       0.003        0.003      1.000      1.000         1.000
[03/10 14:00:10    154]     Wire Skew            ns         0.001         0.001      1.000       0.002        0.002      1.000      1.000         1.000
[03/10 14:00:10    154]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Top/Trunk High-Fanout (>5) Routes:
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/10 14:00:10    154]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/10 14:00:10    154]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     Gate Delay           ns          0.060        0.061      1.009       0.007        0.008      0.999      1.038         0.960
[03/10 14:00:10    154]     S->S Wire Len.       um        182.354      185.607      1.018      84.512       84.502      0.999      0.999         0.999
[03/10 14:00:10    154]     S->S Wire Res.       Ohm       209.731      215.393      1.027      94.017       94.575      0.998      1.004         0.992
[03/10 14:00:10    154]     S->S Wire Res./um    Ohm         1.168        1.178      1.009       0.055        0.056      0.934      0.944         0.923
[03/10 14:00:10    154]     Total Wire Len.      um        480.466      487.900      1.015     100.060      103.864      0.999      1.037         0.962
[03/10 14:00:10    154]     Trans. Time          ns          0.080        0.082      1.020       0.025        0.026      0.999      1.007         0.992
[03/10 14:00:10    154]     Wire Cap.            fF         75.928       77.605      1.022      15.367       16.271      0.996      1.055         0.941
[03/10 14:00:10    154]     Wire Cap./um         fF          0.158        0.159      1.006       0.002        0.001      0.678      0.324         1.417
[03/10 14:00:10    154]     Wire Delay           ns          0.015        0.016      1.042       0.010        0.010      1.000      1.034         0.966
[03/10 14:00:10    154]     Wire Skew            ns          0.008        0.008      1.033       0.003        0.003      0.994      0.999         0.989
[03/10 14:00:10    154]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Leaf Routes:
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/10 14:00:10    154]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/10 14:00:10    154]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     Gate Delay           ns          0.073        0.074      1.000       0.013        0.012      0.997      0.965         1.030
[03/10 14:00:10    154]     S->S Wire Len.       um         55.077       61.770      1.122      30.817       34.235      0.947      1.052         0.852
[03/10 14:00:10    154]     S->S Wire Res.       Ohm        80.863       85.110      1.053      39.213       43.047      0.928      1.019         0.845
[03/10 14:00:10    154]     S->S Wire Res./um    Ohm         1.572        1.445      0.919       0.340        0.219      0.894      0.576         1.389
[03/10 14:00:10    154]     Total Wire Len.      um        177.622      182.747      1.029     110.403      113.403      0.999      1.026         0.972
[03/10 14:00:10    154]     Trans. Time          ns          0.083        0.083      0.999       0.017        0.017      0.997      0.986         1.008
[03/10 14:00:10    154]     Wire Cap.            fF         31.499       31.300      0.994      20.672       20.103      0.998      0.971         1.026
[03/10 14:00:10    154]     Wire Cap./um         fF          0.174        0.169      0.971       0.017        0.010      0.964      0.557         1.669
[03/10 14:00:10    154]     Wire Delay           ns          0.004        0.005      1.180       0.003        0.003      0.890      1.108         0.715
[03/10 14:00:10    154]     Wire Skew            ns          0.000        0.000      1.042       0.001        0.001      0.996      1.012         0.980
[03/10 14:00:10    154]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     -----------------------------------------------------
[03/10 14:00:10    154]     Route Sink Pin                         Difference (%)
[03/10 14:00:10    154]     -----------------------------------------------------
[03/10 14:00:10    154]     CTS_ccl_BUF_CLOCK_NODE_UID_A11faf/I       -100.000
[03/10 14:00:10    154]     CTS_ccl_BUF_CLOCK_NODE_UID_A11fa7/I         50.000
[03/10 14:00:10    154]     -----------------------------------------------------
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     -----------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/10 14:00:10    154]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/10 14:00:10    154]     -----------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     M2                             0.000um      0.400um        1.599         0.282         0.451
[03/10 14:00:10    154]     M3                           210.178um    213.000um        1.599         0.282         0.451
[03/10 14:00:10    154]     M4                           198.955um    197.800um        1.599         0.282         0.451
[03/10 14:00:10    154]     Preferred Layer Adherence    100.000%      99.903%           -             -             -
[03/10 14:00:10    154]     -----------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     No transition time violation increases to report
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     -----------------------------------------------------
[03/10 14:00:10    154]     Route Sink Pin                         Difference (%)
[03/10 14:00:10    154]     -----------------------------------------------------
[03/10 14:00:10    154]     CTS_ccl_BUF_CLOCK_NODE_UID_A12009/I       -75.000
[03/10 14:00:10    154]     CTS_ccl_BUF_CLOCK_NODE_UID_A12007/I       -18.182
[03/10 14:00:10    154]     CTS_ccl_BUF_CLOCK_NODE_UID_A11fb0/I       -13.043
[03/10 14:00:10    154]     CTS_cdb_BUF_CLOCK_NODE_UID_A1230d/I       -11.111
[03/10 14:00:10    154]     CTS_ccl_BUF_CLOCK_NODE_UID_A12013/I       -10.909
[03/10 14:00:10    154]     -----------------------------------------------------
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     ------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/10 14:00:10    154]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/10 14:00:10    154]     ------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     M1                              0.000um       0.200um       1.787         0.272         0.487
[03/10 14:00:10    154]     M2                              0.000um       6.600um       1.599         0.282         0.451
[03/10 14:00:10    154]     M3                           1533.277um    1558.800um       1.599         0.282         0.451
[03/10 14:00:10    154]     M4                           1349.517um    1361.800um       1.599         0.282         0.451
[03/10 14:00:10    154]     Preferred Layer Adherence     100.000%       99.768%          -             -             -
[03/10 14:00:10    154]     ------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     No transition time violation increases to report
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Top Wire Delay Differences (Leaf routes):
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     -----------------------------------------------------------------------------
[03/10 14:00:10    154]     Route Sink Pin                                                 Difference (%)
[03/10 14:00:10    154]     -----------------------------------------------------------------------------
[03/10 14:00:10    154]     genblk1_0__mac_col_inst/query_q_reg_13_/CP                        -500.000
[03/10 14:00:10    154]     genblk1_0__mac_col_inst/query_q_reg_11_/CP                        -466.667
[03/10 14:00:10    154]     genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_8_/CP       -325.000
[03/10 14:00:10    154]     genblk1_5__mac_col_inst/query_q_reg_46_/CP                        -277.778
[03/10 14:00:10    154]     genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_1_/CP       -262.500
[03/10 14:00:10    154]     -----------------------------------------------------------------------------
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Clock Tree Layer Assignment (Leaf Routes):
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     --------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
[03/10 14:00:10    154]                                                                (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/10 14:00:10    154]     --------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     M1                               0.000um        3.400um       1.787         0.272         0.487
[03/10 14:00:10    154]     M2                               0.000um      954.000um       1.599         0.282         0.451
[03/10 14:00:10    154]     M3                           11340.997um    12130.200um       1.599         0.282         0.451
[03/10 14:00:10    154]     M4                           11927.532um    10822.600um       1.599         0.282         0.451
[03/10 14:00:10    154]     M5                               0.000um        7.400um       1.599         0.282         0.450
[03/10 14:00:10    154]     M6                               0.000um       22.200um       1.599         0.277         0.442
[03/10 14:00:10    154]     Preferred Layer Adherence      100.000%        95.877%          -             -             -
[03/10 14:00:10    154]     --------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Transition Time Violating Nets (Leaf Routes)
[03/10 14:00:10    154]     ============================================
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Net: CTS_319:
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     -------------------------------------------------------------------------
[03/10 14:00:10    154]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/10 14:00:10    154]                          Length        Via Count     Length        Via Count
[03/10 14:00:10    154]     -------------------------------------------------------------------------
[03/10 14:00:10    154]     M2                     0.000um     23              7.600um         23
[03/10 14:00:10    154]     M3                    79.302um     23             94.800um         22
[03/10 14:00:10    154]     M4                    49.660um     33             43.000um         21
[03/10 14:00:10    154]     -------------------------------------------------------------------------
[03/10 14:00:10    154]     Totals               128.000um     79            144.000um         66
[03/10 14:00:10    154]     -------------------------------------------------------------------------
[03/10 14:00:10    154]     Quantity             Pre-Route     Post-Route        -             -
[03/10 14:00:10    154]     -------------------------------------------------------------------------
[03/10 14:00:10    154]     S->WS OverSlew         0.000ns      0.002ns          -             -
[03/10 14:00:10    154]     S->WS Trans. Time      0.104ns      0.107ns          -             -
[03/10 14:00:10    154]     S->WS Wire Len.       57.330um     54.400um          -             -
[03/10 14:00:10    154]     S->WS Wire Res.       80.408Ohm    67.469Ohm         -             -
[03/10 14:00:10    154]     Wire Cap.             24.039fF     25.550fF          -             -
[03/10 14:00:10    154]     -------------------------------------------------------------------------
[03/10 14:00:10    154]     Pre-route worst sink: genblk1_3__mac_col_inst/key_q_reg_45_/CP.
[03/10 14:00:10    154]     Post-route worst sink: genblk1_3__mac_col_inst/key_q_reg_45_/CP.
[03/10 14:00:10    154]     -------------------------------------------------------------------------
[03/10 14:00:10    154]     Driver instance: CTS_cdb_BUF_CLOCK_NODE_UID_A124b5.
[03/10 14:00:10    154]     Driver fanout: 22.
[03/10 14:00:10    154]     Driver cell: CKBD4.
[03/10 14:00:10    154]     -------------------------------------------------------------------------
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Via Selection for Estimated Routes (rule default):
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     ----------------------------------------------------------------
[03/10 14:00:10    154]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/10 14:00:10    154]     Range                    (Ohm)    (fF)     (fs)     Only
[03/10 14:00:10    154]     ----------------------------------------------------------------
[03/10 14:00:10    154]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/10 14:00:10    154]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/10 14:00:10    154]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/10 14:00:10    154]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/10 14:00:10    154]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/10 14:00:10    154]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/10 14:00:10    154]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/10 14:00:10    154]     ----------------------------------------------------------------
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Post-Route Via Usage Statistics:
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/10 14:00:10    154]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/10 14:00:10    154]                                                             Count                          Count                            Count                 
[03/10 14:00:10    154]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     M1-M2    VIA12_1cut          1.500    0.032    0.047       4          0%        -        -           -           -        -          -         -
[03/10 14:00:10    154]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       1          0%        -        -           -           -        -          -         -
[03/10 14:00:10    154]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    3456         97%       ER        70         89%        ER         -          -         -
[03/10 14:00:10    154]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      67          2%        -         6          8%          -        -          -         -
[03/10 14:00:10    154]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044      47          1%        -         3          4%          -        -          -         -
[03/10 14:00:10    154]     M2-M3    VIA23_1cut          1.500    0.030    0.046    3445        100%       ER        80        100%        ER         -          -         -
[03/10 14:00:10    154]     M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
[03/10 14:00:10    154]     M3-M4    VIA34_1cut          1.500    0.030    0.046    3505        100%       ER       130        100%        ER         -          -         -
[03/10 14:00:10    154]     M4-M5    VIA45_1cut          1.500    0.030    0.046       6        100%       ER        -           -           -        -          -         -
[03/10 14:00:10    154]     M5-M6    VIA56_1cut          1.500    0.028    0.043       4        100%       ER        -           -           -        -          -         -
[03/10 14:00:10    154]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Tag Key:
[03/10 14:00:10    154]     	E=Used for route estimates;
[03/10 14:00:10    154]     	R=Most frequently used by router for this net type and layer transition.
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     
[03/10 14:00:10    154]     Clock DAG stats after routing clock trees:
[03/10 14:00:10    154]       cell counts    : b=142, i=0, cg=0, l=0, total=142
[03/10 14:00:10    154]       cell areas     : b=872.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=872.280um^2
[03/10 14:00:10    154]       gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
[03/10 14:00:10    154]       wire capacitance : top=0.000pF, trunk=0.532pF, leaf=4.100pF, total=4.633pF
[03/10 14:00:10    154]       wire lengths   : top=0.000um, trunk=3338.600um, leaf=23939.800um, total=27278.400um
[03/10 14:00:10    154]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:00:10    154]     Clock DAG net violations after routing clock trees:
[03/10 14:00:10    154]       Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/10 14:00:10    154]       Transition  : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns
[03/10 14:00:10    154]     Clock tree state after routing clock trees:
[03/10 14:00:10    154]       clock_tree clk: worst slew is leaf(0.107),trunk(0.103),top(nil), margined worst slew is leaf(0.107),trunk(0.103),top(nil)
[03/10 14:00:10    154]       skew_group clk/CON: insertion delay [min=0.180, max=0.243, avg=0.219, sd=0.019], skew [0.064 vs 0.057*, 76.2% {0.198, 0.227, 0.243}] (wid=0.047 ws=0.039) (gid=0.234 gs=0.086)
[03/10 14:00:10    154]     Clock network insertion delays are now [0.180ns, 0.243ns] average 0.219ns std.dev 0.019ns
[03/10 14:00:10    154]     Legalizer reserving space for clock trees... 
[03/10 14:00:10    154]     Legalizer reserving space for clock trees done.
[03/10 14:00:10    154]     PostConditioning... 
[03/10 14:00:10    154]       Update timing... 
[03/10 14:00:10    154]         Updating timing graph... 
[03/10 14:00:10    154]           
[03/10 14:00:10    154] #################################################################################
[03/10 14:00:10    154] # Design Stage: PreRoute
[03/10 14:00:10    154] # Design Name: mac_array
[03/10 14:00:10    154] # Design Mode: 65nm
[03/10 14:00:10    154] # Analysis Mode: MMMC Non-OCV 
[03/10 14:00:10    154] # Parasitics Mode: No SPEF/RCDB
[03/10 14:00:10    154] # Signoff Settings: SI Off 
[03/10 14:00:10    154] #################################################################################
[03/10 14:00:11    155] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:00:11    155] Calculate delays in BcWc mode...
[03/10 14:00:11    155] Topological Sorting (CPU = 0:00:00.1, MEM = 1267.8M, InitMEM = 1267.8M)
[03/10 14:00:14    158] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 14:00:14    158] End delay calculation. (MEM=1364.59 CPU=0:00:03.0 REAL=0:00:03.0)
[03/10 14:00:14    158] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1364.6M) ***
[03/10 14:00:14    158]         Updating timing graph done.
[03/10 14:00:14    158]         Updating latch analysis... 
[03/10 14:00:14    158]         Updating latch analysis done.
[03/10 14:00:14    158]       Update timing done.
[03/10 14:00:14    158]       Invalidating timing
[03/10 14:00:14    158]       PostConditioning active optimizations:
[03/10 14:00:14    158]        - DRV fixing with cell sizing
[03/10 14:00:14    158]       
[03/10 14:00:14    158]       Currently running CTS, using active skew data
[03/10 14:00:14    158]       Rebuilding timing graph... 
[03/10 14:00:14    159]       Rebuilding timing graph done.
[03/10 14:00:15    159]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/10 14:00:15    159]       Rebuilding timing graph   cell counts    : b=142, i=0, cg=0, l=0, total=142
[03/10 14:00:15    159]       Rebuilding timing graph   cell areas     : b=872.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=872.280um^2
[03/10 14:00:15    159]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
[03/10 14:00:15    159]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.532pF, leaf=4.100pF, total=4.633pF
[03/10 14:00:15    159]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3338.600um, leaf=23939.800um, total=27278.400um
[03/10 14:00:15    159]       Rebuilding timing graph   sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:00:15    159]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/10 14:00:15    159]       Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/10 14:00:15    159]       Rebuilding timing graph   Transition  : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns
[03/10 14:00:15    159]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/10 14:00:15    159]       Clock DAG stats PostConditioning initial state:
[03/10 14:00:15    159]         cell counts    : b=142, i=0, cg=0, l=0, total=142
[03/10 14:00:15    159]         cell areas     : b=872.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=872.280um^2
[03/10 14:00:15    159]         gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
[03/10 14:00:15    159]         wire capacitance : top=0.000pF, trunk=0.532pF, leaf=4.100pF, total=4.633pF
[03/10 14:00:15    159]         wire lengths   : top=0.000um, trunk=3338.600um, leaf=23939.800um, total=27278.400um
[03/10 14:00:15    159]         sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:00:15    159]       Clock DAG net violations PostConditioning initial state:
[03/10 14:00:15    159]         Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/10 14:00:15    159]         Transition  : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns
[03/10 14:00:15    159]       Recomputing CTS skew targets... 
[03/10 14:00:15    159]         Resolving skew group constraints... 
[03/10 14:00:15    159]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/10 14:00:15    159]         Resolving skew group constraints done.
[03/10 14:00:15    159]       Recomputing CTS skew targets done.
[03/10 14:00:15    159]       Fixing DRVs... 
[03/10 14:00:15    159]         Fixing clock tree DRVs: 
[03/10 14:00:15    159]         Fixing clock tree DRVs: .
[03/10 14:00:15    159]         Fixing clock tree DRVs: ..
[03/10 14:00:15    159]         Fixing clock tree DRVs: ...
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% 
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% .
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ..
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ...
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/10 14:00:15    159]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 14:00:15    159]         CCOpt-PostConditioning: considered: 143, tested: 143, violation detected: 2, cannot run: 1, attempted: 1, failed: 0, sized: 1
[03/10 14:00:15    159]         
[03/10 14:00:15    159]         PRO Statistics: Fix DRVs (cell sizing):
[03/10 14:00:15    159]         =======================================
[03/10 14:00:15    159]         
[03/10 14:00:15    159]         Cell changes by Net Type:
[03/10 14:00:15    159]         
[03/10 14:00:15    159]         ------------------------------
[03/10 14:00:15    159]         Net Type    Attempted    Sized
[03/10 14:00:15    159]         ------------------------------
[03/10 14:00:15    159]         top             0          0
[03/10 14:00:15    159]         trunk           0          0
[03/10 14:00:15    159]         leaf            1          1
[03/10 14:00:15    159]         ------------------------------
[03/10 14:00:15    159]         Total           1          1
[03/10 14:00:15    159]         ------------------------------
[03/10 14:00:15    159]         
[03/10 14:00:15    159]         Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 1.080um^2
[03/10 14:00:15    159]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/10 14:00:15    159]         
[03/10 14:00:15    159]         Clock DAG stats PostConditioning after DRV fixing:
[03/10 14:00:15    159]           cell counts    : b=142, i=0, cg=0, l=0, total=142
[03/10 14:00:15    159]           cell areas     : b=873.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=873.360um^2
[03/10 14:00:15    159]           gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
[03/10 14:00:15    159]           wire capacitance : top=0.000pF, trunk=0.532pF, leaf=4.100pF, total=4.633pF
[03/10 14:00:15    159]           wire lengths   : top=0.000um, trunk=3338.600um, leaf=23939.800um, total=27278.400um
[03/10 14:00:15    159]           sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:00:15    159]         Clock DAG net violations PostConditioning after DRV fixing:
[03/10 14:00:15    159]           Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/10 14:00:15    159]         Clock tree state PostConditioning after DRV fixing:
[03/10 14:00:15    159]           clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
[03/10 14:00:15    159]           skew_group clk/CON: insertion delay [min=0.180, max=0.243, avg=0.219, sd=0.019], skew [0.063 vs 0.057*, 76.2% {0.198, 0.227, 0.243}] (wid=0.047 ws=0.039) (gid=0.234 gs=0.086)
[03/10 14:00:15    159]         Clock network insertion delays are now [0.180ns, 0.243ns] average 0.219ns std.dev 0.019ns
[03/10 14:00:15    159]       Fixing DRVs done.
[03/10 14:00:15    159]       
[03/10 14:00:15    159]       Slew Diagnostics: After DRV fixing
[03/10 14:00:15    159]       ==================================
[03/10 14:00:15    159]       
[03/10 14:00:15    159]       Global Causes:
[03/10 14:00:15    159]       
[03/10 14:00:15    159]       -------------------------------------
[03/10 14:00:15    159]       Cause
[03/10 14:00:15    159]       -------------------------------------
[03/10 14:00:15    159]       DRV fixing with buffering is disabled
[03/10 14:00:15    159]       -------------------------------------
[03/10 14:00:15    159]       
[03/10 14:00:15    159]       Top 5 overslews:
[03/10 14:00:15    159]       
[03/10 14:00:15    159]       ---------------------------------
[03/10 14:00:15    159]       Overslew    Causes    Driving Pin
[03/10 14:00:15    159]       ---------------------------------
[03/10 14:00:15    159]         (empty table)
[03/10 14:00:15    159]       ---------------------------------
[03/10 14:00:15    159]       
[03/10 14:00:15    159]       Slew Diagnostics Counts:
[03/10 14:00:15    159]       
[03/10 14:00:15    159]       -------------------
[03/10 14:00:15    159]       Cause    Occurences
[03/10 14:00:15    159]       -------------------
[03/10 14:00:15    159]         (empty table)
[03/10 14:00:15    159]       -------------------
[03/10 14:00:15    159]       
[03/10 14:00:15    159]       Reconnecting optimized routes... 
[03/10 14:00:15    159]       Reconnecting optimized routes done.
[03/10 14:00:15    159]       Refining placement... 
[03/10 14:00:15    159] *
[03/10 14:00:15    159] * Starting clock placement refinement...
[03/10 14:00:15    159] *
[03/10 14:00:15    159] * First pass: Refine non-clock instances...
[03/10 14:00:15    159] *
[03/10 14:00:15    159] #spOpts: N=65 
[03/10 14:00:15    159] *** Starting refinePlace (0:02:40 mem=1227.8M) ***
[03/10 14:00:15    159] Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
[03/10 14:00:15    159] Starting refinePlace ...
[03/10 14:00:15    159] **ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
[03/10 14:00:15    159] Type 'man IMPSP-2002' for more detail.
[03/10 14:00:15    160] Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
[03/10 14:00:15    160] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1228.8MB
[03/10 14:00:15    160] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1228.8MB) @(0:02:40 - 0:02:40).
[03/10 14:00:15    160] *** Finished refinePlace (0:02:40 mem=1228.8M) ***
[03/10 14:00:15    160] *
[03/10 14:00:15    160] * Second pass: Refine clock instances...
[03/10 14:00:15    160] *
[03/10 14:00:15    160] #spOpts: N=65 mergeVia=F 
[03/10 14:00:16    160] *** Starting refinePlace (0:02:40 mem=1228.8M) ***
[03/10 14:00:16    160] Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
[03/10 14:00:16    160] Starting refinePlace ...
[03/10 14:00:16    160] **ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
[03/10 14:00:16    160] Type 'man IMPSP-2002' for more detail.
[03/10 14:00:16    160] Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
[03/10 14:00:16    160] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1229.8MB
[03/10 14:00:16    160] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1229.8MB) @(0:02:40 - 0:02:40).
[03/10 14:00:16    160] *** Finished refinePlace (0:02:40 mem=1229.8M) ***
[03/10 14:00:16    160] *
[03/10 14:00:16    160] * No clock instances moved during refinement.
[03/10 14:00:16    160] *
[03/10 14:00:16    160] * Finished with clock placement refinement.
[03/10 14:00:16    160] *
[03/10 14:00:16    160] #spOpts: N=65 
[03/10 14:00:16    160] 
[03/10 14:00:16    160]       Refining placement done.
[03/10 14:00:16    160]       Set dirty flag on 2 insts, 4 nets
[03/10 14:00:16    160]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=67850 and nets=32020 using extraction engine 'preRoute' .
[03/10 14:00:16    160] PreRoute RC Extraction called for design mac_array.
[03/10 14:00:16    160] RC Extraction called in multi-corner(2) mode.
[03/10 14:00:16    160] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:00:16    160] RCMode: PreRoute
[03/10 14:00:16    160]       RC Corner Indexes            0       1   
[03/10 14:00:16    160] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:00:16    160] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:00:16    160] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:00:16    160] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:00:16    160] Shrink Factor                : 1.00000
[03/10 14:00:16    160] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:00:16    160] Using capacitance table file ...
[03/10 14:00:16    160] Updating RC grid for preRoute extraction ...
[03/10 14:00:16    160] Initializing multi-corner capacitance tables ... 
[03/10 14:00:16    160] Initializing multi-corner resistance tables ...
[03/10 14:00:16    160] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1227.809M)
[03/10 14:00:16    160] 
[03/10 14:00:16    160]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 14:00:16    160]       Rebuilding timing graph... 
[03/10 14:00:17    161]       Rebuilding timing graph done.
[03/10 14:00:17    161]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/10 14:00:17    161]       Rebuilding timing graph   cell counts    : b=142, i=0, cg=0, l=0, total=142
[03/10 14:00:17    161]       Rebuilding timing graph   cell areas     : b=873.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=873.360um^2
[03/10 14:00:17    161]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
[03/10 14:00:17    161]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.532pF, leaf=4.100pF, total=4.633pF
[03/10 14:00:17    161]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3338.600um, leaf=23939.800um, total=27278.400um
[03/10 14:00:17    161]       Rebuilding timing graph   sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:00:17    161]       Rebuilding timing graph Clock DAG net violations PostConditioning final:
[03/10 14:00:17    161]       Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/10 14:00:17    161]     PostConditioning done.
[03/10 14:00:17    161] Net route status summary:
[03/10 14:00:17    161]   Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143)
[03/10 14:00:17    161]   Non-clock: 28914 (unrouted=0, trialRouted=28914, noStatus=0, routed=0, fixed=0)
[03/10 14:00:17    161] (Not counting 2963 nets with <2 term connections)
[03/10 14:00:17    161]     Clock DAG stats after post-conditioning:
[03/10 14:00:17    161]       cell counts    : b=142, i=0, cg=0, l=0, total=142
[03/10 14:00:17    161]       cell areas     : b=873.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=873.360um^2
[03/10 14:00:17    161]       gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
[03/10 14:00:17    161]       wire capacitance : top=0.000pF, trunk=0.532pF, leaf=4.100pF, total=4.633pF
[03/10 14:00:17    161]       wire lengths   : top=0.000um, trunk=3338.600um, leaf=23939.800um, total=27278.400um
[03/10 14:00:17    161]       sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:00:17    161]     Clock DAG net violations after post-conditioning:
[03/10 14:00:17    161]       Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/10 14:00:17    161]     Clock tree state after post-conditioning:
[03/10 14:00:17    161]       clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
[03/10 14:00:17    161]       skew_group clk/CON: insertion delay [min=0.180, max=0.243, avg=0.219, sd=0.019], skew [0.063 vs 0.057*, 76.2% {0.198, 0.227, 0.243}] (wid=0.047 ws=0.039) (gid=0.234 gs=0.086)
[03/10 14:00:17    161]     Clock network insertion delays are now [0.180ns, 0.243ns] average 0.219ns std.dev 0.019ns
[03/10 14:00:17    161]   Updating netlist done.
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   Clock DAG stats at end of CTS:
[03/10 14:00:17    161]   ==============================
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   -------------------------------
[03/10 14:00:17    161]   Cell type      Count    Area
[03/10 14:00:17    161]   -------------------------------
[03/10 14:00:17    161]   Buffers         142     873.360
[03/10 14:00:17    161]   Inverters         0       0.000
[03/10 14:00:17    161]   Clock Gates       0       0.000
[03/10 14:00:17    161]   Clock Logic       0       0.000
[03/10 14:00:17    161]   All             142     873.360
[03/10 14:00:17    161]   -------------------------------
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   Clock DAG wire lengths at end of CTS:
[03/10 14:00:17    161]   =====================================
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   --------------------
[03/10 14:00:17    161]   Type     Wire Length
[03/10 14:00:17    161]   --------------------
[03/10 14:00:17    161]   Top           0.000
[03/10 14:00:17    161]   Trunk      3338.600
[03/10 14:00:17    161]   Leaf      23939.800
[03/10 14:00:17    161]   Total     27278.400
[03/10 14:00:17    161]   --------------------
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   Clock DAG capacitances at end of CTS:
[03/10 14:00:17    161]   =====================================
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   --------------------------------
[03/10 14:00:17    161]   Type     Gate     Wire     Total
[03/10 14:00:17    161]   --------------------------------
[03/10 14:00:17    161]   Top      0.000    0.000    0.000
[03/10 14:00:17    161]   Trunk    0.283    0.532    0.815
[03/10 14:00:17    161]   Leaf     3.453    4.100    7.553
[03/10 14:00:17    161]   Total    3.736    4.633    8.368
[03/10 14:00:17    161]   --------------------------------
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   Clock DAG sink capacitances at end of CTS:
[03/10 14:00:17    161]   ==========================================
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   --------------------------------------------------------
[03/10 14:00:17    161]   Count    Total    Average    Std. Dev.    Min      Max
[03/10 14:00:17    161]   --------------------------------------------------------
[03/10 14:00:17    161]   3376     3.242     0.001       0.000      0.001    0.001
[03/10 14:00:17    161]   --------------------------------------------------------
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   Clock DAG net violations at end of CTS:
[03/10 14:00:17    161]   =======================================
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   --------------------------------------------------------------------------
[03/10 14:00:17    161]   Type           Units    Count    Average    Std. Dev.    Top 10 violations
[03/10 14:00:17    161]   --------------------------------------------------------------------------
[03/10 14:00:17    161]   Capacitance    pF         1       0.000       0.000      [0.000]
[03/10 14:00:17    161]   --------------------------------------------------------------------------
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   Clock tree summary at end of CTS:
[03/10 14:00:17    161]   =================================
[03/10 14:00:17    161]   
[03/10 14:00:17    161]   -----------------------------------------------------
[03/10 14:00:17    161]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/10 14:00:17    161]   -----------------------------------------------------
[03/10 14:00:17    161]   clock_tree clk         0.103               0.105
[03/10 14:00:17    161]   -----------------------------------------------------
[03/10 14:00:17    161]   
[03/10 14:00:17    162]   
[03/10 14:00:17    162]   Skew group summary at end of CTS:
[03/10 14:00:17    162]   =================================
[03/10 14:00:17    162]   
[03/10 14:00:17    162]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:17    162]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/10 14:00:17    162]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:17    162]   WC:setup.late    clk/CON       0.180     0.243     0.063    0.057*           0.039           0.057           0.219        0.019     76.2% {0.198, 0.227, 0.243}
[03/10 14:00:17    162]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 14:00:17    162]   
[03/10 14:00:17    162]   
[03/10 14:00:17    162]   Min/max skew group path pins for unmet skew targets:
[03/10 14:00:17    162]   ====================================================
[03/10 14:00:17    162]   
[03/10 14:00:17    162]   ---------------------------------------------------------------------------------------------
[03/10 14:00:17    162]   Half-corner      Skew Group    Min/Max    Delay    Pin
[03/10 14:00:17    162]   ---------------------------------------------------------------------------------------------
[03/10 14:00:17    162]   WC:setup.late    clk/CON       Min        0.180    genblk1_1__mac_col_inst/key_q_reg_21_/CP
[03/10 14:00:17    162]   WC:setup.late    clk/CON       Max        0.243    genblk1_1__mac_col_inst/query_q_reg_41_/CP
[03/10 14:00:17    162]   ---------------------------------------------------------------------------------------------
[03/10 14:00:17    162]   
[03/10 14:00:17    162]   Clock network insertion delays are now [0.180ns, 0.243ns] average 0.219ns std.dev 0.019ns
[03/10 14:00:17    162]   
[03/10 14:00:17    162]   Found a total of 0 clock tree pins with a slew violation.
[03/10 14:00:17    162]   
[03/10 14:00:17    162] Synthesizing clock trees done.
[03/10 14:00:17    162] Connecting clock gate test enables... 
[03/10 14:00:17    162] Connecting clock gate test enables done.
[03/10 14:00:18    162] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/10 14:00:18    162]  * CCOpt property update_io_latency is false
[03/10 14:00:18    162] 
[03/10 14:00:18    162] Setting all clocks to propagated mode.
[03/10 14:00:18    162] Resetting all latency settings from fanout cone of clock 'clk'
[03/10 14:00:18    162] Resetting all latency settings from fanout cone of clock 'clk'
[03/10 14:00:18    162] Clock DAG stats after update timingGraph:
[03/10 14:00:18    162]   cell counts    : b=142, i=0, cg=0, l=0, total=142
[03/10 14:00:18    162]   cell areas     : b=873.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=873.360um^2
[03/10 14:00:18    162]   gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
[03/10 14:00:18    162]   wire capacitance : top=0.000pF, trunk=0.532pF, leaf=4.100pF, total=4.633pF
[03/10 14:00:18    162]   wire lengths   : top=0.000um, trunk=3338.600um, leaf=23939.800um, total=27278.400um
[03/10 14:00:18    162]   sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:00:18    162] Clock DAG net violations after update timingGraph:
[03/10 14:00:18    162]   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/10 14:00:18    162] Clock tree state after update timingGraph:
[03/10 14:00:18    162]   clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
[03/10 14:00:18    162]   skew_group clk/CON: insertion delay [min=0.180, max=0.243, avg=0.219, sd=0.019], skew [0.063 vs 0.057*, 76.2% {0.198, 0.227, 0.243}] (wid=0.047 ws=0.039) (gid=0.234 gs=0.086)
[03/10 14:00:18    162] Clock network insertion delays are now [0.180ns, 0.243ns] average 0.219ns std.dev 0.019ns
[03/10 14:00:18    162] Logging CTS constraint violations... 
[03/10 14:00:18    162]   Clock tree clk has 1 max_capacitance violation.
[03/10 14:00:18    162] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (0.000,183.200), in power domain auto-default. Achieved capacitance of 0.085pF.
[03/10 14:00:18    162] Type 'man IMPCCOPT-1033' for more detail.
[03/10 14:00:18    162] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.057ns for skew group clk/CON in half corner WC:setup.late. Achieved skew of 0.063ns.
[03/10 14:00:18    162] Type 'man IMPCCOPT-1023' for more detail.
[03/10 14:00:18    162] Logging CTS constraint violations done.
[03/10 14:00:18    162] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/10 14:00:18    162] Synthesizing clock trees with CCOpt done.
[03/10 14:00:18    162] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/10 14:00:18    162] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 14:00:18    162] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 14:00:18    162] -setupDynamicPowerViewAsDefaultView false
[03/10 14:00:18    162]                                            # bool, default=false, private
[03/10 14:00:18    162] #spOpts: N=65 
[03/10 14:00:19    163] #spOpts: N=65 mergeVia=F 
[03/10 14:00:19    163] GigaOpt running with 1 threads.
[03/10 14:00:19    163] Info: 1 threads available for lower-level modules during optimization.
[03/10 14:00:19    163] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 14:00:19    163] 	Cell FILL1_LL, site bcore.
[03/10 14:00:19    163] 	Cell FILL_NW_HH, site bcore.
[03/10 14:00:19    163] 	Cell FILL_NW_LL, site bcore.
[03/10 14:00:19    163] 	Cell GFILL, site gacore.
[03/10 14:00:19    163] 	Cell GFILL10, site gacore.
[03/10 14:00:19    163] 	Cell GFILL2, site gacore.
[03/10 14:00:19    163] 	Cell GFILL3, site gacore.
[03/10 14:00:19    163] 	Cell GFILL4, site gacore.
[03/10 14:00:19    163] 	Cell LVLLHCD1, site bcore.
[03/10 14:00:19    163] 	Cell LVLLHCD2, site bcore.
[03/10 14:00:19    163] 	Cell LVLLHCD4, site bcore.
[03/10 14:00:19    163] 	Cell LVLLHCD8, site bcore.
[03/10 14:00:19    163] 	Cell LVLLHD1, site bcore.
[03/10 14:00:19    163] 	Cell LVLLHD2, site bcore.
[03/10 14:00:19    163] 	Cell LVLLHD4, site bcore.
[03/10 14:00:19    163] 	Cell LVLLHD8, site bcore.
[03/10 14:00:19    163] .
[03/10 14:00:19    163] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/10 14:00:19    163] Type 'man IMPTS-403' for more detail.
[03/10 14:00:20    164] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1221.4M, totSessionCpu=0:02:45 **
[03/10 14:00:20    164] *** optDesign -postCTS ***
[03/10 14:00:20    164] DRC Margin: user margin 0.0; extra margin 0.2
[03/10 14:00:20    164] Hold Target Slack: user slack 0
[03/10 14:00:20    164] Setup Target Slack: user slack 0; extra slack 0.1
[03/10 14:00:20    164] setUsefulSkewMode -noEcoRoute
[03/10 14:00:20    164] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/10 14:00:20    164] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 14:00:20    164] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 14:00:20    164] -setupDynamicPowerViewAsDefaultView false
[03/10 14:00:20    164]                                            # bool, default=false, private
[03/10 14:00:20    165] Start to check current routing status for nets...
[03/10 14:00:21    165] All nets are already routed correctly.
[03/10 14:00:21    165] End to check current routing status for nets (mem=1221.4M)
[03/10 14:00:21    165] ** Profile ** Start :  cpu=0:00:00.0, mem=1221.4M
[03/10 14:00:21    165] ** Profile ** Other data :  cpu=0:00:00.1, mem=1221.4M
[03/10 14:00:21    165] #################################################################################
[03/10 14:00:21    165] # Design Stage: PreRoute
[03/10 14:00:21    165] # Design Name: mac_array
[03/10 14:00:21    165] # Design Mode: 65nm
[03/10 14:00:21    165] # Analysis Mode: MMMC Non-OCV 
[03/10 14:00:21    165] # Parasitics Mode: No SPEF/RCDB
[03/10 14:00:21    165] # Signoff Settings: SI Off 
[03/10 14:00:21    165] #################################################################################
[03/10 14:00:21    165] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:00:21    165] Calculate delays in BcWc mode...
[03/10 14:00:21    165] Topological Sorting (CPU = 0:00:00.1, MEM = 1223.6M, InitMEM = 1219.4M)
[03/10 14:00:24    168] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 14:00:24    168] End delay calculation. (MEM=1297.31 CPU=0:00:03.2 REAL=0:00:03.0)
[03/10 14:00:24    168] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 1297.3M) ***
[03/10 14:00:25    169] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:02:49 mem=1297.3M)
[03/10 14:00:25    169] ** Profile ** Overall slacks :  cpu=0:00:04.0, mem=1297.3M
[03/10 14:00:25    169] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1297.3M
[03/10 14:00:25    169] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.048  |
|           TNS (ns):| -8.153  |
|    Violating Paths:|   403   |
|          All Paths:|  6320   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.730%
       (100.507% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1297.3M
[03/10 14:00:25    169] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1235.8M, totSessionCpu=0:02:50 **
[03/10 14:00:25    169] ** INFO : this run is activating low effort ccoptDesign flow
[03/10 14:00:25    169] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:00:25    169] #spOpts: N=65 mergeVia=F 
[03/10 14:00:25    169] 
[03/10 14:00:25    169] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/10 14:00:25    169] 
[03/10 14:00:25    169] Type 'man IMPOPT-3663' for more detail.
[03/10 14:00:25    170] 
[03/10 14:00:25    170] Power view               = WC_VIEW
[03/10 14:00:25    170] Number of VT partitions  = 2
[03/10 14:00:25    170] Standard cells in design = 811
[03/10 14:00:25    170] Instances in design      = 27848
[03/10 14:00:25    170] 
[03/10 14:00:25    170] Instance distribution across the VT partitions:
[03/10 14:00:25    170] 
[03/10 14:00:25    170]  LVT : inst = 12471 (44.8%), cells = 335 (41%)
[03/10 14:00:25    170]    Lib tcbn65gpluswc        : inst = 12471 (44.8%)
[03/10 14:00:25    170] 
[03/10 14:00:25    170]  HVT : inst = 15377 (55.2%), cells = 457 (56%)
[03/10 14:00:25    170]    Lib tcbn65gpluswc        : inst = 15377 (55.2%)
[03/10 14:00:25    170] 
[03/10 14:00:25    170] Reporting took 0 sec
[03/10 14:00:26    170] *** Starting optimizing excluded clock nets MEM= 1237.8M) ***
[03/10 14:00:26    170] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1237.8M) ***
[03/10 14:00:26    170] *** Starting optimizing excluded clock nets MEM= 1237.8M) ***
[03/10 14:00:26    170] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1237.8M) ***
[03/10 14:00:26    170] Include MVT Delays for Hold Opt
[03/10 14:00:27    171] *** Timing NOT met, worst failing slack is -0.047
[03/10 14:00:27    171] *** Check timing (0:00:00.0)
[03/10 14:00:27    171] **INFO: Num dontuse cells 97, Num usable cells 766
[03/10 14:00:27    171] optDesignOneStep: Leakage Power Flow
[03/10 14:00:27    171] **INFO: Num dontuse cells 97, Num usable cells 766
[03/10 14:00:27    171] Begin: GigaOpt Optimization in TNS mode
[03/10 14:00:27    171] Info: 143 nets with fixed/cover wires excluded.
[03/10 14:00:27    171] Info: 143 clock nets excluded from IPO operation.
[03/10 14:00:27    171] PhyDesignGrid: maxLocalDensity 0.95
[03/10 14:00:27    171] #spOpts: N=65 
[03/10 14:00:27    171] Summary for sequential cells idenfication: 
[03/10 14:00:27    171] Identified SBFF number: 199
[03/10 14:00:27    171] Identified MBFF number: 0
[03/10 14:00:27    171] Not identified SBFF number: 0
[03/10 14:00:27    171] Not identified MBFF number: 0
[03/10 14:00:27    171] Number of sequential cells which are not FFs: 104
[03/10 14:00:27    171] 
[03/10 14:00:31    175] *info: 143 clock nets excluded
[03/10 14:00:31    175] *info: 2 special nets excluded.
[03/10 14:00:31    175] *info: 91 no-driver nets excluded.
[03/10 14:00:31    175] *info: 143 nets with fixed/cover wires excluded.
[03/10 14:00:31    176] Effort level <high> specified for reg2reg path_group
[03/10 14:00:33    177] ** GigaOpt Optimizer WNS Slack -0.048 TNS Slack -8.152 Density 100.51
[03/10 14:00:33    177] Optimizer TNS Opt
[03/10 14:00:33    177] Active Path Group: reg2reg  
[03/10 14:00:33    177] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:00:33    177] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:00:33    177] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:00:33    177] |  -0.048|   -0.048|  -8.152|   -8.152|   100.51%|   0:00:00.0| 1471.2M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:00:33    177] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:00:37    182] |  -0.047|   -0.047|  -7.796|   -7.796|   100.51%|   0:00:04.0| 1478.2M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:00:37    182] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/10 14:00:39    184] |  -0.047|   -0.047|  -7.671|   -7.671|   100.51%|   0:00:02.0| 1480.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/10 14:00:39    184] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/10 14:00:40    184] |  -0.047|   -0.047|  -7.671|   -7.671|   100.51%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/10 14:00:40    184] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/10 14:00:40    185] |  -0.047|   -0.047|  -7.660|   -7.660|   100.51%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:00:40    185] |        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
[03/10 14:00:40    185] |  -0.047|   -0.047|  -7.659|   -7.659|   100.51%|   0:00:00.0| 1481.2M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:00:40    185] |        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
[03/10 14:00:41    185] |  -0.048|   -0.048|  -7.659|   -7.659|   100.51%|   0:00:01.0| 1481.2M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:00:41    185] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:00:41    185] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:00:41    185] 
[03/10 14:00:41    185] *** Finish Core Optimize Step (cpu=0:00:07.5 real=0:00:08.0 mem=1481.2M) ***
[03/10 14:00:41    185] 
[03/10 14:00:41    185] *** Finished Optimize Step Cumulative (cpu=0:00:07.6 real=0:00:08.0 mem=1481.2M) ***
[03/10 14:00:41    185] ** GigaOpt Optimizer WNS Slack -0.048 TNS Slack -7.659 Density 100.51
[03/10 14:00:41    185] *** Starting refinePlace (0:03:06 mem=1497.2M) ***
[03/10 14:00:41    185] Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
[03/10 14:00:41    185] default core: bins with density >  0.75 =  100 % ( 552 / 552 )
[03/10 14:00:41    185] Density distribution unevenness ratio = 0.382%
[03/10 14:00:41    185] RPlace IncrNP: Rollback Lev = -3
[03/10 14:00:41    185] RPlace: Density =1.065556, incremental np is triggered.
[03/10 14:00:41    185] nrCritNet: 1.99% ( 579 / 29057 ) cutoffSlk: -34.9ps stdDelay: 14.2ps
[03/10 14:00:47    190] Iteration  9: Total net bbox = 3.144e+05 (1.62e+05 1.53e+05)
[03/10 14:00:47    190]               Est.  stn bbox = 3.565e+05 (1.85e+05 1.72e+05)
[03/10 14:00:47    190]               cpu = 0:00:04.3 real = 0:00:05.0 mem = 1535.2M
[03/10 14:00:49    193] Iteration 10: Total net bbox = 3.186e+05 (1.64e+05 1.55e+05)
[03/10 14:00:49    193]               Est.  stn bbox = 3.609e+05 (1.87e+05 1.74e+05)
[03/10 14:00:49    193]               cpu = 0:00:02.7 real = 0:00:02.0 mem = 1540.4M
[03/10 14:00:53    196] Iteration 11: Total net bbox = 3.254e+05 (1.66e+05 1.59e+05)
[03/10 14:00:53    196]               Est.  stn bbox = 3.677e+05 (1.89e+05 1.78e+05)
[03/10 14:00:53    196]               cpu = 0:00:03.1 real = 0:00:04.0 mem = 1540.4M
[03/10 14:00:53    196] default core: bins with density >  0.75 = 99.5 % ( 549 / 552 )
[03/10 14:00:53    196] Density distribution unevenness ratio = 1.849%
[03/10 14:00:53    196] RPlace postIncrNP: Density = 1.065556 -> 1.173333.
[03/10 14:00:53    196] RPlace postIncrNP Info: Density distribution changes:
[03/10 14:00:53    196] [1.10+      ] :	 0 (0.00%) -> 21 (3.80%)
[03/10 14:00:53    196] [1.05 - 1.10] :	 3 (0.54%) -> 58 (10.51%)
[03/10 14:00:53    196] [1.00 - 1.05] :	 117 (21.20%) -> 209 (37.86%)
[03/10 14:00:53    196] [0.95 - 1.00] :	 432 (78.26%) -> 172 (31.16%)
[03/10 14:00:53    196] [0.90 - 0.95] :	 0 (0.00%) -> 77 (13.95%)
[03/10 14:00:53    196] [0.85 - 0.90] :	 0 (0.00%) -> 10 (1.81%)
[03/10 14:00:53    196] [0.80 - 0.85] :	 0 (0.00%) -> 2 (0.36%)
[03/10 14:00:53    196] [CPU] RefinePlace/IncrNP (cpu=0:00:10.6, real=0:00:12.0, mem=1548.4MB) @(0:03:06 - 0:03:16).
[03/10 14:00:53    196] Move report: incrNP moves 66391 insts, mean move: 3.71 um, max move: 55.80 um
[03/10 14:00:53    196] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_3263_0): (57.60, 299.80) --> (34.20, 332.20)
[03/10 14:00:53    196] Move report: Timing Driven Placement moves 66391 insts, mean move: 3.71 um, max move: 55.80 um
[03/10 14:00:53    196] 	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_3263_0): (57.60, 299.80) --> (34.20, 332.20)
[03/10 14:00:53    196] 	Runtime: CPU: 0:00:10.7 REAL: 0:00:12.0 MEM: 1548.4MB
[03/10 14:00:53    196] Starting refinePlace ...
[03/10 14:00:53    196] **ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
[03/10 14:00:53    196] Type 'man IMPSP-2002' for more detail.
[03/10 14:00:53    196] Total net bbox length = 3.325e+05 (1.710e+05 1.615e+05) (ext = 4.504e+04)
[03/10 14:00:53    196] Runtime: CPU: 0:00:10.7 REAL: 0:00:12.0 MEM: 1548.4MB
[03/10 14:00:53    196] [CPU] RefinePlace/total (cpu=0:00:10.7, real=0:00:12.0, mem=1548.4MB) @(0:03:06 - 0:03:16).
[03/10 14:00:53    196] *** Finished refinePlace (0:03:16 mem=1548.4M) ***
[03/10 14:00:53    196] Finished re-routing un-routed nets (0:00:00.0 1548.4M)
[03/10 14:00:53    196] 
[03/10 14:00:53    196] 
[03/10 14:00:53    196] Density : 1.0051
[03/10 14:00:53    196] Max route overflow : 0.0004
[03/10 14:00:53    196] 
[03/10 14:00:53    196] 
[03/10 14:00:53    196] *** Finish Physical Update (cpu=0:00:11.5 real=0:00:12.0 mem=1548.4M) ***
[03/10 14:00:54    197] ** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -7.553 Density 100.51
[03/10 14:00:54    197] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:00:54    197] Layer 3 has 143 constrained nets 
[03/10 14:00:54    197] Layer 7 has 56 constrained nets 
[03/10 14:00:54    197] **** End NDR-Layer Usage Statistics ****
[03/10 14:00:54    197] 
[03/10 14:00:54    197] *** Finish post-CTS Setup Fixing (cpu=0:00:21.1 real=0:00:23.0 mem=1548.4M) ***
[03/10 14:00:54    197] 
[03/10 14:00:54    197] End: GigaOpt Optimization in TNS mode
[03/10 14:00:54    197] **INFO: Num dontuse cells 97, Num usable cells 766
[03/10 14:00:54    197] optDesignOneStep: Leakage Power Flow
[03/10 14:00:54    197] **INFO: Num dontuse cells 97, Num usable cells 766
[03/10 14:00:54    197] Begin: GigaOpt Optimization in WNS mode
[03/10 14:00:54    197] Info: 143 nets with fixed/cover wires excluded.
[03/10 14:00:54    197] Info: 143 clock nets excluded from IPO operation.
[03/10 14:00:54    197] PhyDesignGrid: maxLocalDensity 1.00
[03/10 14:00:54    197] #spOpts: N=65 
[03/10 14:00:57    200] *info: 143 clock nets excluded
[03/10 14:00:57    200] *info: 2 special nets excluded.
[03/10 14:00:57    200] *info: 91 no-driver nets excluded.
[03/10 14:00:57    200] *info: 143 nets with fixed/cover wires excluded.
[03/10 14:00:58    201] ** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -7.553 Density 100.51
[03/10 14:00:58    201] Optimizer WNS Pass 0
[03/10 14:00:58    201] Active Path Group: reg2reg  
[03/10 14:00:58    201] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:00:58    201] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:00:58    201] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:00:58    201] |  -0.045|   -0.045|  -7.553|   -7.553|   100.51%|   0:00:00.0| 1490.8M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:00:58    201] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:01:09    212] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:01:09    212] **INFO: Starting Blocking QThread with 1 CPU
[03/10 14:01:09    212]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 14:01:09    212] #################################################################################
[03/10 14:01:09    212] # Design Stage: PreRoute
[03/10 14:01:09    212] # Design Name: mac_array
[03/10 14:01:09    212] # Design Mode: 65nm
[03/10 14:01:09    212] # Analysis Mode: MMMC Non-OCV 
[03/10 14:01:09    212] # Parasitics Mode: No SPEF/RCDB
[03/10 14:01:09    212] # Signoff Settings: SI Off 
[03/10 14:01:09    212] #################################################################################
[03/10 14:01:09    212] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:01:09    212] Calculate delays in BcWc mode...
[03/10 14:01:09    212] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/10 14:01:09    212] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 14:01:09    212] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 14:01:09    212] End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:03.0)
[03/10 14:01:09    212] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 0.0M) ***
[03/10 14:01:09    212] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.026 } { 0 } { 6320 } } } }
[03/10 14:01:14    216]  
_______________________________________________________________________
[03/10 14:01:18    219] skewClock has sized CTS_ccl_BUF_clk_G0_L2_39 (CKBD8)
[03/10 14:01:18    219] skewClock has sized CTS_ccl_BUF_clk_G0_L2_3 (CKBD8)
[03/10 14:01:18    219] skewClock has inserted FE_USKC3508_CTS_290 (CKBD16)
[03/10 14:01:18    219] skewClock has inserted genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC3509_CTS_315 (CKBD1)
[03/10 14:01:18    219] skewClock has inserted genblk1_3__mac_col_inst/mac_8in_instance/FE_USKC3510_CTS_323 (CKBD1)
[03/10 14:01:18    219] skewClock has inserted FE_USKC3511_CTS_301 (CKBD16)
[03/10 14:01:18    219] skewClock has inserted genblk1_3__mac_col_inst/mac_8in_instance/FE_USKC3512_CTS_323 (CKBD1)
[03/10 14:01:18    219] skewClock has inserted genblk1_3__mac_col_inst/mac_8in_instance/FE_USKC3513_CTS_323 (CKBD1)
[03/10 14:01:18    219] skewClock has inserted genblk1_5__mac_col_inst/mac_8in_instance/FE_USKC3514_CTS_11 (BUFFD1)
[03/10 14:01:18    219] skewClock has inserted genblk1_5__mac_col_inst/mac_8in_instance/FE_USKC3515_CTS_9 (CKBD1)
[03/10 14:01:18    219] skewClock has inserted genblk1_1__mac_col_inst/mac_8in_instance/FE_USKC3516_CTS_244 (CKBD1)
[03/10 14:01:18    219] skewClock has inserted genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC3517_CTS_11 (BUFFD12)
[03/10 14:01:18    219] skewClock has inserted FE_USKC3518_CTS_244 (CKBD16)
[03/10 14:01:18    219] skewClock has inserted genblk1_5__mac_col_inst/FE_USKC3519_CTS_9 (CKBD16)
[03/10 14:01:18    219] skewClock has inserted genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC3520_CTS_10 (BUFFD12)
[03/10 14:01:18    219] skewClock sized 2 and inserted 13 insts
[03/10 14:01:18    220] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:01:18    220] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:01:18    220] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:01:23    225] |  -0.034|   -0.034|  -3.251|   -3.251|   100.50%|   0:00:25.0| 1514.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/10 14:01:23    225] |        |         |        |         |          |            |        |          |         | reg_20_/D                                          |
[03/10 14:01:24    226] |  -0.034|   -0.034|  -3.188|   -3.188|   100.50%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:01:24    226] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:01:25    227] |  -0.031|   -0.031|  -3.160|   -3.160|   100.50%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:01:25    227] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:01:30    232] |  -0.031|   -0.031|  -3.024|   -3.024|   100.50%|   0:00:05.0| 1514.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:01:30    232] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:01:33    234] |  -0.031|   -0.031|  -3.002|   -3.002|   100.50%|   0:00:03.0| 1514.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:01:33    234] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:01:33    234] |  -0.031|   -0.031|  -2.974|   -2.974|   100.50%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:01:33    234] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:01:34    235] |  -0.031|   -0.031|  -2.971|   -2.971|   100.50%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:01:34    235] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:01:34    235] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:01:36    238] skewClock has inserted FE_USKC3521_CTS_289 (INVD16)
[03/10 14:01:36    238] skewClock has inserted FE_USKC3522_CTS_289 (INVD16)
[03/10 14:01:36    238] skewClock has inserted genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC3523_CTS_315 (BUFFD2)
[03/10 14:01:36    238] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC3524_CTS_300 (CKBD1)
[03/10 14:01:36    238] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC3525_CTS_299 (CKBD2)
[03/10 14:01:36    238] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC3526_CTS_299 (CKBD2)
[03/10 14:01:36    238] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC3527_CTS_299 (CKBD2)
[03/10 14:01:36    238] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC3528_CTS_299 (CKBD2)
[03/10 14:01:36    238] skewClock sized 0 and inserted 8 insts
[03/10 14:01:37    238] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:01:37    238] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:01:37    238] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:01:42    243] |  -0.028|   -0.028|  -2.609|   -2.609|   100.50%|   0:00:08.0| 1525.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:01:42    243] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:01:42    243] |  -0.028|   -0.028|  -2.567|   -2.567|   100.50%|   0:00:00.0| 1525.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:01:42    243] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:01:42    244] |  -0.028|   -0.028|  -2.567|   -2.567|   100.50%|   0:00:00.0| 1525.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:01:42    244] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:01:42    244] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:01:42    244] 
[03/10 14:01:42    244] *** Finish Core Optimize Step (cpu=0:00:42.7 real=0:00:44.0 mem=1525.5M) ***
[03/10 14:01:42    244] 
[03/10 14:01:42    244] *** Finished Optimize Step Cumulative (cpu=0:00:42.8 real=0:00:44.0 mem=1525.5M) ***
[03/10 14:01:42    244] ** GigaOpt Optimizer WNS Slack -0.028 TNS Slack -2.567 Density 100.50
[03/10 14:01:42    244] *** Starting refinePlace (0:04:05 mem=1541.5M) ***
[03/10 14:01:42    244] Total net bbox length = 3.348e+05 (1.712e+05 1.636e+05) (ext = 4.504e+04)
[03/10 14:01:42    244] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:01:42    244] default core: bins with density >  0.75 = 99.5 % ( 549 / 552 )
[03/10 14:01:42    244] Density distribution unevenness ratio = 1.862%
[03/10 14:01:42    244] RPlace IncrNP: Rollback Lev = -3
[03/10 14:01:42    244] RPlace: Density =1.173333, incremental np is triggered.
[03/10 14:01:43    244] nrCritNet: 1.98% ( 577 / 29073 ) cutoffSlk: -41.2ps stdDelay: 14.2ps
[03/10 14:01:53    254] default core: bins with density >  0.75 = 99.6 % ( 550 / 552 )
[03/10 14:01:53    254] Density distribution unevenness ratio = 2.098%
[03/10 14:01:53    254] RPlace postIncrNP: Density = 1.173333 -> 1.160000.
[03/10 14:01:53    254] RPlace postIncrNP Info: Density distribution changes:
[03/10 14:01:53    254] [1.10+      ] :	 21 (3.80%) -> 30 (5.43%)
[03/10 14:01:53    254] [1.05 - 1.10] :	 61 (11.05%) -> 67 (12.14%)
[03/10 14:01:53    254] [1.00 - 1.05] :	 209 (37.86%) -> 188 (34.06%)
[03/10 14:01:53    254] [0.95 - 1.00] :	 169 (30.62%) -> 159 (28.80%)
[03/10 14:01:53    254] [0.90 - 0.95] :	 77 (13.95%) -> 91 (16.49%)
[03/10 14:01:53    254] [0.85 - 0.90] :	 11 (1.99%) -> 12 (2.17%)
[03/10 14:01:53    254] [0.80 - 0.85] :	 1 (0.18%) -> 1 (0.18%)
[03/10 14:01:53    254] [CPU] RefinePlace/IncrNP (cpu=0:00:10.0, real=0:00:11.0, mem=1574.6MB) @(0:04:05 - 0:04:15).
[03/10 14:01:53    254] Move report: incrNP moves 63667 insts, mean move: 2.58 um, max move: 83.40 um
[03/10 14:01:53    254] 	Max move on inst (genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC3517_CTS_11): (401.60, 316.00) --> (379.40, 377.20)
[03/10 14:01:53    254] Move report: Timing Driven Placement moves 63667 insts, mean move: 2.58 um, max move: 83.40 um
[03/10 14:01:53    254] 	Max move on inst (genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC3517_CTS_11): (401.60, 316.00) --> (379.40, 377.20)
[03/10 14:01:53    254] 	Runtime: CPU: 0:00:10.0 REAL: 0:00:11.0 MEM: 1574.6MB
[03/10 14:01:53    254] Starting refinePlace ...
[03/10 14:01:53    254] **ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
[03/10 14:01:53    254] Type 'man IMPSP-2002' for more detail.
[03/10 14:01:53    254] Total net bbox length = 3.274e+05 (1.692e+05 1.582e+05) (ext = 4.514e+04)
[03/10 14:01:53    254] Runtime: CPU: 0:00:10.1 REAL: 0:00:11.0 MEM: 1574.6MB
[03/10 14:01:53    254] [CPU] RefinePlace/total (cpu=0:00:10.1, real=0:00:11.0, mem=1574.6MB) @(0:04:05 - 0:04:15).
[03/10 14:01:53    254] *** Finished refinePlace (0:04:15 mem=1574.6M) ***
[03/10 14:01:53    254] Finished re-routing un-routed nets (0:00:00.1 1574.6M)
[03/10 14:01:53    254] 
[03/10 14:01:53    255] 
[03/10 14:01:53    255] Density : 1.0055
[03/10 14:01:53    255] Max route overflow : 0.0004
[03/10 14:01:53    255] 
[03/10 14:01:53    255] 
[03/10 14:01:53    255] *** Finish Physical Update (cpu=0:00:11.0 real=0:00:11.0 mem=1574.6M) ***
[03/10 14:01:54    255] ** GigaOpt Optimizer WNS Slack -0.053 TNS Slack -2.529 Density 100.55
[03/10 14:01:54    255] Skipped Place ECO bump recovery (WNS opt)
[03/10 14:01:54    255] Optimizer WNS Pass 1
[03/10 14:01:54    255] Active Path Group: reg2reg  
[03/10 14:01:54    255] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:01:54    255] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:01:54    255] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:01:54    255] |  -0.053|   -0.053|  -2.529|   -2.529|   100.55%|   0:00:00.0| 1574.6M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:01:54    255] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:01:56    257] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:01:59    260] skewClock has sized CTS_ccl_BUF_clk_G0_L2_30 (BUFFD8)
[03/10 14:01:59    260] skewClock has sized CTS_ccl_BUF_clk_G0_L2_10 (BUFFD8)
[03/10 14:01:59    260] skewClock has sized CTS_cdb_BUF_clk_G0_L2_23 (CKBD3)
[03/10 14:01:59    260] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC3529_CTS_272 (BUFFD1)
[03/10 14:01:59    260] skewClock has inserted FE_USKC3530_CTS_323 (BUFFD16)
[03/10 14:01:59    260] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC3531_CTS_299 (CKBD2)
[03/10 14:01:59    260] skewClock has inserted genblk1_5__mac_col_inst/mac_8in_instance/FE_USKC3532_CTS_9 (CKBD2)
[03/10 14:01:59    260] skewClock has inserted genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC3533_CTS_315 (BUFFD4)
[03/10 14:01:59    260] skewClock has inserted genblk1_5__mac_col_inst/mac_8in_instance/FE_USKC3534_CTS_9 (CKBD2)
[03/10 14:01:59    260] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC3535_CTS_299 (CKBD2)
[03/10 14:01:59    260] skewClock has inserted genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC3536_CTS_315 (BUFFD4)
[03/10 14:01:59    260] skewClock has inserted genblk1_7__mac_col_inst/mac_8in_instance/FE_USKC3537_CTS_284 (CKBD2)
[03/10 14:01:59    260] skewClock sized 3 and inserted 9 insts
[03/10 14:01:59    261] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:01:59    261] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:01:59    261] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:02:03    264] |  -0.023|   -0.023|  -1.654|   -1.654|   100.55%|   0:00:09.0| 1550.3M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:02:03    264] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:02:09    270] |  -0.023|   -0.023|  -1.577|   -1.577|   100.55%|   0:00:06.0| 1550.3M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:02:09    270] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:02:09    270] |  -0.023|   -0.023|  -1.574|   -1.574|   100.55%|   0:00:00.0| 1550.3M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:02:09    270] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:02:09    271] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:02:12    274] skewClock has inserted genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC3538_CTS_315 (BUFFD4)
[03/10 14:02:12    274] skewClock has inserted genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC3539_CTS_315 (BUFFD4)
[03/10 14:02:12    274] skewClock has inserted genblk1_5__mac_col_inst/mac_8in_instance/FE_USKC3540_CTS_11 (CKBD1)
[03/10 14:02:12    274] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC3541_CTS_300 (CKBD2)
[03/10 14:02:12    274] skewClock has inserted genblk1_6__mac_col_inst/mac_8in_instance/FE_USKC3542_CTS_300 (CKBD2)
[03/10 14:02:12    274] skewClock sized 0 and inserted 5 insts
[03/10 14:02:12    274] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:02:12    274] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:02:12    274] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:02:16    277] |  -0.020|   -0.020|  -1.423|   -1.423|   100.55%|   0:00:07.0| 1550.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:02:16    277] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:02:16    277] |  -0.020|   -0.020|  -1.404|   -1.404|   100.55%|   0:00:00.0| 1550.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:02:16    277] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:02:17    278] |  -0.021|   -0.021|  -1.405|   -1.405|   100.55%|   0:00:01.0| 1550.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:02:17    278] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:02:17    278] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:02:17    278] 
[03/10 14:02:17    278] *** Finish Core Optimize Step (cpu=0:00:22.6 real=0:00:23.0 mem=1550.3M) ***
[03/10 14:02:17    278] 
[03/10 14:02:17    278] *** Finished Optimize Step Cumulative (cpu=0:00:22.7 real=0:00:23.0 mem=1550.3M) ***
[03/10 14:02:17    278] ** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -1.405 Density 100.55
[03/10 14:02:17    278] *** Starting refinePlace (0:04:39 mem=1550.3M) ***
[03/10 14:02:17    278] Total net bbox length = 3.294e+05 (1.692e+05 1.601e+05) (ext = 4.514e+04)
[03/10 14:02:17    278] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:02:17    278] default core: bins with density >  0.75 = 99.6 % ( 550 / 552 )
[03/10 14:02:17    278] Density distribution unevenness ratio = 2.094%
[03/10 14:02:17    278] RPlace IncrNP: Rollback Lev = -3
[03/10 14:02:17    278] RPlace: Density =1.160000, incremental np is triggered.
[03/10 14:02:17    279] nrCritNet: 1.96% ( 571 / 29084 ) cutoffSlk: -32.7ps stdDelay: 14.2ps
[03/10 14:02:27    288] default core: bins with density >  0.75 = 99.5 % ( 549 / 552 )
[03/10 14:02:27    288] Density distribution unevenness ratio = 2.130%
[03/10 14:02:27    288] RPlace postIncrNP: Density = 1.160000 -> 1.162222.
[03/10 14:02:27    288] RPlace postIncrNP Info: Density distribution changes:
[03/10 14:02:27    288] [1.10+      ] :	 30 (5.43%) -> 31 (5.62%)
[03/10 14:02:27    288] [1.05 - 1.10] :	 67 (12.14%) -> 61 (11.05%)
[03/10 14:02:27    288] [1.00 - 1.05] :	 190 (34.42%) -> 190 (34.42%)
[03/10 14:02:27    288] [0.95 - 1.00] :	 158 (28.62%) -> 167 (30.25%)
[03/10 14:02:27    288] [0.90 - 0.95] :	 90 (16.30%) -> 87 (15.76%)
[03/10 14:02:27    288] [0.85 - 0.90] :	 12 (2.17%) -> 10 (1.81%)
[03/10 14:02:27    288] [0.80 - 0.85] :	 1 (0.18%) -> 3 (0.54%)
[03/10 14:02:27    288] [CPU] RefinePlace/IncrNP (cpu=0:00:10.0, real=0:00:10.0, mem=1582.3MB) @(0:04:39 - 0:04:49).
[03/10 14:02:27    288] Move report: incrNP moves 61668 insts, mean move: 2.19 um, max move: 22.60 um
[03/10 14:02:27    288] 	Max move on inst (genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC3517_CTS_11): (379.40, 377.20) --> (367.60, 388.00)
[03/10 14:02:27    288] Move report: Timing Driven Placement moves 61668 insts, mean move: 2.19 um, max move: 22.60 um
[03/10 14:02:27    288] 	Max move on inst (genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC3517_CTS_11): (379.40, 377.20) --> (367.60, 388.00)
[03/10 14:02:27    288] 	Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 1582.3MB
[03/10 14:02:27    288] Starting refinePlace ...
[03/10 14:02:27    288] **ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
[03/10 14:02:27    288] Type 'man IMPSP-2002' for more detail.
[03/10 14:02:27    288] Total net bbox length = 3.247e+05 (1.681e+05 1.565e+05) (ext = 4.515e+04)
[03/10 14:02:27    288] Runtime: CPU: 0:00:10.1 REAL: 0:00:10.0 MEM: 1582.3MB
[03/10 14:02:27    288] [CPU] RefinePlace/total (cpu=0:00:10.1, real=0:00:10.0, mem=1582.3MB) @(0:04:39 - 0:04:49).
[03/10 14:02:27    288] *** Finished refinePlace (0:04:49 mem=1582.3M) ***
[03/10 14:02:27    289] Finished re-routing un-routed nets (0:00:00.1 1582.3M)
[03/10 14:02:27    289] 
[03/10 14:02:28    289] 
[03/10 14:02:28    289] Density : 1.0057
[03/10 14:02:28    289] Max route overflow : 0.0004
[03/10 14:02:28    289] 
[03/10 14:02:28    289] 
[03/10 14:02:28    289] *** Finish Physical Update (cpu=0:00:11.0 real=0:00:11.0 mem=1582.3M) ***
[03/10 14:02:28    289] ** GigaOpt Optimizer WNS Slack -0.040 TNS Slack -1.431 Density 100.57
[03/10 14:02:28    289] Recovering Place ECO bump
[03/10 14:02:28    290] Active Path Group: reg2reg  
[03/10 14:02:28    290] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:02:28    290] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:02:28    290] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:02:28    290] |  -0.040|   -0.040|  -1.431|   -1.431|   100.57%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/psum_0_0_ |
[03/10 14:02:28    290] |        |         |        |         |          |            |        |          |         | reg_20_/D                                          |
[03/10 14:02:34    295] |  -0.017|   -0.017|  -1.119|   -1.119|   100.58%|   0:00:06.0| 1565.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:02:34    295] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:02:34    295] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:02:34    295] 
[03/10 14:02:34    295] *** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:06.0 mem=1565.7M) ***
[03/10 14:02:34    295] 
[03/10 14:02:34    295] *** Finished Optimize Step Cumulative (cpu=0:00:05.7 real=0:00:06.0 mem=1565.7M) ***
[03/10 14:02:34    296] *** Starting refinePlace (0:04:56 mem=1565.7M) ***
[03/10 14:02:34    296] Total net bbox length = 3.266e+05 (1.681e+05 1.585e+05) (ext = 4.513e+04)
[03/10 14:02:34    296] Starting refinePlace ...
[03/10 14:02:34    296] **ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
[03/10 14:02:34    296] Type 'man IMPSP-2002' for more detail.
[03/10 14:02:34    296] Total net bbox length = 3.266e+05 (1.681e+05 1.585e+05) (ext = 4.513e+04)
[03/10 14:02:34    296] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1565.7MB
[03/10 14:02:34    296] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1565.7MB) @(0:04:56 - 0:04:56).
[03/10 14:02:34    296] *** Finished refinePlace (0:04:56 mem=1565.7M) ***
[03/10 14:02:35    296] Finished re-routing un-routed nets (0:00:00.0 1565.7M)
[03/10 14:02:35    296] 
[03/10 14:02:35    296] 
[03/10 14:02:35    296] Density : 1.0058
[03/10 14:02:35    296] Max route overflow : 0.0004
[03/10 14:02:35    296] 
[03/10 14:02:35    296] 
[03/10 14:02:35    296] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1565.7M) ***
[03/10 14:02:35    296] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -1.114 Density 100.58
[03/10 14:02:35    296] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:02:35    296] Layer 3 has 178 constrained nets 
[03/10 14:02:35    296] Layer 7 has 76 constrained nets 
[03/10 14:02:35    296] **** End NDR-Layer Usage Statistics ****
[03/10 14:02:35    296] 
[03/10 14:02:35    296] *** Finish post-CTS Setup Fixing (cpu=0:01:36 real=0:01:37 mem=1565.7M) ***
[03/10 14:02:35    296] 
[03/10 14:02:35    296] End: GigaOpt Optimization in WNS mode
[03/10 14:02:35    296] **INFO: Num dontuse cells 97, Num usable cells 766
[03/10 14:02:35    296] optDesignOneStep: Leakage Power Flow
[03/10 14:02:35    296] **INFO: Num dontuse cells 97, Num usable cells 766
[03/10 14:02:35    296] Begin: GigaOpt Optimization in TNS mode
[03/10 14:02:35    296] Info: 143 nets with fixed/cover wires excluded.
[03/10 14:02:35    296] Info: 178 clock nets excluded from IPO operation.
[03/10 14:02:35    296] PhyDesignGrid: maxLocalDensity 0.95
[03/10 14:02:35    296] #spOpts: N=65 
[03/10 14:02:38    300] *info: 178 clock nets excluded
[03/10 14:02:38    300] *info: 2 special nets excluded.
[03/10 14:02:38    300] *info: 91 no-driver nets excluded.
[03/10 14:02:38    300] *info: 143 nets with fixed/cover wires excluded.
[03/10 14:02:39    301] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -1.114 Density 100.58
[03/10 14:02:39    301] Optimizer TNS Opt
[03/10 14:02:40    301] Active Path Group: reg2reg  
[03/10 14:02:40    301] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:02:40    301] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:02:40    301] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:02:40    301] |  -0.017|   -0.017|  -1.114|   -1.114|   100.58%|   0:00:00.0| 1532.3M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:02:40    301] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:04:37    418] |  -0.017|   -0.017|  -1.089|   -1.089|   100.58%|   0:01:57.0| 1532.3M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:04:37    418] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:04:39    420] |  -0.017|   -0.017|  -1.089|   -1.089|   100.58%|   0:00:02.0| 1532.3M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:04:39    420] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:04:39    420] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:04:39    420] 
[03/10 14:04:39    420] *** Finish Core Optimize Step (cpu=0:01:59 real=0:01:59 mem=1532.3M) ***
[03/10 14:04:39    420] 
[03/10 14:04:39    420] *** Finished Optimize Step Cumulative (cpu=0:01:59 real=0:01:59 mem=1532.3M) ***
[03/10 14:04:39    420] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -1.089 Density 100.58
[03/10 14:04:39    420] *** Starting refinePlace (0:07:01 mem=1548.3M) ***
[03/10 14:04:39    420] Total net bbox length = 3.266e+05 (1.681e+05 1.585e+05) (ext = 4.513e+04)
[03/10 14:04:39    420] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:04:39    420] default core: bins with density >  0.75 = 99.5 % ( 549 / 552 )
[03/10 14:04:39    420] Density distribution unevenness ratio = 2.132%
[03/10 14:04:39    420] RPlace IncrNP: Rollback Lev = -3
[03/10 14:04:39    420] RPlace: Density =1.162222, incremental np is triggered.
[03/10 14:04:39    420] nrCritNet: 2.00% ( 581 / 29080 ) cutoffSlk: -30.2ps stdDelay: 14.2ps
[03/10 14:04:50    431] default core: bins with density >  0.75 = 99.6 % ( 550 / 552 )
[03/10 14:04:50    431] Density distribution unevenness ratio = 2.086%
[03/10 14:04:50    431] RPlace postIncrNP: Density = 1.162222 -> 1.185556.
[03/10 14:04:50    431] RPlace postIncrNP Info: Density distribution changes:
[03/10 14:04:50    431] [1.10+      ] :	 32 (5.80%) -> 29 (5.25%)
[03/10 14:04:50    431] [1.05 - 1.10] :	 60 (10.87%) -> 71 (12.86%)
[03/10 14:04:50    431] [1.00 - 1.05] :	 189 (34.24%) -> 187 (33.88%)
[03/10 14:04:50    431] [0.95 - 1.00] :	 169 (30.62%) -> 172 (31.16%)
[03/10 14:04:50    431] [0.90 - 0.95] :	 86 (15.58%) -> 73 (13.22%)
[03/10 14:04:50    431] [0.85 - 0.90] :	 10 (1.81%) -> 15 (2.72%)
[03/10 14:04:50    431] [0.80 - 0.85] :	 3 (0.54%) -> 2 (0.36%)
[03/10 14:04:50    431] [CPU] RefinePlace/IncrNP (cpu=0:00:10.6, real=0:00:11.0, mem=1584.1MB) @(0:07:01 - 0:07:11).
[03/10 14:04:50    431] Move report: incrNP moves 60339 insts, mean move: 2.03 um, max move: 30.00 um
[03/10 14:04:50    431] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U2176): (282.20, 247.60) --> (264.80, 235.00)
[03/10 14:04:50    431] Move report: Timing Driven Placement moves 60339 insts, mean move: 2.03 um, max move: 30.00 um
[03/10 14:04:50    431] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U2176): (282.20, 247.60) --> (264.80, 235.00)
[03/10 14:04:50    431] 	Runtime: CPU: 0:00:10.6 REAL: 0:00:11.0 MEM: 1584.1MB
[03/10 14:04:50    431] Starting refinePlace ...
[03/10 14:04:50    431] **ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
[03/10 14:04:50    431] Type 'man IMPSP-2002' for more detail.
[03/10 14:04:50    431] Total net bbox length = 3.232e+05 (1.677e+05 1.555e+05) (ext = 4.513e+04)
[03/10 14:04:50    431] Runtime: CPU: 0:00:10.7 REAL: 0:00:11.0 MEM: 1584.1MB
[03/10 14:04:50    431] [CPU] RefinePlace/total (cpu=0:00:10.7, real=0:00:11.0, mem=1584.1MB) @(0:07:01 - 0:07:11).
[03/10 14:04:50    431] *** Finished refinePlace (0:07:11 mem=1584.1M) ***
[03/10 14:04:50    431] Finished re-routing un-routed nets (0:00:00.0 1584.1M)
[03/10 14:04:50    431] 
[03/10 14:04:51    432] 
[03/10 14:04:51    432] Density : 1.0058
[03/10 14:04:51    432] Max route overflow : 0.0004
[03/10 14:04:51    432] 
[03/10 14:04:51    432] 
[03/10 14:04:51    432] *** Finish Physical Update (cpu=0:00:11.5 real=0:00:12.0 mem=1584.1M) ***
[03/10 14:04:51    432] ** GigaOpt Optimizer WNS Slack -0.030 TNS Slack -1.238 Density 100.58
[03/10 14:04:51    432] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:04:51    432] Layer 3 has 178 constrained nets 
[03/10 14:04:51    432] Layer 7 has 78 constrained nets 
[03/10 14:04:51    432] **** End NDR-Layer Usage Statistics ****
[03/10 14:04:51    432] 
[03/10 14:04:51    432] *** Finish post-CTS Setup Fixing (cpu=0:02:11 real=0:02:12 mem=1584.1M) ***
[03/10 14:04:51    432] 
[03/10 14:04:51    432] End: GigaOpt Optimization in TNS mode
[03/10 14:04:51    432] Info: 143 nets with fixed/cover wires excluded.
[03/10 14:04:51    432] Info: 178 clock nets excluded from IPO operation.
[03/10 14:04:51    432] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 14:04:51    432] [PSP] Started earlyGlobalRoute kernel
[03/10 14:04:51    432] [PSP] Initial Peak syMemory usage = 1398.5 MB
[03/10 14:04:51    432] (I)       Reading DB...
[03/10 14:04:51    433] (I)       congestionReportName   : 
[03/10 14:04:51    433] (I)       buildTerm2TermWires    : 1
[03/10 14:04:51    433] (I)       doTrackAssignment      : 1
[03/10 14:04:51    433] (I)       dumpBookshelfFiles     : 0
[03/10 14:04:51    433] (I)       numThreads             : 1
[03/10 14:04:51    433] [NR-eagl] honorMsvRouteConstraint: false
[03/10 14:04:51    433] (I)       honorPin               : false
[03/10 14:04:51    433] (I)       honorPinGuide          : true
[03/10 14:04:51    433] (I)       honorPartition         : false
[03/10 14:04:51    433] (I)       allowPartitionCrossover: false
[03/10 14:04:51    433] (I)       honorSingleEntry       : true
[03/10 14:04:51    433] (I)       honorSingleEntryStrong : true
[03/10 14:04:51    433] (I)       handleViaSpacingRule   : false
[03/10 14:04:51    433] (I)       PDConstraint           : none
[03/10 14:04:51    433] (I)       expBetterNDRHandling   : false
[03/10 14:04:51    433] [NR-eagl] honorClockSpecNDR      : 0
[03/10 14:04:51    433] (I)       routingEffortLevel     : 3
[03/10 14:04:51    433] [NR-eagl] minRouteLayer          : 2
[03/10 14:04:51    433] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 14:04:51    433] (I)       numRowsPerGCell        : 1
[03/10 14:04:51    433] (I)       speedUpLargeDesign     : 0
[03/10 14:04:51    433] (I)       speedUpBlkViolationClean: 0
[03/10 14:04:51    433] (I)       multiThreadingTA       : 0
[03/10 14:04:51    433] (I)       blockedPinEscape       : 1
[03/10 14:04:51    433] (I)       blkAwareLayerSwitching : 0
[03/10 14:04:51    433] (I)       betterClockWireModeling: 1
[03/10 14:04:51    433] (I)       punchThroughDistance   : 500.00
[03/10 14:04:51    433] (I)       scenicBound            : 1.15
[03/10 14:04:51    433] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 14:04:51    433] (I)       source-to-sink ratio   : 0.00
[03/10 14:04:51    433] (I)       targetCongestionRatioH : 1.00
[03/10 14:04:51    433] (I)       targetCongestionRatioV : 1.00
[03/10 14:04:51    433] (I)       layerCongestionRatio   : 0.70
[03/10 14:04:51    433] (I)       m1CongestionRatio      : 0.10
[03/10 14:04:51    433] (I)       m2m3CongestionRatio    : 0.70
[03/10 14:04:51    433] (I)       localRouteEffort       : 1.00
[03/10 14:04:51    433] (I)       numSitesBlockedByOneVia: 8.00
[03/10 14:04:51    433] (I)       supplyScaleFactorH     : 1.00
[03/10 14:04:51    433] (I)       supplyScaleFactorV     : 1.00
[03/10 14:04:51    433] (I)       highlight3DOverflowFactor: 0.00
[03/10 14:04:51    433] (I)       doubleCutViaModelingRatio: 0.00
[03/10 14:04:51    433] (I)       blockTrack             : 
[03/10 14:04:51    433] (I)       readTROption           : true
[03/10 14:04:51    433] (I)       extraSpacingBothSide   : false
[03/10 14:04:51    433] [NR-eagl] numTracksPerClockWire  : 0
[03/10 14:04:51    433] (I)       routeSelectedNetsOnly  : false
[03/10 14:04:51    433] (I)       before initializing RouteDB syMemory usage = 1437.9 MB
[03/10 14:04:51    433] (I)       starting read tracks
[03/10 14:04:51    433] (I)       build grid graph
[03/10 14:04:51    433] (I)       build grid graph start
[03/10 14:04:51    433] [NR-eagl] Layer1 has no routable track
[03/10 14:04:51    433] [NR-eagl] Layer2 has single uniform track structure
[03/10 14:04:51    433] [NR-eagl] Layer3 has single uniform track structure
[03/10 14:04:51    433] [NR-eagl] Layer4 has single uniform track structure
[03/10 14:04:51    433] [NR-eagl] Layer5 has single uniform track structure
[03/10 14:04:51    433] [NR-eagl] Layer6 has single uniform track structure
[03/10 14:04:51    433] [NR-eagl] Layer7 has single uniform track structure
[03/10 14:04:51    433] [NR-eagl] Layer8 has single uniform track structure
[03/10 14:04:51    433] (I)       build grid graph end
[03/10 14:04:51    433] (I)       Layer1   numNetMinLayer=28824
[03/10 14:04:51    433] (I)       Layer2   numNetMinLayer=0
[03/10 14:04:51    433] (I)       Layer3   numNetMinLayer=178
[03/10 14:04:51    433] (I)       Layer4   numNetMinLayer=0
[03/10 14:04:51    433] (I)       Layer5   numNetMinLayer=0
[03/10 14:04:51    433] (I)       Layer6   numNetMinLayer=0
[03/10 14:04:51    433] (I)       Layer7   numNetMinLayer=78
[03/10 14:04:51    433] (I)       Layer8   numNetMinLayer=0
[03/10 14:04:51    433] (I)       numViaLayers=7
[03/10 14:04:51    433] (I)       end build via table
[03/10 14:04:51    433] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7544 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 14:04:51    433] [NR-eagl] numPreroutedNet = 143  numPreroutedWires = 12006
[03/10 14:04:51    433] (I)       readDataFromPlaceDB
[03/10 14:04:51    433] (I)       Read net information..
[03/10 14:04:52    433] [NR-eagl] Read numTotalNets=29080  numIgnoredNets=143
[03/10 14:04:52    433] (I)       Read testcase time = 0.010 seconds
[03/10 14:04:52    433] 
[03/10 14:04:52    433] (I)       totalPins=88551  totalGlobalPin=76587 (86.49%)
[03/10 14:04:52    433] (I)       Model blockage into capacity
[03/10 14:04:52    433] (I)       Read numBlocks=7544  numPreroutedWires=12006  numCapScreens=0
[03/10 14:04:52    433] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 14:04:52    433] (I)       blocked area on Layer2 : 44762137600  (5.91%)
[03/10 14:04:52    433] (I)       blocked area on Layer3 : 15062960000  (1.99%)
[03/10 14:04:52    433] (I)       blocked area on Layer4 : 118992248000  (15.71%)
[03/10 14:04:52    433] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 14:04:52    433] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 14:04:52    433] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 14:04:52    433] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 14:04:52    433] (I)       Modeling time = 0.020 seconds
[03/10 14:04:52    433] 
[03/10 14:04:52    433] (I)       Number of ignored nets = 143
[03/10 14:04:52    433] (I)       Number of fixed nets = 143.  Ignored: Yes
[03/10 14:04:52    433] (I)       Number of clock nets = 178.  Ignored: No
[03/10 14:04:52    433] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 14:04:52    433] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 14:04:52    433] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 14:04:52    433] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 14:04:52    433] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 14:04:52    433] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 14:04:52    433] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 14:04:52    433] [NR-eagl] There are 35 clock nets ( 35 with NDR ).
[03/10 14:04:52    433] (I)       Before initializing earlyGlobalRoute syMemory usage = 1437.9 MB
[03/10 14:04:52    433] (I)       Layer1  viaCost=300.00
[03/10 14:04:52    433] (I)       Layer2  viaCost=100.00
[03/10 14:04:52    433] (I)       Layer3  viaCost=100.00
[03/10 14:04:52    433] (I)       Layer4  viaCost=100.00
[03/10 14:04:52    433] (I)       Layer5  viaCost=100.00
[03/10 14:04:52    433] (I)       Layer6  viaCost=200.00
[03/10 14:04:52    433] (I)       Layer7  viaCost=100.00
[03/10 14:04:52    433] (I)       ---------------------Grid Graph Info--------------------
[03/10 14:04:52    433] (I)       routing area        :  (0, 0) - (872800, 868000)
[03/10 14:04:52    433] (I)       core area           :  (20000, 20000) - (852800, 848000)
[03/10 14:04:52    433] (I)       Site Width          :   400  (dbu)
[03/10 14:04:52    433] (I)       Row Height          :  3600  (dbu)
[03/10 14:04:52    433] (I)       GCell Width         :  3600  (dbu)
[03/10 14:04:52    433] (I)       GCell Height        :  3600  (dbu)
[03/10 14:04:52    433] (I)       grid                :   242   241     8
[03/10 14:04:52    433] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 14:04:52    433] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 14:04:52    433] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 14:04:52    433] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 14:04:52    433] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 14:04:52    433] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 14:04:52    433] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 14:04:52    433] (I)       Total num of tracks :     0  2182  2169  2182  2169  2182   542   545
[03/10 14:04:52    433] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 14:04:52    433] (I)       --------------------------------------------------------
[03/10 14:04:52    433] 
[03/10 14:04:52    433] [NR-eagl] ============ Routing rule table ============
[03/10 14:04:52    433] [NR-eagl] Rule id 0. Nets 28610 
[03/10 14:04:52    433] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 14:04:52    433] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 14:04:52    433] [NR-eagl] Rule id 1. Nets 35 
[03/10 14:04:52    433] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/10 14:04:52    433] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/10 14:04:52    433] [NR-eagl] ========================================
[03/10 14:04:52    433] [NR-eagl] 
[03/10 14:04:52    433] (I)       After initializing earlyGlobalRoute syMemory usage = 1437.9 MB
[03/10 14:04:52    433] (I)       Loading and dumping file time : 0.31 seconds
[03/10 14:04:52    433] (I)       ============= Initialization =============
[03/10 14:04:52    433] (I)       total 2D Cap : 262509 = (131164 H, 131345 V)
[03/10 14:04:52    433] [NR-eagl] Layer group 1: route 78 net(s) in layer range [7, 8]
[03/10 14:04:52    433] (I)       ============  Phase 1a Route ============
[03/10 14:04:52    433] (I)       Phase 1a runs 0.00 seconds
[03/10 14:04:52    433] (I)       Usage: 2578 = (1071 H, 1507 V) = (0.82% H, 1.15% V) = (1.928e+03um H, 2.713e+03um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] (I)       ============  Phase 1b Route ============
[03/10 14:04:52    433] (I)       Usage: 2578 = (1071 H, 1507 V) = (0.82% H, 1.15% V) = (1.928e+03um H, 2.713e+03um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.640400e+03um
[03/10 14:04:52    433] (I)       ============  Phase 1c Route ============
[03/10 14:04:52    433] (I)       Usage: 2578 = (1071 H, 1507 V) = (0.82% H, 1.15% V) = (1.928e+03um H, 2.713e+03um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] (I)       ============  Phase 1d Route ============
[03/10 14:04:52    433] (I)       Usage: 2578 = (1071 H, 1507 V) = (0.82% H, 1.15% V) = (1.928e+03um H, 2.713e+03um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] (I)       ============  Phase 1e Route ============
[03/10 14:04:52    433] (I)       Phase 1e runs 0.00 seconds
[03/10 14:04:52    433] (I)       Usage: 2578 = (1071 H, 1507 V) = (0.82% H, 1.15% V) = (1.928e+03um H, 2.713e+03um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.640400e+03um
[03/10 14:04:52    433] [NR-eagl] 
[03/10 14:04:52    433] (I)       dpBasedLA: time=0.00  totalOF=1166  totalVia=5127  totalWL=2578  total(Via+WL)=7705 
[03/10 14:04:52    433] (I)       total 2D Cap : 962297 = (510659 H, 451638 V)
[03/10 14:04:52    433] [NR-eagl] Layer group 2: route 35 net(s) in layer range [3, 4]
[03/10 14:04:52    433] (I)       ============  Phase 1a Route ============
[03/10 14:04:52    433] (I)       Phase 1a runs 0.00 seconds
[03/10 14:04:52    433] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/10 14:04:52    433] (I)       Usage: 2679 = (1119 H, 1560 V) = (0.22% H, 0.35% V) = (2.014e+03um H, 2.808e+03um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] (I)       ============  Phase 1b Route ============
[03/10 14:04:52    433] (I)       Phase 1b runs 0.00 seconds
[03/10 14:04:52    433] (I)       Usage: 2679 = (1119 H, 1560 V) = (0.22% H, 0.35% V) = (2.014e+03um H, 2.808e+03um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] (I)       earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.01% V. EstWL: 1.818000e+02um
[03/10 14:04:52    433] (I)       ============  Phase 1c Route ============
[03/10 14:04:52    433] (I)       Level2 Grid: 49 x 49
[03/10 14:04:52    433] (I)       Phase 1c runs 0.01 seconds
[03/10 14:04:52    433] (I)       Usage: 2679 = (1119 H, 1560 V) = (0.22% H, 0.35% V) = (2.014e+03um H, 2.808e+03um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] (I)       ============  Phase 1d Route ============
[03/10 14:04:52    433] (I)       Phase 1d runs 0.00 seconds
[03/10 14:04:52    433] (I)       Usage: 2679 = (1119 H, 1560 V) = (0.22% H, 0.35% V) = (2.014e+03um H, 2.808e+03um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] (I)       ============  Phase 1e Route ============
[03/10 14:04:52    433] (I)       Phase 1e runs 0.00 seconds
[03/10 14:04:52    433] (I)       Usage: 2679 = (1119 H, 1560 V) = (0.22% H, 0.35% V) = (2.014e+03um H, 2.808e+03um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.01% V. EstWL: 1.818000e+02um
[03/10 14:04:52    433] [NR-eagl] 
[03/10 14:04:52    433] (I)       dpBasedLA: time=0.00  totalOF=1170  totalVia=188  totalWL=101  total(Via+WL)=289 
[03/10 14:04:52    433] (I)       total 2D Cap : 2755070 = (1166721 H, 1588349 V)
[03/10 14:04:52    433] [NR-eagl] Layer group 3: route 28532 net(s) in layer range [2, 8]
[03/10 14:04:52    433] (I)       ============  Phase 1a Route ============
[03/10 14:04:52    433] (I)       Phase 1a runs 0.05 seconds
[03/10 14:04:52    433] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/10 14:04:52    433] (I)       Usage: 182190 = (93831 H, 88359 V) = (8.04% H, 5.56% V) = (1.689e+05um H, 1.590e+05um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] (I)       ============  Phase 1b Route ============
[03/10 14:04:52    433] (I)       Phase 1b runs 0.02 seconds
[03/10 14:04:52    433] (I)       Usage: 182190 = (93831 H, 88359 V) = (8.04% H, 5.56% V) = (1.689e+05um H, 1.590e+05um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] (I)       earlyGlobalRoute overflow of layer group 3: 0.04% H + 0.00% V. EstWL: 3.231198e+05um
[03/10 14:04:52    433] (I)       ============  Phase 1c Route ============
[03/10 14:04:52    433] (I)       Level2 Grid: 49 x 49
[03/10 14:04:52    433] (I)       Phase 1c runs 0.00 seconds
[03/10 14:04:52    433] (I)       Usage: 182192 = (93831 H, 88361 V) = (8.04% H, 5.56% V) = (1.689e+05um H, 1.590e+05um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] (I)       ============  Phase 1d Route ============
[03/10 14:04:52    433] (I)       Phase 1d runs 0.02 seconds
[03/10 14:04:52    433] (I)       Usage: 182192 = (93831 H, 88361 V) = (8.04% H, 5.56% V) = (1.689e+05um H, 1.590e+05um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] (I)       ============  Phase 1e Route ============
[03/10 14:04:52    433] (I)       Phase 1e runs 0.00 seconds
[03/10 14:04:52    433] (I)       Usage: 182192 = (93831 H, 88361 V) = (8.04% H, 5.56% V) = (1.689e+05um H, 1.590e+05um V)
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] [NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.04% H + 0.00% V. EstWL: 3.231234e+05um
[03/10 14:04:52    433] [NR-eagl] 
[03/10 14:04:52    433] (I)       dpBasedLA: time=0.06  totalOF=5135  totalVia=147894  totalWL=179510  total(Via+WL)=327404 
[03/10 14:04:52    433] (I)       ============  Phase 1l Route ============
[03/10 14:04:52    433] (I)       Total Global Routing Runtime: 0.26 seconds
[03/10 14:04:52    433] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 14:04:52    433] [NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
[03/10 14:04:52    433] (I)       
[03/10 14:04:52    433] (I)       ============= track Assignment ============
[03/10 14:04:52    433] (I)       extract Global 3D Wires
[03/10 14:04:52    433] (I)       Extract Global WL : time=0.01
[03/10 14:04:52    433] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 14:04:52    433] (I)       Initialization real time=0.01 seconds
[03/10 14:04:52    433] (I)       Kernel real time=0.24 seconds
[03/10 14:04:52    433] (I)       End Greedy Track Assignment
[03/10 14:04:52    433] [NR-eagl] Layer1(M1)(F) length: 3.600000e+00um, number of vias: 92538
[03/10 14:04:52    433] [NR-eagl] Layer2(M2)(V) length: 1.008516e+05um, number of vias: 113441
[03/10 14:04:52    433] [NR-eagl] Layer3(M3)(H) length: 1.356143e+05um, number of vias: 12502
[03/10 14:04:52    433] [NR-eagl] Layer4(M4)(V) length: 6.178503e+04um, number of vias: 3486
[03/10 14:04:52    433] [NR-eagl] Layer5(M5)(H) length: 4.893257e+04um, number of vias: 1961
[03/10 14:04:52    433] [NR-eagl] Layer6(M6)(V) length: 1.610171e+04um, number of vias: 740
[03/10 14:04:52    433] [NR-eagl] Layer7(M7)(H) length: 2.775200e+03um, number of vias: 690
[03/10 14:04:52    433] [NR-eagl] Layer8(M8)(V) length: 3.818400e+03um, number of vias: 0
[03/10 14:04:52    433] [NR-eagl] Total length: 3.698824e+05um, number of vias: 225358
[03/10 14:04:52    433] [NR-eagl] End Peak syMemory usage = 1382.4 MB
[03/10 14:04:52    433] [NR-eagl] Early Global Router Kernel+IO runtime : 1.16 seconds
[03/10 14:04:52    433] Extraction called for design 'mac_array' of instances=67873 and nets=29171 using extraction engine 'preRoute' .
[03/10 14:04:52    433] PreRoute RC Extraction called for design mac_array.
[03/10 14:04:52    433] RC Extraction called in multi-corner(2) mode.
[03/10 14:04:52    433] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:04:52    433] RCMode: PreRoute
[03/10 14:04:52    433]       RC Corner Indexes            0       1   
[03/10 14:04:52    433] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:04:52    433] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:04:52    433] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:04:52    433] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:04:52    433] Shrink Factor                : 1.00000
[03/10 14:04:52    433] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:04:52    433] Using capacitance table file ...
[03/10 14:04:52    433] Updating RC grid for preRoute extraction ...
[03/10 14:04:52    433] Initializing multi-corner capacitance tables ... 
[03/10 14:04:53    434] Initializing multi-corner resistance tables ...
[03/10 14:04:53    434] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1377.746M)
[03/10 14:04:53    434] Compute RC Scale Done ...
[03/10 14:04:53    434] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 14:04:53    434] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 14:04:53    434] 
[03/10 14:04:53    434] ** np local hotspot detection info verbose **
[03/10 14:04:53    434] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 14:04:53    434] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/10 14:04:53    434] 
[03/10 14:04:53    434] #################################################################################
[03/10 14:04:53    434] # Design Stage: PreRoute
[03/10 14:04:53    434] # Design Name: mac_array
[03/10 14:04:53    434] # Design Mode: 65nm
[03/10 14:04:53    434] # Analysis Mode: MMMC Non-OCV 
[03/10 14:04:53    434] # Parasitics Mode: No SPEF/RCDB
[03/10 14:04:53    434] # Signoff Settings: SI Off 
[03/10 14:04:53    434] #################################################################################
[03/10 14:04:54    435] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:04:54    435] Calculate delays in BcWc mode...
[03/10 14:04:54    435] Topological Sorting (CPU = 0:00:00.1, MEM = 1413.9M, InitMEM = 1413.9M)
[03/10 14:04:58    439] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 14:04:58    439] End delay calculation. (MEM=1468.51 CPU=0:00:03.4 REAL=0:00:04.0)
[03/10 14:04:58    439] *** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 1468.5M) ***
[03/10 14:04:58    439] Begin: GigaOpt postEco DRV Optimization
[03/10 14:04:58    439] Info: 143 nets with fixed/cover wires excluded.
[03/10 14:04:58    439] Info: 178 clock nets excluded from IPO operation.
[03/10 14:04:58    439] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:04:58    439] #spOpts: N=65 mergeVia=F 
[03/10 14:04:58    439] Core basic site is core
[03/10 14:04:58    439] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:05:01    442] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:05:01    442] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/10 14:05:01    442] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:05:01    442] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 14:05:01    442] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:05:01    442] DEBUG: @coeDRVCandCache::init.
[03/10 14:05:02    443] Info: violation cost 8.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 8.000000, glitch 0.000000)
[03/10 14:05:02    443] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  100.58 |            |           |
[03/10 14:05:02    443] Info: violation cost 8.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 8.000000, glitch 0.000000)
[03/10 14:05:02    443] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  100.58 |   0:00:00.0|    1544.8M|
[03/10 14:05:02    443] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:05:02    443] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:05:02    443] Layer 3 has 178 constrained nets 
[03/10 14:05:02    443] Layer 7 has 35 constrained nets 
[03/10 14:05:02    443] **** End NDR-Layer Usage Statistics ****
[03/10 14:05:02    443] 
[03/10 14:05:02    443] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1544.8M) ***
[03/10 14:05:02    443] 
[03/10 14:05:02    443] DEBUG: @coeDRVCandCache::cleanup.
[03/10 14:05:02    443] End: GigaOpt postEco DRV Optimization
[03/10 14:05:02    443] GigaOpt: WNS changes after routing: -0.030 -> -0.020 (bump = -0.01)
[03/10 14:05:02    443] Begin: GigaOpt postEco optimization
[03/10 14:05:02    443] Info: 143 nets with fixed/cover wires excluded.
[03/10 14:05:02    443] Info: 178 clock nets excluded from IPO operation.
[03/10 14:05:02    443] PhyDesignGrid: maxLocalDensity 1.00
[03/10 14:05:02    443] #spOpts: N=65 mergeVia=F 
[03/10 14:05:04    445] *info: 178 clock nets excluded
[03/10 14:05:04    445] *info: 2 special nets excluded.
[03/10 14:05:04    445] *info: 91 no-driver nets excluded.
[03/10 14:05:04    445] *info: 143 nets with fixed/cover wires excluded.
[03/10 14:05:05    446] ** GigaOpt Optimizer WNS Slack -0.020 TNS Slack -0.572 Density 100.58
[03/10 14:05:05    446] Optimizer WNS Pass 0
[03/10 14:05:05    446] Active Path Group: reg2reg  
[03/10 14:05:05    446] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:05:05    446] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:05:05    446] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:05:05    446] |  -0.020|   -0.020|  -0.572|   -0.572|   100.58%|   0:00:00.0| 1579.2M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:05:05    446] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/10 14:05:09    450] |  -0.017|   -0.017|  -0.373|   -0.373|   100.59%|   0:00:04.0| 1579.2M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:05:09    450] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:05:09    450] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:05:09    450] 
[03/10 14:05:09    450] *** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:04.0 mem=1579.2M) ***
[03/10 14:05:09    450] 
[03/10 14:05:09    450] *** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:04.0 mem=1579.2M) ***
[03/10 14:05:09    450] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.373 Density 100.59
[03/10 14:05:09    450] *** Starting refinePlace (0:07:30 mem=1579.2M) ***
[03/10 14:05:09    450] Total net bbox length = 3.252e+05 (1.677e+05 1.575e+05) (ext = 4.512e+04)
[03/10 14:05:09    450] Starting refinePlace ...
[03/10 14:05:09    450] **ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
[03/10 14:05:09    450] Type 'man IMPSP-2002' for more detail.
[03/10 14:05:09    450] Total net bbox length = 3.252e+05 (1.677e+05 1.575e+05) (ext = 4.512e+04)
[03/10 14:05:09    450] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1579.2MB
[03/10 14:05:09    450] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1579.2MB) @(0:07:30 - 0:07:30).
[03/10 14:05:09    450] *** Finished refinePlace (0:07:30 mem=1579.2M) ***
[03/10 14:05:09    450] Finished re-routing un-routed nets (0:00:00.0 1579.2M)
[03/10 14:05:09    450] 
[03/10 14:05:09    450] 
[03/10 14:05:09    450] Density : 1.0059
[03/10 14:05:09    450] Max route overflow : 0.0004
[03/10 14:05:09    450] 
[03/10 14:05:09    450] 
[03/10 14:05:09    450] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1579.2M) ***
[03/10 14:05:09    450] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.373 Density 100.59
[03/10 14:05:09    450] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:05:09    450] Layer 3 has 178 constrained nets 
[03/10 14:05:09    450] Layer 7 has 35 constrained nets 
[03/10 14:05:09    450] **** End NDR-Layer Usage Statistics ****
[03/10 14:05:09    450] 
[03/10 14:05:09    450] *** Finish post-CTS Setup Fixing (cpu=0:00:04.6 real=0:00:04.0 mem=1579.2M) ***
[03/10 14:05:09    450] 
[03/10 14:05:09    450] End: GigaOpt postEco optimization
[03/10 14:05:10    451] GigaOpt: WNS changes after postEco optimization: -0.030 -> -0.017 (bump = -0.013)
[03/10 14:05:10    451] GigaOpt: Skipping nonLegal postEco optimization
[03/10 14:05:10    451] Design TNS changes after trial route: -1.138 -> -0.273
[03/10 14:05:10    451] Begin: GigaOpt TNS recovery
[03/10 14:05:10    451] Info: 143 nets with fixed/cover wires excluded.
[03/10 14:05:10    451] Info: 178 clock nets excluded from IPO operation.
[03/10 14:05:10    451] PhyDesignGrid: maxLocalDensity 1.00
[03/10 14:05:10    451] #spOpts: N=65 
[03/10 14:05:12    453] *info: 178 clock nets excluded
[03/10 14:05:12    453] *info: 2 special nets excluded.
[03/10 14:05:12    453] *info: 91 no-driver nets excluded.
[03/10 14:05:12    453] *info: 143 nets with fixed/cover wires excluded.
[03/10 14:05:13    454] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.373 Density 100.59
[03/10 14:05:13    454] Optimizer TNS Opt
[03/10 14:05:13    454] Active Path Group: reg2reg  
[03/10 14:05:13    454] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:05:13    454] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:05:13    454] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:05:13    454] |  -0.017|   -0.017|  -0.373|   -0.373|   100.59%|   0:00:00.0| 1579.2M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:05:13    454] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:05:16    457] |  -0.017|   -0.017|  -0.340|   -0.340|   100.60%|   0:00:03.0| 1579.2M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:05:16    457] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:05:16    457] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:05:16    457] 
[03/10 14:05:16    457] *** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=1579.2M) ***
[03/10 14:05:16    457] 
[03/10 14:05:16    457] *** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=1579.2M) ***
[03/10 14:05:16    457] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.340 Density 100.60
[03/10 14:05:16    457] *** Starting refinePlace (0:07:38 mem=1579.2M) ***
[03/10 14:05:16    457] Total net bbox length = 3.252e+05 (1.677e+05 1.575e+05) (ext = 4.512e+04)
[03/10 14:05:16    457] Starting refinePlace ...
[03/10 14:05:16    457] **ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
[03/10 14:05:16    457] Type 'man IMPSP-2002' for more detail.
[03/10 14:05:16    457] Total net bbox length = 3.252e+05 (1.677e+05 1.575e+05) (ext = 4.512e+04)
[03/10 14:05:16    457] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1579.2MB
[03/10 14:05:16    457] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1579.2MB) @(0:07:38 - 0:07:38).
[03/10 14:05:16    457] *** Finished refinePlace (0:07:38 mem=1579.2M) ***
[03/10 14:05:17    457] Finished re-routing un-routed nets (0:00:00.0 1579.2M)
[03/10 14:05:17    457] 
[03/10 14:05:17    458] 
[03/10 14:05:17    458] Density : 1.0060
[03/10 14:05:17    458] Max route overflow : 0.0004
[03/10 14:05:17    458] 
[03/10 14:05:17    458] 
[03/10 14:05:17    458] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1579.2M) ***
[03/10 14:05:17    458] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.340 Density 100.60
[03/10 14:05:17    458] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:05:17    458] Layer 3 has 178 constrained nets 
[03/10 14:05:17    458] Layer 7 has 35 constrained nets 
[03/10 14:05:17    458] **** End NDR-Layer Usage Statistics ****
[03/10 14:05:17    458] 
[03/10 14:05:17    458] *** Finish post-CTS Setup Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=1579.2M) ***
[03/10 14:05:17    458] 
[03/10 14:05:17    458] End: GigaOpt TNS recovery
[03/10 14:05:17    458] *** Steiner Routed Nets: 0.189%; Threshold: 100; Threshold for Hold: 100
[03/10 14:05:17    458] Re-routed 0 nets
[03/10 14:05:17    458] Begin: GigaOpt Optimization in post-eco TNS mode
[03/10 14:05:17    458] Info: 143 nets with fixed/cover wires excluded.
[03/10 14:05:17    458] Info: 178 clock nets excluded from IPO operation.
[03/10 14:05:17    458] PhyDesignGrid: maxLocalDensity 1.00
[03/10 14:05:17    458] #spOpts: N=65 
[03/10 14:05:19    460] *info: 178 clock nets excluded
[03/10 14:05:19    460] *info: 2 special nets excluded.
[03/10 14:05:19    460] *info: 91 no-driver nets excluded.
[03/10 14:05:19    460] *info: 143 nets with fixed/cover wires excluded.
[03/10 14:05:20    461] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.340 Density 100.60
[03/10 14:05:20    461] Optimizer TNS Opt
[03/10 14:05:20    461] Active Path Group: reg2reg  
[03/10 14:05:20    461] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:05:20    461] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:05:20    461] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:05:20    461] |  -0.017|   -0.017|  -0.340|   -0.340|   100.60%|   0:00:00.0| 1579.2M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:05:20    461] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:05:20    461] |  -0.017|   -0.017|  -0.340|   -0.340|   100.60%|   0:00:00.0| 1579.2M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:05:20    461] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:05:20    461] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:05:20    461] 
[03/10 14:05:20    461] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1579.2M) ***
[03/10 14:05:20    461] 
[03/10 14:05:20    461] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1579.2M) ***
[03/10 14:05:20    461] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:05:20    461] Layer 3 has 178 constrained nets 
[03/10 14:05:20    461] Layer 7 has 35 constrained nets 
[03/10 14:05:20    461] **** End NDR-Layer Usage Statistics ****
[03/10 14:05:20    461] 
[03/10 14:05:20    461] *** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1579.2M) ***
[03/10 14:05:20    461] 
[03/10 14:05:20    461] End: GigaOpt Optimization in post-eco TNS mode
[03/10 14:05:21    462] **optDesign ... cpu = 0:04:57, real = 0:05:01, mem = 1395.5M, totSessionCpu=0:07:42 **
[03/10 14:05:21    462] ** Profile ** Start :  cpu=0:00:00.0, mem=1395.5M
[03/10 14:05:21    462] ** Profile ** Other data :  cpu=0:00:00.1, mem=1395.5M
[03/10 14:05:21    462] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1403.6M
[03/10 14:05:21    462] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1403.6M
[03/10 14:05:21    462] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.017  | -0.017  |  0.200  |
|           TNS (ns):| -0.340  | -0.340  |  0.000  |
|    Violating Paths:|   63    |   63    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.819%
       (100.596% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1403.6M
[03/10 14:05:21    462] Info: 143 nets with fixed/cover wires excluded.
[03/10 14:05:21    462] Info: 178 clock nets excluded from IPO operation.
[03/10 14:05:21    462] 
[03/10 14:05:21    462] Power Net Detected:
[03/10 14:05:21    462]     Voltage	    Name
[03/10 14:05:21    462]     0.00V	    VSS
[03/10 14:05:21    462]     0.90V	    VDD
[03/10 14:05:21    462] 
[03/10 14:05:21    462] Begin Power Analysis
[03/10 14:05:21    462] 
[03/10 14:05:21    462]     0.00V	    VSS
[03/10 14:05:21    462]     0.90V	    VDD
[03/10 14:05:22    462] Begin Processing Timing Library for Power Calculation
[03/10 14:05:22    462] 
[03/10 14:05:22    462] Begin Processing Timing Library for Power Calculation
[03/10 14:05:22    462] 
[03/10 14:05:22    462] 
[03/10 14:05:22    462] 
[03/10 14:05:22    462] Begin Processing Power Net/Grid for Power Calculation
[03/10 14:05:22    462] 
[03/10 14:05:22    462] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1141.36MB/1141.36MB)
[03/10 14:05:22    462] 
[03/10 14:05:22    462] Begin Processing Timing Window Data for Power Calculation
[03/10 14:05:22    462] 
[03/10 14:05:22    462] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1145.88MB/1145.88MB)
[03/10 14:05:22    463] 
[03/10 14:05:22    463] Begin Processing User Attributes
[03/10 14:05:22    463] 
[03/10 14:05:22    463] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1145.92MB/1145.92MB)
[03/10 14:05:22    463] 
[03/10 14:05:22    463] Begin Processing Signal Activity
[03/10 14:05:22    463] 
[03/10 14:05:23    464] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1150.00MB/1150.00MB)
[03/10 14:05:23    464] 
[03/10 14:05:23    464] Begin Power Computation
[03/10 14:05:23    464] 
[03/10 14:05:23    464]       ----------------------------------------------------------
[03/10 14:05:23    464]       # of cell(s) missing both power/leakage table: 0
[03/10 14:05:23    464]       # of cell(s) missing power table: 0
[03/10 14:05:23    464]       # of cell(s) missing leakage table: 0
[03/10 14:05:23    464]       # of MSMV cell(s) missing power_level: 0
[03/10 14:05:23    464]       ----------------------------------------------------------
[03/10 14:05:23    464] 
[03/10 14:05:23    464] 
[03/10 14:05:26    467] Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total)=1150.31MB/1150.31MB)
[03/10 14:05:26    467] 
[03/10 14:05:26    467] Begin Processing User Attributes
[03/10 14:05:26    467] 
[03/10 14:05:26    467] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1150.31MB/1150.31MB)
[03/10 14:05:26    467] 
[03/10 14:05:26    467] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1150.34MB/1150.34MB)
[03/10 14:05:26    467] 
[03/10 14:05:27    468]   Timing Snapshot: (REF)
[03/10 14:05:27    468]      Weighted WNS: -0.017
[03/10 14:05:27    468]       All  PG WNS: -0.017
[03/10 14:05:27    468]       High PG WNS: -0.017
[03/10 14:05:27    468]       All  PG TNS: -0.340
[03/10 14:05:27    468]       High PG TNS: -0.340
[03/10 14:05:27    468]          Tran DRV: 0
[03/10 14:05:27    468]           Cap DRV: 0
[03/10 14:05:27    468]        Fanout DRV: 0
[03/10 14:05:27    468]            Glitch: 0
[03/10 14:05:27    468]    Category Slack: { [L, -0.017] [H, -0.017] }
[03/10 14:05:27    468] 
[03/10 14:05:27    468] Begin: Power Optimization
[03/10 14:05:27    468] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:05:27    468] #spOpts: N=65 mergeVia=F 
[03/10 14:05:28    469] Reclaim Optimization WNS Slack -0.017  TNS Slack -0.340 Density 100.60
[03/10 14:05:28    469] +----------+---------+--------+--------+------------+--------+
[03/10 14:05:28    469] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 14:05:28    469] +----------+---------+--------+--------+------------+--------+
[03/10 14:05:28    469] |   100.60%|        -|  -0.017|  -0.340|   0:00:00.0| 1552.4M|
[03/10 14:05:32    473] |   100.60%|        0|  -0.017|  -0.340|   0:00:04.0| 1552.4M|
[03/10 14:05:43    484] |   100.60%|        0|  -0.017|  -0.340|   0:00:11.0| 1554.4M|
[03/10 14:06:04    505] |   100.51%|      104|  -0.017|  -0.335|   0:00:21.0| 1558.2M|
[03/10 14:06:04    505] |   100.50%|        3|  -0.017|  -0.335|   0:00:00.0| 1558.2M|
[03/10 14:06:22    522] |    99.88%|     3986|  -0.017|  -0.320|   0:00:18.0| 1564.9M|
[03/10 14:06:23    524] |    99.84%|       87|  -0.017|  -0.320|   0:00:01.0| 1564.9M|
[03/10 14:06:23    524] +----------+---------+--------+--------+------------+--------+
[03/10 14:06:23    524] Reclaim Optimization End WNS Slack -0.017  TNS Slack -0.320 Density 99.84
[03/10 14:06:23    524] 
[03/10 14:06:23    524] ** Summary: Restruct = 107 Buffer Deletion = 0 Declone = 0 Resize = 4080 **
[03/10 14:06:23    524] --------------------------------------------------------------
[03/10 14:06:23    524] |                                   | Total     | Sequential |
[03/10 14:06:23    524] --------------------------------------------------------------
[03/10 14:06:23    524] | Num insts resized                 |    3254  |      77    |
[03/10 14:06:23    524] | Num insts undone                  |       7  |       0    |
[03/10 14:06:23    524] | Num insts Downsized               |     856  |      74    |
[03/10 14:06:23    524] | Num insts Samesized               |    2398  |       3    |
[03/10 14:06:23    524] | Num insts Upsized                 |       0  |       0    |
[03/10 14:06:23    524] | Num multiple commits+uncommits    |     812  |       -    |
[03/10 14:06:23    524] --------------------------------------------------------------
[03/10 14:06:23    524] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:06:23    524] Layer 3 has 178 constrained nets 
[03/10 14:06:23    524] Layer 7 has 35 constrained nets 
[03/10 14:06:23    524] **** End NDR-Layer Usage Statistics ****
[03/10 14:06:23    524] ** Finished Core Power Optimization (cpu = 0:00:56.3) (real = 0:00:56.0) **
[03/10 14:06:23    524] Executing incremental physical updates
[03/10 14:06:23    524] #spOpts: N=65 mergeVia=F 
[03/10 14:06:24    524] *** Starting refinePlace (0:08:45 mem=1530.6M) ***
[03/10 14:06:24    524] Total net bbox length = 3.254e+05 (1.677e+05 1.577e+05) (ext = 4.512e+04)
[03/10 14:06:24    524] default core: bins with density >  0.75 = 99.6 % ( 550 / 552 )
[03/10 14:06:24    524] Density distribution unevenness ratio = 2.024%
[03/10 14:06:24    524] RPlace IncrNP: Rollback Lev = -3
[03/10 14:06:24    524] RPlace: Density =1.185556, incremental np is triggered.
[03/10 14:06:24    524] nrCritNet: 1.98% ( 574 / 28936 ) cutoffSlk: -2.5ps stdDelay: 14.2ps
[03/10 14:06:32    532] default core: bins with density >  0.75 = 99.5 % ( 549 / 552 )
[03/10 14:06:32    532] Density distribution unevenness ratio = 2.198%
[03/10 14:06:32    532] RPlace postIncrNP: Density = 1.185556 -> 1.176667.
[03/10 14:06:32    532] RPlace postIncrNP Info: Density distribution changes:
[03/10 14:06:32    532] [1.10+      ] :	 21 (3.80%) -> 25 (4.53%)
[03/10 14:06:32    532] [1.05 - 1.10] :	 58 (10.51%) -> 65 (11.78%)
[03/10 14:06:32    532] [1.00 - 1.05] :	 175 (31.70%) -> 159 (28.80%)
[03/10 14:06:32    532] [0.95 - 1.00] :	 197 (35.69%) -> 175 (31.70%)
[03/10 14:06:32    532] [0.90 - 0.95] :	 80 (14.49%) -> 107 (19.38%)
[03/10 14:06:32    532] [0.85 - 0.90] :	 15 (2.72%) -> 17 (3.08%)
[03/10 14:06:32    532] [0.80 - 0.85] :	 3 (0.54%) -> 1 (0.18%)
[03/10 14:06:32    532] [CPU] RefinePlace/IncrNP (cpu=0:00:07.9, real=0:00:08.0, mem=1530.6MB) @(0:08:45 - 0:08:53).
[03/10 14:06:32    532] Move report: incrNP moves 51582 insts, mean move: 1.14 um, max move: 19.80 um
[03/10 14:06:32    532] 	Max move on inst (FE_OCPC2300_q_temp_239_): (169.00, 359.20) --> (152.80, 355.60)
[03/10 14:06:32    532] Move report: Timing Driven Placement moves 51582 insts, mean move: 1.14 um, max move: 19.80 um
[03/10 14:06:32    532] 	Max move on inst (FE_OCPC2300_q_temp_239_): (169.00, 359.20) --> (152.80, 355.60)
[03/10 14:06:32    532] 	Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 1530.6MB
[03/10 14:06:32    532] Starting refinePlace ...
[03/10 14:06:32    532] **ERROR: (IMPSP-2002):	Density too high (99.8%), stopping detail placement.
[03/10 14:06:32    532] Type 'man IMPSP-2002' for more detail.
[03/10 14:06:32    532] Total net bbox length = 3.218e+05 (1.668e+05 1.550e+05) (ext = 4.514e+04)
[03/10 14:06:32    532] Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 1530.6MB
[03/10 14:06:32    532] [CPU] RefinePlace/total (cpu=0:00:08.0, real=0:00:08.0, mem=1530.6MB) @(0:08:45 - 0:08:53).
[03/10 14:06:32    532] *** Finished refinePlace (0:08:53 mem=1530.6M) ***
[03/10 14:06:32    533]   Timing Snapshot: (TGT)
[03/10 14:06:32    533]      Weighted WNS: -0.017
[03/10 14:06:32    533]       All  PG WNS: -0.017
[03/10 14:06:32    533]       High PG WNS: -0.017
[03/10 14:06:32    533]       All  PG TNS: -0.320
[03/10 14:06:32    533]       High PG TNS: -0.320
[03/10 14:06:32    533]          Tran DRV: 0
[03/10 14:06:32    533]           Cap DRV: 0
[03/10 14:06:32    533]        Fanout DRV: 0
[03/10 14:06:32    533]            Glitch: 0
[03/10 14:06:32    533]    Category Slack: { [L, -0.017] [H, -0.017] }
[03/10 14:06:32    533] 
[03/10 14:06:32    533] Checking setup slack degradation ...
[03/10 14:06:32    533] 
[03/10 14:06:32    533] Recovery Manager:
[03/10 14:06:32    533]   Low  Effort WNS Jump: 0.000 (REF: -0.017, TGT: -0.017, Threshold: 0.010) - Skip
[03/10 14:06:32    533]   High Effort WNS Jump: 0.000 (REF: -0.017, TGT: -0.017, Threshold: 0.010) - Skip
[03/10 14:06:32    533]   Low  Effort TNS Jump: 0.000 (REF: -0.340, TGT: -0.320, Threshold: 25.000) - Skip
[03/10 14:06:32    533]   High Effort TNS Jump: 0.000 (REF: -0.340, TGT: -0.320, Threshold: 25.000) - Skip
[03/10 14:06:32    533] 
[03/10 14:06:33    533] Info: 143 nets with fixed/cover wires excluded.
[03/10 14:06:33    533] Info: 178 clock nets excluded from IPO operation.
[03/10 14:06:33    533] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:06:33    533] #spOpts: N=65 mergeVia=F 
[03/10 14:06:35    536] Info: 143 nets with fixed/cover wires excluded.
[03/10 14:06:35    536] Info: 178 clock nets excluded from IPO operation.
[03/10 14:06:36    537] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:06:36    537] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:06:36    537] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:06:36    537] |  -0.017|   -0.017|  -0.320|   -0.320|    99.84%|   0:00:00.0| 1564.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:06:36    537] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:06:37    538] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:06:37    538] 
[03/10 14:06:37    538] *** Finish post-CTS Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1570.4M) ***
[03/10 14:06:37    538] 
[03/10 14:06:37    538] *** Finish post-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1570.4M) ***
[03/10 14:06:37    538] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:06:37    538] Layer 3 has 178 constrained nets 
[03/10 14:06:37    538] Layer 7 has 35 constrained nets 
[03/10 14:06:37    538] **** End NDR-Layer Usage Statistics ****
[03/10 14:06:37    538] 
[03/10 14:06:37    538] Begin Power Analysis
[03/10 14:06:37    538] 
[03/10 14:06:37    538]     0.00V	    VSS
[03/10 14:06:37    538]     0.90V	    VDD
[03/10 14:06:37    538] Begin Processing Timing Library for Power Calculation
[03/10 14:06:37    538] 
[03/10 14:06:37    538] Begin Processing Timing Library for Power Calculation
[03/10 14:06:37    538] 
[03/10 14:06:37    538] 
[03/10 14:06:37    538] 
[03/10 14:06:37    538] Begin Processing Power Net/Grid for Power Calculation
[03/10 14:06:37    538] 
[03/10 14:06:37    538] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.11MB/1239.11MB)
[03/10 14:06:37    538] 
[03/10 14:06:37    538] Begin Processing Timing Window Data for Power Calculation
[03/10 14:06:37    538] 
[03/10 14:06:37    538] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.11MB/1239.11MB)
[03/10 14:06:37    538] 
[03/10 14:06:37    538] Begin Processing User Attributes
[03/10 14:06:37    538] 
[03/10 14:06:37    538] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.11MB/1239.11MB)
[03/10 14:06:37    538] 
[03/10 14:06:37    538] Begin Processing Signal Activity
[03/10 14:06:37    538] 
[03/10 14:06:39    539] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1239.11MB/1239.11MB)
[03/10 14:06:39    539] 
[03/10 14:06:39    539] Begin Power Computation
[03/10 14:06:39    539] 
[03/10 14:06:39    539]       ----------------------------------------------------------
[03/10 14:06:39    539]       # of cell(s) missing both power/leakage table: 0
[03/10 14:06:39    539]       # of cell(s) missing power table: 0
[03/10 14:06:39    539]       # of cell(s) missing leakage table: 0
[03/10 14:06:39    539]       # of MSMV cell(s) missing power_level: 0
[03/10 14:06:39    539]       ----------------------------------------------------------
[03/10 14:06:39    539] 
[03/10 14:06:39    539] 
[03/10 14:06:41    542] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1239.11MB/1239.11MB)
[03/10 14:06:41    542] 
[03/10 14:06:41    542] Begin Processing User Attributes
[03/10 14:06:41    542] 
[03/10 14:06:41    542] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.11MB/1239.11MB)
[03/10 14:06:41    542] 
[03/10 14:06:41    542] Ended Power Analysis: (cpu=0:00:03, real=0:00:04, mem(process/total)=1239.11MB/1239.11MB)
[03/10 14:06:41    542] 
[03/10 14:06:42    542] *** Finished Leakage Power Optimization (cpu=0:01:15, real=0:01:15, mem=1415.45M, totSessionCpu=0:09:03).
[03/10 14:06:42    543] Extraction called for design 'mac_array' of instances=67729 and nets=29027 using extraction engine 'preRoute' .
[03/10 14:06:42    543] PreRoute RC Extraction called for design mac_array.
[03/10 14:06:42    543] RC Extraction called in multi-corner(2) mode.
[03/10 14:06:42    543] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:06:42    543] RCMode: PreRoute
[03/10 14:06:42    543]       RC Corner Indexes            0       1   
[03/10 14:06:42    543] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:06:42    543] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:06:42    543] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:06:42    543] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:06:42    543] Shrink Factor                : 1.00000
[03/10 14:06:42    543] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:06:42    543] Using capacitance table file ...
[03/10 14:06:42    543] Initializing multi-corner capacitance tables ... 
[03/10 14:06:42    543] Initializing multi-corner resistance tables ...
[03/10 14:06:42    543] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1396.973M)
[03/10 14:06:42    543] doiPBLastSyncSlave
[03/10 14:06:42    543] #################################################################################
[03/10 14:06:42    543] # Design Stage: PreRoute
[03/10 14:06:42    543] # Design Name: mac_array
[03/10 14:06:42    543] # Design Mode: 65nm
[03/10 14:06:42    543] # Analysis Mode: MMMC Non-OCV 
[03/10 14:06:42    543] # Parasitics Mode: No SPEF/RCDB
[03/10 14:06:42    543] # Signoff Settings: SI Off 
[03/10 14:06:42    543] #################################################################################
[03/10 14:06:43    544] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:06:43    544] Calculate delays in BcWc mode...
[03/10 14:06:43    544] Topological Sorting (CPU = 0:00:00.1, MEM = 1401.2M, InitMEM = 1397.0M)
[03/10 14:06:47    548] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 14:06:47    548] End delay calculation. (MEM=1474.91 CPU=0:00:03.6 REAL=0:00:03.0)
[03/10 14:06:47    548] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 1474.9M) ***
[03/10 14:06:48    548] 
[03/10 14:06:48    548] Begin Power Analysis
[03/10 14:06:48    548] 
[03/10 14:06:48    548]     0.00V	    VSS
[03/10 14:06:48    548]     0.90V	    VDD
[03/10 14:06:48    548] Begin Processing Timing Library for Power Calculation
[03/10 14:06:48    548] 
[03/10 14:06:48    548] Begin Processing Timing Library for Power Calculation
[03/10 14:06:48    548] 
[03/10 14:06:48    548] 
[03/10 14:06:48    548] 
[03/10 14:06:48    548] Begin Processing Power Net/Grid for Power Calculation
[03/10 14:06:48    548] 
[03/10 14:06:48    548] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1178.61MB/1178.61MB)
[03/10 14:06:48    548] 
[03/10 14:06:48    548] Begin Processing Timing Window Data for Power Calculation
[03/10 14:06:48    548] 
[03/10 14:06:48    549] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1178.61MB/1178.61MB)
[03/10 14:06:48    549] 
[03/10 14:06:48    549] Begin Processing User Attributes
[03/10 14:06:48    549] 
[03/10 14:06:48    549] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1178.61MB/1178.61MB)
[03/10 14:06:48    549] 
[03/10 14:06:48    549] Begin Processing Signal Activity
[03/10 14:06:48    549] 
[03/10 14:06:49    550] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1179.13MB/1179.13MB)
[03/10 14:06:49    550] 
[03/10 14:06:49    550] Begin Power Computation
[03/10 14:06:49    550] 
[03/10 14:06:49    550]       ----------------------------------------------------------
[03/10 14:06:49    550]       # of cell(s) missing both power/leakage table: 0
[03/10 14:06:49    550]       # of cell(s) missing power table: 0
[03/10 14:06:49    550]       # of cell(s) missing leakage table: 0
[03/10 14:06:49    550]       # of MSMV cell(s) missing power_level: 0
[03/10 14:06:49    550]       ----------------------------------------------------------
[03/10 14:06:49    550] 
[03/10 14:06:49    550] 
[03/10 14:06:52    552] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1179.13MB/1179.13MB)
[03/10 14:06:52    552] 
[03/10 14:06:52    552] Begin Processing User Attributes
[03/10 14:06:52    552] 
[03/10 14:06:52    552] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1179.13MB/1179.13MB)
[03/10 14:06:52    552] 
[03/10 14:06:52    552] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1179.13MB/1179.13MB)
[03/10 14:06:52    552] 
[03/10 14:06:52    553] <optDesign CMD> Restore Using all VT Cells
[03/10 14:06:52    553] Reported timing to dir ./timingReports
[03/10 14:06:52    553] **optDesign ... cpu = 0:06:28, real = 0:06:32, mem = 1415.6M, totSessionCpu=0:09:13 **
[03/10 14:06:52    553] ** Profile ** Start :  cpu=0:00:00.0, mem=1415.6M
[03/10 14:06:52    553] ** Profile ** Other data :  cpu=0:00:00.1, mem=1415.6M
[03/10 14:06:53    553] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1423.6M
[03/10 14:06:53    554] ** Profile ** Total reports :  cpu=0:00:00.7, mem=1415.6M
[03/10 14:06:54    554] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1415.6M
[03/10 14:06:54    554] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.016  | -0.016  |  0.064  |
|           TNS (ns):| -0.313  | -0.313  |  0.000  |
|    Violating Paths:|   61    |   61    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.066%
       (99.843% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1415.6M
[03/10 14:06:54    554] **optDesign ... cpu = 0:06:30, real = 0:06:34, mem = 1413.6M, totSessionCpu=0:09:15 **
[03/10 14:06:54    554] *** Finished optDesign ***
[03/10 14:06:54    554] 
[03/10 14:06:54    554] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:37 real=  0:06:41)
[03/10 14:06:54    554] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:02:52 real=  0:02:53)
[03/10 14:06:54    554] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:02:11 real=  0:02:11)
[03/10 14:06:54    554] 	OPT_RUNTIME:          phyUpdate (count =  7): (cpu=0:00:46.5 real=0:00:47.8)
[03/10 14:06:54    554] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:01:44 real=  0:01:45)
[03/10 14:06:54    554] 	OPT_RUNTIME:             wnsOpt (count =  3): (cpu=  0:01:10 real=  0:01:11)
[03/10 14:06:54    554] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:06.0 real=0:00:06.0)
[03/10 14:06:54    554] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/10 14:06:54    554] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:38.7 real=0:00:38.9)
[03/10 14:06:54    554] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:21 real=  0:01:21)
[03/10 14:06:54    554] Info: pop threads available for lower-level modules during optimization.
[03/10 14:06:54    554] Check Priority Inst Failed: CTS_ccl_BUF_clk_G0_L2_39, Center Move (132.800,361.900)->(127.200,372.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 122.000 351.100 122.000 372.700
[03/10 14:06:54    554] addCustomLine AAA 122.000 351.100 143.600 351.100
[03/10 14:06:54    554] addCustomLine AAA 122.000 372.700 143.600 372.700
[03/10 14:06:54    554] addCustomLine AAA 143.600 351.100 143.600 372.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: CTS_ccl_BUF_clk_G0_L2_3, Center Move (381.400,279.100)->(379.200,268.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 370.600 268.300 370.600 289.900
[03/10 14:06:54    554] addCustomLine AAA 370.600 268.300 392.200 268.300
[03/10 14:06:54    554] addCustomLine AAA 370.600 289.900 392.200 289.900
[03/10 14:06:54    554] addCustomLine AAA 392.200 268.300 392.200 289.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/psum_0_2_reg_9_, Center Move (35.000,113.500)->(45.800,124.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 24.200 102.700 24.200 124.300
[03/10 14:06:54    554] addCustomLine AAA 24.200 102.700 45.800 102.700
[03/10 14:06:54    554] addCustomLine AAA 24.200 124.300 45.800 124.300
[03/10 14:06:54    554] addCustomLine AAA 45.800 102.700 45.800 124.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/psum_0_2_reg_8_, Center Move (35.400,111.700)->(46.200,122.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 24.600 100.900 24.600 122.500
[03/10 14:06:54    554] addCustomLine AAA 24.600 100.900 46.200 100.900
[03/10 14:06:54    554] addCustomLine AAA 24.600 122.500 46.200 122.500
[03/10 14:06:54    554] addCustomLine AAA 46.200 100.900 46.200 122.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/psum_0_2_reg_7_, Center Move (80.200,199.900)->(83.000,189.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 69.400 189.100 69.400 210.700
[03/10 14:06:54    554] addCustomLine AAA 69.400 189.100 91.000 189.100
[03/10 14:06:54    554] addCustomLine AAA 69.400 210.700 91.000 210.700
[03/10 14:06:54    554] addCustomLine AAA 91.000 189.100 91.000 210.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product3_reg_13_, Center Move (211.600,68.500)->(222.400,75.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 200.800 57.700 200.800 79.300
[03/10 14:06:54    554] addCustomLine AAA 200.800 57.700 222.400 57.700
[03/10 14:06:54    554] addCustomLine AAA 200.800 79.300 222.400 79.300
[03/10 14:06:54    554] addCustomLine AAA 222.400 57.700 222.400 79.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product5_reg_9_, Center Move (35.800,124.300)->(46.600,129.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 25.000 113.500 25.000 135.100
[03/10 14:06:54    554] addCustomLine AAA 25.000 113.500 46.600 113.500
[03/10 14:06:54    554] addCustomLine AAA 25.000 135.100 46.600 135.100
[03/10 14:06:54    554] addCustomLine AAA 46.600 113.500 46.600 135.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product5_reg_8_, Center Move (35.800,133.300)->(46.600,138.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 25.000 122.500 25.000 144.100
[03/10 14:06:54    554] addCustomLine AAA 25.000 122.500 46.600 122.500
[03/10 14:06:54    554] addCustomLine AAA 25.000 144.100 46.600 144.100
[03/10 14:06:54    554] addCustomLine AAA 46.600 122.500 46.600 144.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product6_reg_13_, Center Move (38.800,70.300)->(49.600,77.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 28.000 59.500 28.000 81.100
[03/10 14:06:54    554] addCustomLine AAA 28.000 59.500 49.600 59.500
[03/10 14:06:54    554] addCustomLine AAA 28.000 81.100 49.600 81.100
[03/10 14:06:54    554] addCustomLine AAA 49.600 59.500 49.600 81.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product6_reg_12_, Center Move (39.400,72.100)->(50.200,79.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 28.600 61.300 28.600 82.900
[03/10 14:06:54    554] addCustomLine AAA 28.600 61.300 50.200 61.300
[03/10 14:06:54    554] addCustomLine AAA 28.600 82.900 50.200 82.900
[03/10 14:06:54    554] addCustomLine AAA 50.200 61.300 50.200 82.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product6_reg_11_, Center Move (40.200,75.700)->(51.000,84.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 29.400 64.900 29.400 86.500
[03/10 14:06:54    554] addCustomLine AAA 29.400 64.900 51.000 64.900
[03/10 14:06:54    554] addCustomLine AAA 29.400 86.500 51.000 86.500
[03/10 14:06:54    554] addCustomLine AAA 51.000 64.900 51.000 86.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product6_reg_7_, Center Move (66.400,59.500)->(77.200,70.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 55.600 48.700 55.600 70.300
[03/10 14:06:54    554] addCustomLine AAA 55.600 48.700 77.200 48.700
[03/10 14:06:54    554] addCustomLine AAA 55.600 70.300 77.200 70.300
[03/10 14:06:54    554] addCustomLine AAA 77.200 48.700 77.200 70.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product6_reg_6_, Center Move (74.400,57.700)->(81.000,68.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 63.600 46.900 63.600 68.500
[03/10 14:06:54    554] addCustomLine AAA 63.600 46.900 85.200 46.900
[03/10 14:06:54    554] addCustomLine AAA 63.600 68.500 85.200 68.500
[03/10 14:06:54    554] addCustomLine AAA 85.200 46.900 85.200 68.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product6_reg_5_, Center Move (88.200,55.900)->(87.200,66.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 77.400 45.100 77.400 66.700
[03/10 14:06:54    554] addCustomLine AAA 77.400 45.100 99.000 45.100
[03/10 14:06:54    554] addCustomLine AAA 77.400 66.700 99.000 66.700
[03/10 14:06:54    554] addCustomLine AAA 99.000 45.100 99.000 66.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product6_reg_4_, Center Move (94.600,57.700)->(94.000,68.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 83.800 46.900 83.800 68.500
[03/10 14:06:54    554] addCustomLine AAA 83.800 46.900 105.400 46.900
[03/10 14:06:54    554] addCustomLine AAA 83.800 68.500 105.400 68.500
[03/10 14:06:54    554] addCustomLine AAA 105.400 46.900 105.400 68.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product6_reg_1_, Center Move (93.600,55.900)->(95.400,66.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 82.800 45.100 82.800 66.700
[03/10 14:06:54    554] addCustomLine AAA 82.800 45.100 104.400 45.100
[03/10 14:06:54    554] addCustomLine AAA 82.800 66.700 104.400 66.700
[03/10 14:06:54    554] addCustomLine AAA 104.400 45.100 104.400 66.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product6_reg_0_, Center Move (95.400,59.500)->(95.000,70.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 84.600 48.700 84.600 70.300
[03/10 14:06:54    554] addCustomLine AAA 84.600 48.700 106.200 48.700
[03/10 14:06:54    554] addCustomLine AAA 84.600 70.300 106.200 70.300
[03/10 14:06:54    554] addCustomLine AAA 106.200 48.700 106.200 70.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product7_reg_13_, Center Move (41.200,99.100)->(52.000,99.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 30.400 88.300 30.400 109.900
[03/10 14:06:54    554] addCustomLine AAA 30.400 88.300 52.000 88.300
[03/10 14:06:54    554] addCustomLine AAA 30.400 109.900 52.000 109.900
[03/10 14:06:54    554] addCustomLine AAA 52.000 88.300 52.000 109.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product7_reg_12_, Center Move (39.600,91.900)->(50.400,95.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 28.800 81.100 28.800 102.700
[03/10 14:06:54    554] addCustomLine AAA 28.800 81.100 50.400 81.100
[03/10 14:06:54    554] addCustomLine AAA 28.800 102.700 50.400 102.700
[03/10 14:06:54    554] addCustomLine AAA 50.400 81.100 50.400 102.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product7_reg_5_, Center Move (84.000,66.700)->(87.600,77.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 73.200 55.900 73.200 77.500
[03/10 14:06:54    554] addCustomLine AAA 73.200 55.900 94.800 55.900
[03/10 14:06:54    554] addCustomLine AAA 73.200 77.500 94.800 77.500
[03/10 14:06:54    554] addCustomLine AAA 94.800 55.900 94.800 77.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product7_reg_4_, Center Move (91.400,64.900)->(91.400,75.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 80.600 54.100 80.600 75.700
[03/10 14:06:54    554] addCustomLine AAA 80.600 54.100 102.200 54.100
[03/10 14:06:54    554] addCustomLine AAA 80.600 75.700 102.200 75.700
[03/10 14:06:54    554] addCustomLine AAA 102.200 54.100 102.200 75.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product7_reg_3_, Center Move (94.400,61.300)->(94.000,72.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 83.600 50.500 83.600 72.100
[03/10 14:06:54    554] addCustomLine AAA 83.600 50.500 105.200 50.500
[03/10 14:06:54    554] addCustomLine AAA 83.600 72.100 105.200 72.100
[03/10 14:06:54    554] addCustomLine AAA 105.200 50.500 105.200 72.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product7_reg_2_, Center Move (94.200,66.700)->(94.400,77.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 83.400 55.900 83.400 77.500
[03/10 14:06:54    554] addCustomLine AAA 83.400 55.900 105.000 55.900
[03/10 14:06:54    554] addCustomLine AAA 83.400 77.500 105.000 77.500
[03/10 14:06:54    554] addCustomLine AAA 105.000 55.900 105.000 77.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product4_reg_10_, Center Move (30.400,147.700)->(41.200,140.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 19.600 136.900 19.600 158.500
[03/10 14:06:54    554] addCustomLine AAA 19.600 136.900 41.200 136.900
[03/10 14:06:54    554] addCustomLine AAA 19.600 158.500 41.200 158.500
[03/10 14:06:54    554] addCustomLine AAA 41.200 136.900 41.200 158.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product4_reg_9_, Center Move (29.800,144.100)->(40.600,138.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 19.000 133.300 19.000 154.900
[03/10 14:06:54    554] addCustomLine AAA 19.000 133.300 40.600 133.300
[03/10 14:06:54    554] addCustomLine AAA 19.000 154.900 40.600 154.900
[03/10 14:06:54    554] addCustomLine AAA 40.600 133.300 40.600 154.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product4_reg_7_, Center Move (60.000,199.900)->(66.200,189.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 49.200 189.100 49.200 210.700
[03/10 14:06:54    554] addCustomLine AAA 49.200 189.100 70.800 189.100
[03/10 14:06:54    554] addCustomLine AAA 49.200 210.700 70.800 210.700
[03/10 14:06:54    554] addCustomLine AAA 70.800 189.100 70.800 210.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product4_reg_6_, Center Move (60.400,198.100)->(66.200,187.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 49.600 187.300 49.600 208.900
[03/10 14:06:54    554] addCustomLine AAA 49.600 187.300 71.200 187.300
[03/10 14:06:54    554] addCustomLine AAA 49.600 208.900 71.200 208.900
[03/10 14:06:54    554] addCustomLine AAA 71.200 187.300 71.200 208.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product4_reg_3_, Center Move (60.200,194.500)->(67.000,183.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 49.400 183.700 49.400 205.300
[03/10 14:06:54    554] addCustomLine AAA 49.400 183.700 71.000 183.700
[03/10 14:06:54    554] addCustomLine AAA 49.400 205.300 71.000 205.300
[03/10 14:06:54    554] addCustomLine AAA 71.000 183.700 71.000 205.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product4_reg_2_, Center Move (60.600,189.100)->(68.800,178.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 49.800 178.300 49.800 199.900
[03/10 14:06:54    554] addCustomLine AAA 49.800 178.300 71.400 178.300
[03/10 14:06:54    554] addCustomLine AAA 49.800 199.900 71.400 199.900
[03/10 14:06:54    554] addCustomLine AAA 71.400 178.300 71.400 199.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product2_reg_13_, Center Move (207.800,50.500)->(218.600,61.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 197.000 39.700 197.000 61.300
[03/10 14:06:54    554] addCustomLine AAA 197.000 39.700 218.600 39.700
[03/10 14:06:54    554] addCustomLine AAA 197.000 61.300 218.600 61.300
[03/10 14:06:54    554] addCustomLine AAA 218.600 39.700 218.600 61.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product2_reg_2_, Center Move (268.400,39.700)->(261.800,50.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 257.600 28.900 257.600 50.500
[03/10 14:06:54    554] addCustomLine AAA 257.600 28.900 279.200 28.900
[03/10 14:06:54    554] addCustomLine AAA 257.600 50.500 279.200 50.500
[03/10 14:06:54    554] addCustomLine AAA 279.200 28.900 279.200 50.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/product2_reg_1_, Center Move (266.800,36.100)->(262.600,46.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 256.000 25.300 256.000 46.900
[03/10 14:06:54    554] addCustomLine AAA 256.000 25.300 277.600 25.300
[03/10 14:06:54    554] addCustomLine AAA 256.000 46.900 277.600 46.900
[03/10 14:06:54    554] addCustomLine AAA 277.600 25.300 277.600 46.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/psum_0_3_reg_13_, Center Move (38.200,109.900)->(49.000,106.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 27.400 99.100 27.400 120.700
[03/10 14:06:54    554] addCustomLine AAA 27.400 99.100 49.000 99.100
[03/10 14:06:54    554] addCustomLine AAA 27.400 120.700 49.000 120.700
[03/10 14:06:54    554] addCustomLine AAA 49.000 99.100 49.000 120.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/psum_0_3_reg_12_, Center Move (41.400,108.100)->(52.200,104.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 30.600 97.300 30.600 118.900
[03/10 14:06:54    554] addCustomLine AAA 30.600 97.300 52.200 97.300
[03/10 14:06:54    554] addCustomLine AAA 30.600 118.900 52.200 118.900
[03/10 14:06:54    554] addCustomLine AAA 52.200 97.300 52.200 118.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/psum_0_3_reg_10_, Center Move (38.000,95.500)->(48.800,97.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 27.200 84.700 27.200 106.300
[03/10 14:06:54    554] addCustomLine AAA 27.200 84.700 48.800 84.700
[03/10 14:06:54    554] addCustomLine AAA 27.200 106.300 48.800 106.300
[03/10 14:06:54    554] addCustomLine AAA 48.800 84.700 48.800 106.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/mac_8in_instance/out_reg_3_, Center Move (276.000,219.700)->(277.800,208.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 265.200 208.900 265.200 230.500
[03/10 14:06:54    554] addCustomLine AAA 265.200 208.900 286.800 208.900
[03/10 14:06:54    554] addCustomLine AAA 265.200 230.500 286.800 230.500
[03/10 14:06:54    554] addCustomLine AAA 286.800 208.900 286.800 230.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/key_q_reg_52_, Center Move (92.100,37.900)->(90.500,48.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 81.300 27.100 81.300 48.700
[03/10 14:06:54    554] addCustomLine AAA 81.300 27.100 102.900 27.100
[03/10 14:06:54    554] addCustomLine AAA 81.300 48.700 102.900 48.700
[03/10 14:06:54    554] addCustomLine AAA 102.900 27.100 102.900 48.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/key_q_reg_35_, Center Move (30.100,165.700)->(40.900,167.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 19.300 154.900 19.300 176.500
[03/10 14:06:54    554] addCustomLine AAA 19.300 154.900 40.900 154.900
[03/10 14:06:54    554] addCustomLine AAA 19.300 176.500 40.900 176.500
[03/10 14:06:54    554] addCustomLine AAA 40.900 154.900 40.900 176.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/query_q_reg_10_, Center Move (255.700,156.700)->(266.600,156.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 244.900 145.900 244.900 167.500
[03/10 14:06:54    554] addCustomLine AAA 244.900 145.900 266.500 145.900
[03/10 14:06:54    554] addCustomLine AAA 244.900 167.500 266.500 167.500
[03/10 14:06:54    554] addCustomLine AAA 266.500 145.900 266.500 167.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/query_q_reg_50_, Center Move (105.900,34.300)->(103.900,45.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 95.100 23.500 95.100 45.100
[03/10 14:06:54    554] addCustomLine AAA 95.100 23.500 116.700 23.500
[03/10 14:06:54    554] addCustomLine AAA 95.100 45.100 116.700 45.100
[03/10 14:06:54    554] addCustomLine AAA 116.700 23.500 116.700 45.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/query_q_reg_62_, Center Move (78.100,108.100)->(88.900,106.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 67.300 97.300 67.300 118.900
[03/10 14:06:54    554] addCustomLine AAA 67.300 97.300 88.900 97.300
[03/10 14:06:54    554] addCustomLine AAA 67.300 118.900 88.900 118.900
[03/10 14:06:54    554] addCustomLine AAA 88.900 97.300 88.900 118.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_7__mac_col_inst/query_q_reg_34_, Center Move (26.900,169.300)->(37.700,171.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 16.100 158.500 16.100 180.100
[03/10 14:06:54    554] addCustomLine AAA 16.100 158.500 37.700 158.500
[03/10 14:06:54    554] addCustomLine AAA 16.100 180.100 37.700 180.100
[03/10 14:06:54    554] addCustomLine AAA 37.700 158.500 37.700 180.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/product3_reg_9_, Center Move (293.400,280.900)->(292.600,270.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 282.600 270.100 282.600 291.700
[03/10 14:06:54    554] addCustomLine AAA 282.600 270.100 304.200 270.100
[03/10 14:06:54    554] addCustomLine AAA 282.600 291.700 304.200 291.700
[03/10 14:06:54    554] addCustomLine AAA 304.200 270.100 304.200 291.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/out_reg_12_, Center Move (293.800,199.900)->(293.800,210.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 283.000 189.100 283.000 210.700
[03/10 14:06:54    554] addCustomLine AAA 283.000 189.100 304.600 189.100
[03/10 14:06:54    554] addCustomLine AAA 283.000 210.700 304.600 210.700
[03/10 14:06:54    554] addCustomLine AAA 304.600 189.100 304.600 210.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/out_reg_5_, Center Move (305.800,228.700)->(306.000,217.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 295.000 217.900 295.000 239.500
[03/10 14:06:54    554] addCustomLine AAA 295.000 217.900 316.600 217.900
[03/10 14:06:54    554] addCustomLine AAA 295.000 239.500 316.600 239.500
[03/10 14:06:54    554] addCustomLine AAA 316.600 217.900 316.600 239.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_0__mac_col_inst/key_q_reg_12_, Center Move (226.100,345.700)->(231.100,334.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 215.300 334.900 215.300 356.500
[03/10 14:06:54    554] addCustomLine AAA 215.300 334.900 236.900 334.900
[03/10 14:06:54    554] addCustomLine AAA 215.300 356.500 236.900 356.500
[03/10 14:06:54    554] addCustomLine AAA 236.900 334.900 236.900 356.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_0__mac_col_inst/query_q_reg_3_, Center Move (225.100,255.700)->(226.600,266.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 214.300 244.900 214.300 266.500
[03/10 14:06:54    554] addCustomLine AAA 214.300 244.900 235.900 244.900
[03/10 14:06:54    554] addCustomLine AAA 214.300 266.500 235.900 266.500
[03/10 14:06:54    554] addCustomLine AAA 235.900 244.900 235.900 266.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_0__mac_col_inst/query_q_reg_43_, Center Move (37.500,225.100)->(48.300,230.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 26.700 214.300 26.700 235.900
[03/10 14:06:54    554] addCustomLine AAA 26.700 214.300 48.300 214.300
[03/10 14:06:54    554] addCustomLine AAA 26.700 235.900 48.300 235.900
[03/10 14:06:54    554] addCustomLine AAA 48.300 214.300 48.300 235.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_0__mac_col_inst/query_q_reg_59_, Center Move (13.300,297.100)->(24.100,295.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 2.500 286.300 2.500 307.900
[03/10 14:06:54    554] addCustomLine AAA 2.500 286.300 24.100 286.300
[03/10 14:06:54    554] addCustomLine AAA 2.500 307.900 24.100 307.900
[03/10 14:06:54    554] addCustomLine AAA 24.100 286.300 24.100 307.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_0__mac_col_inst/query_q_reg_9_, Center Move (232.900,354.700)->(229.100,343.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 222.100 343.900 222.100 365.500
[03/10 14:06:54    554] addCustomLine AAA 222.100 343.900 243.700 343.900
[03/10 14:06:54    554] addCustomLine AAA 222.100 365.500 243.700 365.500
[03/10 14:06:54    554] addCustomLine AAA 243.700 343.900 243.700 365.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_0__mac_col_inst/query_q_reg_32_, Center Move (68.100,293.500)->(75.500,282.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 57.300 282.700 57.300 304.300
[03/10 14:06:54    554] addCustomLine AAA 57.300 282.700 78.900 282.700
[03/10 14:06:54    554] addCustomLine AAA 57.300 304.300 78.900 304.300
[03/10 14:06:54    554] addCustomLine AAA 78.900 282.700 78.900 304.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/mac_8in_instance/product6_reg_7_, Center Move (44.800,381.700)->(47.200,370.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 34.000 370.900 34.000 392.500
[03/10 14:06:54    554] addCustomLine AAA 34.000 370.900 55.600 370.900
[03/10 14:06:54    554] addCustomLine AAA 34.000 392.500 55.600 392.500
[03/10 14:06:54    554] addCustomLine AAA 55.600 370.900 55.600 392.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/mac_8in_instance/product7_reg_6_, Center Move (48.600,360.100)->(50.600,349.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 37.800 349.300 37.800 370.900
[03/10 14:06:54    554] addCustomLine AAA 37.800 349.300 59.400 349.300
[03/10 14:06:54    554] addCustomLine AAA 37.800 370.900 59.400 370.900
[03/10 14:06:54    554] addCustomLine AAA 59.400 349.300 59.400 370.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/mac_8in_instance/psum_0_0_reg_7_, Center Move (307.000,396.100)->(304.800,385.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 296.200 385.300 296.200 406.900
[03/10 14:06:54    554] addCustomLine AAA 296.200 385.300 317.800 385.300
[03/10 14:06:54    554] addCustomLine AAA 296.200 406.900 317.800 406.900
[03/10 14:06:54    554] addCustomLine AAA 317.800 385.300 317.800 406.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/mac_8in_instance/psum_0_0_reg_6_, Center Move (308.200,394.300)->(305.400,383.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 297.400 383.500 297.400 405.100
[03/10 14:06:54    554] addCustomLine AAA 297.400 383.500 319.000 383.500
[03/10 14:06:54    554] addCustomLine AAA 297.400 405.100 319.000 405.100
[03/10 14:06:54    554] addCustomLine AAA 319.000 383.500 319.000 405.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/mac_8in_instance/psum_1_0_reg_15_, Center Move (326.600,360.100)->(326.400,349.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 315.800 349.300 315.800 370.900
[03/10 14:06:54    554] addCustomLine AAA 315.800 349.300 337.400 349.300
[03/10 14:06:54    554] addCustomLine AAA 315.800 370.900 337.400 370.900
[03/10 14:06:54    554] addCustomLine AAA 337.400 349.300 337.400 370.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/mac_8in_instance/psum_0_3_reg_7_, Center Move (57.000,379.900)->(59.600,369.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 46.200 369.100 46.200 390.700
[03/10 14:06:54    554] addCustomLine AAA 46.200 369.100 67.800 369.100
[03/10 14:06:54    554] addCustomLine AAA 46.200 390.700 67.800 390.700
[03/10 14:06:54    554] addCustomLine AAA 67.800 369.100 67.800 390.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/query_q_reg_3_, Center Move (267.700,325.900)->(267.100,336.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 256.900 315.100 256.900 336.700
[03/10 14:06:54    554] addCustomLine AAA 256.900 315.100 278.500 315.100
[03/10 14:06:54    554] addCustomLine AAA 256.900 336.700 278.500 336.700
[03/10 14:06:54    554] addCustomLine AAA 278.500 315.100 278.500 336.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/query_q_reg_19_, Center Move (305.500,268.300)->(303.900,279.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 294.700 257.500 294.700 279.100
[03/10 14:06:54    554] addCustomLine AAA 294.700 257.500 316.300 257.500
[03/10 14:06:54    554] addCustomLine AAA 294.700 279.100 316.300 279.100
[03/10 14:06:54    554] addCustomLine AAA 316.300 257.500 316.300 279.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/query_q_reg_51_, Center Move (38.300,376.300)->(49.100,374.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 27.500 365.500 27.500 387.100
[03/10 14:06:54    554] addCustomLine AAA 27.500 365.500 49.100 365.500
[03/10 14:06:54    554] addCustomLine AAA 27.500 387.100 49.100 387.100
[03/10 14:06:54    554] addCustomLine AAA 49.100 365.500 49.100 387.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/query_q_reg_17_, Center Move (302.900,273.700)->(303.700,284.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 292.100 262.900 292.100 284.500
[03/10 14:06:54    554] addCustomLine AAA 292.100 262.900 313.700 262.900
[03/10 14:06:54    554] addCustomLine AAA 292.100 284.500 313.700 284.500
[03/10 14:06:54    554] addCustomLine AAA 313.700 262.900 313.700 284.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/query_q_reg_5_, Center Move (269.500,324.100)->(270.500,334.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 258.700 313.300 258.700 334.900
[03/10 14:06:54    554] addCustomLine AAA 258.700 313.300 280.300 313.300
[03/10 14:06:54    554] addCustomLine AAA 258.700 334.900 280.300 334.900
[03/10 14:06:54    554] addCustomLine AAA 280.300 313.300 280.300 334.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/query_q_reg_50_, Center Move (42.500,372.700)->(53.400,378.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 31.700 361.900 31.700 383.500
[03/10 14:06:54    554] addCustomLine AAA 31.700 361.900 53.300 361.900
[03/10 14:06:54    554] addCustomLine AAA 31.700 383.500 53.300 383.500
[03/10 14:06:54    554] addCustomLine AAA 53.300 361.900 53.300 383.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/query_q_reg_46_, Center Move (63.100,306.100)->(52.300,307.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 52.300 295.300 52.300 316.900
[03/10 14:06:54    554] addCustomLine AAA 52.300 295.300 73.900 295.300
[03/10 14:06:54    554] addCustomLine AAA 52.300 316.900 73.900 316.900
[03/10 14:06:54    554] addCustomLine AAA 73.900 295.300 73.900 316.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/query_q_reg_63_, Center Move (61.300,298.900)->(62.100,309.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 50.500 288.100 50.500 309.700
[03/10 14:06:54    554] addCustomLine AAA 50.500 288.100 72.100 288.100
[03/10 14:06:54    554] addCustomLine AAA 50.500 309.700 72.100 309.700
[03/10 14:06:54    554] addCustomLine AAA 72.100 288.100 72.100 309.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/query_q_reg_23_, Center Move (309.300,266.500)->(306.500,277.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 298.500 255.700 298.500 277.300
[03/10 14:06:54    554] addCustomLine AAA 298.500 255.700 320.100 255.700
[03/10 14:06:54    554] addCustomLine AAA 298.500 277.300 320.100 277.300
[03/10 14:06:54    554] addCustomLine AAA 320.100 255.700 320.100 277.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/query_q_reg_14_, Center Move (252.700,405.100)->(256.300,394.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 241.900 394.300 241.900 415.900
[03/10 14:06:54    554] addCustomLine AAA 241.900 394.300 263.500 394.300
[03/10 14:06:54    554] addCustomLine AAA 241.900 415.900 263.500 415.900
[03/10 14:06:54    554] addCustomLine AAA 263.500 394.300 263.500 415.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_1__mac_col_inst/key_q_reg_5_, Center Move (273.400,322.300)->(270.600,333.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 262.600 311.500 262.600 333.100
[03/10 14:06:54    554] addCustomLine AAA 262.600 311.500 284.200 311.500
[03/10 14:06:54    554] addCustomLine AAA 262.600 333.100 284.200 333.100
[03/10 14:06:54    554] addCustomLine AAA 284.200 311.500 284.200 333.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_2__mac_col_inst/mac_8in_instance/psum_0_1_reg_5_, Center Move (413.800,372.700)->(406.400,361.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 403.000 361.900 403.000 383.500
[03/10 14:06:54    554] addCustomLine AAA 403.000 361.900 424.600 361.900
[03/10 14:06:54    554] addCustomLine AAA 403.000 383.500 424.600 383.500
[03/10 14:06:54    554] addCustomLine AAA 424.600 361.900 424.600 383.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_2__mac_col_inst/mac_8in_instance/product6_reg_13_, Center Move (113.400,423.100)->(110.400,412.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 102.600 412.300 102.600 433.900
[03/10 14:06:54    554] addCustomLine AAA 102.600 412.300 124.200 412.300
[03/10 14:06:54    554] addCustomLine AAA 102.600 433.900 124.200 433.900
[03/10 14:06:54    554] addCustomLine AAA 124.200 412.300 124.200 433.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_2__mac_col_inst/mac_8in_instance/product0_reg_15_, Center Move (377.600,410.500)->(379.600,399.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 366.800 399.700 366.800 421.300
[03/10 14:06:54    554] addCustomLine AAA 366.800 399.700 388.400 399.700
[03/10 14:06:54    554] addCustomLine AAA 366.800 421.300 388.400 421.300
[03/10 14:06:54    554] addCustomLine AAA 388.400 399.700 388.400 421.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_2__mac_col_inst/mac_8in_instance/product4_reg_11_, Center Move (123.200,360.100)->(126.600,370.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 112.400 349.300 112.400 370.900
[03/10 14:06:54    554] addCustomLine AAA 112.400 349.300 134.000 349.300
[03/10 14:06:54    554] addCustomLine AAA 112.400 370.900 134.000 370.900
[03/10 14:06:54    554] addCustomLine AAA 134.000 349.300 134.000 370.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_2__mac_col_inst/mac_8in_instance/psum_1_0_reg_6_, Center Move (423.400,396.100)->(412.600,387.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 412.600 385.300 412.600 406.900
[03/10 14:06:54    554] addCustomLine AAA 412.600 385.300 434.200 385.300
[03/10 14:06:54    554] addCustomLine AAA 412.600 406.900 434.200 406.900
[03/10 14:06:54    554] addCustomLine AAA 434.200 385.300 434.200 406.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_4__mac_col_inst/query_q_reg_11_, Center Move (332.700,156.700)->(325.700,145.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 321.900 145.900 321.900 167.500
[03/10 14:06:54    554] addCustomLine AAA 321.900 145.900 343.500 145.900
[03/10 14:06:54    554] addCustomLine AAA 321.900 167.500 343.500 167.500
[03/10 14:06:54    554] addCustomLine AAA 343.500 145.900 343.500 167.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_4__mac_col_inst/query_q_reg_51_, Center Move (152.900,217.900)->(156.500,207.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 142.100 207.100 142.100 228.700
[03/10 14:06:54    554] addCustomLine AAA 142.100 207.100 163.700 207.100
[03/10 14:06:54    554] addCustomLine AAA 142.100 228.700 163.700 228.700
[03/10 14:06:54    554] addCustomLine AAA 163.700 207.100 163.700 228.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_4__mac_col_inst/query_q_reg_59_, Center Move (124.300,280.900)->(126.900,270.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 113.500 270.100 113.500 291.700
[03/10 14:06:54    554] addCustomLine AAA 113.500 270.100 135.100 270.100
[03/10 14:06:54    554] addCustomLine AAA 113.500 291.700 135.100 291.700
[03/10 14:06:54    554] addCustomLine AAA 135.100 270.100 135.100 291.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_4__mac_col_inst/query_q_reg_49_, Center Move (160.300,217.900)->(160.900,207.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 149.500 207.100 149.500 228.700
[03/10 14:06:54    554] addCustomLine AAA 149.500 207.100 171.100 207.100
[03/10 14:06:54    554] addCustomLine AAA 149.500 228.700 171.100 228.700
[03/10 14:06:54    554] addCustomLine AAA 171.100 207.100 171.100 228.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_4__mac_col_inst/query_q_reg_55_, Center Move (140.100,198.100)->(150.900,199.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 129.300 187.300 129.300 208.900
[03/10 14:06:54    554] addCustomLine AAA 129.300 187.300 150.900 187.300
[03/10 14:06:54    554] addCustomLine AAA 129.300 208.900 150.900 208.900
[03/10 14:06:54    554] addCustomLine AAA 150.900 187.300 150.900 208.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_5_, Center Move (192.800,28.900)->(189.600,39.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 182.000 18.100 182.000 39.700
[03/10 14:06:54    554] addCustomLine AAA 182.000 18.100 203.600 18.100
[03/10 14:06:54    554] addCustomLine AAA 182.000 39.700 203.600 39.700
[03/10 14:06:54    554] addCustomLine AAA 203.600 18.100 203.600 39.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_4_, Center Move (190.600,27.100)->(189.200,37.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 179.800 16.300 179.800 37.900
[03/10 14:06:54    554] addCustomLine AAA 179.800 16.300 201.400 16.300
[03/10 14:06:54    554] addCustomLine AAA 179.800 37.900 201.400 37.900
[03/10 14:06:54    554] addCustomLine AAA 201.400 16.300 201.400 37.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_5__mac_col_inst/query_q_reg_37_, Center Move (188.300,203.500)->(187.500,192.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 177.500 192.700 177.500 214.300
[03/10 14:06:54    554] addCustomLine AAA 177.500 192.700 199.100 192.700
[03/10 14:06:54    554] addCustomLine AAA 177.500 214.300 199.100 214.300
[03/10 14:06:54    554] addCustomLine AAA 199.100 192.700 199.100 214.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_6__mac_col_inst/mac_8in_instance/out_reg_6_, Center Move (324.600,252.100)->(320.800,241.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 313.800 241.300 313.800 262.900
[03/10 14:06:54    554] addCustomLine AAA 313.800 241.300 335.400 241.300
[03/10 14:06:54    554] addCustomLine AAA 313.800 262.900 335.400 262.900
[03/10 14:06:54    554] addCustomLine AAA 335.400 241.300 335.400 262.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_6__mac_col_inst/mac_8in_instance/out_reg_3_, Center Move (319.600,253.900)->(320.800,243.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 308.800 243.100 308.800 264.700
[03/10 14:06:54    554] addCustomLine AAA 308.800 243.100 330.400 243.100
[03/10 14:06:54    554] addCustomLine AAA 308.800 264.700 330.400 264.700
[03/10 14:06:54    554] addCustomLine AAA 330.400 243.100 330.400 264.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_6__mac_col_inst/mac_8in_instance/out_reg_1_, Center Move (324.200,253.900)->(324.600,243.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 313.400 243.100 313.400 264.700
[03/10 14:06:54    554] addCustomLine AAA 313.400 243.100 335.000 243.100
[03/10 14:06:54    554] addCustomLine AAA 313.400 264.700 335.000 264.700
[03/10 14:06:54    554] addCustomLine AAA 335.000 243.100 335.000 264.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_6__mac_col_inst/query_q_reg_53_, Center Move (128.300,34.300)->(139.100,39.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 117.500 23.500 117.500 45.100
[03/10 14:06:54    554] addCustomLine AAA 117.500 23.500 139.100 23.500
[03/10 14:06:54    554] addCustomLine AAA 117.500 45.100 139.100 45.100
[03/10 14:06:54    554] addCustomLine AAA 139.100 23.500 139.100 45.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_2__mac_col_inst/query_q_reg_9_, Center Move (309.300,401.500)->(313.100,390.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 298.500 390.700 298.500 412.300
[03/10 14:06:54    554] addCustomLine AAA 298.500 390.700 320.100 390.700
[03/10 14:06:54    554] addCustomLine AAA 298.500 412.300 320.100 412.300
[03/10 14:06:54    554] addCustomLine AAA 320.100 390.700 320.100 412.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_2__mac_col_inst/query_q_reg_57_, Center Move (102.900,309.700)->(104.700,320.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 92.100 298.900 92.100 320.500
[03/10 14:06:54    554] addCustomLine AAA 92.100 298.900 113.700 298.900
[03/10 14:06:54    554] addCustomLine AAA 92.100 320.500 113.700 320.500
[03/10 14:06:54    554] addCustomLine AAA 113.700 298.900 113.700 320.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_2__mac_col_inst/query_q_reg_14_, Center Move (306.500,410.500)->(311.100,399.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 295.700 399.700 295.700 421.300
[03/10 14:06:54    554] addCustomLine AAA 295.700 399.700 317.300 399.700
[03/10 14:06:54    554] addCustomLine AAA 295.700 421.300 317.300 421.300
[03/10 14:06:54    554] addCustomLine AAA 317.300 399.700 317.300 421.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_2__mac_col_inst/query_q_reg_62_, Center Move (98.300,309.700)->(100.700,320.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 87.500 298.900 87.500 320.500
[03/10 14:06:54    554] addCustomLine AAA 87.500 298.900 109.100 298.900
[03/10 14:06:54    554] addCustomLine AAA 87.500 320.500 109.100 320.500
[03/10 14:06:54    554] addCustomLine AAA 109.100 298.900 109.100 320.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_2__mac_col_inst/query_q_reg_40_, Center Move (163.000,329.500)->(160.200,340.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 152.200 318.700 152.200 340.300
[03/10 14:06:54    554] addCustomLine AAA 152.200 318.700 173.800 318.700
[03/10 14:06:54    554] addCustomLine AAA 152.200 340.300 173.800 340.300
[03/10 14:06:54    554] addCustomLine AAA 173.800 318.700 173.800 340.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/mac_8in_instance/psum_0_2_reg_1_, Center Move (233.400,385.300)->(224.600,374.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 222.600 374.500 222.600 396.100
[03/10 14:06:54    554] addCustomLine AAA 222.600 374.500 244.200 374.500
[03/10 14:06:54    554] addCustomLine AAA 222.600 396.100 244.200 396.100
[03/10 14:06:54    554] addCustomLine AAA 244.200 374.500 244.200 396.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/mac_8in_instance/psum_0_2_reg_0_, Center Move (236.400,388.900)->(225.800,378.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 225.600 378.100 225.600 399.700
[03/10 14:06:54    554] addCustomLine AAA 225.600 378.100 247.200 378.100
[03/10 14:06:54    554] addCustomLine AAA 225.600 399.700 247.200 399.700
[03/10 14:06:54    554] addCustomLine AAA 247.200 378.100 247.200 399.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/mac_8in_instance/psum_0_1_reg_8_, Center Move (386.600,248.500)->(397.400,248.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 375.800 237.700 375.800 259.300
[03/10 14:06:54    554] addCustomLine AAA 375.800 237.700 397.400 237.700
[03/10 14:06:54    554] addCustomLine AAA 375.800 259.300 397.400 259.300
[03/10 14:06:54    554] addCustomLine AAA 397.400 237.700 397.400 259.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/mac_8in_instance/product3_reg_9_, Center Move (408.000,279.100)->(407.400,268.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 397.200 268.300 397.200 289.900
[03/10 14:06:54    554] addCustomLine AAA 397.200 268.300 418.800 268.300
[03/10 14:06:54    554] addCustomLine AAA 397.200 289.900 418.800 289.900
[03/10 14:06:54    554] addCustomLine AAA 418.800 268.300 418.800 289.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/mac_8in_instance/product5_reg_7_, Center Move (193.800,379.900)->(197.000,369.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 183.000 369.100 183.000 390.700
[03/10 14:06:54    554] addCustomLine AAA 183.000 369.100 204.600 369.100
[03/10 14:06:54    554] addCustomLine AAA 183.000 390.700 204.600 390.700
[03/10 14:06:54    554] addCustomLine AAA 204.600 369.100 204.600 390.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/mac_8in_instance/product5_reg_6_, Center Move (191.400,365.500)->(193.200,354.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 180.600 354.700 180.600 376.300
[03/10 14:06:54    554] addCustomLine AAA 180.600 354.700 202.200 354.700
[03/10 14:06:54    554] addCustomLine AAA 180.600 376.300 202.200 376.300
[03/10 14:06:54    554] addCustomLine AAA 202.200 354.700 202.200 376.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/mac_8in_instance/product5_reg_1_, Center Move (222.600,394.300)->(214.400,383.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 211.800 383.500 211.800 405.100
[03/10 14:06:54    554] addCustomLine AAA 211.800 383.500 233.400 383.500
[03/10 14:06:54    554] addCustomLine AAA 211.800 405.100 233.400 405.100
[03/10 14:06:54    554] addCustomLine AAA 233.400 383.500 233.400 405.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/mac_8in_instance/product5_reg_0_, Center Move (223.400,396.100)->(214.800,385.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 212.600 385.300 212.600 406.900
[03/10 14:06:54    554] addCustomLine AAA 212.600 385.300 234.200 385.300
[03/10 14:06:54    554] addCustomLine AAA 212.600 406.900 234.200 406.900
[03/10 14:06:54    554] addCustomLine AAA 234.200 385.300 234.200 406.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/mac_8in_instance/product6_reg_15_, Center Move (183.800,385.300)->(183.200,374.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 173.000 374.500 173.000 396.100
[03/10 14:06:54    554] addCustomLine AAA 173.000 374.500 194.600 374.500
[03/10 14:06:54    554] addCustomLine AAA 173.000 396.100 194.600 396.100
[03/10 14:06:54    554] addCustomLine AAA 194.600 374.500 194.600 396.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/mac_8in_instance/product6_reg_13_, Center Move (179.000,385.300)->(179.200,374.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 168.200 374.500 168.200 396.100
[03/10 14:06:54    554] addCustomLine AAA 168.200 374.500 189.800 374.500
[03/10 14:06:54    554] addCustomLine AAA 168.200 396.100 189.800 396.100
[03/10 14:06:54    554] addCustomLine AAA 189.800 374.500 189.800 396.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_2_, Center Move (295.300,327.700)->(294.900,316.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 284.500 316.900 284.500 338.500
[03/10 14:06:54    554] addCustomLine AAA 284.500 316.900 306.100 316.900
[03/10 14:06:54    554] addCustomLine AAA 284.500 338.500 306.100 338.500
[03/10 14:06:54    554] addCustomLine AAA 306.100 316.900 306.100 338.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_, Center Move (249.000,367.300)->(238.200,363.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 238.200 356.500 238.200 378.100
[03/10 14:06:54    554] addCustomLine AAA 238.200 356.500 259.800 356.500
[03/10 14:06:54    554] addCustomLine AAA 238.200 378.100 259.800 378.100
[03/10 14:06:54    554] addCustomLine AAA 259.800 356.500 259.800 378.100
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/query_q_reg_51_, Center Move (155.500,399.700)->(156.700,388.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 144.700 388.900 144.700 410.500
[03/10 14:06:54    554] addCustomLine AAA 144.700 388.900 166.300 388.900
[03/10 14:06:54    554] addCustomLine AAA 144.700 410.500 166.300 410.500
[03/10 14:06:54    554] addCustomLine AAA 166.300 388.900 166.300 410.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/query_q_reg_59_, Center Move (119.900,306.100)->(130.700,306.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 109.100 295.300 109.100 316.900
[03/10 14:06:54    554] addCustomLine AAA 109.100 295.300 130.700 295.300
[03/10 14:06:54    554] addCustomLine AAA 109.100 316.900 130.700 316.900
[03/10 14:06:54    554] addCustomLine AAA 130.700 295.300 130.700 316.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/query_q_reg_1_, Center Move (351.900,199.900)->(359.100,189.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 341.100 189.100 341.100 210.700
[03/10 14:06:54    554] addCustomLine AAA 341.100 189.100 362.700 189.100
[03/10 14:06:54    554] addCustomLine AAA 341.100 210.700 362.700 210.700
[03/10 14:06:54    554] addCustomLine AAA 362.700 189.100 362.700 210.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/query_q_reg_61_, Center Move (118.900,298.900)->(129.700,302.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 108.100 288.100 108.100 309.700
[03/10 14:06:54    554] addCustomLine AAA 108.100 288.100 129.700 288.100
[03/10 14:06:54    554] addCustomLine AAA 108.100 309.700 129.700 309.700
[03/10 14:06:54    554] addCustomLine AAA 129.700 288.100 129.700 309.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/query_q_reg_12_, Center Move (313.500,192.700)->(311.100,203.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 302.700 181.900 302.700 203.500
[03/10 14:06:54    554] addCustomLine AAA 302.700 181.900 324.300 181.900
[03/10 14:06:54    554] addCustomLine AAA 302.700 203.500 324.300 203.500
[03/10 14:06:54    554] addCustomLine AAA 324.300 181.900 324.300 203.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/query_q_reg_54_, Center Move (144.100,406.900)->(147.100,396.100). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 133.300 396.100 133.300 417.700
[03/10 14:06:54    554] addCustomLine AAA 133.300 396.100 154.900 396.100
[03/10 14:06:54    554] addCustomLine AAA 133.300 417.700 154.900 417.700
[03/10 14:06:54    554] addCustomLine AAA 154.900 396.100 154.900 417.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/query_q_reg_15_, Center Move (321.700,248.500)->(317.900,237.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 310.900 237.700 310.900 259.300
[03/10 14:06:54    554] addCustomLine AAA 310.900 237.700 332.500 237.700
[03/10 14:06:54    554] addCustomLine AAA 310.900 259.300 332.500 259.300
[03/10 14:06:54    554] addCustomLine AAA 332.500 237.700 332.500 259.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/query_q_reg_55_, Center Move (147.700,408.700)->(151.700,397.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 136.900 397.900 136.900 419.500
[03/10 14:06:54    554] addCustomLine AAA 136.900 397.900 158.500 397.900
[03/10 14:06:54    554] addCustomLine AAA 136.900 419.500 158.500 419.500
[03/10 14:06:54    554] addCustomLine AAA 158.500 397.900 158.500 419.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/query_q_reg_63_, Center Move (122.300,289.900)->(133.100,291.700). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 111.500 279.100 111.500 300.700
[03/10 14:06:54    554] addCustomLine AAA 111.500 279.100 133.100 279.100
[03/10 14:06:54    554] addCustomLine AAA 111.500 300.700 133.100 300.700
[03/10 14:06:54    554] addCustomLine AAA 133.100 279.100 133.100 300.700
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/query_q_reg_10_, Center Move (319.300,189.100)->(317.300,199.900). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 308.500 178.300 308.500 199.900
[03/10 14:06:54    554] addCustomLine AAA 308.500 178.300 330.100 178.300
[03/10 14:06:54    554] addCustomLine AAA 308.500 199.900 330.100 199.900
[03/10 14:06:54    554] addCustomLine AAA 330.100 178.300 330.100 199.900
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_3__mac_col_inst/query_q_reg_40_, Center Move (194.100,329.500)->(190.100,340.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 183.300 318.700 183.300 340.300
[03/10 14:06:54    554] addCustomLine AAA 183.300 318.700 204.900 318.700
[03/10 14:06:54    554] addCustomLine AAA 183.300 340.300 204.900 340.300
[03/10 14:06:54    554] addCustomLine AAA 204.900 318.700 204.900 340.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_4__mac_col_inst/mac_8in_instance/psum_0_1_reg_21_, Center Move (422.400,120.700)->(421.200,131.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 411.600 109.900 411.600 131.500
[03/10 14:06:54    554] addCustomLine AAA 411.600 109.900 433.200 109.900
[03/10 14:06:54    554] addCustomLine AAA 411.600 131.500 433.200 131.500
[03/10 14:06:54    554] addCustomLine AAA 433.200 109.900 433.200 131.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_4__mac_col_inst/mac_8in_instance/psum_0_1_reg_18_, Center Move (418.800,122.500)->(416.200,133.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 408.000 111.700 408.000 133.300
[03/10 14:06:54    554] addCustomLine AAA 408.000 111.700 429.600 111.700
[03/10 14:06:54    554] addCustomLine AAA 408.000 133.300 429.600 133.300
[03/10 14:06:54    554] addCustomLine AAA 429.600 111.700 429.600 133.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_4__mac_col_inst/mac_8in_instance/product1_reg_2_, Center Move (362.600,138.700)->(354.800,149.500). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 351.800 127.900 351.800 149.500
[03/10 14:06:54    554] addCustomLine AAA 351.800 127.900 373.400 127.900
[03/10 14:06:54    554] addCustomLine AAA 351.800 149.500 373.400 149.500
[03/10 14:06:54    554] addCustomLine AAA 373.400 127.900 373.400 149.500
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Check Priority Inst Failed: genblk1_4__mac_col_inst/mac_8in_instance/product1_reg_1_, Center Move (360.600,140.500)->(354.400,151.300). Limit box is: 
[03/10 14:06:54    554] addCustomLine AAA 349.800 129.700 349.800 151.300
[03/10 14:06:54    554] addCustomLine AAA 349.800 129.700 371.400 129.700
[03/10 14:06:54    554] addCustomLine AAA 349.800 151.300 371.400 151.300
[03/10 14:06:54    554] addCustomLine AAA 371.400 129.700 371.400 151.300
[03/10 14:06:54    554] 
[03/10 14:06:54    554] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 14:06:54    554] Set place::cacheFPlanSiteMark to 0
[03/10 14:06:54    554] 
[03/10 14:06:54    554] *** Summary of all messages that are not suppressed in this session:
[03/10 14:06:54    554] Severity  ID               Count  Summary                                  
[03/10 14:06:54    554] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/10 14:06:54    554] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/10 14:06:54    554] ERROR     IMPSP-2002          13  Density too high (%.1f%%), stopping deta...
[03/10 14:06:54    554] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/10 14:06:54    554] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/10 14:06:54    554] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[03/10 14:06:54    554] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/10 14:06:54    554] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/10 14:06:54    554] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/10 14:06:54    554] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[03/10 14:06:54    554] *** Message Summary: 24 warning(s), 13 error(s)
[03/10 14:06:54    554] 
[03/10 14:06:54    554] **ccopt_design ... cpu = 0:08:53, real = 0:08:56, mem = 1351.8M, totSessionCpu=0:09:15 **
[03/10 14:06:54    554] <CMD> set_propagated_clock [all_clocks]
[03/10 14:06:54    554] <CMD> optDesign -postCTS -hold
[03/10 14:06:54    555] GigaOpt running with 1 threads.
[03/10 14:06:54    555] Info: 1 threads available for lower-level modules during optimization.
[03/10 14:06:54    555] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 14:06:54    555] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 14:06:54    555] -setupDynamicPowerViewAsDefaultView false
[03/10 14:06:54    555]                                            # bool, default=false, private
[03/10 14:06:54    555] #spOpts: N=65 
[03/10 14:06:54    555] Core basic site is core
[03/10 14:06:54    555] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:06:54    555] #spOpts: N=65 mergeVia=F 
[03/10 14:06:54    555] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 14:06:54    555] 	Cell FILL1_LL, site bcore.
[03/10 14:06:54    555] 	Cell FILL_NW_HH, site bcore.
[03/10 14:06:54    555] 	Cell FILL_NW_LL, site bcore.
[03/10 14:06:54    555] 	Cell GFILL, site gacore.
[03/10 14:06:54    555] 	Cell GFILL10, site gacore.
[03/10 14:06:54    555] 	Cell GFILL2, site gacore.
[03/10 14:06:54    555] 	Cell GFILL3, site gacore.
[03/10 14:06:54    555] 	Cell GFILL4, site gacore.
[03/10 14:06:54    555] 	Cell LVLLHCD1, site bcore.
[03/10 14:06:54    555] 	Cell LVLLHCD2, site bcore.
[03/10 14:06:54    555] 	Cell LVLLHCD4, site bcore.
[03/10 14:06:54    555] 	Cell LVLLHCD8, site bcore.
[03/10 14:06:54    555] 	Cell LVLLHD1, site bcore.
[03/10 14:06:54    555] 	Cell LVLLHD2, site bcore.
[03/10 14:06:54    555] 	Cell LVLLHD4, site bcore.
[03/10 14:06:54    555] 	Cell LVLLHD8, site bcore.
[03/10 14:06:54    555] .
[03/10 14:06:56    556] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1357.8M, totSessionCpu=0:09:17 **
[03/10 14:06:56    556] *** optDesign -postCTS ***
[03/10 14:06:56    556] DRC Margin: user margin 0.0
[03/10 14:06:56    556] Hold Target Slack: user slack 0
[03/10 14:06:56    556] Setup Target Slack: user slack 0;
[03/10 14:06:56    556] setUsefulSkewMode -noEcoRoute
[03/10 14:06:56    556] Start to check current routing status for nets...
[03/10 14:06:56    556] All nets are already routed correctly.
[03/10 14:06:56    556] End to check current routing status for nets (mem=1357.8M)
[03/10 14:06:56    556] DEL0 does not have usable cells
[03/10 14:06:56    556]  This may be because it is dont_use, or because it has no LEF.
[03/10 14:06:56    556]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 14:06:56    556] Type 'man IMPOPT-3080' for more detail.
[03/10 14:06:56    556] *info: All cells identified as Buffer and Delay cells:
[03/10 14:06:56    556] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/10 14:06:56    556] *info: ------------------------------------------------------------------
[03/10 14:06:56    556] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 14:06:56    556] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 14:06:56    556] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:06:56    556] #spOpts: N=65 mergeVia=F 
[03/10 14:06:56    556] Core basic site is core
[03/10 14:06:56    556] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:06:56    557] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/10 14:06:56    557] GigaOpt Hold Optimizer is used
[03/10 14:06:56    557] Include MVT Delays for Hold Opt
[03/10 14:06:56    557] <optDesign CMD> fixhold  no -lvt Cells
[03/10 14:06:56    557] **INFO: Num dontuse cells 396, Num usable cells 467
[03/10 14:06:56    557] optDesignOneStep: Leakage Power Flow
[03/10 14:06:56    557] **INFO: Num dontuse cells 396, Num usable cells 467
[03/10 14:06:57    557] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:17 mem=1357.8M ***
[03/10 14:06:57    557] Effort level <high> specified for reg2reg path_group
[03/10 14:06:57    558] **INFO: Starting Blocking QThread with 1 CPU
[03/10 14:06:57    558]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 14:06:57    558] #################################################################################
[03/10 14:06:57    558] # Design Stage: PreRoute
[03/10 14:06:57    558] # Design Name: mac_array
[03/10 14:06:57    558] # Design Mode: 65nm
[03/10 14:06:57    558] # Analysis Mode: MMMC Non-OCV 
[03/10 14:06:57    558] # Parasitics Mode: No SPEF/RCDB
[03/10 14:06:57    558] # Signoff Settings: SI Off 
[03/10 14:06:57    558] #################################################################################
[03/10 14:06:57    558] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:06:57    558] Calculate delays in BcWc mode...
[03/10 14:06:57    558] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/10 14:06:57    558] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 14:06:57    558] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 14:06:57    558] End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:03.0)
[03/10 14:06:57    558] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 0.0M) ***
[03/10 14:06:57    558] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:00:09.0 mem=0.0M)
[03/10 14:06:57    558] 
[03/10 14:06:57    558] Active hold views:
[03/10 14:06:57    558]  BC_VIEW
[03/10 14:06:57    558]   Dominating endpoints: 0
[03/10 14:06:57    558]   Dominating TNS: -0.000
[03/10 14:06:57    558] 
[03/10 14:06:57    558] Done building cte hold timing graph (fixHold) cpu=0:00:05.0 real=0:00:06.0 totSessionCpu=0:00:09.0 mem=0.0M ***
[03/10 14:06:57    558] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/10 14:06:57    558] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[03/10 14:06:57    558] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.1 real=0:00:07.0 totSessionCpu=0:00:10.1 mem=0.0M ***
[03/10 14:07:04    563]  
_______________________________________________________________________
[03/10 14:07:04    563] Done building cte setup timing graph (fixHold) cpu=0:00:06.0 real=0:00:07.0 totSessionCpu=0:09:23 mem=1357.8M ***
[03/10 14:07:04    563] ** Profile ** Start :  cpu=0:00:00.0, mem=1357.8M
[03/10 14:07:04    563] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1365.8M
[03/10 14:07:04    564] *info: category slack lower bound [L -16.4] default
[03/10 14:07:04    564] *info: category slack lower bound [H -16.4] reg2reg 
[03/10 14:07:04    564] --------------------------------------------------- 
[03/10 14:07:04    564]    Setup Violation Summary with Target Slack (0.000 ns)
[03/10 14:07:04    564] --------------------------------------------------- 
[03/10 14:07:04    564]          WNS    reg2regWNS
[03/10 14:07:04    564]    -0.016 ns     -0.016 ns
[03/10 14:07:04    564] --------------------------------------------------- 
[03/10 14:07:05    564] Restoring autoHoldViews:  BC_VIEW
[03/10 14:07:05    564] ** Profile ** Start :  cpu=0:00:00.0, mem=1365.8M
[03/10 14:07:05    564] ** Profile ** Other data :  cpu=0:00:00.1, mem=1365.8M
[03/10 14:07:05    564] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1365.8M
[03/10 14:07:05    564] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.016  | -0.016  |  0.064  |
|           TNS (ns):| -0.313  | -0.313  |  0.000  |
|    Violating Paths:|   61    |   61    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.077  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.066%
       (99.843% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/10 14:07:05    564] Identified SBFF number: 199
[03/10 14:07:05    564] Identified MBFF number: 0
[03/10 14:07:05    564] Not identified SBFF number: 0
[03/10 14:07:05    564] Not identified MBFF number: 0
[03/10 14:07:05    564] Number of sequential cells which are not FFs: 104
[03/10 14:07:05    564] 
[03/10 14:07:05    564] Summary for sequential cells idenfication: 
[03/10 14:07:05    564] Identified SBFF number: 199
[03/10 14:07:05    564] Identified MBFF number: 0
[03/10 14:07:05    564] Not identified SBFF number: 0
[03/10 14:07:05    564] Not identified MBFF number: 0
[03/10 14:07:05    564] Number of sequential cells which are not FFs: 104
[03/10 14:07:05    564] 
[03/10 14:07:06    565] 
[03/10 14:07:06    565] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/10 14:07:06    565] *Info: worst delay setup view: WC_VIEW
[03/10 14:07:06    565] Footprint list for hold buffering (delay unit: ps)
[03/10 14:07:06    565] =================================================================
[03/10 14:07:06    565] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/10 14:07:06    565] ------------------------------------------------------------------
[03/10 14:07:06    565] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/10 14:07:06    565] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/10 14:07:06    565] =================================================================
[03/10 14:07:06    565] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1357.1M, totSessionCpu=0:09:25 **
[03/10 14:07:06    565] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/10 14:07:06    565] *info: Run optDesign holdfix with 1 thread.
[03/10 14:07:06    565] Info: 143 nets with fixed/cover wires excluded.
[03/10 14:07:06    565] Info: 178 clock nets excluded from IPO operation.
[03/10 14:07:06    565] --------------------------------------------------- 
[03/10 14:07:06    565]    Hold Timing Summary  - Initial 
[03/10 14:07:06    565] --------------------------------------------------- 
[03/10 14:07:06    565]  Target slack: 0.000 ns
[03/10 14:07:06    565] View: BC_VIEW 
[03/10 14:07:06    565] 	WNS: 0.028 
[03/10 14:07:06    565] 	TNS: 0.000 
[03/10 14:07:06    565] 	VP: 0 
[03/10 14:07:06    565] 	Worst hold path end point: genblk1_2__mac_col_inst/key_q_reg_36_/D 
[03/10 14:07:06    565] --------------------------------------------------- 
[03/10 14:07:06    565]    Setup Timing Summary  - Initial 
[03/10 14:07:06    565] --------------------------------------------------- 
[03/10 14:07:06    565]  Target slack: 0.000 ns
[03/10 14:07:06    565] View: WC_VIEW 
[03/10 14:07:06    565] 	WNS: -0.016 
[03/10 14:07:06    565] 	TNS: -0.312 
[03/10 14:07:06    565] 	VP: 61 
[03/10 14:07:06    565] 	Worst setup path end point:genblk1_2__mac_col_inst/mac_8in_instance/product5_reg_14_/D 
[03/10 14:07:06    565] --------------------------------------------------- 
[03/10 14:07:06    565] *** Hold timing is met. Hold fixing is not needed 
[03/10 14:07:06    565] <optDesign CMD> Restore Using all VT Cells
[03/10 14:07:06    565] Reported timing to dir ./timingReports
[03/10 14:07:06    565] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1406.9M, totSessionCpu=0:09:26 **
[03/10 14:07:06    565] ** Profile ** Start :  cpu=0:00:00.0, mem=1406.9M
[03/10 14:07:06    565] ** Profile ** Other data :  cpu=0:00:00.1, mem=1406.9M
[03/10 14:07:06    565] **INFO: Starting Blocking QThread with 1 CPU
[03/10 14:07:06    565]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 14:07:06    565] #################################################################################
[03/10 14:07:06    565] # Design Stage: PreRoute
[03/10 14:07:06    565] # Design Name: mac_array
[03/10 14:07:06    565] # Design Mode: 65nm
[03/10 14:07:06    565] # Analysis Mode: MMMC Non-OCV 
[03/10 14:07:06    565] # Parasitics Mode: No SPEF/RCDB
[03/10 14:07:06    565] # Signoff Settings: SI Off 
[03/10 14:07:06    565] #################################################################################
[03/10 14:07:06    565] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:07:06    565] Calculate delays in BcWc mode...
[03/10 14:07:06    565] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/10 14:07:06    565] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 14:07:06    565] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 14:07:06    565] End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:03.0)
[03/10 14:07:06    565] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 0.0M) ***
[03/10 14:07:06    565] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:00:13.9 mem=0.0M)
[03/10 14:07:06    565] ** Profile ** Overall slacks :  cpu=0:0-9:0-1.-8, mem=0.0M
[03/10 14:07:06    565] ** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M
[03/10 14:07:12    570]  
_______________________________________________________________________
[03/10 14:07:12    571] ** Profile ** Overall slacks :  cpu=0:00:05.2, mem=1416.9M
[03/10 14:07:13    571] ** Profile ** Total reports :  cpu=0:00:00.7, mem=1408.9M
[03/10 14:07:13    572] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1408.9M
[03/10 14:07:13    572] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.016  | -0.016  |  0.064  |
|           TNS (ns):| -0.313  | -0.313  |  0.000  |
|    Violating Paths:|   61    |   61    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.077  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.066%
       (99.843% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1408.9M
[03/10 14:07:13    572] *** Final Summary (holdfix) CPU=0:00:06.4, REAL=0:00:07.0, MEM=1408.9M
[03/10 14:07:13    572] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1406.9M, totSessionCpu=0:09:32 **
[03/10 14:07:13    572] *** Finished optDesign ***
[03/10 14:07:13    572] 
[03/10 14:07:13    572] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:16.9 real=0:00:18.6)
[03/10 14:07:13    572] Info: pop threads available for lower-level modules during optimization.
[03/10 14:07:13    572] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 14:07:13    572] <CMD> saveDesign cts.enc
[03/10 14:07:13    572] Writing Netlist "cts.enc.dat.tmp/mac_array.v.gz" ...
[03/10 14:07:14    572] Saving AAE Data ...
[03/10 14:07:14    572] Saving /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/scheduling_file.cts in cts.enc.dat/scheduling_file.cts
[03/10 14:07:14    572] Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
[03/10 14:07:14    572] Saving mode setting ...
[03/10 14:07:14    572] Saving global file ...
[03/10 14:07:14    572] Saving floorplan file ...
[03/10 14:07:14    573] Saving Drc markers ...
[03/10 14:07:14    573] ... No Drc file written since there is no markers found.
[03/10 14:07:14    573] Saving placement file ...
[03/10 14:07:14    573] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1406.9M) ***
[03/10 14:07:14    573] Saving route file ...
[03/10 14:07:15    573] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1406.9M) ***
[03/10 14:07:15    573] Saving DEF file ...
[03/10 14:07:15    573] Saving rc congestion map cts.enc.dat.tmp/mac_array.congmap.gz ...
[03/10 14:07:15    573] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 14:07:15    573] 
[03/10 14:07:15    573] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 14:07:15    573] 
[03/10 14:07:15    573] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 14:07:17    574] Generated self-contained design cts.enc.dat.tmp
[03/10 14:07:17    574] 
[03/10 14:07:17    574] *** Summary of all messages that are not suppressed in this session:
[03/10 14:07:17    574] Severity  ID               Count  Summary                                  
[03/10 14:07:17    574] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 14:07:17    574] ERROR     IMPOAX-142           2  %s                                       
[03/10 14:07:17    574] *** Message Summary: 0 warning(s), 3 error(s)
[03/10 14:07:17    574] 
[03/10 14:08:49    587] <CMD> pan -126.187 57.416
[03/10 14:09:08    591] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/10 14:09:08    591] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/10 14:09:08    591] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/10 14:09:08    591] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/10 14:09:08    591] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/10 14:09:08    591] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/10 14:09:08    591] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/10 14:09:08    591] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/10 14:09:08    591] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/10 14:09:08    591] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/10 14:09:09    591] <CMD> routeDesign
[03/10 14:09:09    591] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1102.39 (MB), peak = 1240.82 (MB)
[03/10 14:09:09    591] #**INFO: setDesignMode -flowEffort standard
[03/10 14:09:09    591] #**INFO: multi-cut via swapping  will be performed after routing.
[03/10 14:09:09    591] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/10 14:09:09    591] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/10 14:09:09    591] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/10 14:09:09    591] #spOpts: N=65 
[03/10 14:09:09    591] Core basic site is core
[03/10 14:09:09    591] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:09:09    591] Begin checking placement ... (start mem=1371.4M, init mem=1371.4M)
[03/10 14:09:09    591] Overlapping with other instance:	47950
[03/10 14:09:09    591] Orientation Violation:	33974
[03/10 14:09:09    592] *info: Placed = 67729          (Fixed = 137)
[03/10 14:09:09    592] *info: Unplaced = 0           
[03/10 14:09:09    592] Placement Density:99.84%(172119/172390)
[03/10 14:09:09    592] Finished checkPlace (cpu: total=0:00:00.9, vio checks=0:00:00.3; mem=1371.4M)
[03/10 14:09:09    592] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[03/10 14:09:09    592] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[03/10 14:09:09    592] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/10 14:09:09    592] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/10 14:09:09    592] 
[03/10 14:09:09    592] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/10 14:09:09    592] *** Changed status on (143) nets in Clock.
[03/10 14:09:09    592] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1371.4M) ***
[03/10 14:09:09    592] #Start route 178 clock nets...
[03/10 14:09:09    592] 
[03/10 14:09:09    592] globalDetailRoute
[03/10 14:09:09    592] 
[03/10 14:09:09    592] #setNanoRouteMode -drouteAutoStop true
[03/10 14:09:09    592] #setNanoRouteMode -drouteEndIteration 5
[03/10 14:09:09    592] #setNanoRouteMode -drouteFixAntenna true
[03/10 14:09:09    592] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/10 14:09:09    592] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/10 14:09:09    592] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 14:09:09    592] #setNanoRouteMode -routeWithEco true
[03/10 14:09:09    592] #setNanoRouteMode -routeWithSiDriven true
[03/10 14:09:09    592] #setNanoRouteMode -routeWithTimingDriven true
[03/10 14:09:09    592] #Start globalDetailRoute on Mon Mar 10 14:09:09 2025
[03/10 14:09:09    592] #
[03/10 14:09:09    592] Initializing multi-corner capacitance tables ... 
[03/10 14:09:10    592] Initializing multi-corner resistance tables ...
[03/10 14:09:10    592] ### Net info: total nets: 29027
[03/10 14:09:10    592] ### Net info: dirty nets: 429
[03/10 14:09:10    592] ### Net info: marked as disconnected nets: 0
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_3_ connects to NET CTS_361 at location ( 373.100 119.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_5__mac_col_inst/query_q_reg_5_ connects to NET CTS_361 at location ( 375.100 90.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_5__mac_col_inst/query_q_reg_18_ connects to NET CTS_361 at location ( 364.500 36.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_5__mac_col_inst/query_q_reg_19_ connects to NET CTS_361 at location ( 360.100 34.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_19_ connects to NET CTS_361 at location ( 363.300 171.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_6__mac_col_inst/query_q_reg_13_ connects to NET CTS_361 at location ( 290.300 154.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_7__mac_col_inst/query_q_reg_12_ connects to NET CTS_361 at location ( 244.300 156.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_7__mac_col_inst/query_q_reg_11_ connects to NET CTS_361 at location ( 257.100 163.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_5__mac_col_inst/query_q_reg_13_ connects to NET CTS_361 at location ( 323.100 119.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_6__mac_col_inst/query_q_reg_27_ connects to NET CTS_361 at location ( 297.700 63.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_6__mac_col_inst/query_q_reg_29_ connects to NET CTS_361 at location ( 302.300 63.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_6__mac_col_inst/query_q_reg_17_ connects to NET CTS_361 at location ( 310.700 36.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_6__mac_col_inst/query_q_reg_19_ connects to NET CTS_361 at location ( 301.700 32.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_7__mac_col_inst/query_q_reg_1_ connects to NET CTS_361 at location ( 261.300 109.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_361 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_5_ connects to NET CTS_360 at location ( 373.100 108.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_1_ connects to NET CTS_360 at location ( 368.900 126.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_7_ connects to NET CTS_360 at location ( 377.300 106.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_360 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_2_ connects to NET CTS_359 at location ( 375.300 104.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_18_ connects to NET CTS_359 at location ( 362.700 135.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_20_ connects to NET CTS_359 at location ( 362.500 142.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:09:10    592] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/10 14:09:10    592] #To increase the message display limit, refer to the product command reference manual.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_359 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_358 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_357 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_356 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_355 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_354 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_353 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_352 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_351 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_350 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_349 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_348 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_347 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_346 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_345 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_344 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_343 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (NRIG-44) Imported NET CTS_342 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:09:10    592] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/10 14:09:10    592] #To increase the message display limit, refer to the product command reference manual.
[03/10 14:09:10    592] ### Net info: fully routed nets: 7
[03/10 14:09:10    592] ### Net info: trivial (single pin) nets: 0
[03/10 14:09:10    592] ### Net info: unrouted nets: 28884
[03/10 14:09:10    592] ### Net info: re-extraction nets: 136
[03/10 14:09:10    592] ### Net info: ignored nets: 0
[03/10 14:09:10    592] ### Net info: skip routing nets: 28849
[03/10 14:09:10    592] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 14:09:10    593] #Start routing data preparation.
[03/10 14:09:10    593] #Minimum voltage of a net in the design = 0.000.
[03/10 14:09:10    593] #Maximum voltage of a net in the design = 1.100.
[03/10 14:09:10    593] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 14:09:10    593] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 14:09:10    593] #Voltage range [0.000 - 1.100] has 29025 nets.
[03/10 14:09:13    595] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 14:09:13    595] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:09:13    595] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:09:13    595] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:09:13    595] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:09:13    595] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:09:13    595] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 14:09:13    595] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 genblk1_7__mac_col_inst/mac_8in_instance/U296. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 genblk1_7__mac_col_inst/mac_8in_instance/U2660. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_2 FILLER_13259. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_3 FILLER_16220. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_5 FILLER_18815. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_5 FILLER_18627. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_6 FILLER_16838. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_6 FILLER_16455. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_6 genblk1_6__mac_col_inst/mac_8in_instance/U885. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_10 genblk1_1__mac_col_inst/mac_8in_instance/U2640. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_10 FILLER_33196. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_10 FILLER_33003. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_16 genblk1_5__mac_col_inst/mac_8in_instance/U417. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_18 genblk1_6__mac_col_inst/mac_8in_instance/psum_1_1_reg_12_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_18 FILLER_16045. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_19 FILLER_9238. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_26 FILLER_16481. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_26 FILLER_15938. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_27 genblk1_4__mac_col_inst/mac_8in_instance/U653. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_30 FILLER_8321. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:09:13    596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:09:13    596] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/10 14:09:13    596] #To increase the message display limit, refer to the product command reference manual.
[03/10 14:09:14    596] #WARNING (NRDB-2110) Found 32558 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/10 14:09:14    596] #Regenerating Ggrids automatically.
[03/10 14:09:14    596] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 14:09:14    596] #Using automatically generated G-grids.
[03/10 14:09:14    596] #Done routing data preparation.
[03/10 14:09:14    596] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1133.62 (MB), peak = 1240.82 (MB)
[03/10 14:09:14    596] #Merging special wires...
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 268.305 228.710 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 236.905 228.710 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 217.905 239.510 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 218.105 241.310 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 217.505 243.110 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 241.320 284.490 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 241.320 286.290 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 221.475 246.510 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 241.075 239.310 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 250.275 237.510 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 241.875 262.710 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 241.875 257.310 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 238.275 248.310 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 237.875 255.510 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 256.075 246.510 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 255.875 242.910 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 260.475 242.910 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 245.675 235.710 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 246.275 239.310 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 249.675 242.910 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:09:14    596] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/10 14:09:14    596] #To increase the message display limit, refer to the product command reference manual.
[03/10 14:09:14    596] #
[03/10 14:09:14    596] #Connectivity extraction summary:
[03/10 14:09:14    596] #136 routed nets are extracted.
[03/10 14:09:14    596] #    136 (0.47%) extracted nets are partially routed.
[03/10 14:09:14    596] #7 routed nets are imported.
[03/10 14:09:14    596] #35 (0.12%) nets are without wires.
[03/10 14:09:14    596] #28849 nets are fixed|skipped|trivial (not extracted).
[03/10 14:09:14    596] #Total number of nets = 29027.
[03/10 14:09:14    596] #
[03/10 14:09:14    596] #Number of eco nets is 136
[03/10 14:09:14    596] #
[03/10 14:09:14    596] #Start data preparation...
[03/10 14:09:14    596] #
[03/10 14:09:14    596] #Data preparation is done on Mon Mar 10 14:09:14 2025
[03/10 14:09:14    596] #
[03/10 14:09:14    596] #Analyzing routing resource...
[03/10 14:09:14    596] #Routing resource analysis is done on Mon Mar 10 14:09:14 2025
[03/10 14:09:14    596] #
[03/10 14:09:14    596] #  Resource Analysis:
[03/10 14:09:14    596] #
[03/10 14:09:14    596] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 14:09:14    596] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 14:09:14    596] #  --------------------------------------------------------------
[03/10 14:09:14    596] #  Metal 1        H        2089          80       21025    90.51%
[03/10 14:09:14    596] #  Metal 2        V        2098          84       21025     0.73%
[03/10 14:09:14    596] #  Metal 3        H        2169           0       21025     0.06%
[03/10 14:09:14    596] #  Metal 4        V        1867         315       21025     1.35%
[03/10 14:09:14    596] #  Metal 5        H        2169           0       21025     0.00%
[03/10 14:09:14    596] #  Metal 6        V        2182           0       21025     0.00%
[03/10 14:09:14    596] #  Metal 7        H         542           0       21025     0.00%
[03/10 14:09:14    596] #  Metal 8        V         545           0       21025     0.00%
[03/10 14:09:14    596] #  --------------------------------------------------------------
[03/10 14:09:14    596] #  Total                  13662       2.74%  168200    11.58%
[03/10 14:09:14    596] #
[03/10 14:09:14    596] #  178 nets (0.61%) with 1 preferred extra spacing.
[03/10 14:09:14    596] #
[03/10 14:09:14    596] #
[03/10 14:09:14    596] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1137.34 (MB), peak = 1240.82 (MB)
[03/10 14:09:14    596] #
[03/10 14:09:14    596] #start global routing iteration 1...
[03/10 14:09:15    597] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1167.63 (MB), peak = 1240.82 (MB)
[03/10 14:09:15    597] #
[03/10 14:09:15    597] #start global routing iteration 2...
[03/10 14:09:15    597] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.80 (MB), peak = 1240.82 (MB)
[03/10 14:09:15    597] #
[03/10 14:09:15    597] #
[03/10 14:09:15    597] #Total number of trivial nets (e.g. < 2 pins) = 91 (skipped).
[03/10 14:09:15    597] #Total number of nets with skipped attribute = 28758 (skipped).
[03/10 14:09:15    597] #Total number of routable nets = 178.
[03/10 14:09:15    597] #Total number of nets in the design = 29027.
[03/10 14:09:15    597] #
[03/10 14:09:15    597] #171 routable nets have only global wires.
[03/10 14:09:15    597] #7 routable nets have only detail routed wires.
[03/10 14:09:15    597] #28758 skipped nets have only detail routed wires.
[03/10 14:09:15    597] #171 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 14:09:15    597] #7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 14:09:15    597] #
[03/10 14:09:15    597] #Routed net constraints summary:
[03/10 14:09:15    597] #------------------------------------------------
[03/10 14:09:15    597] #        Rules   Pref Extra Space   Unconstrained  
[03/10 14:09:15    597] #------------------------------------------------
[03/10 14:09:15    597] #      Default                171               0  
[03/10 14:09:15    597] #------------------------------------------------
[03/10 14:09:15    597] #        Total                171               0  
[03/10 14:09:15    597] #------------------------------------------------
[03/10 14:09:15    597] #
[03/10 14:09:15    597] #Routing constraints summary of the whole design:
[03/10 14:09:15    597] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 14:09:15    597] #-------------------------------------------------------------------
[03/10 14:09:15    597] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 14:09:15    597] #-------------------------------------------------------------------
[03/10 14:09:15    597] #      Default                178                 39           28719  
[03/10 14:09:15    597] #-------------------------------------------------------------------
[03/10 14:09:15    597] #        Total                178                 39           28719  
[03/10 14:09:15    597] #-------------------------------------------------------------------
[03/10 14:09:15    597] #
[03/10 14:09:15    597] #
[03/10 14:09:15    597] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 14:09:15    597] #
[03/10 14:09:15    597] #                 OverCon          
[03/10 14:09:15    597] #                  #Gcell    %Gcell
[03/10 14:09:15    597] #     Layer           (1)   OverCon
[03/10 14:09:15    597] #  --------------------------------
[03/10 14:09:15    597] #   Metal 1      1(0.03%)   (0.03%)
[03/10 14:09:15    597] #   Metal 2      0(0.00%)   (0.00%)
[03/10 14:09:15    597] #   Metal 3      0(0.00%)   (0.00%)
[03/10 14:09:15    597] #   Metal 4      0(0.00%)   (0.00%)
[03/10 14:09:15    597] #   Metal 5      0(0.00%)   (0.00%)
[03/10 14:09:15    597] #   Metal 6      0(0.00%)   (0.00%)
[03/10 14:09:15    597] #   Metal 7      0(0.00%)   (0.00%)
[03/10 14:09:15    597] #   Metal 8      0(0.00%)   (0.00%)
[03/10 14:09:15    597] #  --------------------------------
[03/10 14:09:15    597] #     Total      1(0.00%)   (0.00%)
[03/10 14:09:15    597] #
[03/10 14:09:15    597] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/10 14:09:15    597] #  Overflow after GR: 0.00% H + 0.00% V
[03/10 14:09:15    597] #
[03/10 14:09:15    597] #Complete Global Routing.
[03/10 14:09:15    597] #Total number of nets with non-default rule or having extra spacing = 178
[03/10 14:09:15    597] #Total wire length = 32844 um.
[03/10 14:09:15    597] #Total half perimeter of net bounding box = 14759 um.
[03/10 14:09:15    597] #Total wire length on LAYER M1 = 1 um.
[03/10 14:09:15    597] #Total wire length on LAYER M2 = 467 um.
[03/10 14:09:15    597] #Total wire length on LAYER M3 = 17266 um.
[03/10 14:09:15    597] #Total wire length on LAYER M4 = 14976 um.
[03/10 14:09:15    597] #Total wire length on LAYER M5 = 112 um.
[03/10 14:09:15    597] #Total wire length on LAYER M6 = 22 um.
[03/10 14:09:15    597] #Total wire length on LAYER M7 = 0 um.
[03/10 14:09:15    597] #Total wire length on LAYER M8 = 0 um.
[03/10 14:09:15    597] #Total number of vias = 10785
[03/10 14:09:15    597] #Total number of multi-cut vias = 112 (  1.0%)
[03/10 14:09:15    597] #Total number of single cut vias = 10673 ( 99.0%)
[03/10 14:09:15    597] #Up-Via Summary (total 10785):
[03/10 14:09:15    597] #                   single-cut          multi-cut      Total
[03/10 14:09:15    597] #-----------------------------------------------------------
[03/10 14:09:15    597] #  Metal 1        3576 ( 97.0%)       112 (  3.0%)       3688
[03/10 14:09:15    597] #  Metal 2        3060 (100.0%)         0 (  0.0%)       3060
[03/10 14:09:15    597] #  Metal 3        3958 (100.0%)         0 (  0.0%)       3958
[03/10 14:09:15    597] #  Metal 4          75 (100.0%)         0 (  0.0%)         75
[03/10 14:09:15    597] #  Metal 5           4 (100.0%)         0 (  0.0%)          4
[03/10 14:09:15    597] #-----------------------------------------------------------
[03/10 14:09:15    597] #                10673 ( 99.0%)       112 (  1.0%)      10785 
[03/10 14:09:15    597] #
[03/10 14:09:15    597] #Total number of involved priority nets 171
[03/10 14:09:15    597] #Maximum src to sink distance for priority net 365.3
[03/10 14:09:15    597] #Average of max src_to_sink distance for priority net 82.5
[03/10 14:09:15    597] #Average of ave src_to_sink distance for priority net 54.3
[03/10 14:09:15    597] #Max overcon = 1 tracks.
[03/10 14:09:15    597] #Total overcon = 0.00%.
[03/10 14:09:15    597] #Worst layer Gcell overcon rate = 0.00%.
[03/10 14:09:15    597] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1167.80 (MB), peak = 1240.82 (MB)
[03/10 14:09:15    597] #
[03/10 14:09:15    598] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.40 (MB), peak = 1240.82 (MB)
[03/10 14:09:15    598] #Start Track Assignment.
[03/10 14:09:16    598] #Done with 1064 horizontal wires in 2 hboxes and 618 vertical wires in 2 hboxes.
[03/10 14:09:16    598] #Done with 21 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
[03/10 14:09:16    598] #Complete Track Assignment.
[03/10 14:09:16    598] #Total number of nets with non-default rule or having extra spacing = 178
[03/10 14:09:16    598] #Total wire length = 33640 um.
[03/10 14:09:16    598] #Total half perimeter of net bounding box = 14759 um.
[03/10 14:09:16    598] #Total wire length on LAYER M1 = 745 um.
[03/10 14:09:16    598] #Total wire length on LAYER M2 = 467 um.
[03/10 14:09:16    598] #Total wire length on LAYER M3 = 17283 um.
[03/10 14:09:16    598] #Total wire length on LAYER M4 = 14989 um.
[03/10 14:09:16    598] #Total wire length on LAYER M5 = 134 um.
[03/10 14:09:16    598] #Total wire length on LAYER M6 = 22 um.
[03/10 14:09:16    598] #Total wire length on LAYER M7 = 0 um.
[03/10 14:09:16    598] #Total wire length on LAYER M8 = 0 um.
[03/10 14:09:16    598] #Total number of vias = 10557
[03/10 14:09:16    598] #Total number of multi-cut vias = 112 (  1.1%)
[03/10 14:09:16    598] #Total number of single cut vias = 10445 ( 98.9%)
[03/10 14:09:16    598] #Up-Via Summary (total 10557):
[03/10 14:09:16    598] #                   single-cut          multi-cut      Total
[03/10 14:09:16    598] #-----------------------------------------------------------
[03/10 14:09:16    598] #  Metal 1        3482 ( 96.9%)       112 (  3.1%)       3594
[03/10 14:09:16    598] #  Metal 2        2965 (100.0%)         0 (  0.0%)       2965
[03/10 14:09:16    598] #  Metal 3        3922 (100.0%)         0 (  0.0%)       3922
[03/10 14:09:16    598] #  Metal 4          72 (100.0%)         0 (  0.0%)         72
[03/10 14:09:16    598] #  Metal 5           4 (100.0%)         0 (  0.0%)          4
[03/10 14:09:16    598] #-----------------------------------------------------------
[03/10 14:09:16    598] #                10445 ( 98.9%)       112 (  1.1%)      10557 
[03/10 14:09:16    598] #
[03/10 14:09:16    598] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1162.66 (MB), peak = 1240.82 (MB)
[03/10 14:09:16    598] #
[03/10 14:09:16    598] #Cpu time = 00:00:06
[03/10 14:09:16    598] #Elapsed time = 00:00:06
[03/10 14:09:16    598] #Increased memory = 36.68 (MB)
[03/10 14:09:16    598] #Total memory = 1162.66 (MB)
[03/10 14:09:16    598] #Peak memory = 1240.82 (MB)
[03/10 14:09:17    599] #
[03/10 14:09:17    599] #Start Detail Routing..
[03/10 14:09:17    599] #start initial detail routing ...
[03/10 14:10:00    642] # ECO: 4.9% of the total area was rechecked for DRC, and 78.5% required routing.
[03/10 14:10:00    642] #    number of violations = 4
[03/10 14:10:00    642] #
[03/10 14:10:00    642] #    By Layer and Type :
[03/10 14:10:00    642] #	          Short   CutSpc   Totals
[03/10 14:10:00    642] #	M1            3        1        4
[03/10 14:10:00    642] #	Totals        3        1        4
[03/10 14:10:00    642] #3541 out of 67729 instances need to be verified(marked ipoed).
[03/10 14:10:00    642] #63.2% of the total area is being checked for drcs
[03/10 14:10:06    649] #63.2% of the total area was checked
[03/10 14:10:06    649] #    number of violations = 4
[03/10 14:10:06    649] #
[03/10 14:10:06    649] #    By Layer and Type :
[03/10 14:10:06    649] #	          Short   CutSpc   Totals
[03/10 14:10:06    649] #	M1            3        1        4
[03/10 14:10:06    649] #	Totals        3        1        4
[03/10 14:10:06    649] #cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1194.34 (MB), peak = 1240.82 (MB)
[03/10 14:10:06    649] #start 1st optimization iteration ...
[03/10 14:10:07    649] #    number of violations = 1
[03/10 14:10:07    649] #
[03/10 14:10:07    649] #    By Layer and Type :
[03/10 14:10:07    649] #	         CutSpc   Totals
[03/10 14:10:07    649] #	M1            1        1
[03/10 14:10:07    649] #	Totals        1        1
[03/10 14:10:07    649] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.39 (MB), peak = 1240.82 (MB)
[03/10 14:10:07    649] #start 2nd optimization iteration ...
[03/10 14:10:07    649] #    number of violations = 1
[03/10 14:10:07    649] #
[03/10 14:10:07    649] #    By Layer and Type :
[03/10 14:10:07    649] #	          Short   Totals
[03/10 14:10:07    649] #	M1            1        1
[03/10 14:10:07    649] #	Totals        1        1
[03/10 14:10:07    649] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.59 (MB), peak = 1240.82 (MB)
[03/10 14:10:07    649] #start 3rd optimization iteration ...
[03/10 14:10:07    649] #    number of violations = 1
[03/10 14:10:07    649] #
[03/10 14:10:07    649] #    By Layer and Type :
[03/10 14:10:07    649] #	         CutSpc   Totals
[03/10 14:10:07    649] #	M1            1        1
[03/10 14:10:07    649] #	Totals        1        1
[03/10 14:10:07    649] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.57 (MB), peak = 1240.82 (MB)
[03/10 14:10:07    649] #start 4th optimization iteration ...
[03/10 14:10:07    649] #    number of violations = 3
[03/10 14:10:07    649] #
[03/10 14:10:07    649] #    By Layer and Type :
[03/10 14:10:07    649] #	         MetSpc    Short   Totals
[03/10 14:10:07    649] #	M1            0        1        1
[03/10 14:10:07    649] #	M2            2        0        2
[03/10 14:10:07    649] #	Totals        2        1        3
[03/10 14:10:07    649] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.79 (MB), peak = 1240.82 (MB)
[03/10 14:10:07    649] #start 5th optimization iteration ...
[03/10 14:10:07    649] #    number of violations = 1
[03/10 14:10:07    649] #
[03/10 14:10:07    649] #    By Layer and Type :
[03/10 14:10:07    649] #	          Short   Totals
[03/10 14:10:07    649] #	M1            1        1
[03/10 14:10:07    649] #	Totals        1        1
[03/10 14:10:07    649] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.86 (MB), peak = 1240.82 (MB)
[03/10 14:10:07    649] #Complete Detail Routing.
[03/10 14:10:07    649] #Total number of nets with non-default rule or having extra spacing = 178
[03/10 14:10:07    649] #Total wire length = 27714 um.
[03/10 14:10:07    649] #Total half perimeter of net bounding box = 14759 um.
[03/10 14:10:07    649] #Total wire length on LAYER M1 = 82 um.
[03/10 14:10:07    649] #Total wire length on LAYER M2 = 3644 um.
[03/10 14:10:07    649] #Total wire length on LAYER M3 = 13214 um.
[03/10 14:10:07    649] #Total wire length on LAYER M4 = 10756 um.
[03/10 14:10:07    649] #Total wire length on LAYER M5 = 3 um.
[03/10 14:10:07    649] #Total wire length on LAYER M6 = 15 um.
[03/10 14:10:07    649] #Total wire length on LAYER M7 = 0 um.
[03/10 14:10:07    649] #Total wire length on LAYER M8 = 0 um.
[03/10 14:10:07    649] #Total number of vias = 8746
[03/10 14:10:07    649] #Total number of multi-cut vias = 135 (  1.5%)
[03/10 14:10:07    649] #Total number of single cut vias = 8611 ( 98.5%)
[03/10 14:10:07    649] #Up-Via Summary (total 8746):
[03/10 14:10:07    649] #                   single-cut          multi-cut      Total
[03/10 14:10:07    649] #-----------------------------------------------------------
[03/10 14:10:07    649] #  Metal 1        3602 ( 96.4%)       135 (  3.6%)       3737
[03/10 14:10:07    649] #  Metal 2        2724 (100.0%)         0 (  0.0%)       2724
[03/10 14:10:07    649] #  Metal 3        2277 (100.0%)         0 (  0.0%)       2277
[03/10 14:10:07    649] #  Metal 4           6 (100.0%)         0 (  0.0%)          6
[03/10 14:10:07    649] #  Metal 5           2 (100.0%)         0 (  0.0%)          2
[03/10 14:10:07    649] #-----------------------------------------------------------
[03/10 14:10:07    649] #                 8611 ( 98.5%)       135 (  1.5%)       8746 
[03/10 14:10:07    649] #
[03/10 14:10:07    649] #Total number of DRC violations = 1
[03/10 14:10:07    649] #Total number of overlapping instance violations = 1
[03/10 14:10:07    649] #Total number of violations on LAYER M1 = 1
[03/10 14:10:07    649] #Total number of violations on LAYER M2 = 0
[03/10 14:10:07    649] #Total number of violations on LAYER M3 = 0
[03/10 14:10:07    649] #Total number of violations on LAYER M4 = 0
[03/10 14:10:07    649] #Total number of violations on LAYER M5 = 0
[03/10 14:10:07    649] #Total number of violations on LAYER M6 = 0
[03/10 14:10:07    649] #Total number of violations on LAYER M7 = 0
[03/10 14:10:07    649] #Total number of violations on LAYER M8 = 0
[03/10 14:10:07    649] #Cpu time = 00:00:51
[03/10 14:10:07    649] #Elapsed time = 00:00:51
[03/10 14:10:07    649] #Increased memory = -7.83 (MB)
[03/10 14:10:07    649] #Total memory = 1154.82 (MB)
[03/10 14:10:07    649] #Peak memory = 1240.82 (MB)
[03/10 14:10:07    649] #detailRoute Statistics:
[03/10 14:10:07    649] #Cpu time = 00:00:51
[03/10 14:10:07    649] #Elapsed time = 00:00:51
[03/10 14:10:07    649] #Increased memory = -7.83 (MB)
[03/10 14:10:07    649] #Total memory = 1154.82 (MB)
[03/10 14:10:07    649] #Peak memory = 1240.82 (MB)
[03/10 14:10:07    649] #
[03/10 14:10:07    649] #globalDetailRoute statistics:
[03/10 14:10:07    649] #Cpu time = 00:00:58
[03/10 14:10:07    649] #Elapsed time = 00:00:58
[03/10 14:10:07    649] #Increased memory = -3.91 (MB)
[03/10 14:10:07    649] #Total memory = 1112.61 (MB)
[03/10 14:10:07    649] #Peak memory = 1240.82 (MB)
[03/10 14:10:07    649] #Number of warnings = 85
[03/10 14:10:07    649] #Total number of warnings = 137
[03/10 14:10:07    649] #Number of fails = 0
[03/10 14:10:07    649] #Total number of fails = 0
[03/10 14:10:07    649] #Complete globalDetailRoute on Mon Mar 10 14:10:07 2025
[03/10 14:10:07    649] #
[03/10 14:10:07    649] 
[03/10 14:10:07    649] globalDetailRoute
[03/10 14:10:07    649] 
[03/10 14:10:07    649] #setNanoRouteMode -drouteAutoStop true
[03/10 14:10:07    649] #setNanoRouteMode -drouteFixAntenna true
[03/10 14:10:07    649] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/10 14:10:07    649] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/10 14:10:07    649] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 14:10:07    649] #setNanoRouteMode -routeWithSiDriven true
[03/10 14:10:07    649] #setNanoRouteMode -routeWithTimingDriven true
[03/10 14:10:07    649] #Start globalDetailRoute on Mon Mar 10 14:10:07 2025
[03/10 14:10:07    649] #
[03/10 14:10:07    649] #Generating timing data, please wait...
[03/10 14:10:07    649] #28936 total nets, 178 already routed, 178 will ignore in trialRoute
[03/10 14:10:07    649] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 14:10:08    650] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:10:08    651] #Dump tif for version 2.1
[03/10 14:10:12    655] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 14:10:12    655] End delay calculation. (MEM=1465.73 CPU=0:00:03.0 REAL=0:00:03.0)
[03/10 14:10:15    657] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/10 14:10:15    657] #Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1089.61 (MB), peak = 1240.82 (MB)
[03/10 14:10:15    657] #Done generating timing data.
[03/10 14:10:15    658] ### Net info: total nets: 29027
[03/10 14:10:15    658] ### Net info: dirty nets: 0
[03/10 14:10:15    658] ### Net info: marked as disconnected nets: 0
[03/10 14:10:16    658] ### Net info: fully routed nets: 178
[03/10 14:10:16    658] ### Net info: trivial (single pin) nets: 0
[03/10 14:10:16    658] ### Net info: unrouted nets: 28849
[03/10 14:10:16    658] ### Net info: re-extraction nets: 0
[03/10 14:10:16    658] ### Net info: ignored nets: 0
[03/10 14:10:16    658] ### Net info: skip routing nets: 0
[03/10 14:10:16    658] #Start reading timing information from file .timing_file_12079.tif.gz ...
[03/10 14:10:16    658] #Read in timing information for 252 ports, 27727 instances from timing file .timing_file_12079.tif.gz.
[03/10 14:10:16    658] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 14:10:16    658] #Start routing data preparation.
[03/10 14:10:16    658] #Minimum voltage of a net in the design = 0.000.
[03/10 14:10:16    658] #Maximum voltage of a net in the design = 1.100.
[03/10 14:10:16    658] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 14:10:16    658] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 14:10:16    658] #Voltage range [0.000 - 1.100] has 29025 nets.
[03/10 14:10:16    659] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 14:10:16    659] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:10:16    659] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:10:16    659] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:10:16    659] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:10:16    659] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:10:16    659] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 14:10:16    659] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 14:10:17    659] #WARNING (NRDB-2110) Found 32558 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/10 14:10:17    659] #38/28936 = 0% of signal nets have been set as priority nets
[03/10 14:10:17    659] #Regenerating Ggrids automatically.
[03/10 14:10:17    659] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 14:10:17    659] #Using automatically generated G-grids.
[03/10 14:10:17    659] #Done routing data preparation.
[03/10 14:10:17    659] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1083.52 (MB), peak = 1240.82 (MB)
[03/10 14:10:17    659] #Merging special wires...
[03/10 14:10:17    660] #Number of eco nets is 2241
[03/10 14:10:17    660] #
[03/10 14:10:17    660] #Start data preparation...
[03/10 14:10:17    660] #
[03/10 14:10:17    660] #Data preparation is done on Mon Mar 10 14:10:17 2025
[03/10 14:10:17    660] #
[03/10 14:10:17    660] #Analyzing routing resource...
[03/10 14:10:18    660] #Routing resource analysis is done on Mon Mar 10 14:10:18 2025
[03/10 14:10:18    660] #
[03/10 14:10:18    660] #  Resource Analysis:
[03/10 14:10:18    660] #
[03/10 14:10:18    660] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 14:10:18    660] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 14:10:18    660] #  --------------------------------------------------------------
[03/10 14:10:18    660] #  Metal 1        H        2089          80       21025    90.51%
[03/10 14:10:18    660] #  Metal 2        V        2098          84       21025     0.73%
[03/10 14:10:18    660] #  Metal 3        H        2169           0       21025     0.06%
[03/10 14:10:18    660] #  Metal 4        V        1867         315       21025     1.35%
[03/10 14:10:18    660] #  Metal 5        H        2169           0       21025     0.00%
[03/10 14:10:18    660] #  Metal 6        V        2182           0       21025     0.00%
[03/10 14:10:18    660] #  Metal 7        H         542           0       21025     0.00%
[03/10 14:10:18    660] #  Metal 8        V         545           0       21025     0.00%
[03/10 14:10:18    660] #  --------------------------------------------------------------
[03/10 14:10:18    660] #  Total                  13662       2.74%  168200    11.58%
[03/10 14:10:18    660] #
[03/10 14:10:18    660] #  178 nets (0.61%) with 1 preferred extra spacing.
[03/10 14:10:18    660] #
[03/10 14:10:18    660] #
[03/10 14:10:18    660] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.70 (MB), peak = 1240.82 (MB)
[03/10 14:10:18    660] #
[03/10 14:10:18    660] #start global routing iteration 1...
[03/10 14:10:18    660] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.93 (MB), peak = 1240.82 (MB)
[03/10 14:10:18    660] #
[03/10 14:10:18    660] #start global routing iteration 2...
[03/10 14:10:24    666] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1170.96 (MB), peak = 1240.82 (MB)
[03/10 14:10:24    666] #
[03/10 14:10:24    666] #start global routing iteration 3...
[03/10 14:10:27    669] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1174.82 (MB), peak = 1240.82 (MB)
[03/10 14:10:27    669] #
[03/10 14:10:27    669] #
[03/10 14:10:27    669] #Total number of trivial nets (e.g. < 2 pins) = 91 (skipped).
[03/10 14:10:27    669] #Total number of routable nets = 28936.
[03/10 14:10:27    669] #Total number of nets in the design = 29027.
[03/10 14:10:27    669] #
[03/10 14:10:27    669] #27794 routable nets have only global wires.
[03/10 14:10:27    669] #1142 routable nets have only detail routed wires.
[03/10 14:10:27    669] #39 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 14:10:27    669] #178 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 14:10:27    669] #
[03/10 14:10:27    669] #Routed nets constraints summary:
[03/10 14:10:27    669] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 14:10:27    669] #------------------------------------------------
[03/10 14:10:27    669] #        Rules   Misc Constraints   Unconstrained  
[03/10 14:10:27    669] #------------------------------------------------
[03/10 14:10:27    669] #      Default                 39           27755  
[03/10 14:10:27    669] #------------------------------------------------
[03/10 14:10:27    669] #        Total                 39           27755  
[03/10 14:10:27    669] #------------------------------------------------
[03/10 14:10:27    669] #
[03/10 14:10:27    669] #Routing constraints summary of the whole design:
[03/10 14:10:27    669] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 14:10:27    669] #-------------------------------------------------------------------
[03/10 14:10:27    669] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 14:10:27    669] #-------------------------------------------------------------------
[03/10 14:10:27    669] #      Default                178                 39           28719  
[03/10 14:10:27    669] #-------------------------------------------------------------------
[03/10 14:10:27    669] #        Total                178                 39           28719  
[03/10 14:10:27    669] #-------------------------------------------------------------------
[03/10 14:10:27    669] #
[03/10 14:10:27    669] #
[03/10 14:10:27    669] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 14:10:27    669] #
[03/10 14:10:27    669] #                 OverCon       OverCon       OverCon       OverCon          
[03/10 14:10:27    669] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/10 14:10:27    669] #     Layer         (1-3)         (4-6)         (7-9)       (10-13)   OverCon
[03/10 14:10:27    669] #  --------------------------------------------------------------------------
[03/10 14:10:27    669] #   Metal 1     90(2.40%)      0(0.00%)      0(0.00%)      0(0.00%)   (2.40%)
[03/10 14:10:27    669] #   Metal 2    421(2.02%)    145(0.69%)     23(0.11%)      9(0.04%)   (2.86%)
[03/10 14:10:27    669] #   Metal 3      8(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
[03/10 14:10:27    669] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 14:10:27    669] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 14:10:27    669] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 14:10:27    669] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 14:10:27    669] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 14:10:27    669] #  --------------------------------------------------------------------------
[03/10 14:10:27    669] #     Total    519(0.34%)    145(0.10%)     23(0.02%)      9(0.01%)   (0.46%)
[03/10 14:10:27    669] #
[03/10 14:10:27    669] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 13
[03/10 14:10:27    669] #  Overflow after GR: 0.15% H + 0.71% V
[03/10 14:10:27    669] #
[03/10 14:10:27    669] #Complete Global Routing.
[03/10 14:10:27    669] #Total number of nets with non-default rule or having extra spacing = 178
[03/10 14:10:27    669] #Total wire length = 341046 um.
[03/10 14:10:27    669] #Total half perimeter of net bounding box = 356538 um.
[03/10 14:10:27    669] #Total wire length on LAYER M1 = 82 um.
[03/10 14:10:27    669] #Total wire length on LAYER M2 = 101162 um.
[03/10 14:10:27    669] #Total wire length on LAYER M3 = 138162 um.
[03/10 14:10:27    669] #Total wire length on LAYER M4 = 63511 um.
[03/10 14:10:27    669] #Total wire length on LAYER M5 = 34169 um.
[03/10 14:10:27    669] #Total wire length on LAYER M6 = 732 um.
[03/10 14:10:27    669] #Total wire length on LAYER M7 = 1353 um.
[03/10 14:10:27    669] #Total wire length on LAYER M8 = 1875 um.
[03/10 14:10:27    669] #Total number of vias = 136803
[03/10 14:10:27    669] #Total number of multi-cut vias = 135 (  0.1%)
[03/10 14:10:27    669] #Total number of single cut vias = 136668 ( 99.9%)
[03/10 14:10:27    669] #Up-Via Summary (total 136803):
[03/10 14:10:27    669] #                   single-cut          multi-cut      Total
[03/10 14:10:27    669] #-----------------------------------------------------------
[03/10 14:10:27    669] #  Metal 1       84210 ( 99.8%)       135 (  0.2%)      84345
[03/10 14:10:27    669] #  Metal 2       43777 (100.0%)         0 (  0.0%)      43777
[03/10 14:10:27    669] #  Metal 3        6813 (100.0%)         0 (  0.0%)       6813
[03/10 14:10:27    669] #  Metal 4        1118 (100.0%)         0 (  0.0%)       1118
[03/10 14:10:27    669] #  Metal 5         285 (100.0%)         0 (  0.0%)        285
[03/10 14:10:27    669] #  Metal 6         273 (100.0%)         0 (  0.0%)        273
[03/10 14:10:27    669] #  Metal 7         192 (100.0%)         0 (  0.0%)        192
[03/10 14:10:27    669] #-----------------------------------------------------------
[03/10 14:10:27    669] #               136668 ( 99.9%)       135 (  0.1%)     136803 
[03/10 14:10:27    669] #
[03/10 14:10:27    669] #Max overcon = 13 tracks.
[03/10 14:10:27    669] #Total overcon = 0.46%.
[03/10 14:10:27    669] #Worst layer Gcell overcon rate = 0.04%.
[03/10 14:10:27    669] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1174.97 (MB), peak = 1240.82 (MB)
[03/10 14:10:27    669] #
[03/10 14:10:27    669] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.23 (MB), peak = 1240.82 (MB)
[03/10 14:10:27    669] #Start Track Assignment.
[03/10 14:10:29    671] #Done with 23804 horizontal wires in 2 hboxes and 23715 vertical wires in 2 hboxes.
[03/10 14:10:31    673] #Done with 4001 horizontal wires in 2 hboxes and 3964 vertical wires in 2 hboxes.
[03/10 14:10:31    673] #Complete Track Assignment.
[03/10 14:10:31    673] #Total number of nets with non-default rule or having extra spacing = 178
[03/10 14:10:31    673] #Total wire length = 357083 um.
[03/10 14:10:31    673] #Total half perimeter of net bounding box = 356538 um.
[03/10 14:10:31    673] #Total wire length on LAYER M1 = 13776 um.
[03/10 14:10:31    673] #Total wire length on LAYER M2 = 98765 um.
[03/10 14:10:31    673] #Total wire length on LAYER M3 = 142642 um.
[03/10 14:10:31    673] #Total wire length on LAYER M4 = 63505 um.
[03/10 14:10:31    673] #Total wire length on LAYER M5 = 34401 um.
[03/10 14:10:31    673] #Total wire length on LAYER M6 = 742 um.
[03/10 14:10:31    673] #Total wire length on LAYER M7 = 1376 um.
[03/10 14:10:31    673] #Total wire length on LAYER M8 = 1876 um.
[03/10 14:10:31    673] #Total number of vias = 136803
[03/10 14:10:31    673] #Total number of multi-cut vias = 135 (  0.1%)
[03/10 14:10:31    673] #Total number of single cut vias = 136668 ( 99.9%)
[03/10 14:10:31    673] #Up-Via Summary (total 136803):
[03/10 14:10:31    673] #                   single-cut          multi-cut      Total
[03/10 14:10:31    673] #-----------------------------------------------------------
[03/10 14:10:31    673] #  Metal 1       84210 ( 99.8%)       135 (  0.2%)      84345
[03/10 14:10:31    673] #  Metal 2       43777 (100.0%)         0 (  0.0%)      43777
[03/10 14:10:31    673] #  Metal 3        6813 (100.0%)         0 (  0.0%)       6813
[03/10 14:10:31    673] #  Metal 4        1118 (100.0%)         0 (  0.0%)       1118
[03/10 14:10:31    673] #  Metal 5         285 (100.0%)         0 (  0.0%)        285
[03/10 14:10:31    673] #  Metal 6         273 (100.0%)         0 (  0.0%)        273
[03/10 14:10:31    673] #  Metal 7         192 (100.0%)         0 (  0.0%)        192
[03/10 14:10:31    673] #-----------------------------------------------------------
[03/10 14:10:31    673] #               136668 ( 99.9%)       135 (  0.1%)     136803 
[03/10 14:10:31    673] #
[03/10 14:10:31    673] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1130.50 (MB), peak = 1240.82 (MB)
[03/10 14:10:31    673] #
[03/10 14:10:31    673] #Cpu time = 00:00:15
[03/10 14:10:31    673] #Elapsed time = 00:00:15
[03/10 14:10:31    673] #Increased memory = 52.11 (MB)
[03/10 14:10:31    673] #Total memory = 1130.50 (MB)
[03/10 14:10:31    673] #Peak memory = 1240.82 (MB)
[03/10 14:10:32    674] #routeSiEffort set to medium
[03/10 14:10:32    674] #
[03/10 14:10:32    674] #Start Detail Routing..
[03/10 14:10:32    674] #start initial detail routing ...
[03/10 14:14:18    901] #    number of violations = 13968
[03/10 14:14:18    901] #
[03/10 14:14:18    901] #    By Layer and Type :
[03/10 14:14:18    901] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/10 14:14:18    901] #	M1          556      130     2787     4344      979      347      215     9358
[03/10 14:14:18    901] #	M2         1911     1248     1345        0        0        0      104     4608
[03/10 14:14:18    901] #	M3            2        0        0        0        0        0        0        2
[03/10 14:14:18    901] #	Totals     2469     1378     4132     4344      979      347      319    13968
[03/10 14:14:18    901] #cpu time = 00:03:46, elapsed time = 00:03:46, memory = 1175.61 (MB), peak = 1240.82 (MB)
[03/10 14:14:18    901] #start 1st optimization iteration ...
[03/10 14:16:12   1015] #    completing 10% with 13660 violations
[03/10 14:16:12   1015] #    cpu time = 00:01:54, elapsed time = 00:01:54, memory = 1250.92 (MB), peak = 1287.93 (MB)
[03/10 14:18:38   1161] #    completing 20% with 13338 violations
[03/10 14:18:38   1161] #    cpu time = 00:04:20, elapsed time = 00:04:20, memory = 1245.43 (MB), peak = 1307.47 (MB)
[03/10 14:20:36   1279] #    completing 30% with 12978 violations
[03/10 14:20:36   1279] #    cpu time = 00:06:18, elapsed time = 00:06:18, memory = 1217.19 (MB), peak = 1307.47 (MB)
[03/10 14:22:24   1386] #    completing 40% with 12568 violations
[03/10 14:22:24   1386] #    cpu time = 00:08:06, elapsed time = 00:08:06, memory = 1284.77 (MB), peak = 1307.47 (MB)
[03/10 14:22:58   1420] **INFO (INTERRUPT): The current command will stop at next legal exit point.
[03/10 14:22:58   1420] **INFO (INTERRUPT): The current script will stop before next command.
[03/10 14:22:58   1420] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[03/10 14:22:58   1420] Innovus terminated by user interrupt.
