[INF:CM0023] Creating log file ../../build/regression/GenerateBlock/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<153> s<152> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<gen_test9> u<3> t<StringConst> p<4> l<1:8> el<1:17>
n<> u<4> t<Module_ansi_header> p<150> c<2> s<29> l<1:1> el<1:18>
n<> u<5> t<NetType_Wire> p<24> s<16> l<2:9> el<2:13>
n<1> u<6> t<IntConst> p<7> l<2:15> el<2:16>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:15> el<2:16>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:15> el<2:16>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:15> el<2:16>
n<0> u<10> t<IntConst> p<11> l<2:17> el<2:18>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:17> el<2:18>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:17> el<2:18>
n<> u<13> t<Constant_expression> p<14> c<12> l<2:17> el<2:18>
n<> u<14> t<Constant_range> p<15> c<9> l<2:15> el<2:18>
n<> u<15> t<Packed_dimension> p<16> c<14> l<2:14> el<2:19>
n<> u<16> t<Data_type_or_implicit> p<24> c<15> s<23> l<2:14> el<2:19>
n<w> u<17> t<StringConst> p<22> s<21> l<2:20> el<2:21>
n<2'b11> u<18> t<IntConst> p<19> l<2:24> el<2:29>
n<> u<19> t<Primary_literal> p<20> c<18> l<2:24> el<2:29>
n<> u<20> t<Primary> p<21> c<19> l<2:24> el<2:29>
n<> u<21> t<Expression> p<22> c<20> l<2:24> el<2:29>
n<> u<22> t<Net_decl_assignment> p<23> c<17> l<2:20> el<2:29>
n<> u<23> t<List_of_net_decl_assignments> p<24> c<22> l<2:20> el<2:29>
n<> u<24> t<Net_declaration> p<25> c<5> l<2:9> el<2:30>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<2:9> el<2:30>
n<> u<26> t<Module_or_generate_item_declaration> p<27> c<25> l<2:9> el<2:30>
n<> u<27> t<Module_common_item> p<28> c<26> l<2:9> el<2:30>
n<> u<28> t<Module_or_generate_item> p<29> c<27> l<2:9> el<2:30>
n<> u<29> t<Non_port_module_item> p<150> c<28> s<149> l<2:9> el<2:30>
n<A> u<30> t<StringConst> p<146> s<52> l<4:25> el<4:26>
n<> u<31> t<NetType_Wire> p<46> s<42> l<5:25> el<5:29>
n<1> u<32> t<IntConst> p<33> l<5:31> el<5:32>
n<> u<33> t<Primary_literal> p<34> c<32> l<5:31> el<5:32>
n<> u<34> t<Constant_primary> p<35> c<33> l<5:31> el<5:32>
n<> u<35> t<Constant_expression> p<40> c<34> s<39> l<5:31> el<5:32>
n<0> u<36> t<IntConst> p<37> l<5:33> el<5:34>
n<> u<37> t<Primary_literal> p<38> c<36> l<5:33> el<5:34>
n<> u<38> t<Constant_primary> p<39> c<37> l<5:33> el<5:34>
n<> u<39> t<Constant_expression> p<40> c<38> l<5:33> el<5:34>
n<> u<40> t<Constant_range> p<41> c<35> l<5:31> el<5:34>
n<> u<41> t<Packed_dimension> p<42> c<40> l<5:30> el<5:35>
n<> u<42> t<Data_type_or_implicit> p<46> c<41> s<45> l<5:30> el<5:35>
n<x> u<43> t<StringConst> p<44> l<5:36> el<5:37>
n<> u<44> t<Net_decl_assignment> p<45> c<43> l<5:36> el<5:37>
n<> u<45> t<List_of_net_decl_assignments> p<46> c<44> l<5:36> el<5:37>
n<> u<46> t<Net_declaration> p<47> c<31> l<5:25> el<5:38>
n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<5:25> el<5:38>
n<> u<48> t<Module_or_generate_item_declaration> p<49> c<47> l<5:25> el<5:38>
n<> u<49> t<Module_common_item> p<50> c<48> l<5:25> el<5:38>
n<> u<50> t<Module_or_generate_item> p<51> c<49> l<5:25> el<5:38>
n<> u<51> t<Generate_item> p<52> c<50> l<5:25> el<5:38>
n<> u<52> t<Generate_block> p<146> c<51> s<81> l<5:25> el<5:38>
n<B> u<53> t<StringConst> p<81> s<79> l<6:33> el<6:34>
n<> u<54> t<NetType_Wire> p<73> s<65> l<7:33> el<7:37>
n<1> u<55> t<IntConst> p<56> l<7:39> el<7:40>
n<> u<56> t<Primary_literal> p<57> c<55> l<7:39> el<7:40>
n<> u<57> t<Constant_primary> p<58> c<56> l<7:39> el<7:40>
n<> u<58> t<Constant_expression> p<63> c<57> s<62> l<7:39> el<7:40>
n<0> u<59> t<IntConst> p<60> l<7:41> el<7:42>
n<> u<60> t<Primary_literal> p<61> c<59> l<7:41> el<7:42>
n<> u<61> t<Constant_primary> p<62> c<60> l<7:41> el<7:42>
n<> u<62> t<Constant_expression> p<63> c<61> l<7:41> el<7:42>
n<> u<63> t<Constant_range> p<64> c<58> l<7:39> el<7:42>
n<> u<64> t<Packed_dimension> p<65> c<63> l<7:38> el<7:43>
n<> u<65> t<Data_type_or_implicit> p<73> c<64> s<72> l<7:38> el<7:43>
n<y> u<66> t<StringConst> p<71> s<70> l<7:44> el<7:45>
n<2'b00> u<67> t<IntConst> p<68> l<7:48> el<7:53>
n<> u<68> t<Primary_literal> p<69> c<67> l<7:48> el<7:53>
n<> u<69> t<Primary> p<70> c<68> l<7:48> el<7:53>
n<> u<70> t<Expression> p<71> c<69> l<7:48> el<7:53>
n<> u<71> t<Net_decl_assignment> p<72> c<66> l<7:44> el<7:53>
n<> u<72> t<List_of_net_decl_assignments> p<73> c<71> l<7:44> el<7:53>
n<> u<73> t<Net_declaration> p<74> c<54> l<7:33> el<7:54>
n<> u<74> t<Package_or_generate_item_declaration> p<75> c<73> l<7:33> el<7:54>
n<> u<75> t<Module_or_generate_item_declaration> p<76> c<74> l<7:33> el<7:54>
n<> u<76> t<Module_common_item> p<77> c<75> l<7:33> el<7:54>
n<> u<77> t<Module_or_generate_item> p<78> c<76> l<7:33> el<7:54>
n<> u<78> t<Generate_item> p<79> c<77> l<7:33> el<7:54>
n<> u<79> t<Generate_block> p<81> c<78> s<80> l<7:33> el<7:54>
n<> u<80> t<End> p<81> l<8:25> el<8:28>
n<> u<81> t<Generate_block> p<146> c<53> s<110> l<6:25> el<8:28>
n<C> u<82> t<StringConst> p<110> s<108> l<9:33> el<9:34>
n<> u<83> t<NetType_Wire> p<102> s<94> l<10:33> el<10:37>
n<1> u<84> t<IntConst> p<85> l<10:39> el<10:40>
n<> u<85> t<Primary_literal> p<86> c<84> l<10:39> el<10:40>
n<> u<86> t<Constant_primary> p<87> c<85> l<10:39> el<10:40>
n<> u<87> t<Constant_expression> p<92> c<86> s<91> l<10:39> el<10:40>
n<0> u<88> t<IntConst> p<89> l<10:41> el<10:42>
n<> u<89> t<Primary_literal> p<90> c<88> l<10:41> el<10:42>
n<> u<90> t<Constant_primary> p<91> c<89> l<10:41> el<10:42>
n<> u<91> t<Constant_expression> p<92> c<90> l<10:41> el<10:42>
n<> u<92> t<Constant_range> p<93> c<87> l<10:39> el<10:42>
n<> u<93> t<Packed_dimension> p<94> c<92> l<10:38> el<10:43>
n<> u<94> t<Data_type_or_implicit> p<102> c<93> s<101> l<10:38> el<10:43>
n<z> u<95> t<StringConst> p<100> s<99> l<10:44> el<10:45>
n<2'b01> u<96> t<IntConst> p<97> l<10:48> el<10:53>
n<> u<97> t<Primary_literal> p<98> c<96> l<10:48> el<10:53>
n<> u<98> t<Primary> p<99> c<97> l<10:48> el<10:53>
n<> u<99> t<Expression> p<100> c<98> l<10:48> el<10:53>
n<> u<100> t<Net_decl_assignment> p<101> c<95> l<10:44> el<10:53>
n<> u<101> t<List_of_net_decl_assignments> p<102> c<100> l<10:44> el<10:53>
n<> u<102> t<Net_declaration> p<103> c<83> l<10:33> el<10:54>
n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> l<10:33> el<10:54>
n<> u<104> t<Module_or_generate_item_declaration> p<105> c<103> l<10:33> el<10:54>
n<> u<105> t<Module_common_item> p<106> c<104> l<10:33> el<10:54>
n<> u<106> t<Module_or_generate_item> p<107> c<105> l<10:33> el<10:54>
n<> u<107> t<Generate_item> p<108> c<106> l<10:33> el<10:54>
n<> u<108> t<Generate_block> p<110> c<107> s<109> l<10:33> el<10:54>
n<> u<109> t<End> p<110> l<11:25> el<11:28>
n<> u<110> t<Generate_block> p<146> c<82> s<144> l<9:25> el<11:28>
n<x> u<111> t<StringConst> p<112> l<12:32> el<12:33>
n<> u<112> t<Ps_or_hierarchical_identifier> p<115> c<111> s<114> l<12:32> el<12:33>
n<> u<113> t<Constant_bit_select> p<114> l<12:34> el<12:34>
n<> u<114> t<Constant_select> p<115> c<113> l<12:34> el<12:34>
n<> u<115> t<Net_lvalue> p<138> c<112> s<137> l<12:32> el<12:33>
n<B> u<116> t<StringConst> p<120> s<117> l<12:36> el<12:37>
n<y> u<117> t<StringConst> p<120> s<119> l<12:38> el<12:39>
n<> u<118> t<Bit_select> p<119> l<12:40> el<12:40>
n<> u<119> t<Select> p<120> c<118> l<12:40> el<12:40>
n<> u<120> t<Complex_func_call> p<121> c<116> l<12:36> el<12:39>
n<> u<121> t<Primary> p<122> c<120> l<12:36> el<12:39>
n<> u<122> t<Expression> p<128> c<121> s<127> l<12:36> el<12:39>
n<2'b11> u<123> t<IntConst> p<124> l<12:42> el<12:47>
n<> u<124> t<Primary_literal> p<125> c<123> l<12:42> el<12:47>
n<> u<125> t<Primary> p<126> c<124> l<12:42> el<12:47>
n<> u<126> t<Expression> p<128> c<125> l<12:42> el<12:47>
n<> u<127> t<BinOp_BitwXor> p<128> s<126> l<12:40> el<12:41>
n<> u<128> t<Expression> p<137> c<122> s<136> l<12:36> el<12:47>
n<C> u<129> t<StringConst> p<133> s<130> l<12:50> el<12:51>
n<z> u<130> t<StringConst> p<133> s<132> l<12:52> el<12:53>
n<> u<131> t<Bit_select> p<132> l<12:53> el<12:53>
n<> u<132> t<Select> p<133> c<131> l<12:53> el<12:53>
n<> u<133> t<Complex_func_call> p<134> c<129> l<12:50> el<12:53>
n<> u<134> t<Primary> p<135> c<133> l<12:50> el<12:53>
n<> u<135> t<Expression> p<137> c<134> l<12:50> el<12:53>
n<> u<136> t<BinOp_BitwXor> p<137> s<135> l<12:48> el<12:49>
n<> u<137> t<Expression> p<138> c<128> l<12:36> el<12:53>
n<> u<138> t<Net_assignment> p<139> c<115> l<12:32> el<12:53>
n<> u<139> t<List_of_net_assignments> p<140> c<138> l<12:32> el<12:53>
n<> u<140> t<Continuous_assign> p<141> c<139> l<12:25> el<12:54>
n<> u<141> t<Module_common_item> p<142> c<140> l<12:25> el<12:54>
n<> u<142> t<Module_or_generate_item> p<143> c<141> l<12:25> el<12:54>
n<> u<143> t<Generate_item> p<144> c<142> l<12:25> el<12:54>
n<> u<144> t<Generate_block> p<146> c<143> s<145> l<12:25> el<12:54>
n<> u<145> t<End> p<146> l<13:17> el<13:20>
n<> u<146> t<Generate_block> p<148> c<30> s<147> l<4:17> el<13:20>
n<> u<147> t<Endgenerate> p<148> l<14:9> el<14:20>
n<> u<148> t<Generate_region> p<149> c<146> l<3:9> el<14:20>
n<> u<149> t<Non_port_module_item> p<150> c<148> l<3:9> el<14:20>
n<> u<150> t<Module_declaration> p<151> c<4> l<1:1> el<15:10>
n<> u<151> t<Description> p<152> c<150> l<1:1> el<15:10>
n<> u<152> t<Source_text> p<153> c<151> l<1:1> el<15:10>
n<> u<153> t<Top_level_rule> c<1> l<1:1> el<16:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "gen_test9".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@gen_test9".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@gen_test9".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/GenerateBlock/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/GenerateBlock/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/GenerateBlock/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@gen_test9)
|vpiElaborated:1
|vpiName:work@gen_test9
|uhdmallModules:
\_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
  |vpiParent:
  \_design: (work@gen_test9)
  |vpiFullName:work@gen_test9
  |vpiParent:
  \_design: (work@gen_test9)
  |vpiDefName:work@gen_test9
  |vpiNet:
  \_logic_net: (work@gen_test9.w), line:2:20, endln:2:21, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiName:w
    |vpiFullName:work@gen_test9.w
    |vpiNetType:1
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
  |vpiNet:
  \_logic_net: (work@gen_test9.x), line:5:36, endln:5:37, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiName:x
    |vpiFullName:work@gen_test9.x
    |vpiNetType:1
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
  |vpiNet:
  \_logic_net: (work@gen_test9.y), line:7:44, endln:7:45, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiName:y
    |vpiFullName:work@gen_test9.y
    |vpiNetType:1
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
  |vpiNet:
  \_logic_net: (work@gen_test9.z), line:10:44, endln:10:45, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiName:z
    |vpiFullName:work@gen_test9.z
    |vpiNetType:1
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
  |vpiParent:
  \_design: (work@gen_test9)
  |vpiContAssign:
  \_cont_assign: , line:12:32, endln:12:53, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10, parent:work@gen_test9
    |vpiRhs:
    \_operation: , line:12:36, endln:12:53
      |vpiParent:
      \_cont_assign: , line:12:32, endln:12:53, parent:work@gen_test9
      |vpiParent:
      \_cont_assign: , line:12:32, endln:12:53, parent:work@gen_test9
      |vpiOpType:30
      |vpiOperand:
      \_operation: , line:12:36, endln:12:47
        |vpiParent:
        \_operation: , line:12:36, endln:12:53
        |vpiParent:
        \_operation: , line:12:36, endln:12:53
        |vpiOpType:30
        |vpiOperand:
        \_hier_path: (B.y), line:12:36, endln:12:39
          |vpiParent:
          \_operation: , line:12:36, endln:12:47
          |vpiParent:
          \_operation: , line:12:36, endln:12:47
          |vpiParent:
          \_operation: , line:12:36, endln:12:47
          |vpiName:B.y
          |vpiActual:
          \_ref_obj: (B), line:12:36, endln:12:37, parent:B.y
            |vpiParent:
            \_hier_path: (B.y), line:12:36, endln:12:39
            |vpiParent:
            \_hier_path: (B.y), line:12:36, endln:12:39
            |vpiParent:
            \_hier_path: (B.y), line:12:36, endln:12:39
            |vpiName:B
          |vpiActual:
          \_ref_obj: (y), line:12:38, endln:12:39
            |vpiName:y
        |vpiOperand:
        \_constant: , line:12:42, endln:12:47
          |vpiParent:
          \_operation: , line:12:36, endln:12:47
          |vpiDecompile:2'b11
          |vpiSize:2
          |BIN:11
          |vpiParent:
          \_operation: , line:12:36, endln:12:47
          |vpiConstType:3
      |vpiOperand:
      \_hier_path: (C.z), line:12:50, endln:12:53
        |vpiParent:
        \_operation: , line:12:36, endln:12:53
        |vpiParent:
        \_operation: , line:12:36, endln:12:53
        |vpiParent:
        \_operation: , line:12:36, endln:12:53
        |vpiName:C.z
        |vpiActual:
        \_ref_obj: (C), line:12:50, endln:12:51, parent:C.z
          |vpiParent:
          \_hier_path: (C.z), line:12:50, endln:12:53
          |vpiParent:
          \_hier_path: (C.z), line:12:50, endln:12:53
          |vpiParent:
          \_hier_path: (C.z), line:12:50, endln:12:53
          |vpiName:C
        |vpiActual:
        \_ref_obj: (z), line:12:52, endln:12:53
          |vpiName:z
    |vpiLhs:
    \_ref_obj: (work@gen_test9.x), line:12:32, endln:12:33
      |vpiParent:
      \_cont_assign: , line:12:32, endln:12:53, parent:work@gen_test9
      |vpiParent:
      \_cont_assign: , line:12:32, endln:12:53, parent:work@gen_test9
      |vpiParent:
      \_cont_assign: , line:12:32, endln:12:53, parent:work@gen_test9
      |vpiName:x
      |vpiFullName:work@gen_test9.x
      |vpiActual:
      \_logic_net: (work@gen_test9.x), line:5:36, endln:5:37, parent:work@gen_test9
        |vpiParent:
        \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
        |vpiTypespec:
        \_logic_typespec: , line:5:25, endln:5:29
          |vpiRange:
          \_range: , line:5:31, endln:5:34
            |vpiLeftRange:
            \_constant: , line:5:31, endln:5:32
              |vpiParent:
              \_range: , line:5:31, endln:5:34
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_range: , line:5:31, endln:5:34
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:5:33, endln:5:34
              |vpiParent:
              \_range: , line:5:31, endln:5:34
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:5:31, endln:5:34
              |vpiConstType:9
        |vpiParent:
        \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
        |vpiParent:
        \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
        |vpiName:x
        |vpiFullName:work@gen_test9.x
        |vpiNetType:1
        |vpiParent:
        \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
        |vpiParent:
        \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
|uhdmtopModules:
\_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
  |vpiName:work@gen_test9
  |vpiDefName:work@gen_test9
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@gen_test9.w), line:2:20, endln:2:21, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiTypespec:
    \_logic_typespec: , line:2:9, endln:2:13
      |vpiRange:
      \_range: , line:2:15, endln:2:18
        |vpiLeftRange:
        \_constant: , line:2:15, endln:2:16
          |vpiParent:
          \_range: , line:2:15, endln:2:18
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , line:2:15, endln:2:18
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:17, endln:2:18
          |vpiParent:
          \_range: , line:2:15, endln:2:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:2:15, endln:2:18
          |vpiConstType:9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiName:w
    |vpiFullName:work@gen_test9.w
    |vpiNetType:1
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
  |vpiNet:
  \_logic_net: (work@gen_test9.x), line:5:36, endln:5:37, parent:work@gen_test9
  |vpiNet:
  \_logic_net: (work@gen_test9.y), line:7:44, endln:7:45, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiTypespec:
    \_logic_typespec: , line:7:33, endln:7:37
      |vpiRange:
      \_range: , line:7:39, endln:7:42
        |vpiLeftRange:
        \_constant: , line:7:39, endln:7:40
          |vpiParent:
          \_range: , line:7:39, endln:7:42
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , line:7:39, endln:7:42
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:41, endln:7:42
          |vpiParent:
          \_range: , line:7:39, endln:7:42
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:7:39, endln:7:42
          |vpiConstType:9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiName:y
    |vpiFullName:work@gen_test9.y
    |vpiNetType:1
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
  |vpiNet:
  \_logic_net: (work@gen_test9.z), line:10:44, endln:10:45, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiTypespec:
    \_logic_typespec: , line:10:33, endln:10:37
      |vpiRange:
      \_range: , line:10:39, endln:10:42
        |vpiLeftRange:
        \_constant: , line:10:39, endln:10:40
          |vpiParent:
          \_range: , line:10:39, endln:10:42
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , line:10:39, endln:10:42
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:10:41, endln:10:42
          |vpiParent:
          \_range: , line:10:39, endln:10:42
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:10:39, endln:10:42
          |vpiConstType:9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiName:z
    |vpiFullName:work@gen_test9.z
    |vpiNetType:1
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:2:20, endln:2:21, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:2:24, endln:2:29
      |vpiParent:
      \_cont_assign: , line:2:20, endln:2:21, parent:work@gen_test9
      |vpiDecompile:2'b11
      |vpiSize:2
      |BIN:11
      |vpiParent:
      \_cont_assign: , line:2:20, endln:2:21, parent:work@gen_test9
      |vpiConstType:3
    |vpiLhs:
    \_logic_net: (work@gen_test9.w), line:2:20, endln:2:21, parent:work@gen_test9
  |vpiContAssign:
  \_cont_assign: , line:7:44, endln:7:45, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:7:48, endln:7:53
      |vpiParent:
      \_cont_assign: , line:7:44, endln:7:45, parent:work@gen_test9
      |vpiDecompile:2'b00
      |vpiSize:2
      |BIN:00
      |vpiParent:
      \_cont_assign: , line:7:44, endln:7:45, parent:work@gen_test9
      |vpiConstType:3
    |vpiLhs:
    \_logic_net: (work@gen_test9.y), line:7:44, endln:7:45, parent:work@gen_test9
  |vpiContAssign:
  \_cont_assign: , line:10:44, endln:10:45, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:10:48, endln:10:53
      |vpiParent:
      \_cont_assign: , line:10:44, endln:10:45, parent:work@gen_test9
      |vpiDecompile:2'b01
      |vpiSize:2
      |BIN:01
      |vpiParent:
      \_cont_assign: , line:10:44, endln:10:45, parent:work@gen_test9
      |vpiConstType:3
    |vpiLhs:
    \_logic_net: (work@gen_test9.z), line:10:44, endln:10:45, parent:work@gen_test9
  |vpiContAssign:
  \_cont_assign: , line:12:32, endln:12:53, parent:work@gen_test9
    |vpiParent:
    \_module: work@gen_test9 (work@gen_test9) dut.sv:1:1: , endln:15:10
    |vpiRhs:
    \_operation: , line:12:36, endln:12:53
      |vpiParent:
      \_cont_assign: , line:12:32, endln:12:53, parent:work@gen_test9
      |vpiParent:
      \_cont_assign: , line:12:32, endln:12:53, parent:work@gen_test9
      |vpiOpType:30
      |vpiOperand:
      \_operation: , line:12:36, endln:12:47
        |vpiParent:
        \_operation: , line:12:36, endln:12:53
        |vpiParent:
        \_operation: , line:12:36, endln:12:53
        |vpiOpType:30
        |vpiOperand:
        \_hier_path: (B.y), line:12:36, endln:12:39
          |vpiParent:
          \_operation: , line:12:36, endln:12:47
          |vpiParent:
          \_operation: , line:12:36, endln:12:47
          |vpiParent:
          \_operation: , line:12:36, endln:12:47
          |vpiName:B.y
          |vpiActual:
          \_ref_obj: (B), line:12:36, endln:12:37, parent:B.y
            |vpiParent:
            \_hier_path: (B.y), line:12:36, endln:12:39
            |vpiParent:
            \_hier_path: (B.y), line:12:36, endln:12:39
            |vpiParent:
            \_hier_path: (B.y), line:12:36, endln:12:39
            |vpiName:B
          |vpiActual:
          \_ref_obj: (y), line:12:38, endln:12:39, parent:B.y
            |vpiParent:
            \_hier_path: (B.y), line:12:36, endln:12:39
            |vpiParent:
            \_hier_path: (B.y), line:12:36, endln:12:39
            |vpiParent:
            \_hier_path: (B.y), line:12:36, endln:12:39
            |vpiName:y
            |vpiActual:
            \_logic_net: (work@gen_test9.y), line:7:44, endln:7:45, parent:work@gen_test9
        |vpiOperand:
        \_constant: , line:12:42, endln:12:47
      |vpiOperand:
      \_hier_path: (C.z), line:12:50, endln:12:53
        |vpiParent:
        \_operation: , line:12:36, endln:12:53
        |vpiParent:
        \_operation: , line:12:36, endln:12:53
        |vpiParent:
        \_operation: , line:12:36, endln:12:53
        |vpiName:C.z
        |vpiActual:
        \_ref_obj: (C), line:12:50, endln:12:51, parent:C.z
          |vpiParent:
          \_hier_path: (C.z), line:12:50, endln:12:53
          |vpiParent:
          \_hier_path: (C.z), line:12:50, endln:12:53
          |vpiParent:
          \_hier_path: (C.z), line:12:50, endln:12:53
          |vpiName:C
        |vpiActual:
        \_ref_obj: (z), line:12:52, endln:12:53, parent:C.z
          |vpiParent:
          \_hier_path: (C.z), line:12:50, endln:12:53
          |vpiParent:
          \_hier_path: (C.z), line:12:50, endln:12:53
          |vpiParent:
          \_hier_path: (C.z), line:12:50, endln:12:53
          |vpiName:z
          |vpiActual:
          \_logic_net: (work@gen_test9.z), line:10:44, endln:10:45, parent:work@gen_test9
    |vpiLhs:
    \_ref_obj: (work@gen_test9.x), line:12:32, endln:12:33
      |vpiParent:
      \_cont_assign: , line:12:32, endln:12:53, parent:work@gen_test9
      |vpiParent:
      \_cont_assign: , line:12:32, endln:12:53, parent:work@gen_test9
      |vpiParent:
      \_cont_assign: , line:12:32, endln:12:53, parent:work@gen_test9
      |vpiName:x
      |vpiFullName:work@gen_test9.x
      |vpiActual:
      \_logic_net: (work@gen_test9.x), line:5:36, endln:5:37, parent:work@gen_test9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/GenerateBlock/dut.sv | ${SURELOG_DIR}/build/regression/GenerateBlock/roundtrip/dut_000.sv | 12 | 15 | 

