// Seed: 1198777110
module module_0 (
    input logic id_0,
    input wor   id_1
);
  wire id_3;
  logic id_4, id_5 = id_0, id_6, id_7;
  localparam id_8 = -1;
  assign id_5 = 1'b0;
  wire id_9;
  assign module_1.type_1 = 0;
  always $display;
  wor id_10;
  wand id_11, id_12;
  id_13();
  initial id_6 <= 1;
  assign id_10 = id_1;
  logic id_14, id_15, id_16, id_17;
  wire id_18 = id_8, id_19;
  id_20 :
  assert property (@(*) "") id_17 = id_7;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    output wand id_2,
    input logic id_3,
    input tri1 id_4,
    output tri id_5,
    input wand id_6,
    input tri1 id_7,
    input tri1 id_8,
    output wire id_9,
    input wire id_10,
    input tri0 id_11,
    input tri id_12,
    input tri id_13,
    input uwire id_14,
    output wor id_15,
    input tri id_16,
    input supply0 id_17,
    id_34,
    output uwire id_18,
    output supply0 id_19,
    input uwire id_20,
    input wor id_21,
    input uwire id_22,
    input uwire id_23,
    input supply0 id_24,
    input uwire id_25,
    input supply0 id_26,
    input wire id_27,
    input tri1 id_28,
    input wor id_29,
    input tri1 id_30,
    output supply0 id_31,
    output logic id_32
);
  wire id_35;
  always begin : LABEL_0
    id_32 <= id_3;
  end
  wand id_36, id_37;
  wire id_38, id_39, id_40;
  module_0 modCall_1 (
      id_3,
      id_14
  );
  assign id_1 = 1'h0;
  integer id_41;
  wire id_42;
  assign id_18 = 1;
  assign id_37 = -1'b0;
  wire id_43;
endmodule
