// Seed: 2036715473
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wand id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire [1 : -1] id_5 = id_2;
  localparam id_6 = -1'b0;
  parameter id_7 = -1;
  assign id_4 = id_6['b0] | -1 | id_6 == id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd26,
    parameter id_7 = 32'd95
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output wire id_2;
  inout wire id_1;
  logic [1  <=  id_3 : 1] \id_4 ;
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_2,
      \id_4 ,
      id_5,
      id_2
  );
  wire id_6;
  wire _id_7;
  wire [id_7 : 1  |  id_7] id_8;
  id_9 :
  assert property (@(posedge -1) 1)
  else $clog2(38);
  ;
endmodule
