<profile>

<section name = "Vitis HLS Report for 'write_r'" level="0">
<item name = "Date">Fri Dec  9 11:05:13 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">v10</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.000 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13, 1966, 65.000 ns, 9.830 us, 13, 1966, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_write_Pipeline_VITIS_LOOP_273_2_fu_160">write_Pipeline_VITIS_LOOP_273_2, 6, 60, 30.000 ns, 0.300 us, 6, 60, no</column>
<column name="grp_write_Pipeline_VITIS_LOOP_286_5_fu_173">write_Pipeline_VITIS_LOOP_286_5, 6, 60, 30.000 ns, 0.300 us, 6, 60, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_270_1">0, 966, 2 ~ 69, -, -, 0 ~ 14, no</column>
<column name="- VITIS_LOOP_283_4">0, 966, 2 ~ 69, -, -, 0 ~ 14, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 454, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 860, 967, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 712, -</column>
<column name="Register">-, -, 574, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="udiv_16ns_8ns_16_20_seq_1_U402">udiv_16ns_8ns_16_20_seq_1, 0, 0, 202, 92, 0</column>
<column name="udiv_8ns_8ns_8_12_seq_1_U401">udiv_8ns_8ns_8_12_seq_1, 0, 0, 106, 41, 0</column>
<column name="grp_write_Pipeline_VITIS_LOOP_273_2_fu_160">write_Pipeline_VITIS_LOOP_273_2, 0, 0, 276, 417, 0</column>
<column name="grp_write_Pipeline_VITIS_LOOP_286_5_fu_173">write_Pipeline_VITIS_LOOP_286_5, 0, 0, 276, 417, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln270_1_fu_245_p2">+, 0, 0, 69, 62, 1</column>
<column name="add_ln270_2_fu_273_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln270_fu_219_p2">+, 0, 0, 24, 17, 2</column>
<column name="add_ln273_1_fu_251_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln273_fu_303_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln280_fu_318_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln283_fu_377_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln286_fu_407_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln293_1_fu_422_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln293_fu_336_p2">+, 0, 0, 37, 30, 1</column>
<column name="ap_block_state42">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i577_fu_209_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln1027_1_fu_268_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln1027_2_fu_372_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln1027_fu_190_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">232, 52, 1, 52</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="buffer1_0_address0">14, 3, 13, 39</column>
<column name="buffer1_0_address1">14, 3, 13, 39</column>
<column name="buffer1_0_ce0">14, 3, 1, 3</column>
<column name="buffer1_0_ce1">14, 3, 1, 3</column>
<column name="buffer1_1_address0">14, 3, 13, 39</column>
<column name="buffer1_1_address1">14, 3, 13, 39</column>
<column name="buffer1_1_ce0">14, 3, 1, 3</column>
<column name="buffer1_1_ce1">14, 3, 1, 3</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="layer2_reg_2_blk_n">9, 2, 1, 2</column>
<column name="m_axi_gmem_AWADDR">26, 5, 64, 320</column>
<column name="m_axi_gmem_AWBURST">14, 3, 2, 6</column>
<column name="m_axi_gmem_AWCACHE">14, 3, 4, 12</column>
<column name="m_axi_gmem_AWID">14, 3, 1, 3</column>
<column name="m_axi_gmem_AWLEN">20, 4, 32, 128</column>
<column name="m_axi_gmem_AWLOCK">14, 3, 2, 6</column>
<column name="m_axi_gmem_AWPROT">14, 3, 3, 9</column>
<column name="m_axi_gmem_AWQOS">14, 3, 4, 12</column>
<column name="m_axi_gmem_AWREGION">14, 3, 4, 12</column>
<column name="m_axi_gmem_AWSIZE">14, 3, 3, 9</column>
<column name="m_axi_gmem_AWUSER">14, 3, 1, 3</column>
<column name="m_axi_gmem_AWVALID">20, 4, 1, 4</column>
<column name="m_axi_gmem_BREADY">20, 4, 1, 4</column>
<column name="m_axi_gmem_WDATA">14, 3, 128, 384</column>
<column name="m_axi_gmem_WID">14, 3, 1, 3</column>
<column name="m_axi_gmem_WLAST">14, 3, 1, 3</column>
<column name="m_axi_gmem_WSTRB">14, 3, 16, 48</column>
<column name="m_axi_gmem_WUSER">14, 3, 1, 3</column>
<column name="m_axi_gmem_WVALID">14, 3, 1, 3</column>
<column name="out1_blk_n">9, 2, 1, 2</column>
<column name="out2_blk_n">9, 2, 1, 2</column>
<column name="y_1_fu_112">9, 2, 8, 16</column>
<column name="y_fu_108">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln270_1_reg_506">62, 0, 62, 0</column>
<column name="add_ln270_2_reg_522">8, 0, 8, 0</column>
<column name="add_ln283_reg_558">8, 0, 8, 0</column>
<column name="ap_CS_fsm">51, 0, 51, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp_i_i577_reg_495">1, 0, 1, 0</column>
<column name="div_reg_473">8, 0, 8, 0</column>
<column name="grp_write_Pipeline_VITIS_LOOP_273_2_fu_160_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_write_Pipeline_VITIS_LOOP_286_5_fu_173_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1027_reg_479">1, 0, 1, 0</column>
<column name="layer2_reg_2_read_reg_458">16, 0, 16, 0</column>
<column name="out1_read_reg_468">64, 0, 64, 0</column>
<column name="out2_read_reg_463">64, 0, 64, 0</column>
<column name="sext_ln270_2_reg_512">32, 0, 32, 0</column>
<column name="tmp_1_reg_563">6, 0, 13, 7</column>
<column name="tmp_reg_527">6, 0, 13, 7</column>
<column name="trunc_ln1_reg_532">60, 0, 60, 0</column>
<column name="trunc_ln2_reg_568">60, 0, 60, 0</column>
<column name="trunc_ln_reg_499">14, 0, 14, 0</column>
<column name="wr_ptr1">32, 0, 32, 0</column>
<column name="wr_ptr2">32, 0, 32, 0</column>
<column name="y_1_fu_112">8, 0, 8, 0</column>
<column name="y_fu_108">8, 0, 8, 0</column>
<column name="zext_ln293_reg_545">30, 0, 32, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, write, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write, return value</column>
<column name="buffer1_0_address0">out, 13, ap_memory, buffer1_0, array</column>
<column name="buffer1_0_ce0">out, 1, ap_memory, buffer1_0, array</column>
<column name="buffer1_0_q0">in, 16, ap_memory, buffer1_0, array</column>
<column name="buffer1_0_address1">out, 13, ap_memory, buffer1_0, array</column>
<column name="buffer1_0_ce1">out, 1, ap_memory, buffer1_0, array</column>
<column name="buffer1_0_q1">in, 16, ap_memory, buffer1_0, array</column>
<column name="buffer1_1_address0">out, 13, ap_memory, buffer1_1, array</column>
<column name="buffer1_1_ce0">out, 1, ap_memory, buffer1_1, array</column>
<column name="buffer1_1_q0">in, 16, ap_memory, buffer1_1, array</column>
<column name="buffer1_1_address1">out, 13, ap_memory, buffer1_1, array</column>
<column name="buffer1_1_ce1">out, 1, ap_memory, buffer1_1, array</column>
<column name="buffer1_1_q1">in, 16, ap_memory, buffer1_1, array</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 16, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="out1_dout">in, 64, ap_fifo, out1, pointer</column>
<column name="out1_num_data_valid">in, 3, ap_fifo, out1, pointer</column>
<column name="out1_fifo_cap">in, 3, ap_fifo, out1, pointer</column>
<column name="out1_empty_n">in, 1, ap_fifo, out1, pointer</column>
<column name="out1_read">out, 1, ap_fifo, out1, pointer</column>
<column name="out2_dout">in, 64, ap_fifo, out2, pointer</column>
<column name="out2_num_data_valid">in, 3, ap_fifo, out2, pointer</column>
<column name="out2_fifo_cap">in, 3, ap_fifo, out2, pointer</column>
<column name="out2_empty_n">in, 1, ap_fifo, out2, pointer</column>
<column name="out2_read">out, 1, ap_fifo, out2, pointer</column>
<column name="p_read">in, 8, ap_none, p_read, scalar</column>
<column name="layer2_reg_2_dout">in, 16, ap_fifo, layer2_reg_2, pointer</column>
<column name="layer2_reg_2_num_data_valid">in, 3, ap_fifo, layer2_reg_2, pointer</column>
<column name="layer2_reg_2_fifo_cap">in, 3, ap_fifo, layer2_reg_2, pointer</column>
<column name="layer2_reg_2_empty_n">in, 1, ap_fifo, layer2_reg_2, pointer</column>
<column name="layer2_reg_2_read">out, 1, ap_fifo, layer2_reg_2, pointer</column>
<column name="p_read1">in, 8, ap_none, p_read1, scalar</column>
</table>
</item>
</section>
</profile>
