INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_linear
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC_tb
