{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1456862129074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456862129075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  1 14:55:28 2016 " "Processing started: Tue Mar  1 14:55:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456862129075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862129075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tmc_firmware -c tmc_firmware " "Command: quartus_map --read_settings_files=on --write_settings_files=off tmc_firmware -c tmc_firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862129075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1456862129737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negedge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file negedge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 negedge_detector " "Found entity 1: negedge_detector" {  } { { "negedge_detector.v" "" { Text "/home/tyler/epds/tmc_firmware/negedge_detector.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.v 1 1 " "Found 1 design units, including 1 entities, in source file sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.v" "" { Text "/home/tyler/epds/tmc_firmware/sync.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posedge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file posedge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 posedge_detector " "Found entity 1: posedge_detector" {  } { { "posedge_detector.v" "" { Text "/home/tyler/epds/tmc_firmware/posedge_detector.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_des.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232_des.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_des " "Found entity 1: rs232_des" {  } { { "rs232_des.v" "" { Text "/home/tyler/epds/tmc_firmware/rs232_des.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/tmc_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/tmc_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2 " "Found entity 1: tmc_nios2" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "tmc_nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "tmc_nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_irq_mapper " "Found entity 1: tmc_nios2_irq_mapper" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_irq_mapper.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0 " "Found entity 1: tmc_nios2_mm_interconnect_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: tmc_nios2_mm_interconnect_0_avalon_st_adapter" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143234 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: tmc_nios2_mm_interconnect_0_rsp_mux_001" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_rsp_mux " "Found entity 1: tmc_nios2_mm_interconnect_0_rsp_mux" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_rsp_demux_004 " "Found entity 1: tmc_nios2_mm_interconnect_0_rsp_demux_004" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_rsp_demux " "Found entity 1: tmc_nios2_mm_interconnect_0_rsp_demux" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_cmd_mux_004 " "Found entity 1: tmc_nios2_mm_interconnect_0_cmd_mux_004" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_cmd_mux " "Found entity 1: tmc_nios2_mm_interconnect_0_cmd_mux" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: tmc_nios2_mm_interconnect_0_cmd_demux_001" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_cmd_demux " "Found entity 1: tmc_nios2_mm_interconnect_0_cmd_demux" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tmc_nios2_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_006.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456862143242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tmc_nios2_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_006.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456862143242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_router_006_default_decode " "Found entity 1: tmc_nios2_mm_interconnect_0_router_006_default_decode" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_006.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143242 ""} { "Info" "ISGN_ENTITY_NAME" "2 tmc_nios2_mm_interconnect_0_router_006 " "Found entity 2: tmc_nios2_mm_interconnect_0_router_006" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_006.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tmc_nios2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456862143243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tmc_nios2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456862143243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_router_002_default_decode " "Found entity 1: tmc_nios2_mm_interconnect_0_router_002_default_decode" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143243 ""} { "Info" "ISGN_ENTITY_NAME" "2 tmc_nios2_mm_interconnect_0_router_002 " "Found entity 2: tmc_nios2_mm_interconnect_0_router_002" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tmc_nios2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456862143244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tmc_nios2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456862143244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_router_001_default_decode " "Found entity 1: tmc_nios2_mm_interconnect_0_router_001_default_decode" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143244 ""} { "Info" "ISGN_ENTITY_NAME" "2 tmc_nios2_mm_interconnect_0_router_001 " "Found entity 2: tmc_nios2_mm_interconnect_0_router_001" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tmc_nios2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456862143245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tmc_nios2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1456862143245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_router_default_decode " "Found entity 1: tmc_nios2_mm_interconnect_0_router_default_decode" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143246 ""} { "Info" "ISGN_ENTITY_NAME" "2 tmc_nios2_mm_interconnect_0_router " "Found entity 2: tmc_nios2_mm_interconnect_0_router" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "tmc_nios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_uart_0_tx " "Found entity 1: tmc_nios2_uart_0_tx" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143260 ""} { "Info" "ISGN_ENTITY_NAME" "2 tmc_nios2_uart_0_rx_stimulus_source " "Found entity 2: tmc_nios2_uart_0_rx_stimulus_source" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143260 ""} { "Info" "ISGN_ENTITY_NAME" "3 tmc_nios2_uart_0_rx " "Found entity 3: tmc_nios2_uart_0_rx" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143260 ""} { "Info" "ISGN_ENTITY_NAME" "4 tmc_nios2_uart_0_regs " "Found entity 4: tmc_nios2_uart_0_regs" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143260 ""} { "Info" "ISGN_ENTITY_NAME" "5 tmc_nios2_uart_0 " "Found entity 5: tmc_nios2_uart_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_timer_0 " "Found entity 1: tmc_nios2_timer_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_timer_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_sysid_qsys_0 " "Found entity 1: tmc_nios2_sysid_qsys_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_sysid_qsys_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_spi_0 " "Found entity 1: tmc_nios2_spi_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_rx_fifo_read.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_rx_fifo_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_rx_fifo_read " "Found entity 1: tmc_nios2_rx_fifo_read" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_rx_fifo_read.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_rx_fifo_read.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_rx_fifo_empty.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_rx_fifo_empty.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_rx_fifo_empty " "Found entity 1: tmc_nios2_rx_fifo_empty" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_rx_fifo_empty.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_rx_fifo_empty.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_pio_1 " "Found entity 1: tmc_nios2_pio_1" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_pio_1.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_pio_0 " "Found entity 1: tmc_nios2_pio_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_pio_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_onchip_memory2_0 " "Found entity 1: tmc_nios2_onchip_memory2_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_onchip_memory2_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143267 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143267 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143267 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143267 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143267 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143267 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "tmc_nios2/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_nios2_gen2_0 " "Found entity 1: tmc_nios2_nios2_gen2_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "2 tmc_nios2_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: tmc_nios2_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "3 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "4 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "5 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "6 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "7 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "8 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "9 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "10 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "11 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "12 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "13 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "14 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "15 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "16 tmc_nios2_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: tmc_nios2_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "17 tmc_nios2_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: tmc_nios2_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "18 tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "19 tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "20 tmc_nios2_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: tmc_nios2_nios2_gen2_0_cpu_nios2_oci" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""} { "Info" "ISGN_ENTITY_NAME" "21 tmc_nios2_nios2_gen2_0_cpu " "Found entity 21: tmc_nios2_nios2_gen2_0_cpu" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_nios2_gen2_0_cpu_test_bench " "Found entity 1: tmc_nios2_nios2_gen2_0_cpu_test_bench" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_jtag_uart_0_sim_scfifo_w " "Found entity 1: tmc_nios2_jtag_uart_0_sim_scfifo_w" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143319 ""} { "Info" "ISGN_ENTITY_NAME" "2 tmc_nios2_jtag_uart_0_scfifo_w " "Found entity 2: tmc_nios2_jtag_uart_0_scfifo_w" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143319 ""} { "Info" "ISGN_ENTITY_NAME" "3 tmc_nios2_jtag_uart_0_sim_scfifo_r " "Found entity 3: tmc_nios2_jtag_uart_0_sim_scfifo_r" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143319 ""} { "Info" "ISGN_ENTITY_NAME" "4 tmc_nios2_jtag_uart_0_scfifo_r " "Found entity 4: tmc_nios2_jtag_uart_0_scfifo_r" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143319 ""} { "Info" "ISGN_ENTITY_NAME" "5 tmc_nios2_jtag_uart_0 " "Found entity 5: tmc_nios2_jtag_uart_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "tmc_nios2/synthesis/submodules/i2c_opencores.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file tmc_nios2/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_firmware_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_firmware_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_firmware_top " "Found entity 1: tmc_firmware_top" {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_ind.v 1 1 " "Found 1 design units, including 1 entities, in source file config_ind.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_ind " "Found entity 1: config_ind" {  } { { "config_ind.v" "" { Text "/home/tyler/epds/tmc_firmware/config_ind.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_pll " "Found entity 1: tmc_pll" {  } { { "tmc_pll.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_1024_8.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_1024_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1024_8 " "Found entity 1: fifo_1024_8" {  } { { "fifo_1024_8.v" "" { Text "/home/tyler/epds/tmc_firmware/fifo_1024_8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tmc_firmware_top " "Elaborating entity \"tmc_firmware_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1456862143445 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rts_n tmc_firmware_top.v(66) " "Output port \"rts_n\" at tmc_firmware_top.v(66) has no driver" {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456862143450 "|tmc_firmware_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_pll tmc_pll:TMC_PLL0 " "Elaborating entity \"tmc_pll\" for hierarchy \"tmc_pll:TMC_PLL0\"" {  } { { "tmc_firmware_top.v" "TMC_PLL0" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll tmc_pll:TMC_PLL0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"tmc_pll:TMC_PLL0\|altpll:altpll_component\"" {  } { { "tmc_pll.v" "altpll_component" { Text "/home/tyler/epds/tmc_firmware/tmc_pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tmc_pll:TMC_PLL0\|altpll:altpll_component " "Elaborated megafunction instantiation \"tmc_pll:TMC_PLL0\|altpll:altpll_component\"" {  } { { "tmc_pll.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tmc_pll:TMC_PLL0\|altpll:altpll_component " "Instantiated megafunction \"tmc_pll:TMC_PLL0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=tmc_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=tmc_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143541 ""}  } { { "tmc_pll.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456862143541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tmc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/tmc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_pll_altpll " "Found entity 1: tmc_pll_altpll" {  } { { "db/tmc_pll_altpll.v" "" { Text "/home/tyler/epds/tmc_firmware/db/tmc_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_pll_altpll tmc_pll:TMC_PLL0\|altpll:altpll_component\|tmc_pll_altpll:auto_generated " "Elaborating entity \"tmc_pll_altpll\" for hierarchy \"tmc_pll:TMC_PLL0\|altpll:altpll_component\|tmc_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_ind config_ind:CONFIG_IND0 " "Elaborating entity \"config_ind\" for hierarchy \"config_ind:CONFIG_IND0\"" {  } { { "tmc_firmware_top.v" "CONFIG_IND0" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2 tmc_nios2:u0 " "Elaborating entity \"tmc_nios2\" for hierarchy \"tmc_nios2:u0\"" {  } { { "tmc_firmware_top.v" "u0" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores tmc_nios2:u0\|i2c_opencores:i2c_opencores_0 " "Elaborating entity \"i2c_opencores\" for hierarchy \"tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "i2c_opencores_0" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\"" {  } { { "tmc_nios2/synthesis/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143669 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1456862143671 "|tmc_firmware_top|tmc_nios2:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_jtag_uart_0 tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"tmc_nios2_jtag_uart_0\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "jtag_uart_0" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_jtag_uart_0_scfifo_w tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w " "Elaborating entity \"tmc_nios2_jtag_uart_0_scfifo_w\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "the_tmc_nios2_jtag_uart_0_scfifo_w" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "wfifo" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862143882 ""}  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456862143882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "/home/tyler/epds/tmc_firmware/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "/home/tyler/epds/tmc_firmware/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862143976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862143976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/tyler/epds/tmc_firmware/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862143977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862144021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862144021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "/home/tyler/epds/tmc_firmware/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862144070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862144070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_w:the_tmc_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "/home/tyler/epds/tmc_firmware/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_jtag_uart_0_scfifo_r tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_r:the_tmc_nios2_jtag_uart_0_scfifo_r " "Elaborating entity \"tmc_nios2_jtag_uart_0_scfifo_r\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|tmc_nios2_jtag_uart_0_scfifo_r:the_tmc_nios2_jtag_uart_0_scfifo_r\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "the_tmc_nios2_jtag_uart_0_scfifo_r" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "tmc_nios2_jtag_uart_0_alt_jtag_atlantic" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144327 ""}  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456862144327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144727 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"tmc_nios2:u0\|tmc_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tmc_nios2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0 tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"tmc_nios2_nios2_gen2_0\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "nios2_gen2_0" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0.v" "cpu" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_test_bench tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_test_bench:the_tmc_nios2_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_test_bench\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_test_bench:the_tmc_nios2_nios2_gen2_0_cpu_test_bench\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_test_bench" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module:tmc_nios2_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module:tmc_nios2_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "tmc_nios2_nios2_gen2_0_cpu_register_bank_a" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module:tmc_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module:tmc_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module:tmc_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module:tmc_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module:tmc_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module:tmc_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862144909 ""}  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456862144909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862144954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862144954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module:tmc_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module:tmc_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_register_bank_b_module tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_register_bank_b_module:tmc_nios2_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_register_bank_b_module:tmc_nios2_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "tmc_nios2_nios2_gen2_0_cpu_register_bank_b" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862144988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145025 ""}  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456862145025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci_break tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_break:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_break:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci_itrace tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_itrace:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_itrace:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci_td_mode tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_td_mode:tmc_nios2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_td_mode:tmc_nios2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci_pib tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_pib:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_pib:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_oci_im tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_im:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci_im:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_avalon_reg tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_avalon_reg:the_tmc_nios2_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_avalon_reg:the_tmc_nios2_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem\|tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem\|tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem\|tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem\|tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem\|tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem\|tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem\|tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem\|tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145206 ""}  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456862145206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk21 " "Found entity 1: altsyncram_qk21" {  } { { "db/altsyncram_qk21.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/altsyncram_qk21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862145256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862145256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qk21 tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem\|tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated " "Elaborating entity \"altsyncram_qk21\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem\|tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145321 ""}  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456862145321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145322 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_nios2_gen2_0:nios2_gen2_0\|tmc_nios2_nios2_gen2_0_cpu:cpu\|tmc_nios2_nios2_gen2_0_cpu_nios2_oci:the_tmc_nios2_nios2_gen2_0_cpu_nios2_oci\|tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tmc_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "onchip_flash_0" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145459 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(215) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(215): object \"read_count\" assigned a value but never read" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1456862145462 "|tmc_firmware_top|tmc_nios2:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 542 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145523 ""}  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 542 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456862145523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145536 ""}  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456862145536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_onchip_memory2_0 tmc_nios2:u0\|tmc_nios2_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"tmc_nios2_onchip_memory2_0\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_onchip_memory2_0:onchip_memory2_0\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "onchip_memory2_0" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tmc_nios2:u0\|tmc_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_onchip_memory2_0.v" "the_altsyncram" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_onchip_memory2_0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tmc_nios2:u0\|tmc_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"tmc_nios2:u0\|tmc_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_onchip_memory2_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_onchip_memory2_0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tmc_nios2:u0\|tmc_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"tmc_nios2:u0\|tmc_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862145610 ""}  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_onchip_memory2_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_onchip_memory2_0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456862145610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jj81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jj81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jj81 " "Found entity 1: altsyncram_jj81" {  } { { "db/altsyncram_jj81.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/altsyncram_jj81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862145662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862145662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jj81 tmc_nios2:u0\|tmc_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jj81:auto_generated " "Elaborating entity \"altsyncram_jj81\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jj81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_pio_0 tmc_nios2:u0\|tmc_nios2_pio_0:pio_0 " "Elaborating entity \"tmc_nios2_pio_0\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_pio_0:pio_0\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "pio_0" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_pio_1 tmc_nios2:u0\|tmc_nios2_pio_1:pio_1 " "Elaborating entity \"tmc_nios2_pio_1\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_pio_1:pio_1\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "pio_1" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_rx_fifo_empty tmc_nios2:u0\|tmc_nios2_rx_fifo_empty:rx_fifo_empty " "Elaborating entity \"tmc_nios2_rx_fifo_empty\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_rx_fifo_empty:rx_fifo_empty\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "rx_fifo_empty" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_rx_fifo_read tmc_nios2:u0\|tmc_nios2_rx_fifo_read:rx_fifo_read " "Elaborating entity \"tmc_nios2_rx_fifo_read\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_rx_fifo_read:rx_fifo_read\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "rx_fifo_read" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_spi_0 tmc_nios2:u0\|tmc_nios2_spi_0:spi_0 " "Elaborating entity \"tmc_nios2_spi_0\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_spi_0:spi_0\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "spi_0" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_sysid_qsys_0 tmc_nios2:u0\|tmc_nios2_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"tmc_nios2_sysid_qsys_0\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_sysid_qsys_0:sysid_qsys_0\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "sysid_qsys_0" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_timer_0 tmc_nios2:u0\|tmc_nios2_timer_0:timer_0 " "Elaborating entity \"tmc_nios2_timer_0\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_timer_0:timer_0\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "timer_0" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_uart_0 tmc_nios2:u0\|tmc_nios2_uart_0:uart_0 " "Elaborating entity \"tmc_nios2_uart_0\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_uart_0:uart_0\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "uart_0" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_uart_0_tx tmc_nios2:u0\|tmc_nios2_uart_0:uart_0\|tmc_nios2_uart_0_tx:the_tmc_nios2_uart_0_tx " "Elaborating entity \"tmc_nios2_uart_0_tx\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_uart_0:uart_0\|tmc_nios2_uart_0_tx:the_tmc_nios2_uart_0_tx\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "the_tmc_nios2_uart_0_tx" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_uart_0_rx tmc_nios2:u0\|tmc_nios2_uart_0:uart_0\|tmc_nios2_uart_0_rx:the_tmc_nios2_uart_0_rx " "Elaborating entity \"tmc_nios2_uart_0_rx\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_uart_0:uart_0\|tmc_nios2_uart_0_rx:the_tmc_nios2_uart_0_rx\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "the_tmc_nios2_uart_0_rx" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_uart_0_rx_stimulus_source tmc_nios2:u0\|tmc_nios2_uart_0:uart_0\|tmc_nios2_uart_0_rx:the_tmc_nios2_uart_0_rx\|tmc_nios2_uart_0_rx_stimulus_source:the_tmc_nios2_uart_0_rx_stimulus_source " "Elaborating entity \"tmc_nios2_uart_0_rx_stimulus_source\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_uart_0:uart_0\|tmc_nios2_uart_0_rx:the_tmc_nios2_uart_0_rx\|tmc_nios2_uart_0_rx_stimulus_source:the_tmc_nios2_uart_0_rx_stimulus_source\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "the_tmc_nios2_uart_0_rx_stimulus_source" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_uart_0_regs tmc_nios2:u0\|tmc_nios2_uart_0:uart_0\|tmc_nios2_uart_0_regs:the_tmc_nios2_uart_0_regs " "Elaborating entity \"tmc_nios2_uart_0_regs\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_uart_0:uart_0\|tmc_nios2_uart_0_regs:the_tmc_nios2_uart_0_regs\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "the_tmc_nios2_uart_0_regs" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0 tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"tmc_nios2_mm_interconnect_0\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "mm_interconnect_0" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862145788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "i2c_opencores_0_avalon_slave_0_translator" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "onchip_flash_0_data_translator" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "uart_0_s1_translator" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 2291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 2375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 2416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "onchip_flash_0_data_agent" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 2875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_router tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router:router " "Elaborating entity \"tmc_nios2_mm_interconnect_0_router\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router:router\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "router" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 4182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_router_default_decode tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router:router\|tmc_nios2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"tmc_nios2_mm_interconnect_0_router_default_decode\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router:router\|tmc_nios2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_router_001 tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"tmc_nios2_mm_interconnect_0_router_001\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router_001:router_001\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "router_001" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 4198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_router_001_default_decode tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router_001:router_001\|tmc_nios2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"tmc_nios2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router_001:router_001\|tmc_nios2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_router_002 tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"tmc_nios2_mm_interconnect_0_router_002\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router_002:router_002\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "router_002" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 4214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_router_002_default_decode tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router_002:router_002\|tmc_nios2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"tmc_nios2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router_002:router_002\|tmc_nios2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_router_006 tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"tmc_nios2_mm_interconnect_0_router_006\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router_006:router_006\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "router_006" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 4278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_router_006_default_decode tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router_006:router_006\|tmc_nios2_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"tmc_nios2_mm_interconnect_0_router_006_default_decode\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_router_006:router_006\|tmc_nios2_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_cmd_demux tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"tmc_nios2_mm_interconnect_0_cmd_demux\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "cmd_demux" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 4539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_cmd_demux_001 tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"tmc_nios2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 4568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_cmd_mux tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"tmc_nios2_mm_interconnect_0_cmd_mux\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "cmd_mux" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 4585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_cmd_mux_004 tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"tmc_nios2_mm_interconnect_0_cmd_mux_004\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "cmd_mux_004" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 4659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_rsp_demux tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"tmc_nios2_mm_interconnect_0_rsp_demux\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "rsp_demux" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 4858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_rsp_demux_004 tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"tmc_nios2_mm_interconnect_0_rsp_demux_004\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "rsp_demux_004" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_rsp_mux tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"tmc_nios2_mm_interconnect_0_rsp_mux\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "rsp_mux" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 5215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_rsp_mux_001 tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"tmc_nios2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 5244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_avalon_st_adapter tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"tmc_nios2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 5273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|tmc_nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862146997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmc_nios2_irq_mapper tmc_nios2:u0\|tmc_nios2_irq_mapper:irq_mapper " "Elaborating entity \"tmc_nios2_irq_mapper\" for hierarchy \"tmc_nios2:u0\|tmc_nios2_irq_mapper:irq_mapper\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "irq_mapper" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller tmc_nios2:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"tmc_nios2:u0\|altera_reset_controller:rst_controller\"" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "rst_controller" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer tmc_nios2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"tmc_nios2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "tmc_nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer tmc_nios2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"tmc_nios2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "tmc_nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_des rs232_des:RS232_DES0 " "Elaborating entity \"rs232_des\" for hierarchy \"rs232_des:RS232_DES0\"" {  } { { "tmc_firmware_top.v" "RS232_DES0" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync rs232_des:RS232_DES0\|sync:SYNC0 " "Elaborating entity \"sync\" for hierarchy \"rs232_des:RS232_DES0\|sync:SYNC0\"" {  } { { "rs232_des.v" "SYNC0" { Text "/home/tyler/epds/tmc_firmware/rs232_des.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negedge_detector rs232_des:RS232_DES0\|negedge_detector:NEDGE0 " "Elaborating entity \"negedge_detector\" for hierarchy \"rs232_des:RS232_DES0\|negedge_detector:NEDGE0\"" {  } { { "rs232_des.v" "NEDGE0" { Text "/home/tyler/epds/tmc_firmware/rs232_des.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posedge_detector posedge_detector:PEDGE_0 " "Elaborating entity \"posedge_detector\" for hierarchy \"posedge_detector:PEDGE_0\"" {  } { { "tmc_firmware_top.v" "PEDGE_0" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1024_8 fifo_1024_8:FIFO_1024_8_0 " "Elaborating entity \"fifo_1024_8\" for hierarchy \"fifo_1024_8:FIFO_1024_8_0\"" {  } { { "tmc_firmware_top.v" "FIFO_1024_8_0" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\"" {  } { { "fifo_1024_8.v" "scfifo_component" { Text "/home/tyler/epds/tmc_firmware/fifo_1024_8.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\"" {  } { { "fifo_1024_8.v" "" { Text "/home/tyler/epds/tmc_firmware/fifo_1024_8.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component " "Instantiated megafunction \"fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862147263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862147263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862147263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862147263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862147263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862147263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862147263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862147263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862147263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456862147263 ""}  } { { "fifo_1024_8.v" "" { Text "/home/tyler/epds/tmc_firmware/fifo_1024_8.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456862147263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dp11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dp11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dp11 " "Found entity 1: scfifo_dp11" {  } { { "db/scfifo_dp11.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/scfifo_dp11.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862147300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862147300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dp11 fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\|scfifo_dp11:auto_generated " "Elaborating entity \"scfifo_dp11\" for hierarchy \"fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\|scfifo_dp11:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kv11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_kv11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kv11 " "Found entity 1: a_dpfifo_kv11" {  } { { "db/a_dpfifo_kv11.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/a_dpfifo_kv11.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862147304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862147304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kv11 fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\|scfifo_dp11:auto_generated\|a_dpfifo_kv11:dpfifo " "Elaborating entity \"a_dpfifo_kv11\" for hierarchy \"fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\|scfifo_dp11:auto_generated\|a_dpfifo_kv11:dpfifo\"" {  } { { "db/scfifo_dp11.tdf" "dpfifo" { Text "/home/tyler/epds/tmc_firmware/db/scfifo_dp11.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_t7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_t7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_t7e " "Found entity 1: a_fefifo_t7e" {  } { { "db/a_fefifo_t7e.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/a_fefifo_t7e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862147310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862147310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_t7e fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\|scfifo_dp11:auto_generated\|a_dpfifo_kv11:dpfifo\|a_fefifo_t7e:fifo_state " "Elaborating entity \"a_fefifo_t7e\" for hierarchy \"fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\|scfifo_dp11:auto_generated\|a_dpfifo_kv11:dpfifo\|a_fefifo_t7e:fifo_state\"" {  } { { "db/a_dpfifo_kv11.tdf" "fifo_state" { Text "/home/tyler/epds/tmc_firmware/db/a_dpfifo_kv11.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_637.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_637.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_637 " "Found entity 1: cntr_637" {  } { { "db/cntr_637.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/cntr_637.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862147358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862147358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_637 fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\|scfifo_dp11:auto_generated\|a_dpfifo_kv11:dpfifo\|a_fefifo_t7e:fifo_state\|cntr_637:count_usedw " "Elaborating entity \"cntr_637\" for hierarchy \"fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\|scfifo_dp11:auto_generated\|a_dpfifo_kv11:dpfifo\|a_fefifo_t7e:fifo_state\|cntr_637:count_usedw\"" {  } { { "db/a_fefifo_t7e.tdf" "count_usedw" { Text "/home/tyler/epds/tmc_firmware/db/a_fefifo_t7e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_avl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_avl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_avl1 " "Found entity 1: altsyncram_avl1" {  } { { "db/altsyncram_avl1.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/altsyncram_avl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862147403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862147403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_avl1 fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\|scfifo_dp11:auto_generated\|a_dpfifo_kv11:dpfifo\|altsyncram_avl1:FIFOram " "Elaborating entity \"altsyncram_avl1\" for hierarchy \"fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\|scfifo_dp11:auto_generated\|a_dpfifo_kv11:dpfifo\|altsyncram_avl1:FIFOram\"" {  } { { "db/a_dpfifo_kv11.tdf" "FIFOram" { Text "/home/tyler/epds/tmc_firmware/db/a_dpfifo_kv11.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q2b " "Found entity 1: cntr_q2b" {  } { { "db/cntr_q2b.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/cntr_q2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862147454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862147454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q2b fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\|scfifo_dp11:auto_generated\|a_dpfifo_kv11:dpfifo\|cntr_q2b:rd_ptr_count " "Elaborating entity \"cntr_q2b\" for hierarchy \"fifo_1024_8:FIFO_1024_8_0\|scfifo:scfifo_component\|scfifo_dp11:auto_generated\|a_dpfifo_kv11:dpfifo\|cntr_q2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_kv11.tdf" "rd_ptr_count" { Text "/home/tyler/epds/tmc_firmware/db/a_dpfifo_kv11.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862147456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_q5p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_q5p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_q5p " "Found entity 1: sld_ela_trigger_q5p" {  } { { "db/sld_ela_trigger_q5p.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/sld_ela_trigger_q5p.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862150049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862150049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_tmc_firmware_auto_signaltap_0_1_5729.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_tmc_firmware_auto_signaltap_0_1_5729.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_tmc_firmware_auto_signaltap_0_1_5729 " "Found entity 1: sld_reserved_tmc_firmware_auto_signaltap_0_1_5729" {  } { { "db/sld_reserved_tmc_firmware_auto_signaltap_0_1_5729.v" "" { Text "/home/tyler/epds/tmc_firmware/db/sld_reserved_tmc_firmware_auto_signaltap_0_1_5729.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862150104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862150104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0914.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0914.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0914 " "Found entity 1: altsyncram_0914" {  } { { "db/altsyncram_0914.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/altsyncram_0914.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862150537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862150537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/mux_i7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862150656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862150656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862150711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862150711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rh " "Found entity 1: cntr_3rh" {  } { { "db/cntr_3rh.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/cntr_3rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862150794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862150794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/cmpr_grb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862150835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862150835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/cntr_8hi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862150897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862150897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/cntr_4rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862150973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862150973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862151032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862151032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "/home/tyler/epds/tmc_firmware/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862151081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862151081 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862151235 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1456862151406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.03.01.14:55:56 Progress: Loading sldffa19525/alt_sld_fab_wrapper_hw.tcl " "2016.03.01.14:55:56 Progress: Loading sldffa19525/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862156821 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862159135 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862159356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862160054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862160091 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862160135 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862160211 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862160213 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862160214 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1456862168359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffa19525/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffa19525/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldffa19525/alt_sld_fab.v" "" { Text "/home/tyler/epds/tmc_firmware/db/ip/sldffa19525/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862168500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862168500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/tyler/epds/tmc_firmware/db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862168561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862168561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/tyler/epds/tmc_firmware/db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862168563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862168563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/tyler/epds/tmc_firmware/db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862168582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862168582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tyler/epds/tmc_firmware/db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862168629 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tyler/epds/tmc_firmware/db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862168629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862168629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/tyler/epds/tmc_firmware/db/ip/sldffa19525/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456862168659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862168659 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1456862173193 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scl_pad_io " "Inserted always-enabled tri-state buffer between \"scl_pad_io\" and its non-tri-state driver." {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 71 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1456862173332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sda_pad_io " "Inserted always-enabled tri-state buffer between \"sda_pad_io\" and its non-tri-state driver." {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1456862173332 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1456862173332 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|scl_pad_io tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL " "Converted the fanout from the open-drain buffer \"tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|scl_pad_io\" to the node \"tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL\" into a wire" {  } { { "tmc_nios2/synthesis/submodules/i2c_opencores.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_opencores.v" 30 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1456862173346 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|sda_pad_io tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSDA " "Converted the fanout from the open-drain buffer \"tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|sda_pad_io\" to the node \"tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSDA\" into a wire" {  } { { "tmc_nios2/synthesis/submodules/i2c_opencores.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_opencores.v" 31 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1456862173346 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1456862173346 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 44 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 3025 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 4022 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v" 353 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v" 243 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v" 131 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 60 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 348 -1 0 } } { "tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v" 253 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 3644 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 393 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 42 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2252 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "tmc_nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 43 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_timer_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_timer_0.v" 175 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_timer_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_timer_0.v" 166 -1 0 } } { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 693 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1456862173369 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1456862173369 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "scl_pad_io~synth " "Node \"scl_pad_io~synth\"" {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1456862175248 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sda_pad_io~synth " "Node \"sda_pad_io~synth\"" {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1456862175248 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1456862175248 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rts_n GND " "Pin \"rts_n\" is stuck at GND" {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456862175248 "|tmc_firmware_top|rts_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1456862175248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862175510 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "127 " "127 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1456862177989 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tyler/epds/tmc_firmware/output_files/tmc_firmware.map.smsg " "Generated suppressed messages file /home/tyler/epds/tmc_firmware/output_files/tmc_firmware.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862178402 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 61 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 61 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1456862180974 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "6 " "Attempting to remove 6 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.u0_i2c_opencores_0_scl_pad_i~output " "Removed I/O cell \"pre_syn.bp.u0_i2c_opencores_0_scl_pad_i~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1456862180994 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.u0_i2c_opencores_0_scl_pad_io~output " "Removed I/O cell \"pre_syn.bp.u0_i2c_opencores_0_scl_pad_io~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1456862180994 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.u0_i2c_opencores_0_sda_pad_i~output " "Removed I/O cell \"pre_syn.bp.u0_i2c_opencores_0_sda_pad_i~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1456862180994 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.u0_i2c_opencores_0_sda_pad_io~output " "Removed I/O cell \"pre_syn.bp.u0_i2c_opencores_0_sda_pad_io~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1456862180994 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.u0_i2c_opencores_0_export_scl_pad_io~output " "Removed I/O cell \"pre_syn.bp.u0_i2c_opencores_0_export_scl_pad_io~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1456862180994 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "pre_syn.bp.u0_i2c_opencores_0_export_sda_pad_io~output " "Removed I/O cell \"pre_syn.bp.u0_i2c_opencores_0_export_sda_pad_io~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1456862180994 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1456862180994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1456862181127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456862181127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4523 " "Implemented 4523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1456862181708 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1456862181708 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1456862181708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4313 " "Implemented 4313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1456862181708 ""} { "Info" "ICUT_CUT_TM_RAMS" "166 " "Implemented 166 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1456862181708 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1456862181708 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1456862181708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1456862181708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1423 " "Peak virtual memory: 1423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456862181794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  1 14:56:21 2016 " "Processing ended: Tue Mar  1 14:56:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456862181794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456862181794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456862181794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1456862181794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1456862185725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456862185725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  1 14:56:25 2016 " "Processing started: Tue Mar  1 14:56:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456862185725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1456862185725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tmc_firmware -c tmc_firmware " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tmc_firmware -c tmc_firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1456862185725 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1456862185780 ""}
{ "Info" "0" "" "Project  = tmc_firmware" {  } {  } 0 0 "Project  = tmc_firmware" 0 0 "Fitter" 0 0 1456862185781 ""}
{ "Info" "0" "" "Revision = tmc_firmware" {  } {  } 0 0 "Revision = tmc_firmware" 0 0 "Fitter" 0 0 1456862185781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1456862185977 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tmc_firmware 10M08SAE144C8GES " "Selected device 10M08SAE144C8GES for design \"tmc_firmware\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1456862186010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1456862186031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1456862186032 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "tmc_pll:TMC_PLL0\|altpll:altpll_component\|tmc_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"tmc_pll:TMC_PLL0\|altpll:altpll_component\|tmc_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tmc_pll:TMC_PLL0\|altpll:altpll_component\|tmc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for tmc_pll:TMC_PLL0\|altpll:altpll_component\|tmc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/tmc_pll_altpll.v" "" { Text "/home/tyler/epds/tmc_firmware/db/tmc_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3461 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1456862186083 ""}  } { { "db/tmc_pll_altpll.v" "" { Text "/home/tyler/epds/tmc_firmware/db/tmc_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3461 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1456862186083 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1456862186222 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1456862186228 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1456862186517 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1456862186520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1456862186520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1456862186520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1456862186520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1456862186520 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1456862186520 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 11712 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1456862186531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 11714 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1456862186531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 11716 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1456862186531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 11718 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1456862186531 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1456862186531 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456862186531 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456862186531 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456862186531 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456862186531 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1456862186534 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1456862186632 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sync " "Entity sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\] " "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\] " "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456862187956 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1456862187956 ""}
{ "Info" "ISTA_SDC_FOUND" "tmc_nios2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'tmc_nios2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1456862188027 ""}
{ "Info" "ISTA_SDC_FOUND" "tmc_nios2/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'tmc_nios2/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1456862188044 ""}
{ "Info" "ISTA_SDC_FOUND" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1456862188047 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "R_CLK " "Node: R_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] R_CLK " "Register tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] is being clocked by R_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456862188089 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456862188089 "|tmc_firmware_top|R_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456862188090 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1456862188090 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1456862188143 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: TMC_PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: TMC_PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1456862188143 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1456862188143 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862188143 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862188143 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862188143 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1456862188143 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1456862188144 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456862188144 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456862188144 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456862188144 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1456862188144 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tmc_pll:TMC_PLL0\|altpll:altpll_component\|tmc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node tmc_pll:TMC_PLL0\|altpll:altpll_component\|tmc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456862188889 ""}  } { { "db/tmc_pll_altpll.v" "" { Text "/home/tyler/epds/tmc_firmware/db/tmc_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3461 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456862188889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456862188889 ""}  } { { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 9642 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456862188889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456862188889 ""}  } { { "tmc_nios2/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/rtl/altera_onchip_flash_block.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 1472 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456862188889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tmc_nios2:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node tmc_nios2:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|wb_inta_o " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|wb_inta_o" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_top.v" 98 0 0 } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|wb_inta_o" } } } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 295 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3304 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|irq_flag " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|irq_flag" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_top.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3427 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3294 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3301 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3303 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\] " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\]" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3332 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|cr\[3\] " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|cr\[3\]" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_top.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3406 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[6\] " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[6\]" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3333 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[5\] " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[5\]" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3334 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1456862188889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1456862188889 ""}  } { { "tmc_nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 651 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456862188889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 11323 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 10395 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1456862188889 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/tyler/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 10733 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456862188889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state.WRITE_STATE_IDLE  " "Automatically promoted node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state.WRITE_STATE_IDLE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_xe_ye~0 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_xe_ye~0" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 159 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4342 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~6 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~6" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4413 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector18~0 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector18~0" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 574 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4553 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~16 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~16" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 191 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4559 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|erase_state~21 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|erase_state~21" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 190 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4565 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo\|write~0 " "Destination node tmc_nios2:u0\|tmc_nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo\|write~0" {  } { { "tmc_nios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_avalon_sc_fifo.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4596 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~19 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~19" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 191 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4669 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~20 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~20" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 191 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4670 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector26~0 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector26~0" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 574 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4929 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector26~2 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector26~2" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 574 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4931 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456862188889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1456862188889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1456862188889 ""}  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 191 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 1843 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456862188889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always7~0  " "Automatically promoted node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456862188890 ""}  } { { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 6179 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456862188890 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1456862190293 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1456862190303 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1456862190303 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456862190317 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456862190336 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1456862190367 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1456862190368 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1456862190378 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1456862190587 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1456862190598 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1456862190598 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456862190994 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1456862191006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1456862192547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456862193881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1456862193936 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1456862195255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456862195255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1456862196658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X21_Y0 X31_Y12 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12" {  } { { "loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12"} { { 12 { 0 ""} 21 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1456862199005 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1456862199005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1456862199353 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1456862199353 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1456862199353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456862199354 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1456862199515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456862199667 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456862206862 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456862206944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456862213812 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456862215194 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "33 MAX 10 " "33 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi_a 3.3-V LVTTL 56 " "Pin mosi_a uses I/O standard 3.3-V LVTTL at 56" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mosi_a } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mosi_a" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 308 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sclk_a 3.3-V LVTTL 55 " "Pin sclk_a uses I/O standard 3.3-V LVTTL at 55" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { sclk_a } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sclk_a" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 309 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csan_a 3.3-V LVTTL 47 " "Pin csan_a uses I/O standard 3.3-V LVTTL at 47" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csan_a } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csan_a" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 310 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csbn_a 3.3-V LVTTL 46 " "Pin csbn_a uses I/O standard 3.3-V LVTTL at 46" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csbn_a } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csbn_a" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 311 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cscn_a 3.3-V LVTTL 43 " "Pin cscn_a uses I/O standard 3.3-V LVTTL at 43" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { cscn_a } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cscn_a" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 312 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi_b 3.3-V LVTTL 52 " "Pin mosi_b uses I/O standard 3.3-V LVTTL at 52" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mosi_b } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mosi_b" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 313 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sclk_b 3.3-V LVTTL 50 " "Pin sclk_b uses I/O standard 3.3-V LVTTL at 50" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { sclk_b } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sclk_b" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 314 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csan_b 3.3-V LVTTL 45 " "Pin csan_b uses I/O standard 3.3-V LVTTL at 45" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csan_b } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csan_b" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 315 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csbn_b 3.3-V LVTTL 44 " "Pin csbn_b uses I/O standard 3.3-V LVTTL at 44" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csbn_b } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csbn_b" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 316 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cscn_b 3.3-V LVTTL 39 " "Pin cscn_b uses I/O standard 3.3-V LVTTL at 39" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { cscn_b } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cscn_b" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 317 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi_c 3.3-V LVTTL 92 " "Pin mosi_c uses I/O standard 3.3-V LVTTL at 92" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mosi_c } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mosi_c" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 318 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sclk_c 3.3-V LVTTL 93 " "Pin sclk_c uses I/O standard 3.3-V LVTTL at 93" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { sclk_c } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sclk_c" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 319 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csan_c 3.3-V LVTTL 99 " "Pin csan_c uses I/O standard 3.3-V LVTTL at 99" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csan_c } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csan_c" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 320 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csbn_c 3.3-V LVTTL 101 " "Pin csbn_c uses I/O standard 3.3-V LVTTL at 101" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csbn_c } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csbn_c" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 321 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cscn_c 3.3-V LVTTL 105 " "Pin cscn_c uses I/O standard 3.3-V LVTTL at 105" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { cscn_c } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cscn_c" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 322 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi_d 3.3-V LVTTL 96 " "Pin mosi_d uses I/O standard 3.3-V LVTTL at 96" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mosi_d } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mosi_d" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 323 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sclk_d 3.3-V LVTTL 98 " "Pin sclk_d uses I/O standard 3.3-V LVTTL at 98" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { sclk_d } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sclk_d" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 324 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csan_d 3.3-V LVTTL 100 " "Pin csan_d uses I/O standard 3.3-V LVTTL at 100" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csan_d } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csan_d" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 325 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csbn_d 3.3-V LVTTL 102 " "Pin csbn_d uses I/O standard 3.3-V LVTTL at 102" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csbn_d } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csbn_d" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 326 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cscn_d 3.3-V LVTTL 118 " "Pin cscn_d uses I/O standard 3.3-V LVTTL at 118" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { cscn_d } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cscn_d" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 327 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "scl_pad_io 3.3-V LVTTL 28 " "Pin scl_pad_io uses I/O standard 3.3-V LVTTL at 28" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { scl_pad_io } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scl_pad_io" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 306 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sda_pad_io 3.3-V LVTTL 29 " "Pin sda_pad_io uses I/O standard 3.3-V LVTTL at 29" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { sda_pad_io } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sda_pad_io" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 307 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_CLK 3.3-V LVTTL 27 " "Pin R_CLK uses I/O standard 3.3-V LVTTL at 27" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { R_CLK } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R_CLK" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 328 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "live_d 3.3-V LVTTL 90 " "Pin live_d uses I/O standard 3.3-V LVTTL at 90" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { live_d } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "live_d" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 335 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "live_c 3.3-V LVTTL 88 " "Pin live_c uses I/O standard 3.3-V LVTTL at 88" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { live_c } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "live_c" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 333 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "live_b 3.3-V LVTTL 58 " "Pin live_b uses I/O standard 3.3-V LVTTL at 58" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { live_b } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "live_b" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 331 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "live_a 3.3-V LVTTL 60 " "Pin live_a uses I/O standard 3.3-V LVTTL at 60" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { live_a } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "live_a" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 329 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cts_n 3.3-V LVTTL 79 " "Pin cts_n uses I/O standard 3.3-V LVTTL at 79" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { cts_n } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cts_n" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 340 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd 3.3-V LVTTL 84 " "Pin rxd uses I/O standard 3.3-V LVTTL at 84" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { rxd } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 337 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso_b 3.3-V LVTTL 57 " "Pin miso_b uses I/O standard 3.3-V LVTTL at 57" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { miso_b } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "miso_b" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 332 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso_d 3.3-V LVTTL 91 " "Pin miso_d uses I/O standard 3.3-V LVTTL at 91" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { miso_d } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "miso_d" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 336 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso_c 3.3-V LVTTL 89 " "Pin miso_c uses I/O standard 3.3-V LVTTL at 89" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { miso_c } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "miso_c" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 334 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso_a 3.3-V LVTTL 59 " "Pin miso_a uses I/O standard 3.3-V LVTTL at 59" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { miso_a } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "miso_a" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 330 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456862215600 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1456862215600 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "LED2 3.3-V LVTTL 134 " "Pin LED2 uses I/O standard 3.3-V LVTTL located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1456862215601 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "LED1 3.3-V LVTTL 132 " "Pin LED1 uses I/O standard 3.3-V LVTTL located at 132 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1456862215601 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scl_pad_io a permanently enabled " "Pin scl_pad_io has a permanently enabled output enable" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { scl_pad_io } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scl_pad_io" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 306 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456862215601 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sda_pad_io a permanently enabled " "Pin sda_pad_io has a permanently enabled output enable" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { sda_pad_io } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sda_pad_io" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 307 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456862215601 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1456862215601 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1456862215601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tyler/epds/tmc_firmware/output_files/tmc_firmware.fit.smsg " "Generated suppressed messages file /home/tyler/epds/tmc_firmware/output_files/tmc_firmware.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1456862216018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1506 " "Peak virtual memory: 1506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456862217509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  1 14:56:57 2016 " "Processing ended: Tue Mar  1 14:56:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456862217509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456862217509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456862217509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1456862217509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1456862220834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456862220835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  1 14:57:00 2016 " "Processing started: Tue Mar  1 14:57:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456862220835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1456862220835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tmc_firmware -c tmc_firmware " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tmc_firmware -c tmc_firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1456862220835 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1456862221981 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1456862221999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1064 " "Peak virtual memory: 1064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456862222326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  1 14:57:02 2016 " "Processing ended: Tue Mar  1 14:57:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456862222326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456862222326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456862222326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1456862222326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1456862225582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456862225583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  1 14:57:05 2016 " "Processing started: Tue Mar  1 14:57:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456862225583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862225583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off tmc_firmware -c tmc_firmware " "Command: quartus_pow --read_settings_files=off --write_settings_files=off tmc_firmware -c tmc_firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862225583 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862225973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862225974 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sync " "Entity sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\] " "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\] " "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456862226699 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862226699 ""}
{ "Info" "ISTA_SDC_FOUND" "tmc_nios2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'tmc_nios2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862226766 ""}
{ "Info" "ISTA_SDC_FOUND" "tmc_nios2/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'tmc_nios2/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862226785 ""}
{ "Info" "ISTA_SDC_FOUND" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862226787 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "R_CLK " "Node: R_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] R_CLK " "Register tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] is being clocked by R_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456862226821 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1456862226821 "|tmc_firmware_top|R_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456862226822 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "PowerPlay Power Analyzer" 0 -1 1456862226822 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1456862226879 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: TMC_PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: TMC_PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1456862226879 ""}  } {  } 0 332056 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862226879 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862226879 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862226879 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862226879 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "PowerPlay Power Analyzer" 0 -1 1456862226879 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862226941 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862226962 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862227047 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862227414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862233320 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.226 millions of transitions / sec " "Average toggle rate for this design is 0.226 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862234568 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "159.87 mW " "Total thermal power estimate for the design is 159.87 mW" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/tyler/altera_lite/15.1/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862234667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 9 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1172 " "Peak virtual memory: 1172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456862234962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  1 14:57:14 2016 " "Processing ended: Tue Mar  1 14:57:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456862234962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456862234962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456862234962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862234962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1456862238171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456862238172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  1 14:57:17 2016 " "Processing started: Tue Mar  1 14:57:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456862238172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862238172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tmc_firmware -c tmc_firmware " "Command: quartus_sta tmc_firmware -c tmc_firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862238172 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "TimeQuest Timing Analyzer" 0 0 1456862238249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862238625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862238651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862238651 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sync " "Entity sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\] " "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\] " "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456862239069 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239069 ""}
{ "Info" "ISTA_SDC_FOUND" "tmc_nios2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'tmc_nios2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239127 ""}
{ "Info" "ISTA_SDC_FOUND" "tmc_nios2/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'tmc_nios2/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239146 ""}
{ "Info" "ISTA_SDC_FOUND" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239149 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "R_CLK " "Node: R_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] R_CLK " "Register tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] is being clocked by R_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456862239183 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239183 "|tmc_firmware_top|R_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456862239236 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239236 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1456862239271 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: TMC_PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: TMC_PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1456862239271 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239271 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862239272 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862239272 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862239272 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239272 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1456862239273 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1456862239286 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1456862239296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.928 " "Worst-case setup slack is 40.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.928               0.000 altera_reserved_tck  " "   40.928               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 altera_reserved_tck  " "    0.338               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.765 " "Worst-case recovery slack is 47.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.765               0.000 altera_reserved_tck  " "   47.765               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.964 " "Worst-case removal slack is 0.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 altera_reserved_tck  " "    0.964               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.552 " "Worst-case minimum pulse width slack is 49.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.552               0.000 altera_reserved_tck  " "   49.552               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862239310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239310 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862239330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862239330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862239330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862239330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862239330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.286 ns " "Worst Case Available Settling Time: 197.286 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862239330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862239330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862239330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862239330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862239330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862239330 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239330 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1456862239335 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862239383 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862245578 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "R_CLK " "Node: R_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] R_CLK " "Register tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] is being clocked by R_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456862245891 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862245891 "|tmc_firmware_top|R_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456862245892 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862245892 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1456862245897 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: TMC_PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: TMC_PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1456862245897 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862245897 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862245897 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862245897 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862245897 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862245897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.296 " "Worst-case setup slack is 41.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.296               0.000 altera_reserved_tck  " "   41.296               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862245909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.308 " "Worst-case hold slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 altera_reserved_tck  " "    0.308               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862245912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.888 " "Worst-case recovery slack is 47.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.888               0.000 altera_reserved_tck  " "   47.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862245914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.891 " "Worst-case removal slack is 0.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 altera_reserved_tck  " "    0.891               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862245915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.573 " "Worst-case minimum pulse width slack is 49.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.573               0.000 altera_reserved_tck  " "   49.573               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862245916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862245916 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862245933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862245933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862245933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862245933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862245933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.506 ns " "Worst Case Available Settling Time: 197.506 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862245933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862245933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862245933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862245933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862245933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862245933 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862245933 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1456862245936 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "R_CLK " "Node: R_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] R_CLK " "Register tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] is being clocked by R_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456862246234 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862246234 "|tmc_firmware_top|R_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456862246236 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862246236 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1456862246243 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: TMC_PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: TMC_PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1456862246243 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862246243 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862246243 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862246243 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456862246243 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862246243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.574 " "Worst-case setup slack is 46.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.574               0.000 altera_reserved_tck  " "   46.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862246251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 altera_reserved_tck  " "    0.112               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862246257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.296 " "Worst-case recovery slack is 49.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.296               0.000 altera_reserved_tck  " "   49.296               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862246259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.411 " "Worst-case removal slack is 0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 altera_reserved_tck  " "    0.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862246262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.388 " "Worst-case minimum pulse width slack is 49.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.388               0.000 altera_reserved_tck  " "   49.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456862246264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862246264 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862246285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862246285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862246285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862246285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862246285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.942 ns " "Worst Case Available Settling Time: 198.942 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862246285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862246285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862246285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862246285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862246285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1456862246285 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862246285 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862247131 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862247132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1149 " "Peak virtual memory: 1149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456862247234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  1 14:57:27 2016 " "Processing ended: Tue Mar  1 14:57:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456862247234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456862247234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456862247234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862247234 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456862250026 ""}
