

================================================================
== Vitis HLS Report for 'conv2_Pipeline_OUT_ROW_COL'
================================================================
* Date:           Thu Nov  2 22:33:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   195850|   195850|  1.958 ms|  1.958 ms|  195850|  195850|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- OUT_ROW_COL  |   195848|   195848|        10|          1|          1|  195840|       yes|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    414|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|     397|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     397|    568|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_235_p2     |         +|   0|  0|  25|          18|           1|
    |add_ln40_fu_253_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln41_1_fu_601_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln41_fu_351_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln43_1_fu_587_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln43_fu_458_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln44_fu_581_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln46_1_fu_528_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln46_2_fu_564_p2     |         +|   0|  0|  16|          16|          16|
    |add_ln46_3_fu_575_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln46_fu_500_p2       |         +|   0|  0|  18|          11|          11|
    |sub_ln46_1_fu_395_p2     |         -|   0|  0|  17|          10|          10|
    |sub_ln46_2_fu_522_p2     |         -|   0|  0|  16|          16|          16|
    |sub_ln46_3_fu_550_p2     |         -|   0|  0|  17|          12|          12|
    |sub_ln46_fu_297_p2       |         -|   0|  0|  13|           6|           6|
    |and_ln40_1_fu_345_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_fu_446_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln41_fu_452_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_229_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln41_fu_259_p2      |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln43_fu_339_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln44_fu_333_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln41_1_fu_440_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln41_fu_357_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln43_1_fu_470_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_464_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln40_7_fu_273_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln40_8_fu_319_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln40_fu_265_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln41_1_fu_371_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln41_2_fu_421_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln41_3_fu_607_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln41_fu_363_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln43_1_fu_484_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln43_2_fu_593_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln43_fu_476_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_fu_327_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln41_fu_434_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 414|         228|         189|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fu_90                  |   9|          2|    8|         16|
    |i_fu_102                 |   9|          2|    7|         14|
    |indvar_flatten31_fu_98   |   9|          2|   10|         20|
    |indvar_flatten51_fu_106  |   9|          2|   17|         34|
    |indvar_flatten92_fu_114  |   9|          2|   18|         36|
    |o_fu_110                 |   9|          2|    3|          6|
    |r_fu_94                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|   68|        136|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln46_3_reg_721                |  12|   0|   12|          0|
    |add_reg_757                       |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |c_fu_90                           |   8|   0|    8|          0|
    |i_fu_102                          |   7|   0|    7|          0|
    |indvar_flatten31_fu_98            |  10|   0|   10|          0|
    |indvar_flatten51_fu_106           |  17|   0|   17|          0|
    |indvar_flatten92_fu_114           |  18|   0|   18|          0|
    |input_fm_buffer_load_reg_731      |  32|   0|   32|          0|
    |mul_reg_747                       |  32|   0|   32|          0|
    |o_fu_110                          |   3|   0|    3|          0|
    |output_fm_buffer_addr_reg_741     |  12|   0|   12|          0|
    |output_fm_buffer_load_reg_752     |  32|   0|   32|          0|
    |r_fu_94                           |   2|   0|    2|          0|
    |weight_buffer_load_reg_726        |  32|   0|   32|          0|
    |add_ln46_3_reg_721                |  64|  32|   12|          0|
    |output_fm_buffer_addr_reg_741     |  64|  32|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 397|  64|  293|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_994_p_din0          |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_994_p_din1          |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_994_p_opcode        |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_994_p_dout0         |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_994_p_ce            |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_998_p_din0          |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_998_p_din1          |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_998_p_dout0         |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_998_p_ce            |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|weight_buffer_address0     |  out|    8|   ap_memory|               weight_buffer|         array|
|weight_buffer_ce0          |  out|    1|   ap_memory|               weight_buffer|         array|
|weight_buffer_q0           |   in|   32|   ap_memory|               weight_buffer|         array|
|input_fm_buffer_address0   |  out|   16|   ap_memory|             input_fm_buffer|         array|
|input_fm_buffer_ce0        |  out|    1|   ap_memory|             input_fm_buffer|         array|
|input_fm_buffer_q0         |   in|   32|   ap_memory|             input_fm_buffer|         array|
|output_fm_buffer_address0  |  out|   12|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_ce0       |  out|    1|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_we0       |  out|    1|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_d0        |  out|   32|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_address1  |  out|   12|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_ce1       |  out|    1|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_q1        |   in|   32|   ap_memory|            output_fm_buffer|         array|
+---------------------------+-----+-----+------------+----------------------------+--------------+

