\contentsline {chapter}{\numberline {1}Computer Architecture}{2}{chapter.1}%
\contentsline {section}{\numberline {1.1}Threshold Warning System Design}{2}{section.1.1}%
\contentsline {subsubsection}{\numberline {a}Analogue System}{2}{subsubsection.1.1.0.1}%
\contentsline {subsubsection}{\numberline {b}Digital System}{4}{subsubsection.1.1.0.2}%
\contentsline {section}{\numberline {1.2}Calculating the factorial of an integer input}{5}{section.1.2}%
\contentsline {subsubsection}{\numberline {a}Accumulator Architecture}{5}{subsubsection.1.2.0.1}%
\contentsline {subsubsection}{\numberline {b}Stack Architecture}{6}{subsubsection.1.2.0.2}%
\contentsline {subsubsection}{\numberline {c}Register Architecture}{7}{subsubsection.1.2.0.3}%
\contentsline {section}{\numberline {1.3}Pipeline Performance Analysis}{7}{section.1.3}%
\contentsline {subsubsection}{\numberline {a}Intel Pentium Mobile vs. Intel Xeon}{8}{subsubsection.1.3.0.1}%
\contentsline {subsubsection}{\numberline {b}Branch Instructions and ALU Operations Ratio}{8}{subsubsection.1.3.0.2}%
\contentsline {section}{\numberline {1.4}Pipeline Data Hazards}{9}{section.1.4}%
\contentsline {subsubsection}{\numberline {a}No Feed-forward Paths}{9}{subsubsection.1.4.0.1}%
\contentsline {subsubsection}{\numberline {b}Feed-forward Path}{10}{subsubsection.1.4.0.2}%
\contentsline {section}{\numberline {1.5}Pipeline Instruction Decode Stage Algorithm}{10}{section.1.5}%
\contentsline {section}{\numberline {1.6}Branch Delay Slot \& Taken Branch Penalty}{12}{section.1.6}%
\contentsline {section}{\numberline {1.7}CPU Cache Hierarchy}{12}{section.1.7}%
\contentsline {subsubsection}{\numberline {a}Cacheline Size}{12}{subsubsection.1.7.0.1}%
\contentsline {subsubsection}{\numberline {b}Addressing: Virtual or Physical Addressing}{13}{subsubsection.1.7.0.2}%
\contentsline {subsubsection}{\numberline {c}Indexing: Direct-mapped, N-way Set-associative, Fully-associative}{13}{subsubsection.1.7.0.3}%
\contentsline {subsubsection}{\numberline {d}Inclusivity: Inclusive, Exclusive, Non-inclusive-non-exclusive}{14}{subsubsection.1.7.0.4}%
\contentsline {subsubsection}{\numberline {e}Unification: Unified Cache, Instruction \& Data Caches (Split cache), Separate TLB}{14}{subsubsection.1.7.0.5}%
\contentsline {subsubsection}{\numberline {f}Sharing: Shared, Private Caches}{15}{subsubsection.1.7.0.6}%
\contentsline {subsubsection}{\numberline {g}Write Policy: Write-back, Write-through}{15}{subsubsection.1.7.0.7}%
\contentsline {subsubsection}{\numberline {h}Write misses: Write-allocate, Write-around}{15}{subsubsection.1.7.0.8}%
\contentsline {section}{\numberline {1.8}Buffers \& Caches}{16}{section.1.8}%
\contentsline {subsubsection}{\numberline {a}Adding a victim buffer to a direct-mapped cache}{16}{subsubsection.1.8.0.1}%
\contentsline {subsubsection}{\numberline {b}Adding a write buffer to a write-back cache}{16}{subsubsection.1.8.0.2}%
\contentsline {subsubsection}{\numberline {c}Adding a Write-merge/Write-Combine/Write-Collapse/Write-Coalesce support within the write buffer}{16}{subsubsection.1.8.0.3}%
\contentsline {section}{\numberline {1.9}Reducing cache misses}{16}{section.1.9}%
\contentsline {section}{\numberline {1.10}Flynn's taxonomy}{17}{section.1.10}%
\contentsline {subsubsection}{\numberline {a}Super-scalar architecture}{17}{subsubsection.1.10.0.1}%
\contentsline {subsubsection}{\numberline {b}Vector architectures}{17}{subsubsection.1.10.0.2}%
\contentsline {subsubsection}{\numberline {c}SIMD architecture extensions}{17}{subsubsection.1.10.0.3}%
\contentsline {subsubsection}{\numberline {d}GPUs}{17}{subsubsection.1.10.0.4}%
\contentsline {subsection}{\numberline {1.10.1}VLIW and EPIC}{17}{subsection.1.10.1}%
\contentsline {chapter}{\numberline {2}Compiler Construction}{19}{chapter.2}%
\contentsline {section}{\numberline {2.1}Questions}{19}{section.2.1}%
\contentsline {section}{\numberline {2.2}Compiler Exercise}{22}{section.2.2}%
\contentsline {subsection}{\numberline {2.2.1}Production rules for floating point numbers}{22}{subsection.2.2.1}%
\contentsline {subsection}{\numberline {2.2.2}Production rules for expressions}{22}{subsection.2.2.2}%
\contentsline {subsection}{\numberline {2.2.3}$T$, $N$, $S$}{23}{subsection.2.2.3}%
\contentsline {subsection}{\numberline {2.2.4}Lexer \& Parser}{23}{subsection.2.2.4}%
\contentsline {subsection}{\numberline {2.2.5}Testing}{23}{subsection.2.2.5}%
\contentsline {chapter}{\numberline {3}Computer Networking}{24}{chapter.3}%
