library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;          -- Biblioteca IEEE para funções aritméticas

entity cpu is
    port
    (
		  clock_50: in STD_LOGIC
    );
end entity;

architecture rtl of cpu is
signal data_in : STD_LOGIC_VECTOR(7 downto 0);

begin
cpu : entity work.cpu port map (clock => clock_50;
		  addresses => 
		  data_in => data_in,
		  data_out => ;
		  habilitate_read_mem => ;
		  habilitate_write_mem => 
);

end architecture;