// Seed: 1914911308
module module_0 (
    input uwire id_0,
    output tri id_1,
    input tri1 id_2,
    output wire id_3,
    output wor id_4,
    output supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    output supply0 id_8,
    input wor id_9,
    input uwire id_10,
    input tri0 id_11
);
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input uwire id_2,
    output supply1 id_3,
    input wire id_4,
    output tri1 id_5,
    output tri0 id_6,
    input wand id_7,
    input supply1 id_8,
    output wand id_9,
    input tri id_10,
    input supply0 id_11,
    output tri1 id_12,
    output uwire id_13,
    output tri1 id_14
);
  wire id_16;
  module_0(
      id_7, id_5, id_2, id_5, id_5, id_3, id_11, id_12, id_14, id_11, id_2, id_8
  );
endmodule
