vcs -full64 -l ptop\_comp.log -sverilog +v2k +vcs+lic+wait +vcs+flush+all -debug_access+all -kdb -debug_report -top ptop_tb -o ptop\_simv -ntb_opts uvm-ieee-2020-2.0 +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -file /home/user17/qylim/repo/own/work/w3.1/uvm_labs/lab2/design/ptop.f -timescale=1ns/1ps  
ptop\_simv -l ptop\_sim.log +UVM_NO_RELNOTES  
