<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="axi_lite_processing_system7_0_0_synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_lite_xlconstant_1_0_synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_xlconstant_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_lite_par2ser_0_0_synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_par2ser_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_lite_xlconstant_0_0_synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_lite_encode_2_0_synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_encode_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_lite_par2ser_1_0_synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_par2ser_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="axi_lite_par2ser_0_0_synth_1"/>
	</Run>
	<Run Id="axi_lite_encode_1_0_synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_encode_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="axi_lite_encode_2_0_synth_1"/>
	</Run>
	<Run Id="axi_lite_par2ser_2_0_synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_par2ser_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="axi_lite_par2ser_0_0_synth_1"/>
	</Run>
	<Run Id="axi_lite_clk_wiz_0_0_synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_lite_encode_0_0_synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_encode_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="axi_lite_encode_2_0_synth_1"/>
	</Run>
	<Run Id="axi_lite_vga_module_0_0_synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_vga_module_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_lite_par2ser_3_0_synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_par2ser_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="axi_lite_par2ser_0_0_synth_1"/>
	</Run>
	<Run Id="axi_lite_m_axi_lite_0_1_synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_m_axi_lite_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_lite_xlconstant_2_0_synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_xlconstant_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="axi_lite_processing_system7_0_0_synth_1"/>
		<Parent Id="axi_lite_xlconstant_1_0_synth_1"/>
		<Parent Id="axi_lite_par2ser_0_0_synth_1"/>
		<Parent Id="axi_lite_xlconstant_0_0_synth_1"/>
		<Parent Id="axi_lite_encode_2_0_synth_1"/>
		<Parent Id="axi_lite_par2ser_1_0_synth_1"/>
		<Parent Id="axi_lite_encode_1_0_synth_1"/>
		<Parent Id="axi_lite_par2ser_2_0_synth_1"/>
		<Parent Id="axi_lite_clk_wiz_0_0_synth_1"/>
		<Parent Id="axi_lite_encode_0_0_synth_1"/>
		<Parent Id="axi_lite_vga_module_0_0_synth_1"/>
		<Parent Id="axi_lite_par2ser_3_0_synth_1"/>
		<Parent Id="axi_lite_m_axi_lite_0_1_synth_1"/>
		<Parent Id="axi_lite_xlconstant_2_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="axi_lite_processing_system7_0_0_synth_1"/>
		<Parent Id="axi_lite_xlconstant_1_0_synth_1"/>
		<Parent Id="axi_lite_par2ser_0_0_synth_1"/>
		<Parent Id="axi_lite_xlconstant_0_0_synth_1"/>
		<Parent Id="axi_lite_encode_2_0_synth_1"/>
		<Parent Id="axi_lite_par2ser_1_0_synth_1"/>
		<Parent Id="axi_lite_encode_1_0_synth_1"/>
		<Parent Id="axi_lite_par2ser_2_0_synth_1"/>
		<Parent Id="axi_lite_clk_wiz_0_0_synth_1"/>
		<Parent Id="axi_lite_encode_0_0_synth_1"/>
		<Parent Id="axi_lite_vga_module_0_0_synth_1"/>
		<Parent Id="axi_lite_par2ser_3_0_synth_1"/>
		<Parent Id="axi_lite_m_axi_lite_0_1_synth_1"/>
		<Parent Id="axi_lite_xlconstant_2_0_synth_1"/>
	</Run>
</Runs>

