// Seed: 1764995393
module module_0 (
    id_1
);
  output wire id_1;
  logic [7:0] id_3;
  always id_2 = |id_3[1];
  assign module_1.id_16 = "";
  wand id_4 = id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input tri id_5,
    output uwire id_6,
    input supply0 id_7,
    input tri1 id_8,
    input uwire id_9,
    output wire id_10,
    input wand id_11
);
  wire id_13, id_14;
  module_0 modCall_1 (id_13);
  string id_15 = "", id_16;
  wire id_17;
endmodule
