# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../dds.srcs/sources_1/ip/rom_1/sim/rom.v" \
"../../../../dds.srcs/sources_1/new/dds.v" \
"../../../../dds.srcs/sim_1/new/dds_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
