{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 07:35:49 2016 " "Info: Processing started: Tue May 17 07:35:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cr\[0\]~reg0 register cr\[2\]~reg0 254.07 MHz 3.936 ns Internal " "Info: Clock \"clk\" has Internal fmax of 254.07 MHz between source register \"cr\[0\]~reg0\" and destination register \"cr\[2\]~reg0\" (period= 3.936 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.698 ns + Longest register register " "Info: + Longest register to register delay is 3.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cr\[0\]~reg0 1 REG LCFF_X1_Y7_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N1; Fanout = 7; REG Node = 'cr\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cr[0]~reg0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.322 ns) 0.945 ns LessThan1~0 2 COMB LCCOMB_X2_Y7_N0 3 " "Info: 2: + IC(0.623 ns) + CELL(0.322 ns) = 0.945 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 3; COMB Node = 'LessThan1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { cr[0]~reg0 LessThan1~0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.177 ns) 1.431 ns cr\[2\]~48 3 COMB LCCOMB_X2_Y7_N20 1 " "Info: 3: + IC(0.309 ns) + CELL(0.177 ns) = 1.431 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 1; COMB Node = 'cr\[2\]~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { LessThan1~0 cr[2]~48 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.322 ns) 2.047 ns cr\[2\]~49 4 COMB LCCOMB_X2_Y7_N14 1 " "Info: 4: + IC(0.294 ns) + CELL(0.322 ns) = 2.047 ns; Loc. = LCCOMB_X2_Y7_N14; Fanout = 1; COMB Node = 'cr\[2\]~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { cr[2]~48 cr[2]~49 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 2.671 ns cr\[2\]~51 5 COMB LCCOMB_X2_Y7_N8 2 " "Info: 5: + IC(0.302 ns) + CELL(0.322 ns) = 2.671 ns; Loc. = LCCOMB_X2_Y7_N8; Fanout = 2; COMB Node = 'cr\[2\]~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { cr[2]~49 cr[2]~51 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.758 ns) 3.698 ns cr\[2\]~reg0 6 REG LCFF_X2_Y7_N29 8 " "Info: 6: + IC(0.269 ns) + CELL(0.758 ns) = 3.698 ns; Loc. = LCFF_X2_Y7_N29; Fanout = 8; REG Node = 'cr\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { cr[2]~51 cr[2]~reg0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.901 ns ( 51.41 % ) " "Info: Total cell delay = 1.901 ns ( 51.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.797 ns ( 48.59 % ) " "Info: Total interconnect delay = 1.797 ns ( 48.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.698 ns" { cr[0]~reg0 LessThan1~0 cr[2]~48 cr[2]~49 cr[2]~51 cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.698 ns" { cr[0]~reg0 {} LessThan1~0 {} cr[2]~48 {} cr[2]~49 {} cr[2]~51 {} cr[2]~reg0 {} } { 0.000ns 0.623ns 0.309ns 0.294ns 0.302ns 0.269ns } { 0.000ns 0.322ns 0.177ns 0.322ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.837 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.602 ns) 2.837 ns cr\[2\]~reg0 3 REG LCFF_X2_Y7_N29 8 " "Info: 3: + IC(0.971 ns) + CELL(0.602 ns) = 2.837 ns; Loc. = LCFF_X2_Y7_N29; Fanout = 8; REG Node = 'cr\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.38 % ) " "Info: Total cell delay = 1.628 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.209 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.209 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { clk clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { clk {} clk~combout {} clk~clkctrl {} cr[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.971ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.836 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns cr\[0\]~reg0 3 REG LCFF_X1_Y7_N1 7 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X1_Y7_N1; Fanout = 7; REG Node = 'cr\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl cr[0]~reg0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl cr[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} cr[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { clk clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { clk {} clk~combout {} clk~clkctrl {} cr[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.971ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl cr[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} cr[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.698 ns" { cr[0]~reg0 LessThan1~0 cr[2]~48 cr[2]~49 cr[2]~51 cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.698 ns" { cr[0]~reg0 {} LessThan1~0 {} cr[2]~48 {} cr[2]~49 {} cr[2]~51 {} cr[2]~reg0 {} } { 0.000ns 0.623ns 0.309ns 0.294ns 0.302ns 0.269ns } { 0.000ns 0.322ns 0.177ns 0.322ns 0.322ns 0.758ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { clk clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { clk {} clk~combout {} clk~clkctrl {} cr[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.971ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl cr[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} cr[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cr\[2\]~reg0 bubbly clk 7.055 ns register " "Info: tsu for register \"cr\[2\]~reg0\" (data pin = \"bubbly\", clock pin = \"clk\") is 7.055 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.930 ns + Longest pin register " "Info: + Longest pin to register delay is 9.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns bubbly 1 PIN PIN_R6 10 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_R6; Fanout = 10; PIN Node = 'bubbly'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bubbly } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.172 ns) + CELL(0.542 ns) 6.558 ns Add0~1 2 COMB LCCOMB_X3_Y7_N18 7 " "Info: 2: + IC(5.172 ns) + CELL(0.542 ns) = 6.558 ns; Loc. = LCCOMB_X3_Y7_N18; Fanout = 7; COMB Node = 'Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { bubbly Add0~1 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.521 ns) 7.663 ns cr\[2\]~48 3 COMB LCCOMB_X2_Y7_N20 1 " "Info: 3: + IC(0.584 ns) + CELL(0.521 ns) = 7.663 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 1; COMB Node = 'cr\[2\]~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Add0~1 cr[2]~48 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.322 ns) 8.279 ns cr\[2\]~49 4 COMB LCCOMB_X2_Y7_N14 1 " "Info: 4: + IC(0.294 ns) + CELL(0.322 ns) = 8.279 ns; Loc. = LCCOMB_X2_Y7_N14; Fanout = 1; COMB Node = 'cr\[2\]~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { cr[2]~48 cr[2]~49 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 8.903 ns cr\[2\]~51 5 COMB LCCOMB_X2_Y7_N8 2 " "Info: 5: + IC(0.302 ns) + CELL(0.322 ns) = 8.903 ns; Loc. = LCCOMB_X2_Y7_N8; Fanout = 2; COMB Node = 'cr\[2\]~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { cr[2]~49 cr[2]~51 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.758 ns) 9.930 ns cr\[2\]~reg0 6 REG LCFF_X2_Y7_N29 8 " "Info: 6: + IC(0.269 ns) + CELL(0.758 ns) = 9.930 ns; Loc. = LCFF_X2_Y7_N29; Fanout = 8; REG Node = 'cr\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { cr[2]~51 cr[2]~reg0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.309 ns ( 33.32 % ) " "Info: Total cell delay = 3.309 ns ( 33.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.621 ns ( 66.68 % ) " "Info: Total interconnect delay = 6.621 ns ( 66.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.930 ns" { bubbly Add0~1 cr[2]~48 cr[2]~49 cr[2]~51 cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.930 ns" { bubbly {} bubbly~combout {} Add0~1 {} cr[2]~48 {} cr[2]~49 {} cr[2]~51 {} cr[2]~reg0 {} } { 0.000ns 0.000ns 5.172ns 0.584ns 0.294ns 0.302ns 0.269ns } { 0.000ns 0.844ns 0.542ns 0.521ns 0.322ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.837 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.602 ns) 2.837 ns cr\[2\]~reg0 3 REG LCFF_X2_Y7_N29 8 " "Info: 3: + IC(0.971 ns) + CELL(0.602 ns) = 2.837 ns; Loc. = LCFF_X2_Y7_N29; Fanout = 8; REG Node = 'cr\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.38 % ) " "Info: Total cell delay = 1.628 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.209 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.209 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { clk clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { clk {} clk~combout {} clk~clkctrl {} cr[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.971ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.930 ns" { bubbly Add0~1 cr[2]~48 cr[2]~49 cr[2]~51 cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.930 ns" { bubbly {} bubbly~combout {} Add0~1 {} cr[2]~48 {} cr[2]~49 {} cr[2]~51 {} cr[2]~reg0 {} } { 0.000ns 0.000ns 5.172ns 0.584ns 0.294ns 0.302ns 0.269ns } { 0.000ns 0.844ns 0.542ns 0.521ns 0.322ns 0.322ns 0.758ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { clk clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { clk {} clk~combout {} clk~clkctrl {} cr[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.971ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk cr\[3\] cr\[3\]~reg0 7.169 ns register " "Info: tco from clock \"clk\" to destination pin \"cr\[3\]\" through register \"cr\[3\]~reg0\" is 7.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.837 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.602 ns) 2.837 ns cr\[3\]~reg0 3 REG LCFF_X2_Y7_N31 7 " "Info: 3: + IC(0.971 ns) + CELL(0.602 ns) = 2.837 ns; Loc. = LCFF_X2_Y7_N31; Fanout = 7; REG Node = 'cr\[3\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl cr[3]~reg0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.38 % ) " "Info: Total cell delay = 1.628 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.209 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.209 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { clk clk~clkctrl cr[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { clk {} clk~combout {} clk~clkctrl {} cr[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.971ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.055 ns + Longest register pin " "Info: + Longest register to pin delay is 4.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cr\[3\]~reg0 1 REG LCFF_X2_Y7_N31 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y7_N31; Fanout = 7; REG Node = 'cr\[3\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cr[3]~reg0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(2.850 ns) 4.055 ns cr\[3\] 2 PIN PIN_V2 0 " "Info: 2: + IC(1.205 ns) + CELL(2.850 ns) = 4.055 ns; Loc. = PIN_V2; Fanout = 0; PIN Node = 'cr\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.055 ns" { cr[3]~reg0 cr[3] } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 70.28 % ) " "Info: Total cell delay = 2.850 ns ( 70.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.205 ns ( 29.72 % ) " "Info: Total interconnect delay = 1.205 ns ( 29.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.055 ns" { cr[3]~reg0 cr[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.055 ns" { cr[3]~reg0 {} cr[3] {} } { 0.000ns 1.205ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { clk clk~clkctrl cr[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { clk {} clk~combout {} clk~clkctrl {} cr[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.971ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.055 ns" { cr[3]~reg0 cr[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.055 ns" { cr[3]~reg0 {} cr[3] {} } { 0.000ns 1.205ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "itm\[1\]~reg0 sour clk -3.570 ns register " "Info: th for register \"itm\[1\]~reg0\" (data pin = \"sour\", clock pin = \"clk\") is -3.570 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.839 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.602 ns) 2.839 ns itm\[1\]~reg0 3 REG LCFF_X3_Y7_N1 2 " "Info: 3: + IC(0.973 ns) + CELL(0.602 ns) = 2.839 ns; Loc. = LCFF_X3_Y7_N1; Fanout = 2; REG Node = 'itm\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk~clkctrl itm[1]~reg0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.34 % ) " "Info: Total cell delay = 1.628 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.211 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.211 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clk clk~clkctrl itm[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clk {} clk~combout {} clk~clkctrl {} itm[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.973ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.695 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns sour 1 PIN PIN_U2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U2; Fanout = 9; PIN Node = 'sour'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sour } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.181 ns) + CELL(0.544 ns) 6.599 ns itm~47 2 COMB LCCOMB_X3_Y7_N0 1 " "Info: 2: + IC(5.181 ns) + CELL(0.544 ns) = 6.599 ns; Loc. = LCCOMB_X3_Y7_N0; Fanout = 1; COMB Node = 'itm~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { sour itm~47 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.695 ns itm\[1\]~reg0 3 REG LCFF_X3_Y7_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.695 ns; Loc. = LCFF_X3_Y7_N1; Fanout = 2; REG Node = 'itm\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { itm~47 itm[1]~reg0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/VendingMachine/VendingMachine.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.514 ns ( 22.61 % ) " "Info: Total cell delay = 1.514 ns ( 22.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.181 ns ( 77.39 % ) " "Info: Total interconnect delay = 5.181 ns ( 77.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.695 ns" { sour itm~47 itm[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.695 ns" { sour {} sour~combout {} itm~47 {} itm[1]~reg0 {} } { 0.000ns 0.000ns 5.181ns 0.000ns } { 0.000ns 0.874ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clk clk~clkctrl itm[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clk {} clk~combout {} clk~clkctrl {} itm[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.973ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.695 ns" { sour itm~47 itm[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.695 ns" { sour {} sour~combout {} itm~47 {} itm[1]~reg0 {} } { 0.000ns 0.000ns 5.181ns 0.000ns } { 0.000ns 0.874ns 0.544ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 07:35:50 2016 " "Info: Processing ended: Tue May 17 07:35:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
