{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685561303807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685561303819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 12:28:23 2023 " "Processing started: Wed May 31 12:28:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685561303819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561303819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561303819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1685561304181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685561304181 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pixel_start.sv(69) " "Verilog HDL information at pixel_start.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "pixel_start.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_start.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685561312875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_start " "Found entity 1: pixel_start" {  } { { "pixel_start.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_start.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561312876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561312876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_fsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file button_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_fsm " "Found entity 1: button_fsm" {  } { { "button_fsm.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/button_fsm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561312877 ""} { "Info" "ISGN_ENTITY_NAME" "2 button_fsm_testbench " "Found entity 2: button_fsm_testbench" {  } { { "button_fsm.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/button_fsm.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561312877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561312877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_selected_coords.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_selected_coords.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_selected_coords " "Found entity 1: pixel_selected_coords" {  } { { "pixel_selected_coords.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected_coords.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561312879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561312879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_selected.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_selected.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_selected " "Found entity 1: pixel_selected" {  } { { "pixel_selected.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561312880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561312880 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pixel_norm.sv(69) " "Verilog HDL information at pixel_norm.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "pixel_norm.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685561312882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_norm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_norm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_norm " "Found entity 1: pixel_norm" {  } { { "pixel_norm.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561312882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561312882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adjacent_lights_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adjacent_lights_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adjacent_lights_counter " "Found entity 1: adjacent_lights_counter" {  } { { "adjacent_lights_counter.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/adjacent_lights_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561312882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561312882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.sv 3 3 " "Found 3 design units, including 3 entities, in source file leddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDriver " "Found entity 1: LEDDriver" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/LEDDriver.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561312882 ""} { "Info" "ISGN_ENTITY_NAME" "2 LEDDriver_Test " "Found entity 2: LEDDriver_Test" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/LEDDriver.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561312882 ""} { "Info" "ISGN_ENTITY_NAME" "3 LEDDriver_TestPhysical " "Found entity 3: LEDDriver_TestPhysical" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/LEDDriver.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561312882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561312882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 2 2 " "Found 2 design units, including 2 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_test " "Found entity 1: LED_test" {  } { { "LED_test.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/LED_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561312885 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_test_testbench " "Found entity 2: LED_test_testbench" {  } { { "LED_test.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/LED_test.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561312885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561312885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561312913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561312913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/clock_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561312915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561312915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "toggle DE1_SoC.sv(52) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(52): created implicit net for \"toggle\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561312915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "setup DE1_SoC.sv(53) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(53): created implicit net for \"setup\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561312915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g05 DE1_SoC.sv(10) " "Verilog HDL or VHDL warning at DE1_SoC.sv(10): object \"led_g05\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g06 DE1_SoC.sv(10) " "Verilog HDL or VHDL warning at DE1_SoC.sv(10): object \"led_g06\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g15 DE1_SoC.sv(11) " "Verilog HDL or VHDL warning at DE1_SoC.sv(11): object \"led_g15\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g16 DE1_SoC.sv(11) " "Verilog HDL or VHDL warning at DE1_SoC.sv(11): object \"led_g16\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g25 DE1_SoC.sv(12) " "Verilog HDL or VHDL warning at DE1_SoC.sv(12): object \"led_g25\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g26 DE1_SoC.sv(12) " "Verilog HDL or VHDL warning at DE1_SoC.sv(12): object \"led_g26\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g35 DE1_SoC.sv(13) " "Verilog HDL or VHDL warning at DE1_SoC.sv(13): object \"led_g35\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g36 DE1_SoC.sv(13) " "Verilog HDL or VHDL warning at DE1_SoC.sv(13): object \"led_g36\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g45 DE1_SoC.sv(14) " "Verilog HDL or VHDL warning at DE1_SoC.sv(14): object \"led_g45\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g46 DE1_SoC.sv(14) " "Verilog HDL or VHDL warning at DE1_SoC.sv(14): object \"led_g46\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g50 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g50\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g51 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g51\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g52 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g52\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g53 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g53\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g54 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g54\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g55 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g55\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g56 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g56\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g57 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g57\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g60 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g60\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g61 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g61\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g62 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g62\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g63 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g63\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g64 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g64\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g65 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g65\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g66 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g66\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g67 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g67\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g75 DE1_SoC.sv(17) " "Verilog HDL or VHDL warning at DE1_SoC.sv(17): object \"led_g75\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g76 DE1_SoC.sv(17) " "Verilog HDL or VHDL warning at DE1_SoC.sv(17): object \"led_g76\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 DE1_SoC.sv(54) " "Verilog HDL assignment warning at DE1_SoC.sv(54): truncated value with size 128 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685561312940 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GrnPixels\[3\]\[15..4\] 0 DE1_SoC.sv(48) " "Net \"GrnPixels\[3\]\[15..4\]\" at DE1_SoC.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1685561312948 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GrnPixels\[15..4\] 0 DE1_SoC.sv(48) " "Net \"GrnPixels\[15..4\]\" at DE1_SoC.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1685561312948 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GrnPixels\[2\]\[15..4\] 0 DE1_SoC.sv(48) " "Net \"GrnPixels\[2\]\[15..4\]\" at DE1_SoC.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1685561312948 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GrnPixels\[1\]\[15..4\] 0 DE1_SoC.sv(48) " "Net \"GrnPixels\[1\]\[15..4\]\" at DE1_SoC.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1685561312952 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GrnPixels\[0\]\[15..4\] 0 DE1_SoC.sv(48) " "Net \"GrnPixels\[0\]\[15..4\]\" at DE1_SoC.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1685561312952 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(4) " "Output port \"LEDR\" at DE1_SoC.sv(4) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1685561312952 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divider\"" {  } { { "DE1_SoC.sv" "divider" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561312982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDriver LEDDriver:Driver " "Elaborating entity \"LEDDriver\" for hierarchy \"LEDDriver:Driver\"" {  } { { "DE1_SoC.sv" "Driver" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561312987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_selected pixel_selected:p_slct " "Elaborating entity \"pixel_selected\" for hierarchy \"pixel_selected:p_slct\"" {  } { { "DE1_SoC.sv" "p_slct" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561312987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pixel_selected.sv(21) " "Verilog HDL assignment warning at pixel_selected.sv(21): truncated value with size 32 to match size of target (9)" {  } { { "pixel_selected.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685561312987 "|DE1_SoC|pixel_selected:p_slct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pixel_selected.sv(36) " "Verilog HDL assignment warning at pixel_selected.sv(36): truncated value with size 32 to match size of target (9)" {  } { { "pixel_selected.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685561312987 "|DE1_SoC|pixel_selected:p_slct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_selected_coords pixel_selected:p_slct\|pixel_selected_coords:psc " "Elaborating entity \"pixel_selected_coords\" for hierarchy \"pixel_selected:p_slct\|pixel_selected_coords:psc\"" {  } { { "pixel_selected.sv" "psc" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561312987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pixel_selected_coords.sv(16) " "Verilog HDL assignment warning at pixel_selected_coords.sv(16): truncated value with size 32 to match size of target (8)" {  } { { "pixel_selected_coords.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected_coords.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685561312991 "|DE1_SoC|pixel_selected:p_slct|pixel_selected_coords:psc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pixel_selected_coords.sv(19) " "Verilog HDL assignment warning at pixel_selected_coords.sv(19): truncated value with size 32 to match size of target (8)" {  } { { "pixel_selected_coords.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected_coords.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685561312991 "|DE1_SoC|pixel_selected:p_slct|pixel_selected_coords:psc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pixel_selected_coords.sv(32) " "Verilog HDL assignment warning at pixel_selected_coords.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "pixel_selected_coords.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected_coords.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685561312991 "|DE1_SoC|pixel_selected:p_slct|pixel_selected_coords:psc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_norm pixel_norm:pn_00 " "Elaborating entity \"pixel_norm\" for hierarchy \"pixel_norm:pn_00\"" {  } { { "DE1_SoC.sv" "pn_00" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561312991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjacent_lights_counter pixel_norm:pn_00\|adjacent_lights_counter:alc " "Elaborating entity \"adjacent_lights_counter\" for hierarchy \"pixel_norm:pn_00\|adjacent_lights_counter:alc\"" {  } { { "pixel_norm.sv" "alc" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561312991 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685561313552 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[0\] VCC " "Pin \"GPIO_1\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[1\] VCC " "Pin \"GPIO_1\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[2\] VCC " "Pin \"GPIO_1\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[3\] VCC " "Pin \"GPIO_1\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[4\] VCC " "Pin \"GPIO_1\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[5\] VCC " "Pin \"GPIO_1\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[6\] VCC " "Pin \"GPIO_1\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[7\] VCC " "Pin \"GPIO_1\[7\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[16\] GND " "Pin \"GPIO_1\[16\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[17\] GND " "Pin \"GPIO_1\[17\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[18\] GND " "Pin \"GPIO_1\[18\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[19\] GND " "Pin \"GPIO_1\[19\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[20\] GND " "Pin \"GPIO_1\[20\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[21\] GND " "Pin \"GPIO_1\[21\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[22\] GND " "Pin \"GPIO_1\[22\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[23\] GND " "Pin \"GPIO_1\[23\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[24\] GND " "Pin \"GPIO_1\[24\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[25\] GND " "Pin \"GPIO_1\[25\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[26\] GND " "Pin \"GPIO_1\[26\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[27\] GND " "Pin \"GPIO_1\[27\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685561313622 "|DE1_SoC|GPIO_1[27]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1685561313622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685561313706 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685561313897 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anna/Documents/ee-271/lab8/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Anna/Documents/ee-271/lab8/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561313946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685561314114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561314114 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561314193 "|DE1_SoC|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1685561314193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685561314195 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685561314195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685561314195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685561314195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685561314238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 12:28:34 2023 " "Processing ended: Wed May 31 12:28:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685561314238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685561314238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685561314238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561314238 ""}
