/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [4:0] _01_;
  reg [8:0] _02_;
  reg [2:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire [23:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [33:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [26:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire [27:0] celloutsig_0_38z;
  wire [35:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_1z ^ celloutsig_0_0z;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_14z[18:15], celloutsig_0_3z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_1_3z[4:2], celloutsig_1_2z, celloutsig_1_1z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_3z };
  assign celloutsig_0_15z = { in_data[28:25], celloutsig_0_6z, celloutsig_0_0z } / { 1'h1, celloutsig_0_2z[4:0] };
  assign celloutsig_0_16z = { celloutsig_0_15z[1:0], celloutsig_0_11z } / { 1'h1, celloutsig_0_8z[1:0] };
  assign celloutsig_1_5z = _01_ >= { _01_[3:0], celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_3z[6:1] >= in_data[133:128];
  assign celloutsig_0_18z = { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_3z } >= celloutsig_0_9z;
  assign celloutsig_0_21z = { celloutsig_0_1z, celloutsig_0_2z } >= celloutsig_0_19z[19:12];
  assign celloutsig_0_29z = { celloutsig_0_24z[1:0], celloutsig_0_7z, celloutsig_0_4z } >= celloutsig_0_24z[4:1];
  assign celloutsig_0_31z = { celloutsig_0_5z[6:2], celloutsig_0_21z } || celloutsig_0_19z[5:0];
  assign celloutsig_0_35z = { celloutsig_0_14z[20:19], _00_, celloutsig_0_6z } || _02_[7:0];
  assign celloutsig_1_8z = in_data[120:97] || { _01_[3:0], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_18z = celloutsig_1_15z[6:4] || { celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_22z = { celloutsig_0_13z[6:5], celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_12z } || in_data[94:83];
  assign celloutsig_1_11z = celloutsig_1_9z & ~(celloutsig_1_2z);
  assign celloutsig_0_24z = { celloutsig_0_5z[6:3], celloutsig_0_22z } % { 1'h1, celloutsig_0_8z[3:0] };
  assign celloutsig_0_2z = { in_data[4:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[28:26], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[149:147] % { 1'h1, in_data[109:108] };
  assign celloutsig_1_6z = { celloutsig_1_3z[3:2], celloutsig_1_0z } % { 1'h1, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_8z } % { 1'h1, in_data[75:73], celloutsig_0_9z, celloutsig_0_8z[4:1], in_data[0] };
  assign celloutsig_0_36z = celloutsig_0_35z ? { celloutsig_0_28z[3:0], celloutsig_0_6z, 1'h1 } : celloutsig_0_15z;
  assign celloutsig_0_39z = celloutsig_0_29z ? { celloutsig_0_34z[18:13], celloutsig_0_37z, celloutsig_0_3z, celloutsig_0_36z, celloutsig_0_37z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_23z } : { celloutsig_0_34z[7:0], celloutsig_0_18z, celloutsig_0_34z };
  assign celloutsig_1_15z = _01_[4] ? { in_data[151:146], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_11z } : celloutsig_1_3z;
  assign celloutsig_0_14z = celloutsig_0_9z[0] ? { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z } : { _02_[3:0], celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_3z = { in_data[45:37], celloutsig_0_0z } != in_data[48:39];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } != { in_data[5:3], celloutsig_0_0z };
  assign celloutsig_1_7z = { in_data[135:118], celloutsig_1_0z, celloutsig_1_2z } != { in_data[172:153], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_12z = in_data[77:74] != { celloutsig_0_9z[2:1], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[79:69], celloutsig_0_0z } != in_data[18:7];
  assign celloutsig_0_20z = celloutsig_0_19z[26:14] != { _02_[8:5], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_5z = - in_data[34:27];
  assign celloutsig_0_9z = - { celloutsig_0_8z[4:3], celloutsig_0_4z };
  assign celloutsig_0_19z = - { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_34z = { celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_21z } >> { in_data[43:18], celloutsig_0_6z };
  assign celloutsig_0_38z = { celloutsig_0_19z[23:9], celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_36z, celloutsig_0_21z } >> { celloutsig_0_19z[20:7], celloutsig_0_11z, _03_, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[163], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } >> { in_data[131:127], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_3z[9:3], celloutsig_1_7z } >> in_data[106:99];
  assign celloutsig_0_17z = { celloutsig_0_2z[1:0], celloutsig_0_16z } >> { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_23z[1:0], celloutsig_0_4z, celloutsig_0_7z } >> { celloutsig_0_19z[12:10], celloutsig_0_7z };
  assign celloutsig_0_37z = { celloutsig_0_16z[1:0], celloutsig_0_12z } <<< celloutsig_0_36z[2:0];
  assign celloutsig_0_8z = { celloutsig_0_5z[7:4], celloutsig_0_6z } <<< celloutsig_0_2z[6:2];
  assign celloutsig_0_28z = { _02_[5:0], celloutsig_0_0z } <<< { celloutsig_0_15z[5:1], celloutsig_0_0z, celloutsig_0_22z };
  assign celloutsig_0_23z = celloutsig_0_8z - { celloutsig_0_13z[5:2], celloutsig_0_20z };
  assign celloutsig_0_0z = ~((in_data[63] & in_data[13]) | in_data[4]);
  assign celloutsig_1_1z = ~((in_data[150] & in_data[131]) | celloutsig_1_0z[2]);
  assign celloutsig_1_2z = ~((in_data[162] & celloutsig_1_0z[1]) | celloutsig_1_0z[2]);
  assign celloutsig_0_6z = ~((celloutsig_0_4z & celloutsig_0_2z[0]) | celloutsig_0_0z);
  assign celloutsig_1_19z = ~((celloutsig_1_14z[4] & celloutsig_1_6z[4]) | (celloutsig_1_3z[0] & celloutsig_1_18z));
  assign celloutsig_0_11z = ~((celloutsig_0_6z & celloutsig_0_4z) | (in_data[23] & _02_[1]));
  assign { out_data[128], out_data[96], out_data[59:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z[32:1] };
endmodule
