\hypertarget{struct_hardware_1_1_simulation_struct}{}\doxysection{Hardware\+::Simulation\+Struct Struct Reference}
\label{struct_hardware_1_1_simulation_struct}\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}}


{\ttfamily \#include $<$Definitions.\+hpp$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
int \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_a60008fb2446e8c330e69b3517bfe6302}{Number\+Of\+Groups}}
\item 
char $\ast$ \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_ac3f8463508b4687da1b1805b15a8bf03}{Evaluation\+Result\+Folder\+Name}} = NULL
\item 
int \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_a318bac3d73360c2ba06673e58510a2c8}{Number\+Of\+Probes}} = 0
\item 
char $\ast$$\ast$ \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_a90d50ef25009f1cfe2fde8ae4c4864dc}{Probe\+Name}} = NULL
\item 
\mbox{\hyperlink{struct_hardware_1_1_glitch_extended_probes_struct}{Hardware\+::\+Glitch\+Extended\+Probes\+Struct}} $\ast$ \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_a0afaa413a8654f882c96c85c2544bd21}{Glitch\+Extended\+Probes}}
\item 
int \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_a7457b667e4abb956415368b724c9be55}{Number\+Of\+All\+Glitch\+Extended\+Probes}} = 0
\item 
int $\ast$ \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_a70c7ca0dcfe32e7e0ac00d3db3d5b4cf}{Signal\+Index\+\_\+of\+\_\+\+Glitch\+Extended\+Probe}} = NULL
\item 
int $\ast$ \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_a12c5623980b6f0f602244e3796f7f79c}{Glitch\+Extended\+Probe\+Index\+\_\+of\+\_\+\+Signal}} = NULL
\item 
char $\ast$$\ast$ \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_afc4fd6183973406b8ad4134d43cbcc80}{Glitch\+Extended\+Probe\+Name}} = NULL
\item 
int \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_ad53e4d85f0504dd52e76617bfaf4dbb5}{Test\+Order}} = 0
\item 
int \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_ac7f844ea45626ed463ae467440d3dcb0}{Test\+Multivariate}} = 0
\item 
int \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_af20832d18f4eb8f9c9a11a9989191e88}{Test\+Transitional}} = 0
\item 
int \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_a45659d8ae86690fa6354d58b555b7015}{Number\+Of\+Test\+Clock\+Cycles}} = 0
\item 
int $\ast$ \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_ae8f96fc4cd36621c2e1aa1cedcf847c8}{Test\+Clock\+Cycles}} = NULL
\item 
int \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_ac0fdefb64bf08f5984bdefd35f889d4d}{Number\+Of\+Clock\+Cycles}} = 0
\item 
uint64\+\_\+t \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_a5b7bdfe45340ee5fb9958ec454249868}{Number\+Of\+Simulations}} = 0
\item 
uint64\+\_\+t \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_a4b2cadb1b4223e68c268f7dc01785146}{Number\+Of\+Step\+Simulations}} = 0
\item 
uint64\+\_\+t \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_a1f41ee88dfcd97fa53cfc185841316d9}{Number\+Of\+Step\+Simulations\+To\+Write}} = 0
\item 
uint64\+\_\+t \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_a340d4f6325f1525a38580eb777c381f7}{Number\+Of\+Processed\+Simulations}} = 0
\item 
int \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_af31080116422814169151c6cafaa84d2}{Step\+Simulation\+Index}} = 0
\item 
int $\ast$ \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_a342466fdb4421e722a41f264686635c8}{Selected\+Groups}} = NULL
\item 
char $\ast$$\ast$$\ast$ \mbox{\hyperlink{struct_hardware_1_1_simulation_struct_aba7fe8fc535d10f974ca2e7241e801d2}{Probe\+Values}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00205}{205}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_ac3f8463508b4687da1b1805b15a8bf03}\label{struct_hardware_1_1_simulation_struct_ac3f8463508b4687da1b1805b15a8bf03}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!EvaluationResultFolderName@{EvaluationResultFolderName}}
\index{EvaluationResultFolderName@{EvaluationResultFolderName}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{EvaluationResultFolderName}{EvaluationResultFolderName}}
{\footnotesize\ttfamily char$\ast$ Hardware\+::\+Simulation\+Struct\+::\+Evaluation\+Result\+Folder\+Name = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00208}{208}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_a12c5623980b6f0f602244e3796f7f79c}\label{struct_hardware_1_1_simulation_struct_a12c5623980b6f0f602244e3796f7f79c}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!GlitchExtendedProbeIndex\_of\_Signal@{GlitchExtendedProbeIndex\_of\_Signal}}
\index{GlitchExtendedProbeIndex\_of\_Signal@{GlitchExtendedProbeIndex\_of\_Signal}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{GlitchExtendedProbeIndex\_of\_Signal}{GlitchExtendedProbeIndex\_of\_Signal}}
{\footnotesize\ttfamily int$\ast$ Hardware\+::\+Simulation\+Struct\+::\+Glitch\+Extended\+Probe\+Index\+\_\+of\+\_\+\+Signal = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00216}{216}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_afc4fd6183973406b8ad4134d43cbcc80}\label{struct_hardware_1_1_simulation_struct_afc4fd6183973406b8ad4134d43cbcc80}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!GlitchExtendedProbeName@{GlitchExtendedProbeName}}
\index{GlitchExtendedProbeName@{GlitchExtendedProbeName}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{GlitchExtendedProbeName}{GlitchExtendedProbeName}}
{\footnotesize\ttfamily char$\ast$$\ast$ Hardware\+::\+Simulation\+Struct\+::\+Glitch\+Extended\+Probe\+Name = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00217}{217}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_a0afaa413a8654f882c96c85c2544bd21}\label{struct_hardware_1_1_simulation_struct_a0afaa413a8654f882c96c85c2544bd21}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!GlitchExtendedProbes@{GlitchExtendedProbes}}
\index{GlitchExtendedProbes@{GlitchExtendedProbes}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{GlitchExtendedProbes}{GlitchExtendedProbes}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_hardware_1_1_glitch_extended_probes_struct}{Hardware\+::\+Glitch\+Extended\+Probes\+Struct}}$\ast$ Hardware\+::\+Simulation\+Struct\+::\+Glitch\+Extended\+Probes}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00212}{212}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_a7457b667e4abb956415368b724c9be55}\label{struct_hardware_1_1_simulation_struct_a7457b667e4abb956415368b724c9be55}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!NumberOfAllGlitchExtendedProbes@{NumberOfAllGlitchExtendedProbes}}
\index{NumberOfAllGlitchExtendedProbes@{NumberOfAllGlitchExtendedProbes}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfAllGlitchExtendedProbes}{NumberOfAllGlitchExtendedProbes}}
{\footnotesize\ttfamily int Hardware\+::\+Simulation\+Struct\+::\+Number\+Of\+All\+Glitch\+Extended\+Probes = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00214}{214}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_ac0fdefb64bf08f5984bdefd35f889d4d}\label{struct_hardware_1_1_simulation_struct_ac0fdefb64bf08f5984bdefd35f889d4d}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!NumberOfClockCycles@{NumberOfClockCycles}}
\index{NumberOfClockCycles@{NumberOfClockCycles}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfClockCycles}{NumberOfClockCycles}}
{\footnotesize\ttfamily int Hardware\+::\+Simulation\+Struct\+::\+Number\+Of\+Clock\+Cycles = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00225}{225}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_a60008fb2446e8c330e69b3517bfe6302}\label{struct_hardware_1_1_simulation_struct_a60008fb2446e8c330e69b3517bfe6302}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!NumberOfGroups@{NumberOfGroups}}
\index{NumberOfGroups@{NumberOfGroups}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfGroups}{NumberOfGroups}}
{\footnotesize\ttfamily int Hardware\+::\+Simulation\+Struct\+::\+Number\+Of\+Groups}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00207}{207}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_a318bac3d73360c2ba06673e58510a2c8}\label{struct_hardware_1_1_simulation_struct_a318bac3d73360c2ba06673e58510a2c8}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!NumberOfProbes@{NumberOfProbes}}
\index{NumberOfProbes@{NumberOfProbes}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfProbes}{NumberOfProbes}}
{\footnotesize\ttfamily int Hardware\+::\+Simulation\+Struct\+::\+Number\+Of\+Probes = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00210}{210}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_a340d4f6325f1525a38580eb777c381f7}\label{struct_hardware_1_1_simulation_struct_a340d4f6325f1525a38580eb777c381f7}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!NumberOfProcessedSimulations@{NumberOfProcessedSimulations}}
\index{NumberOfProcessedSimulations@{NumberOfProcessedSimulations}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfProcessedSimulations}{NumberOfProcessedSimulations}}
{\footnotesize\ttfamily uint64\+\_\+t Hardware\+::\+Simulation\+Struct\+::\+Number\+Of\+Processed\+Simulations = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00229}{229}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_a5b7bdfe45340ee5fb9958ec454249868}\label{struct_hardware_1_1_simulation_struct_a5b7bdfe45340ee5fb9958ec454249868}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!NumberOfSimulations@{NumberOfSimulations}}
\index{NumberOfSimulations@{NumberOfSimulations}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfSimulations}{NumberOfSimulations}}
{\footnotesize\ttfamily uint64\+\_\+t Hardware\+::\+Simulation\+Struct\+::\+Number\+Of\+Simulations = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00226}{226}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_a4b2cadb1b4223e68c268f7dc01785146}\label{struct_hardware_1_1_simulation_struct_a4b2cadb1b4223e68c268f7dc01785146}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!NumberOfStepSimulations@{NumberOfStepSimulations}}
\index{NumberOfStepSimulations@{NumberOfStepSimulations}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfStepSimulations}{NumberOfStepSimulations}}
{\footnotesize\ttfamily uint64\+\_\+t Hardware\+::\+Simulation\+Struct\+::\+Number\+Of\+Step\+Simulations = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00227}{227}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_a1f41ee88dfcd97fa53cfc185841316d9}\label{struct_hardware_1_1_simulation_struct_a1f41ee88dfcd97fa53cfc185841316d9}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!NumberOfStepSimulationsToWrite@{NumberOfStepSimulationsToWrite}}
\index{NumberOfStepSimulationsToWrite@{NumberOfStepSimulationsToWrite}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfStepSimulationsToWrite}{NumberOfStepSimulationsToWrite}}
{\footnotesize\ttfamily uint64\+\_\+t Hardware\+::\+Simulation\+Struct\+::\+Number\+Of\+Step\+Simulations\+To\+Write = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00228}{228}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_a45659d8ae86690fa6354d58b555b7015}\label{struct_hardware_1_1_simulation_struct_a45659d8ae86690fa6354d58b555b7015}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!NumberOfTestClockCycles@{NumberOfTestClockCycles}}
\index{NumberOfTestClockCycles@{NumberOfTestClockCycles}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfTestClockCycles}{NumberOfTestClockCycles}}
{\footnotesize\ttfamily int Hardware\+::\+Simulation\+Struct\+::\+Number\+Of\+Test\+Clock\+Cycles = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00222}{222}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_a90d50ef25009f1cfe2fde8ae4c4864dc}\label{struct_hardware_1_1_simulation_struct_a90d50ef25009f1cfe2fde8ae4c4864dc}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!ProbeName@{ProbeName}}
\index{ProbeName@{ProbeName}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{ProbeName}{ProbeName}}
{\footnotesize\ttfamily char$\ast$$\ast$ Hardware\+::\+Simulation\+Struct\+::\+Probe\+Name = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00211}{211}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_aba7fe8fc535d10f974ca2e7241e801d2}\label{struct_hardware_1_1_simulation_struct_aba7fe8fc535d10f974ca2e7241e801d2}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!ProbeValues@{ProbeValues}}
\index{ProbeValues@{ProbeValues}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{ProbeValues}{ProbeValues}}
{\footnotesize\ttfamily char$\ast$$\ast$$\ast$ Hardware\+::\+Simulation\+Struct\+::\+Probe\+Values}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00233}{233}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_a342466fdb4421e722a41f264686635c8}\label{struct_hardware_1_1_simulation_struct_a342466fdb4421e722a41f264686635c8}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!SelectedGroups@{SelectedGroups}}
\index{SelectedGroups@{SelectedGroups}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{SelectedGroups}{SelectedGroups}}
{\footnotesize\ttfamily int$\ast$ Hardware\+::\+Simulation\+Struct\+::\+Selected\+Groups = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00232}{232}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_a70c7ca0dcfe32e7e0ac00d3db3d5b4cf}\label{struct_hardware_1_1_simulation_struct_a70c7ca0dcfe32e7e0ac00d3db3d5b4cf}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!SignalIndex\_of\_GlitchExtendedProbe@{SignalIndex\_of\_GlitchExtendedProbe}}
\index{SignalIndex\_of\_GlitchExtendedProbe@{SignalIndex\_of\_GlitchExtendedProbe}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{SignalIndex\_of\_GlitchExtendedProbe}{SignalIndex\_of\_GlitchExtendedProbe}}
{\footnotesize\ttfamily int$\ast$ Hardware\+::\+Simulation\+Struct\+::\+Signal\+Index\+\_\+of\+\_\+\+Glitch\+Extended\+Probe = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00215}{215}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_af31080116422814169151c6cafaa84d2}\label{struct_hardware_1_1_simulation_struct_af31080116422814169151c6cafaa84d2}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!StepSimulationIndex@{StepSimulationIndex}}
\index{StepSimulationIndex@{StepSimulationIndex}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{StepSimulationIndex}{StepSimulationIndex}}
{\footnotesize\ttfamily int Hardware\+::\+Simulation\+Struct\+::\+Step\+Simulation\+Index = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00230}{230}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_ae8f96fc4cd36621c2e1aa1cedcf847c8}\label{struct_hardware_1_1_simulation_struct_ae8f96fc4cd36621c2e1aa1cedcf847c8}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!TestClockCycles@{TestClockCycles}}
\index{TestClockCycles@{TestClockCycles}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{TestClockCycles}{TestClockCycles}}
{\footnotesize\ttfamily int$\ast$ Hardware\+::\+Simulation\+Struct\+::\+Test\+Clock\+Cycles = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00223}{223}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_ac7f844ea45626ed463ae467440d3dcb0}\label{struct_hardware_1_1_simulation_struct_ac7f844ea45626ed463ae467440d3dcb0}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!TestMultivariate@{TestMultivariate}}
\index{TestMultivariate@{TestMultivariate}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{TestMultivariate}{TestMultivariate}}
{\footnotesize\ttfamily int Hardware\+::\+Simulation\+Struct\+::\+Test\+Multivariate = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00220}{220}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_ad53e4d85f0504dd52e76617bfaf4dbb5}\label{struct_hardware_1_1_simulation_struct_ad53e4d85f0504dd52e76617bfaf4dbb5}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!TestOrder@{TestOrder}}
\index{TestOrder@{TestOrder}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{TestOrder}{TestOrder}}
{\footnotesize\ttfamily int Hardware\+::\+Simulation\+Struct\+::\+Test\+Order = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00219}{219}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_simulation_struct_af20832d18f4eb8f9c9a11a9989191e88}\label{struct_hardware_1_1_simulation_struct_af20832d18f4eb8f9c9a11a9989191e88}} 
\index{Hardware::SimulationStruct@{Hardware::SimulationStruct}!TestTransitional@{TestTransitional}}
\index{TestTransitional@{TestTransitional}!Hardware::SimulationStruct@{Hardware::SimulationStruct}}
\doxysubsubsection{\texorpdfstring{TestTransitional}{TestTransitional}}
{\footnotesize\ttfamily int Hardware\+::\+Simulation\+Struct\+::\+Test\+Transitional = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00221}{221}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Projects/\+PROLEAD/inc/\+Hardware/\mbox{\hyperlink{_hardware_2_definitions_8hpp}{Definitions.\+hpp}}\end{DoxyCompactItemize}
