use crate::backend::onehot::{column_sweep_ajtai_onehot, column_sweep_ajtai_onehot_multi, MultiChunkEntry, SingleChunkEntry};
use crate::backend::sparse_ring::column_sweep_sparse;
use crate::compute::backend::{
    CommitmentComputeBackend, ComputeBackendSetup, CyclicRowsComputeBackend,
    DigitRowsComputeBackend, RingSwitchComputeBackend,
};
use crate::compute::plans::{
    DenseCommitInput, DenseCommitRowsPlan, OneHotCommitBlocks, OneHotCommitRowsPlan,
    RecursiveWitnessCommitRowsPlan, RingSwitchQuotientRowsPlan, RingSwitchRelationRows,
    RingSwitchRelationRowsPlan, SparseRingCommitRowsPlan,
};
use crate::kernels::linear::{
    digit_blocks_are_balanced, fused_split_eq_quotients_prover_bounds,
    mat_vec_mul_ntt_dense_digits_i8, mat_vec_mul_ntt_digits_i8, mat_vec_mul_ntt_i8,
    mat_vec_mul_ntt_i8_dense, mat_vec_mul_ntt_i8_dense_single_row, mat_vec_mul_ntt_raw_digits_i8,
    mat_vec_mul_ntt_single_i8, mat_vec_mul_ntt_single_i8_cyclic, selected_crt_i8_capacity_profile,
    CrtI8CapacityProfile,
};
use akita_algebra::CyclotomicRing;
use akita_field::unreduced::{HasCommitAccum, ReduceTo};
use akita_field::{AdditiveGroup, AkitaError, CanonicalField, FieldCore, HalvingField};
use akita_types::{
    dispatch_for_field, prepare_ntt_cache, AkitaExpandedSetup, NttCacheKey, NttCacheMode,
    PreparedNttCache,
};
use std::any::Any;
use std::array::from_fn;
use std::collections::{HashMap, HashSet};
#[cfg(test)]
use std::sync::atomic::{AtomicUsize, Ordering};
use std::sync::{Arc, Mutex, OnceLock};

/// CPU backend using the existing Rust/Rayon kernels.
#[derive(Debug, Default, Clone, Copy)]
pub struct CpuBackend;

type NttSlotCell = OnceLock<Result<Arc<ErasedCpuNttCache>, AkitaError>>;

/// CPU-prepared setup keyed by runtime ring dimension.
///
/// NTT caches are keyed by [`NttCacheKey`]. [`ComputeBackendSetup::prepare_setup`]
/// registers the minimum envelope slot on the setup contract; additional slots may
/// be built lazily via [`ComputeBackendSetup::ensure_ntt_slot`]. Every full-envelope
/// slot serves all matrix prefixes at its ring dimension, and its cell makes concurrent
/// first use single-flight.
#[derive(Debug)]
pub struct CpuPreparedSetup<F: FieldCore> {
    expanded: Arc<AkitaExpandedSetup<F>>,
    shared_ntt: Mutex<HashMap<NttCacheKey, Arc<NttSlotCell>>>,
    ntt_i8_capacity_by_ring_d: Mutex<HashMap<usize, CrtI8CapacityProfile>>,
    /// Keys promised at [`ComputeBackendSetup::prepare_setup`]; lazy builds outside
    /// this set emit a diagnostic warning.
    setup_contract_ntt_keys: Mutex<HashSet<NttCacheKey>>,
    #[cfg(test)]
    ntt_slot_build_count: AtomicUsize,
}

struct ErasedCpuNttCache {
    ring_d: usize,
    cache_bytes: usize,
    cache: Arc<dyn Any + Send + Sync>,
}

impl core::fmt::Debug for ErasedCpuNttCache {
    fn fmt(&self, formatter: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        formatter
            .debug_struct("ErasedCpuNttCache")
            .field("ring_d", &self.ring_d)
            .field("cache_bytes", &self.cache_bytes)
            .finish_non_exhaustive()
    }
}

/// CRT/NTT profile and universal i8 capacity metadata for a prepared setup.
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
pub struct PreparedCrtNttProfile {
    /// Stable profile identifier used by benchmark/report tooling.
    pub profile_id: &'static str,
    /// Number of CRT primes in the selected profile.
    pub num_primes: usize,
    /// Maximum bit length of a CRT prime modulus.
    pub prime_modulus_bits: u32,
    /// Signed storage width used by the CRT NTT representation.
    pub limb_bits: u32,
    /// Largest balanced i8 log basis accepted by prover i8 kernels.
    pub max_i8_log_basis: u32,
    /// Safe accumulation width for balanced i8 digits at `max_i8_log_basis`.
    pub balanced_digit_safe_width: usize,
    /// Safe accumulation width for raw signed i8 recursive-witness inputs.
    pub raw_i8_safe_width: usize,
}

impl From<CrtI8CapacityProfile> for PreparedCrtNttProfile {
    fn from(profile: CrtI8CapacityProfile) -> Self {
        Self {
            profile_id: profile.profile_id,
            num_primes: profile.num_primes,
            prime_modulus_bits: profile.prime_modulus_bits,
            limb_bits: profile.limb_bits,
            max_i8_log_basis: profile.max_i8_log_basis,
            balanced_digit_safe_width: profile.balanced_digit_safe_width,
            raw_i8_safe_width: profile.raw_i8_safe_width,
        }
    }
}

impl<F: FieldCore + CanonicalField> CpuPreparedSetup<F> {
    fn envelope_ntt_key<const D: usize>(&self) -> Result<NttCacheKey, AkitaError> {
        NttCacheKey::from_envelope(&self.expanded, D)
    }

    pub(crate) fn with_shared_ntt<const D: usize, R>(
        &self,
        f: impl FnOnce(&PreparedNttCache<D>) -> Result<R, AkitaError>,
    ) -> Result<R, AkitaError> {
        let key = self.envelope_ntt_key::<D>()?;
        let entry = {
            let cache = self
                .shared_ntt
                .lock()
                .map_err(|_| AkitaError::InvalidSetup("NTT cache lock poisoned".into()))?;
            cache.get(&key).cloned().ok_or_else(|| {
                AkitaError::InvalidSetup(format!(
                    "prepared setup NTT slot not warmed for ring_d={} num_ring_elements={}",
                    key.ring_d, key.num_ring_elements
                ))
            })?
        };
        // A registered cell may still be under construction by another thread.
        // Join that single-flight build instead of reporting a false cache miss.
        let slot = entry.wait().as_ref().map_err(Clone::clone)?.clone();
        if slot.ring_d != D {
            return Err(AkitaError::InvalidSetup(format!(
                "prepared CPU NTT ring_d mismatch: stored {}, requested {D}",
                slot.ring_d
            )));
        }
        let typed = slot
            .cache
            .downcast_ref::<PreparedNttCache<D>>()
            .ok_or_else(|| AkitaError::InvalidSetup("prepared CPU NTT type mismatch".into()))?;
        f(typed)
    }

    /// In-memory byte footprint of all shared setup NTT caches.
    pub fn shared_ntt_cache_bytes(&self) -> usize {
        self.shared_ntt
            .lock()
            .unwrap_or_else(|e| e.into_inner())
            .values()
            .filter_map(|entry| entry.get())
            .filter_map(|result| result.as_ref().ok())
            .map(|slot| slot.cache_bytes)
            .sum()
    }

    /// CRT/NTT profile and universal i8 capacity metadata for ring degree `D`.
    pub fn shared_ntt_profile<const D: usize>(&self) -> Result<PreparedCrtNttProfile, AkitaError> {
        self.ntt_i8_capacity_by_ring_d
            .lock()
            .map_err(|_| AkitaError::InvalidSetup("NTT profile lock poisoned".into()))?
            .get(&D)
            .copied()
            .map(Into::into)
            .ok_or_else(|| {
                AkitaError::InvalidSetup(format!(
                    "prepared setup has no CRT/i8 capacity profile for ring_d={D}"
                ))
            })
    }
}

fn build_ntt_slot_for_key<F: FieldCore + CanonicalField>(
    expanded: &AkitaExpandedSetup<F>,
    key: NttCacheKey,
) -> Result<ErasedCpuNttCache, AkitaError> {
    dispatch_for_field!(ProtocolDispatchSlot::Ntt, F, key.ring_d, |RING_D| {
        let view = expanded
            .shared_matrix()
            .ring_view::<RING_D>(1, key.num_ring_elements)?;
        let cache = Arc::new(prepare_ntt_cache(view, NttCacheMode::BothTransforms)?);
        tracing::info!(
            ring_d = RING_D,
            num_ring_elements = key.num_ring_elements,
            cache_bytes = cache.cache_bytes(),
            "built shared-matrix NTT slot"
        );
        Ok(ErasedCpuNttCache {
            ring_d: RING_D,
            cache_bytes: cache.cache_bytes(),
            cache,
        })
    })
}

fn record_ntt_profile_on_prepared<F: FieldCore>(
    prepared: &CpuPreparedSetup<F>,
    key: NttCacheKey,
    profile: CrtI8CapacityProfile,
) -> Result<(), AkitaError> {
    prepared
        .ntt_i8_capacity_by_ring_d
        .lock()
        .map_err(|_| AkitaError::InvalidSetup("NTT profile lock poisoned".into()))?
        .entry(key.ring_d)
        .or_insert(profile);
    Ok(())
}

fn insert_ntt_slot_on_prepared<F: FieldCore + CanonicalField>(
    prepared: &CpuPreparedSetup<F>,
    key: NttCacheKey,
) -> Result<(), AkitaError> {
    let profile = dispatch_for_field!(ProtocolDispatchSlot::Ntt, F, key.ring_d, |RING_D| {
        selected_crt_i8_capacity_profile::<F, RING_D>()
    })?;
    let entry = {
        let mut cache = prepared
            .shared_ntt
            .lock()
            .map_err(|_| AkitaError::InvalidSetup("NTT cache lock poisoned".into()))?;
        Arc::clone(
            cache
                .entry(key)
                .or_insert_with(|| Arc::new(OnceLock::new())),
        )
    };
    let build_result = entry.get_or_init(|| {
        #[cfg(test)]
        prepared
            .ntt_slot_build_count
            .fetch_add(1, Ordering::Relaxed);
        build_ntt_slot_for_key(prepared.expanded.as_ref(), key).map(Arc::new)
    });
    build_result.as_ref().map_err(Clone::clone)?;
    record_ntt_profile_on_prepared(prepared, key, profile)
}

fn register_setup_contract_ntt_slot_on_prepared<F: FieldCore + CanonicalField>(
    prepared: &CpuPreparedSetup<F>,
    key: NttCacheKey,
) -> Result<(), AkitaError> {
    insert_ntt_slot_on_prepared(prepared, key)?;
    prepared
        .setup_contract_ntt_keys
        .lock()
        .map_err(|_| AkitaError::InvalidSetup("NTT contract lock poisoned".into()))?
        .insert(key);
    Ok(())
}

fn ensure_ntt_slot_on_prepared<F: FieldCore + CanonicalField>(
    prepared: &CpuPreparedSetup<F>,
    key: NttCacheKey,
) -> Result<(), AkitaError> {
    let initialized = prepared
        .shared_ntt
        .lock()
        .map_err(|_| AkitaError::InvalidSetup("NTT cache lock poisoned".into()))?
        .get(&key)
        .is_some_and(|entry| entry.get().is_some_and(Result::is_ok));
    if initialized {
        return Ok(());
    }
    if !prepared
        .setup_contract_ntt_keys
        .lock()
        .map_err(|_| AkitaError::InvalidSetup("NTT contract lock poisoned".into()))?
        .contains(&key)
    {
        tracing::warn!(
            target: "akita_prover::ntt_cache",
            ring_d = key.ring_d,
            num_ring_elements = key.num_ring_elements,
            setup_contract_keys = prepared
                .setup_contract_ntt_keys
                .lock()
                .map_err(|_| AkitaError::InvalidSetup("NTT contract lock poisoned".into()))?
                .len(),
            "building NTT cache slot outside setup prepare contract; \
             setup envelope or prepare path is likely undersized for this commit/prove path"
        );
    }
    insert_ntt_slot_on_prepared(prepared, key)
}

fn validate_digit_row_request(
    row_len: usize,
    row_width: usize,
    total_ring_elements: usize,
) -> Result<(), AkitaError> {
    if row_width == 0 {
        return Err(AkitaError::InvalidSetup(
            "prepared setup row width must be nonzero".to_string(),
        ));
    }
    let required = row_len.checked_mul(row_width).ok_or_else(|| {
        AkitaError::InvalidSetup(format!(
            "digit row request overflows: row_len={row_len} row_width={row_width}"
        ))
    })?;
    if required > total_ring_elements {
        return Err(AkitaError::InvalidSetup(format!(
            "digit row request needs {required} setup ring elements but prepared setup has {total_ring_elements}"
        )));
    }
    Ok(())
}

impl<F> ComputeBackendSetup<F> for CpuBackend
where
    F: FieldCore + CanonicalField,
{
    type PreparedSetup = CpuPreparedSetup<F>;

    fn prepare_expanded<const D: usize>(
        &self,
        expanded: Arc<AkitaExpandedSetup<F>>,
    ) -> Result<Self::PreparedSetup, AkitaError> {
        Ok(CpuPreparedSetup {
            expanded,
            shared_ntt: Mutex::new(HashMap::new()),
            ntt_i8_capacity_by_ring_d: Mutex::new(HashMap::new()),
            setup_contract_ntt_keys: Mutex::new(HashSet::new()),
            #[cfg(test)]
            ntt_slot_build_count: AtomicUsize::new(0),
        })
    }

    fn register_setup_contract_ntt_slot(
        &self,
        prepared: &Self::PreparedSetup,
        key: NttCacheKey,
    ) -> Result<(), AkitaError> {
        register_setup_contract_ntt_slot_on_prepared(prepared, key)
    }

    fn ensure_ntt_slot(
        &self,
        prepared: &Self::PreparedSetup,
        key: NttCacheKey,
    ) -> Result<(), AkitaError> {
        ensure_ntt_slot_on_prepared(prepared, key)
    }

    fn prepared_expanded_setup<'a>(
        &self,
        prepared: &'a Self::PreparedSetup,
    ) -> &'a AkitaExpandedSetup<F> {
        prepared.expanded.as_ref()
    }
}

impl<F> CommitmentComputeBackend<F> for CpuBackend
where
    F: FieldCore + CanonicalField,
{
    fn dense_commit_rows<const D: usize>(
        &self,
        prepared: &Self::PreparedSetup,
        plan: DenseCommitRowsPlan<'_, F, D>,
    ) -> Result<Vec<Vec<CyclotomicRing<F, D>>>, AkitaError> {
        match plan.input {
            DenseCommitInput::CachedDigits {
                digit_block_slices,
                log_basis_inner,
            } => {
                let row_width = digit_block_slices.first().map_or(0, |digits| digits.len());
                prepared.with_shared_ntt::<D, _>(|ntt| {
                    mat_vec_mul_ntt_dense_digits_i8(
                        ntt,
                        plan.n_a,
                        row_width,
                        &digit_block_slices,
                        log_basis_inner,
                    )
                })
            }
            DenseCommitInput::CoeffBlocks {
                block_slices,
                num_digits_inner,
                log_basis_inner,
            } => {
                let row_width = block_slices.first().map_or(Ok(0usize), |block| {
                    block.len().checked_mul(num_digits_inner).ok_or_else(|| {
                        AkitaError::InvalidSetup("dense coefficient row width overflow".to_string())
                    })
                })?;
                if plan.n_a == 1 {
                    prepared.with_shared_ntt::<D, _>(|ntt| {
                        Ok(mat_vec_mul_ntt_i8_dense_single_row(
                            ntt,
                            row_width,
                            &block_slices,
                            num_digits_inner,
                            log_basis_inner,
                        )?
                        .into_iter()
                        .map(|ring| vec![ring])
                        .collect())
                    })
                } else {
                    prepared.with_shared_ntt::<D, _>(|ntt| {
                        mat_vec_mul_ntt_i8_dense(
                            ntt,
                            plan.n_a,
                            row_width,
                            &block_slices,
                            num_digits_inner,
                            log_basis_inner,
                        )
                    })
                }
            }
        }
    }

    fn onehot_commit_rows<const D: usize>(
        &self,
        prepared: &Self::PreparedSetup,
        plan: OneHotCommitRowsPlan<'_>,
    ) -> Result<Vec<Vec<CyclotomicRing<F, D>>>, AkitaError>
    where
        F: HasCommitAccum,
        F::CommitAccum: AdditiveGroup + From<F> + ReduceTo<F>,
    {
        let active_a_cols = plan
            .num_positions_per_block
            .checked_mul(plan.num_digits_inner)
            .ok_or_else(|| AkitaError::InvalidSetup("active A width overflow".to_string()))?;
        let a_view = prepared
            .expanded
            .shared_matrix
            .ring_view::<D>(plan.n_a, active_a_cols)?;
        Ok(match plan.blocks {
            OneHotCommitBlocks::SingleChunk(blocks) => {
                column_sweep_ajtai_onehot::<SingleChunkEntry, F, D>(
                    &a_view,
                    &blocks.block_slices()?,
                    plan.n_a,
                    active_a_cols,
                    plan.num_digits_inner,
                )
            }
            OneHotCommitBlocks::MultiChunk(blocks) => {
                column_sweep_ajtai_onehot::<MultiChunkEntry, F, D>(
                    &a_view,
                    &blocks.block_slices()?,
                    plan.n_a,
                    active_a_cols,
                    plan.num_digits_inner,
                )
            }
        })
    }

    fn onehot_commit_rows_multi<const D: usize>(
        &self,
        prepared: &Self::PreparedSetup,
        plans: Vec<OneHotCommitRowsPlan<'_>>,
    ) -> Result<Vec<Vec<Vec<CyclotomicRing<F, D>>>>, AkitaError>
    where
        F: HasCommitAccum,
        F::CommitAccum: AdditiveGroup + From<F> + ReduceTo<F>,
    {
        let Some(first) = plans.first() else {
            return Ok(Vec::new());
        };
        let uniform_shape = plans.iter().all(|plan| {
            plan.n_a == first.n_a
                && plan.num_positions_per_block == first.num_positions_per_block
                && plan.num_digits_inner == first.num_digits_inner
        });
        let all_single = plans
            .iter()
            .all(|plan| matches!(plan.blocks, OneHotCommitBlocks::SingleChunk(_)));
        let all_multi = plans
            .iter()
            .all(|plan| matches!(plan.blocks, OneHotCommitBlocks::MultiChunk(_)));
        if !uniform_shape || !(all_single || all_multi) {
            return plans
                .into_iter()
                .map(|plan| self.onehot_commit_rows::<D>(prepared, plan))
                .collect();
        }

        let active_a_cols = first
            .num_positions_per_block
            .checked_mul(first.num_digits_inner)
            .ok_or_else(|| AkitaError::InvalidSetup("active A width overflow".to_string()))?;
        let a_view = prepared
            .expanded
            .shared_matrix
            .ring_view::<D>(first.n_a, active_a_cols)?;
        let n_a = first.n_a;
        let num_digits_inner = first.num_digits_inner;

        if all_single {
            let polys_blocks: Vec<Vec<&[SingleChunkEntry]>> = plans
                .iter()
                .map(|plan| match &plan.blocks {
                    OneHotCommitBlocks::SingleChunk(blocks) => blocks.block_slices(),
                    OneHotCommitBlocks::MultiChunk(_) => unreachable!("checked all_single"),
                })
                .collect::<Result<_, _>>()?;
            Ok(column_sweep_ajtai_onehot_multi::<SingleChunkEntry, F, D>(
                &a_view,
                &polys_blocks,
                n_a,
                active_a_cols,
                num_digits_inner,
            ))
        } else {
            let polys_blocks: Vec<Vec<&[MultiChunkEntry]>> = plans
                .iter()
                .map(|plan| match &plan.blocks {
                    OneHotCommitBlocks::MultiChunk(blocks) => blocks.block_slices(),
                    OneHotCommitBlocks::SingleChunk(_) => unreachable!("checked all_multi"),
                })
                .collect::<Result<_, _>>()?;
            Ok(column_sweep_ajtai_onehot_multi::<MultiChunkEntry, F, D>(
                &a_view,
                &polys_blocks,
                n_a,
                active_a_cols,
                num_digits_inner,
            ))
        }
    }

    fn sparse_ring_commit_rows<const D: usize>(
        &self,
        prepared: &Self::PreparedSetup,
        plan: SparseRingCommitRowsPlan<'_>,
    ) -> Result<Vec<Vec<CyclotomicRing<F, D>>>, AkitaError>
    where
        F: HasCommitAccum,
        F::CommitAccum: AdditiveGroup + From<F> + ReduceTo<F>,
    {
        let active_a_cols = plan
            .num_positions_per_block
            .checked_mul(plan.num_digits_inner)
            .ok_or_else(|| AkitaError::InvalidSetup("active A width overflow".to_string()))?;
        let a_view = prepared
            .expanded
            .shared_matrix
            .ring_view::<D>(plan.n_a, active_a_cols)?;
        Ok(column_sweep_sparse(
            &a_view,
            &plan.blocks.block_slices()?,
            plan.n_a,
            plan.num_positions_per_block,
            plan.num_digits_inner,
        ))
    }

    fn recursive_witness_commit_rows<const D: usize>(
        &self,
        prepared: &Self::PreparedSetup,
        plan: RecursiveWitnessCommitRowsPlan<'_, D>,
    ) -> Result<Vec<Vec<CyclotomicRing<F, D>>>, AkitaError> {
        let row_width = plan
            .num_positions_per_block
            .checked_mul(plan.num_digits_inner)
            .ok_or_else(|| AkitaError::InvalidSetup("recursive A width overflow".to_string()))?;
        if plan.num_digits_inner == 1 {
            let blocks = plan
                .coeffs
                .chunks(plan.num_positions_per_block)
                .collect::<Vec<_>>();
            // The `num_digits_inner == 1` recursive witness is a raw signed-i8
            // coefficient stream. Degree-one fields yield balanced gadget digits
            // (fast predecomposed-digit kernel), but extension-field tensor
            // base-lift packing sums gadget digits and can push coefficients
            // past the balanced range; those must commit through the general
            // raw ring mat-vec instead of the balanced-digit LUT kernel.
            let known_balanced = plan
                .known_balanced_log_basis
                .is_some_and(|source_log_basis| plan.log_basis_inner >= source_log_basis);
            if known_balanced || digit_blocks_are_balanced(&blocks, row_width, plan.log_basis_inner)
            {
                prepared.with_shared_ntt::<D, _>(|ntt| {
                    mat_vec_mul_ntt_digits_i8(
                        ntt,
                        plan.n_rows,
                        row_width,
                        &blocks,
                        plan.log_basis_inner,
                    )
                })
            } else {
                prepared.with_shared_ntt::<D, _>(|ntt| {
                    mat_vec_mul_ntt_raw_digits_i8(ntt, plan.n_rows, row_width, &blocks)
                })
            }
        } else {
            let ring_elems: Vec<CyclotomicRing<F, D>> = plan
                .coeffs
                .iter()
                .map(|digit| {
                    let coeffs = from_fn(|k| F::from_i8(digit[k]));
                    CyclotomicRing::from_coefficients(coeffs)
                })
                .collect();
            let blocks = ring_elems
                .chunks(plan.num_positions_per_block)
                .collect::<Vec<_>>();
            prepared.with_shared_ntt::<D, _>(|ntt| {
                mat_vec_mul_ntt_i8(
                    ntt,
                    plan.n_rows,
                    row_width,
                    &blocks,
                    plan.num_digits_inner,
                    plan.log_basis_inner,
                )
            })
        }
    }
}

impl<F> DigitRowsComputeBackend<F> for CpuBackend
where
    F: FieldCore + CanonicalField,
{
    fn digit_rows<const D: usize>(
        &self,
        prepared: &Self::PreparedSetup,
        row_len: usize,
        digits: &[[i8; D]],
        log_basis: u32,
    ) -> Result<Vec<CyclotomicRing<F, D>>, AkitaError> {
        validate_digit_row_request(
            row_len,
            digits.len(),
            prepared
                .expanded
                .shared_matrix
                .total_ring_elements_at::<D>()?,
        )?;
        prepared.with_shared_ntt::<D, _>(|ntt| {
            mat_vec_mul_ntt_single_i8(ntt, row_len, digits.len(), digits, log_basis)
        })
    }
}

impl<F> CyclicRowsComputeBackend<F> for CpuBackend
where
    F: FieldCore + CanonicalField,
{
    fn cyclic_digit_rows<const D: usize>(
        &self,
        prepared: &Self::PreparedSetup,
        row_len: usize,
        digits: &[[i8; D]],
        log_basis: u32,
    ) -> Result<Vec<CyclotomicRing<F, D>>, AkitaError> {
        validate_digit_row_request(
            row_len,
            digits.len(),
            prepared
                .expanded
                .shared_matrix
                .total_ring_elements_at::<D>()?,
        )?;
        prepared.with_shared_ntt::<D, _>(|ntt| {
            mat_vec_mul_ntt_single_i8_cyclic(ntt, row_len, digits.len(), digits, log_basis)
        })
    }
}

impl<F> RingSwitchComputeBackend<F> for CpuBackend
where
    F: FieldCore + CanonicalField,
{
    fn ring_switch_relation_rows<const D: usize>(
        &self,
        prepared: &Self::PreparedSetup,
        plan: RingSwitchRelationRowsPlan<'_, D>,
    ) -> Result<RingSwitchRelationRows<F, D>, AkitaError>
    where
        F: HalvingField,
    {
        prepared.with_shared_ntt::<D, _>(|ntt| {
            let (d_cyclic, b_cyclic, a_quotients) = fused_split_eq_quotients_prover_bounds(
                ntt,
                plan.n_d,
                plan.n_b,
                plan.n_a,
                plan.e_hat,
                plan.t_hat,
                plan.z_segment,
                plan.z_folded_centered_inf_norm,
                plan.log_basis_open,
                plan.log_basis_outer,
            )?;
            Ok(RingSwitchRelationRows {
                d_cyclic,
                b_cyclic,
                a_quotients,
            })
        })
    }

    fn ring_switch_quotient_rows<const D: usize>(
        &self,
        prepared: &Self::PreparedSetup,
        plan: RingSwitchQuotientRowsPlan<'_, D>,
    ) -> Result<Vec<CyclotomicRing<F, D>>, AkitaError>
    where
        F: HalvingField,
    {
        prepared.with_shared_ntt::<D, _>(|ntt| {
            let (_d_cyclic, _b_cyclic, a_quotients) = fused_split_eq_quotients_prover_bounds(
                ntt,
                0,
                0,
                plan.n_a,
                &[][..],
                &[][..],
                plan.z_segment,
                plan.z_folded_centered_inf_norm,
                1,
                1,
            )?;
            Ok(a_quotients)
        })
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use crate::compute::backend::{
        ComputeBackendSetup, CyclicRowsComputeBackend, DigitRowsComputeBackend,
        RingSwitchComputeBackend,
    };
    use crate::compute::plans::RingSwitchRelationRowsPlan;
    use crate::kernels::linear::{
        fused_split_eq_quotients, mat_vec_mul_ntt_single_i8, mat_vec_mul_ntt_single_i8_cyclic,
    };
    use crate::validation::MAX_I8_LOG_BASIS;
    use crate::AkitaProverSetup;
    use akita_field::Prime64Offset59;
    use akita_types::SetupMatrixEnvelope;
    use std::sync::Arc;

    type F = Prime64Offset59;
    const D: usize = 64;

    fn setup_envelope(max_setup_len: usize) -> SetupMatrixEnvelope {
        SetupMatrixEnvelope { max_setup_len }
    }

    fn prepared() -> CpuPreparedSetup<F> {
        let setup =
            AkitaProverSetup::<F>::generate_with_capacity(8, 1, D, setup_envelope(D)).unwrap();
        CpuBackend.prepare_setup(&setup).unwrap()
    }

    #[test]
    fn cpu_prepared_setup_identity_rejects_mismatched_setup() {
        let setup_a =
            AkitaProverSetup::<F>::generate_with_capacity(8, 1, D, setup_envelope(D)).unwrap();
        let setup_b =
            AkitaProverSetup::<F>::generate_with_capacity(9, 1, D, setup_envelope(D)).unwrap();
        let prepared = CpuBackend.prepare_setup(&setup_a).unwrap();

        CpuBackend
            .validate_prepared_setup(&prepared, setup_a.expanded.as_ref())
            .expect("matching setup");
        assert!(
            CpuBackend
                .validate_prepared_setup(&prepared, setup_b.expanded.as_ref())
                .is_err(),
            "prepared context must stay bound to the setup used to create it"
        );
    }

    #[test]
    fn cpu_prepared_setup_identity_accepts_equivalent_setup() {
        let setup_a =
            AkitaProverSetup::<F>::generate_with_capacity(8, 1, D, setup_envelope(D)).unwrap();
        let setup_b =
            AkitaProverSetup::<F>::generate_with_capacity(8, 1, D, setup_envelope(D)).unwrap();
        assert!(!Arc::ptr_eq(&setup_a.expanded, &setup_b.expanded));

        let prepared = CpuBackend.prepare_setup(&setup_a).unwrap();

        CpuBackend
            .validate_prepared_setup(&prepared, setup_b.expanded.as_ref())
            .expect("equivalent deterministic setup should validate");
    }

    #[test]
    fn cpu_prepared_setup_reports_checked_crt_capacity_profile() {
        let prepared = prepared();
        let profile = prepared.shared_ntt_profile::<D>().expect("profile");

        assert_eq!(profile.profile_id, "Q64/3xi32");
        assert_eq!(profile.num_primes, 3);
        assert_eq!(profile.limb_bits, 32);
        assert_eq!(profile.max_i8_log_basis, MAX_I8_LOG_BASIS);
        assert!(profile.balanced_digit_safe_width > 0);
        assert!(profile.raw_i8_safe_width > 0);
    }

    #[test]
    fn prepare_setup_registers_envelope_ntt_contract() {
        let setup =
            AkitaProverSetup::<F>::generate_with_capacity(8, 1, D, setup_envelope(D)).unwrap();
        let prepared = CpuBackend.prepare_setup(&setup).expect("prepared");
        assert!(prepared.shared_ntt_cache_bytes() > 0);
        let envelope_key =
            NttCacheKey::from_envelope(setup.expanded.as_ref(), D).expect("envelope key");
        assert!(prepared
            .shared_ntt
            .lock()
            .unwrap()
            .contains_key(&envelope_key));
    }

    #[test]
    fn prepare_expanded_with_envelope_ntt_builds_envelope_slot() {
        let setup =
            AkitaProverSetup::<F>::generate_with_capacity(8, 1, D, setup_envelope(D)).unwrap();
        let prepared = CpuBackend
            .prepare_expanded_with_envelope_ntt::<D>(setup.expanded.clone())
            .expect("prepared");
        assert!(prepared.shared_ntt_cache_bytes() > 0);
        let envelope_key =
            NttCacheKey::from_envelope(setup.expanded.as_ref(), D).expect("envelope key");
        assert!(prepared
            .shared_ntt
            .lock()
            .unwrap()
            .contains_key(&envelope_key));
    }

    #[test]
    fn cpu_prepared_setup_warms_multiple_ntt_slots() {
        let setup =
            AkitaProverSetup::<F>::generate_with_capacity(8, 1, D, setup_envelope(D)).unwrap();
        let prepared = CpuBackend.prepare_setup(&setup).expect("prepared");
        let envelope_key =
            NttCacheKey::from_envelope(setup.expanded.as_ref(), D).expect("envelope key");
        let partial_key = NttCacheKey {
            ring_d: D,
            num_ring_elements: 1,
        };
        CpuBackend
            .ensure_ntt_slot(&prepared, partial_key)
            .expect("warm partial slot");
        assert!(prepared.shared_ntt_cache_bytes() > 0);
        let cache = prepared.shared_ntt.lock().unwrap();
        assert!(cache.contains_key(&envelope_key));
        assert!(cache.contains_key(&partial_key));
        drop(cache);
        let miss = NttCacheKey {
            ring_d: D,
            num_ring_elements: 99_999,
        };
        assert!(!prepared.shared_ntt.lock().unwrap().contains_key(&miss));
    }

    #[test]
    fn concurrent_same_key_ntt_warm_builds_once() {
        let setup =
            AkitaProverSetup::<F>::generate_with_capacity(8, 1, D, setup_envelope(D)).unwrap();
        let prepared = CpuBackend
            .prepare_expanded::<D>(setup.expanded.clone())
            .expect("empty prepared setup");
        let key = NttCacheKey::from_envelope(setup.expanded.as_ref(), D).expect("envelope key");

        std::thread::scope(|scope| {
            for _ in 0..8 {
                let prepared = &prepared;
                scope.spawn(move || {
                    CpuBackend
                        .ensure_ntt_slot(prepared, key)
                        .expect("warm shared NTT slot");
                });
            }
        });
        CpuBackend
            .ensure_ntt_slot(&prepared, key)
            .expect("repeated warm is a no-op");

        assert_eq!(prepared.ntt_slot_build_count.load(Ordering::Relaxed), 1);
        assert!(prepared.shared_ntt_cache_bytes() > 0);
    }

    #[test]
    fn cpu_digit_rows_match_direct_kernel() {
        let prepared = prepared();
        let digits = vec![[1i8; D], [-1i8; D], [2i8; D]];
        let log_basis = 3;
        let via_backend = CpuBackend
            .digit_rows::<D>(&prepared, 2, &digits, log_basis)
            .expect("backend digit rows");
        let direct = prepared
            .with_shared_ntt::<D, _>(|ntt| {
                mat_vec_mul_ntt_single_i8(ntt, 2, digits.len(), &digits, log_basis)
            })
            .expect("direct digit rows");
        assert_eq!(via_backend, direct);
    }

    #[test]
    fn cpu_digit_rows_accept_logical_input_longer_than_stride() {
        let prepared = prepared();
        let digits = vec![[1i8; D]; 12];
        let log_basis = 3;
        let via_backend = CpuBackend
            .digit_rows::<D>(&prepared, 2, &digits, log_basis)
            .expect("backend digit rows");
        let direct = prepared
            .with_shared_ntt::<D, _>(|ntt| {
                mat_vec_mul_ntt_single_i8(ntt, 2, digits.len(), &digits, log_basis)
            })
            .expect("direct digit rows");
        assert_eq!(via_backend, direct);
    }

    #[test]
    fn cpu_cyclic_digit_rows_match_direct_kernel() {
        let prepared = prepared();
        let digits = vec![[1i8; D], [0i8; D], [-2i8; D], [3i8; D]];
        let log_basis = 3;
        let via_backend = CpuBackend
            .cyclic_digit_rows::<D>(&prepared, 2, &digits, log_basis)
            .expect("backend cyclic digit rows");
        let direct = prepared
            .with_shared_ntt::<D, _>(|ntt| {
                mat_vec_mul_ntt_single_i8_cyclic(ntt, 2, digits.len(), &digits, log_basis)
            })
            .expect("direct cyclic digit rows");
        assert_eq!(via_backend, direct);
    }

    #[test]
    fn cpu_ring_switch_relation_rows_use_distinct_open_and_outer_bases() {
        let prepared = prepared();
        let e_hat = vec![[1i8; D], [-1i8; D]];
        let t_hat = vec![[-1i8; D], [3i8; D]];
        let z_segment = vec![[1i32; D], [-2i32; D], [3i32; D]];
        let via_backend = CpuBackend
            .ring_switch_relation_rows::<D>(
                &prepared,
                RingSwitchRelationRowsPlan {
                    n_d: 1,
                    n_b: 1,
                    n_a: 1,
                    e_hat: &e_hat,
                    t_hat: &t_hat,
                    z_segment: &z_segment,
                    z_folded_centered_inf_norm: 3,
                    log_basis_open: 2,
                    log_basis_outer: 3,
                },
            )
            .expect("backend ring-switch relation rows");
        let direct = prepared
            .with_shared_ntt::<D, _>(|ntt| {
                fused_split_eq_quotients(ntt, 1, 1, 1, &e_hat, &t_hat, &z_segment, 3)
            })
            .expect("direct fused split-eq rows");
        assert_eq!(
            (
                via_backend.d_cyclic,
                via_backend.b_cyclic,
                via_backend.a_quotients
            ),
            direct
        );
    }
}
