#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000237165dae40 .scope module, "and_gate_tb" "and_gate_tb" 2 1;
 .timescale 0 0;
v00000237165da4d0_0 .var "t_a", 0 0;
v0000023716764030_0 .var "t_b", 0 0;
v00000237167640d0_0 .var "t_c", 0 0;
v0000023716764170_0 .net "t_x", 0 0, L_00000237167642b0;  1 drivers
v0000023716764210_0 .net "t_y", 0 0, L_0000023716733200;  1 drivers
S_0000023716765b50 .scope module, "gate1" "and_gate" 2 4, 3 1 0, S_00000237165dae40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0000023716733200 .functor AND 1, v00000237165da4d0_0, v0000023716764030_0, C4<1>, C4<1>;
v0000023716733360_0 .net "i1", 0 0, v00000237165da4d0_0;  1 drivers
v0000023716733400_0 .net "i2", 0 0, v0000023716764030_0;  1 drivers
v0000023716732e00_0 .net "o1", 0 0, L_0000023716733200;  alias, 1 drivers
S_0000023716765ce0 .scope module, "gate2" "and_gate" 2 5, 3 1 0, S_00000237165dae40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_00000237167642b0 .functor AND 1, L_0000023716733200, v00000237167640d0_0, C4<1>, C4<1>;
v0000023716765e70_0 .net "i1", 0 0, L_0000023716733200;  alias, 1 drivers
v0000023716765f10_0 .net "i2", 0 0, v00000237167640d0_0;  1 drivers
v00000237165da430_0 .net "o1", 0 0, L_00000237167642b0;  alias, 1 drivers
    .scope S_00000237165dae40;
T_0 ;
    %vpi_call 2 8 "$display", "3input AND gate implementation" {0 0 0};
    %vpi_call 2 9 "$display", "Input | output" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237165da4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023716764030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237167640d0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 13 "$display", "%d %d %d\011%d", v00000237165da4d0_0, v0000023716764030_0, v00000237167640d0_0, v0000023716764170_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237165da4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023716764030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237167640d0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 17 "$display", "%d %d %d\011%d", v00000237165da4d0_0, v0000023716764030_0, v00000237167640d0_0, v0000023716764170_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237165da4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023716764030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237167640d0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 21 "$display", "%d %d %d\011%d", v00000237165da4d0_0, v0000023716764030_0, v00000237167640d0_0, v0000023716764170_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237165da4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023716764030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237167640d0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 25 "$display", "%d %d %d\011%d", v00000237165da4d0_0, v0000023716764030_0, v00000237167640d0_0, v0000023716764170_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237165da4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023716764030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237167640d0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 29 "$display", "%d %d %d\011%d", v00000237165da4d0_0, v0000023716764030_0, v00000237167640d0_0, v0000023716764170_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237165da4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023716764030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237167640d0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 33 "$display", "%d %d %d\011%d", v00000237165da4d0_0, v0000023716764030_0, v00000237167640d0_0, v0000023716764170_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237165da4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023716764030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237167640d0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 37 "$display", "%d %d %d\011%d", v00000237165da4d0_0, v0000023716764030_0, v00000237167640d0_0, v0000023716764170_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237165da4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023716764030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237167640d0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 41 "$display", "%d %d %d\011%d", v00000237165da4d0_0, v0000023716764030_0, v00000237167640d0_0, v0000023716764170_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "3and_tb.v";
    "and.v";
