{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 19:04:34 2020 " "Info: Processing started: Thu Nov 26 19:04:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off trial_2 -c trial_2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off trial_2 -c trial_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "switch " "Info: Assuming node \"switch\" is an undefined clock" {  } { { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "switch" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "push " "Info: Assuming node \"push\" is an undefined clock" {  } { { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "push" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter:produce_dice\|count\[0\] counter:produce_dice\|count\[0\] 125.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 125.0 MHz between source register \"counter:produce_dice\|count\[0\]\" and destination register \"counter:produce_dice\|count\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "4.0 ns 4.0 ns 8.0 ns " "Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.300 ns + Longest register register " "Info: + Longest register to register delay is 2.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:produce_dice\|count\[0\] 1 REG LC7_C17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_C17; Fanout = 8; REG Node = 'counter:produce_dice\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:produce_dice|count[0] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.700 ns) 2.300 ns counter:produce_dice\|count\[0\] 2 REG LC7_C17 8 " "Info: 2: + IC(0.600 ns) + CELL(1.700 ns) = 2.300 ns; Loc. = LC7_C17; Fanout = 8; REG Node = 'counter:produce_dice\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { counter:produce_dice|count[0] counter:produce_dice|count[0] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 73.91 % ) " "Info: Total cell delay = 1.700 ns ( 73.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 26.09 % ) " "Info: Total interconnect delay = 0.600 ns ( 26.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { counter:produce_dice|count[0] counter:produce_dice|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { counter:produce_dice|count[0] {} counter:produce_dice|count[0] {} } { 0.000ns 0.600ns } { 0.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_126 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_126; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns counter:produce_dice\|count\[0\] 2 REG LC7_C17 8 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC7_C17; Fanout = 8; REG Node = 'counter:produce_dice\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk counter:produce_dice|count[0] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk counter:produce_dice|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} counter:produce_dice|count[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_126 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_126; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns counter:produce_dice\|count\[0\] 2 REG LC7_C17 8 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC7_C17; Fanout = 8; REG Node = 'counter:produce_dice\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk counter:produce_dice|count[0] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk counter:produce_dice|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} counter:produce_dice|count[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk counter:produce_dice|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} counter:produce_dice|count[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { counter:produce_dice|count[0] counter:produce_dice|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { counter:produce_dice|count[0] {} counter:produce_dice|count[0] {} } { 0.000ns 0.600ns } { 0.000ns 1.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk counter:produce_dice|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} counter:produce_dice|count[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:produce_dice|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { counter:produce_dice|count[0] {} } {  } {  } "" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 43 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "switch register register:R_21\|Q\[0\] register register:R_21\|Q\[3\] 38.17 MHz 26.2 ns Internal " "Info: Clock \"switch\" has Internal fmax of 38.17 MHz between source register \"register:R_21\|Q\[0\]\" and destination register \"register:R_21\|Q\[3\]\" (period= 26.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.600 ns + Longest register register " "Info: + Longest register to register delay is 22.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register:R_21\|Q\[0\] 1 REG LC2_C22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_C22; Fanout = 6; REG Node = 'register:R_21\|Q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:R_21|Q[0] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 2.900 ns overflow_control:OF_1\|LessThan0~6 2 COMB LC4_C22 1 " "Info: 2: + IC(0.600 ns) + CELL(2.300 ns) = 2.900 ns; Loc. = LC4_C22; Fanout = 1; COMB Node = 'overflow_control:OF_1\|LessThan0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { register:R_21|Q[0] overflow_control:OF_1|LessThan0~6 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 7.400 ns overflow_control:OF_1\|LessThan0~8 3 COMB LC8_C23 8 " "Info: 3: + IC(2.200 ns) + CELL(2.300 ns) = 7.400 ns; Loc. = LC8_C23; Fanout = 8; COMB Node = 'overflow_control:OF_1\|LessThan0~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { overflow_control:OF_1|LessThan0~6 overflow_control:OF_1|LessThan0~8 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.300 ns) 12.100 ns overflow_control:OF_1\|result\[0\]~4 4 COMB LC6_C21 4 " "Info: 4: + IC(2.400 ns) + CELL(2.300 ns) = 12.100 ns; Loc. = LC6_C21; Fanout = 4; COMB Node = 'overflow_control:OF_1\|result\[0\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { overflow_control:OF_1|LessThan0~8 overflow_control:OF_1|result[0]~4 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 14.500 ns ladder_snake:LS_1\|Equal0~0 5 COMB LC7_C21 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 14.500 ns; Loc. = LC7_C21; Fanout = 1; COMB Node = 'ladder_snake:LS_1\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { overflow_control:OF_1|result[0]~4 ladder_snake:LS_1|Equal0~0 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 18.500 ns ladder_snake:LS_1\|Equal0~1 6 COMB LC5_C22 8 " "Info: 6: + IC(2.200 ns) + CELL(1.800 ns) = 18.500 ns; Loc. = LC5_C22; Fanout = 8; COMB Node = 'ladder_snake:LS_1\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { ladder_snake:LS_1|Equal0~0 ladder_snake:LS_1|Equal0~1 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.700 ns) 22.600 ns register:R_21\|Q\[3\] 7 REG LC5_C23 6 " "Info: 7: + IC(2.400 ns) + CELL(1.700 ns) = 22.600 ns; Loc. = LC5_C23; Fanout = 6; REG Node = 'register:R_21\|Q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { ladder_snake:LS_1|Equal0~1 register:R_21|Q[3] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.200 ns ( 53.98 % ) " "Info: Total cell delay = 12.200 ns ( 53.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.400 ns ( 46.02 % ) " "Info: Total interconnect delay = 10.400 ns ( 46.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.600 ns" { register:R_21|Q[0] overflow_control:OF_1|LessThan0~6 overflow_control:OF_1|LessThan0~8 overflow_control:OF_1|result[0]~4 ladder_snake:LS_1|Equal0~0 ladder_snake:LS_1|Equal0~1 register:R_21|Q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.600 ns" { register:R_21|Q[0] {} overflow_control:OF_1|LessThan0~6 {} overflow_control:OF_1|LessThan0~8 {} overflow_control:OF_1|result[0]~4 {} ladder_snake:LS_1|Equal0~0 {} ladder_snake:LS_1|Equal0~1 {} register:R_21|Q[3] {} } { 0.000ns 0.600ns 2.200ns 2.400ns 0.600ns 2.200ns 2.400ns } { 0.000ns 2.300ns 2.300ns 2.300ns 1.800ns 1.800ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"switch\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns switch 1 CLK PIN_125 10 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_125; Fanout = 10; CLK Node = 'switch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns register:R_21\|Q\[3\] 2 REG LC5_C23 6 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_C23; Fanout = 6; REG Node = 'register:R_21\|Q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { switch register:R_21|Q[3] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { switch register:R_21|Q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { switch {} switch~out {} register:R_21|Q[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"switch\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns switch 1 CLK PIN_125 10 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_125; Fanout = 10; CLK Node = 'switch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns register:R_21\|Q\[0\] 2 REG LC2_C22 6 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC2_C22; Fanout = 6; REG Node = 'register:R_21\|Q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { switch register:R_21|Q[0] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { switch register:R_21|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { switch {} switch~out {} register:R_21|Q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { switch register:R_21|Q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { switch {} switch~out {} register:R_21|Q[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { switch register:R_21|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { switch {} switch~out {} register:R_21|Q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.600 ns" { register:R_21|Q[0] overflow_control:OF_1|LessThan0~6 overflow_control:OF_1|LessThan0~8 overflow_control:OF_1|result[0]~4 ladder_snake:LS_1|Equal0~0 ladder_snake:LS_1|Equal0~1 register:R_21|Q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.600 ns" { register:R_21|Q[0] {} overflow_control:OF_1|LessThan0~6 {} overflow_control:OF_1|LessThan0~8 {} overflow_control:OF_1|result[0]~4 {} ladder_snake:LS_1|Equal0~0 {} ladder_snake:LS_1|Equal0~1 {} register:R_21|Q[3] {} } { 0.000ns 0.600ns 2.200ns 2.400ns 0.600ns 2.200ns 2.400ns } { 0.000ns 2.300ns 2.300ns 2.300ns 1.800ns 1.800ns 1.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { switch register:R_21|Q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { switch {} switch~out {} register:R_21|Q[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { switch register:R_21|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { switch {} switch~out {} register:R_21|Q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "push register register:R_12\|Q\[0\] register winner\[0\]~reg0 14.49 MHz 69.0 ns Internal " "Info: Clock \"push\" has Internal fmax of 14.49 MHz between source register \"register:R_12\|Q\[0\]\" and destination register \"winner\[0\]~reg0\" (period= 69.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.900 ns + Longest register register " "Info: + Longest register to register delay is 30.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register:R_12\|Q\[0\] 1 REG LC7_C16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_C16; Fanout = 2; REG Node = 'register:R_12\|Q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:R_12|Q[0] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.300 ns) 4.600 ns overflow_control:OF_2\|LessThan0~6 2 COMB LC2_C15 1 " "Info: 2: + IC(2.300 ns) + CELL(2.300 ns) = 4.600 ns; Loc. = LC2_C15; Fanout = 1; COMB Node = 'overflow_control:OF_2\|LessThan0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { register:R_12|Q[0] overflow_control:OF_2|LessThan0~6 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 9.100 ns overflow_control:OF_2\|LessThan0~8 3 COMB LC4_C14 8 " "Info: 3: + IC(2.200 ns) + CELL(2.300 ns) = 9.100 ns; Loc. = LC4_C14; Fanout = 8; COMB Node = 'overflow_control:OF_2\|LessThan0~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { overflow_control:OF_2|LessThan0~6 overflow_control:OF_2|LessThan0~8 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 12.000 ns overflow_control:OF_2\|result\[0\]~4 4 COMB LC7_C14 4 " "Info: 4: + IC(0.600 ns) + CELL(2.300 ns) = 12.000 ns; Loc. = LC7_C14; Fanout = 4; COMB Node = 'overflow_control:OF_2\|result\[0\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { overflow_control:OF_2|LessThan0~8 overflow_control:OF_2|result[0]~4 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 14.400 ns ladder_snake:LS_2\|Equal0~0 5 COMB LC6_C14 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 14.400 ns; Loc. = LC6_C14; Fanout = 1; COMB Node = 'ladder_snake:LS_2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { overflow_control:OF_2|result[0]~4 ladder_snake:LS_2|Equal0~0 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 18.400 ns ladder_snake:LS_2\|Equal0~1 6 COMB LC1_C15 8 " "Info: 6: + IC(2.200 ns) + CELL(1.800 ns) = 18.400 ns; Loc. = LC1_C15; Fanout = 8; COMB Node = 'ladder_snake:LS_2\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { ladder_snake:LS_2|Equal0~0 ladder_snake:LS_2|Equal0~1 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 21.300 ns winner~6 7 COMB LC3_C15 1 " "Info: 7: + IC(0.600 ns) + CELL(2.300 ns) = 21.300 ns; Loc. = LC3_C15; Fanout = 1; COMB Node = 'winner~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ladder_snake:LS_2|Equal0~1 winner~6 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.200 ns) 24.700 ns winner~15 8 COMB LC6_C13 1 " "Info: 8: + IC(2.200 ns) + CELL(1.200 ns) = 24.700 ns; Loc. = LC6_C13; Fanout = 1; COMB Node = 'winner~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { winner~6 winner~15 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 26.200 ns winner~9 9 COMB LC7_C13 2 " "Info: 9: + IC(0.000 ns) + CELL(1.500 ns) = 26.200 ns; Loc. = LC7_C13; Fanout = 2; COMB Node = 'winner~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { winner~15 winner~9 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 29.100 ns always1~0 10 COMB LC1_C13 2 " "Info: 10: + IC(0.600 ns) + CELL(2.300 ns) = 29.100 ns; Loc. = LC1_C13; Fanout = 2; COMB Node = 'always1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { winner~9 always1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 30.900 ns winner\[0\]~reg0 11 REG LC5_C13 1 " "Info: 11: + IC(0.600 ns) + CELL(1.200 ns) = 30.900 ns; Loc. = LC5_C13; Fanout = 1; REG Node = 'winner\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { always1~0 winner[0]~reg0 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.000 ns ( 61.49 % ) " "Info: Total cell delay = 19.000 ns ( 61.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.900 ns ( 38.51 % ) " "Info: Total interconnect delay = 11.900 ns ( 38.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "30.900 ns" { register:R_12|Q[0] overflow_control:OF_2|LessThan0~6 overflow_control:OF_2|LessThan0~8 overflow_control:OF_2|result[0]~4 ladder_snake:LS_2|Equal0~0 ladder_snake:LS_2|Equal0~1 winner~6 winner~15 winner~9 always1~0 winner[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "30.900 ns" { register:R_12|Q[0] {} overflow_control:OF_2|LessThan0~6 {} overflow_control:OF_2|LessThan0~8 {} overflow_control:OF_2|result[0]~4 {} ladder_snake:LS_2|Equal0~0 {} ladder_snake:LS_2|Equal0~1 {} winner~6 {} winner~15 {} winner~9 {} always1~0 {} winner[0]~reg0 {} } { 0.000ns 2.300ns 2.200ns 0.600ns 0.600ns 2.200ns 0.600ns 2.200ns 0.000ns 0.600ns 0.600ns } { 0.000ns 2.300ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.200ns 1.500ns 2.300ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"push\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns push 1 CLK PIN_55 26 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 26; CLK Node = 'push'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns winner\[0\]~reg0 2 REG LC5_C13 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_C13; Fanout = 1; REG Node = 'winner\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { push winner[0]~reg0 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { push winner[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { push {} push~out {} winner[0]~reg0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"push\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns push 1 CLK PIN_55 26 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 26; CLK Node = 'push'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns register:R_12\|Q\[0\] 2 REG LC7_C16 2 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC7_C16; Fanout = 2; REG Node = 'register:R_12\|Q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { push register:R_12|Q[0] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { push register:R_12|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { push {} push~out {} register:R_12|Q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { push winner[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { push {} push~out {} winner[0]~reg0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { push register:R_12|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { push {} push~out {} register:R_12|Q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 32 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "30.900 ns" { register:R_12|Q[0] overflow_control:OF_2|LessThan0~6 overflow_control:OF_2|LessThan0~8 overflow_control:OF_2|result[0]~4 ladder_snake:LS_2|Equal0~0 ladder_snake:LS_2|Equal0~1 winner~6 winner~15 winner~9 always1~0 winner[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "30.900 ns" { register:R_12|Q[0] {} overflow_control:OF_2|LessThan0~6 {} overflow_control:OF_2|LessThan0~8 {} overflow_control:OF_2|result[0]~4 {} ladder_snake:LS_2|Equal0~0 {} ladder_snake:LS_2|Equal0~1 {} winner~6 {} winner~15 {} winner~9 {} always1~0 {} winner[0]~reg0 {} } { 0.000ns 2.300ns 2.200ns 0.600ns 0.600ns 2.200ns 0.600ns 2.200ns 0.000ns 0.600ns 0.600ns } { 0.000ns 2.300ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.200ns 1.500ns 2.300ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { push winner[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { push {} push~out {} winner[0]~reg0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { push register:R_12|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { push {} push~out {} register:R_12|Q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "winner\[0\]~reg0 push push 14.600 ns register " "Info: tsu for register \"winner\[0\]~reg0\" (data pin = \"push\", clock pin = \"push\") is 14.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.400 ns + Longest pin register " "Info: + Longest pin to register delay is 17.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns push 1 CLK PIN_55 26 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 26; CLK Node = 'push'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.300 ns) 7.800 ns winner~6 2 COMB LC3_C15 1 " "Info: 2: + IC(2.700 ns) + CELL(2.300 ns) = 7.800 ns; Loc. = LC3_C15; Fanout = 1; COMB Node = 'winner~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { push winner~6 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.200 ns) 11.200 ns winner~15 3 COMB LC6_C13 1 " "Info: 3: + IC(2.200 ns) + CELL(1.200 ns) = 11.200 ns; Loc. = LC6_C13; Fanout = 1; COMB Node = 'winner~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { winner~6 winner~15 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 12.700 ns winner~9 4 COMB LC7_C13 2 " "Info: 4: + IC(0.000 ns) + CELL(1.500 ns) = 12.700 ns; Loc. = LC7_C13; Fanout = 2; COMB Node = 'winner~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { winner~15 winner~9 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 15.600 ns always1~0 5 COMB LC1_C13 2 " "Info: 5: + IC(0.600 ns) + CELL(2.300 ns) = 15.600 ns; Loc. = LC1_C13; Fanout = 2; COMB Node = 'always1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { winner~9 always1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 17.400 ns winner\[0\]~reg0 6 REG LC5_C13 1 " "Info: 6: + IC(0.600 ns) + CELL(1.200 ns) = 17.400 ns; Loc. = LC5_C13; Fanout = 1; REG Node = 'winner\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { always1~0 winner[0]~reg0 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.300 ns ( 64.94 % ) " "Info: Total cell delay = 11.300 ns ( 64.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 35.06 % ) " "Info: Total interconnect delay = 6.100 ns ( 35.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { push winner~6 winner~15 winner~9 always1~0 winner[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { push {} push~out {} winner~6 {} winner~15 {} winner~9 {} always1~0 {} winner[0]~reg0 {} } { 0.000ns 0.000ns 2.700ns 2.200ns 0.000ns 0.600ns 0.600ns } { 0.000ns 2.800ns 2.300ns 1.200ns 1.500ns 2.300ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push destination 5.300 ns - Shortest register " "Info: - Shortest clock path from clock \"push\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns push 1 CLK PIN_55 26 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 26; CLK Node = 'push'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns winner\[0\]~reg0 2 REG LC5_C13 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_C13; Fanout = 1; REG Node = 'winner\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { push winner[0]~reg0 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { push winner[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { push {} push~out {} winner[0]~reg0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { push winner~6 winner~15 winner~9 always1~0 winner[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { push {} push~out {} winner~6 {} winner~15 {} winner~9 {} always1~0 {} winner[0]~reg0 {} } { 0.000ns 0.000ns 2.700ns 2.200ns 0.000ns 0.600ns 0.600ns } { 0.000ns 2.800ns 2.300ns 1.200ns 1.500ns 2.300ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { push winner[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { push {} push~out {} winner[0]~reg0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "push led_16_2\[8\] register:R_12\|Q\[0\] 43.100 ns register " "Info: tco from clock \"push\" to destination pin \"led_16_2\[8\]\" through register \"register:R_12\|Q\[0\]\" is 43.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"push\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns push 1 CLK PIN_55 26 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 26; CLK Node = 'push'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns register:R_12\|Q\[0\] 2 REG LC7_C16 2 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC7_C16; Fanout = 2; REG Node = 'register:R_12\|Q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { push register:R_12|Q[0] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { push register:R_12|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { push {} push~out {} register:R_12|Q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "36.700 ns + Longest register pin " "Info: + Longest register to pin delay is 36.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register:R_12\|Q\[0\] 1 REG LC7_C16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_C16; Fanout = 2; REG Node = 'register:R_12\|Q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:R_12|Q[0] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.300 ns) 4.600 ns overflow_control:OF_2\|LessThan0~6 2 COMB LC2_C15 1 " "Info: 2: + IC(2.300 ns) + CELL(2.300 ns) = 4.600 ns; Loc. = LC2_C15; Fanout = 1; COMB Node = 'overflow_control:OF_2\|LessThan0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { register:R_12|Q[0] overflow_control:OF_2|LessThan0~6 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 9.100 ns overflow_control:OF_2\|LessThan0~8 3 COMB LC4_C14 8 " "Info: 3: + IC(2.200 ns) + CELL(2.300 ns) = 9.100 ns; Loc. = LC4_C14; Fanout = 8; COMB Node = 'overflow_control:OF_2\|LessThan0~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { overflow_control:OF_2|LessThan0~6 overflow_control:OF_2|LessThan0~8 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 12.000 ns overflow_control:OF_2\|result\[0\]~4 4 COMB LC7_C14 4 " "Info: 4: + IC(0.600 ns) + CELL(2.300 ns) = 12.000 ns; Loc. = LC7_C14; Fanout = 4; COMB Node = 'overflow_control:OF_2\|result\[0\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { overflow_control:OF_2|LessThan0~8 overflow_control:OF_2|result[0]~4 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 14.400 ns ladder_snake:LS_2\|Equal0~0 5 COMB LC6_C14 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 14.400 ns; Loc. = LC6_C14; Fanout = 1; COMB Node = 'ladder_snake:LS_2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { overflow_control:OF_2|result[0]~4 ladder_snake:LS_2|Equal0~0 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 18.400 ns ladder_snake:LS_2\|Equal0~1 6 COMB LC1_C15 8 " "Info: 6: + IC(2.200 ns) + CELL(1.800 ns) = 18.400 ns; Loc. = LC1_C15; Fanout = 8; COMB Node = 'ladder_snake:LS_2\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { ladder_snake:LS_2|Equal0~0 ladder_snake:LS_2|Equal0~1 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.300 ns) 23.400 ns ladder_snake:LS_2\|outt\[3\]~14 7 COMB LC1_C20 16 " "Info: 7: + IC(2.700 ns) + CELL(2.300 ns) = 23.400 ns; Loc. = LC1_C20; Fanout = 16; COMB Node = 'ladder_snake:LS_2\|outt\[3\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { ladder_snake:LS_2|Equal0~1 ladder_snake:LS_2|outt[3]~14 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.300 ns) 29.200 ns decoder:DEC_2\|Decoder0~8 8 COMB LC3_A16 1 " "Info: 8: + IC(3.500 ns) + CELL(2.300 ns) = 29.200 ns; Loc. = LC3_A16; Fanout = 1; COMB Node = 'decoder:DEC_2\|Decoder0~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { ladder_snake:LS_2|outt[3]~14 decoder:DEC_2|Decoder0~8 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(5.100 ns) 36.700 ns led_16_2\[8\] 9 PIN PIN_100 0 " "Info: 9: + IC(2.400 ns) + CELL(5.100 ns) = 36.700 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'led_16_2\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { decoder:DEC_2|Decoder0~8 led_16_2[8] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.200 ns ( 55.04 % ) " "Info: Total cell delay = 20.200 ns ( 55.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.500 ns ( 44.96 % ) " "Info: Total interconnect delay = 16.500 ns ( 44.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "36.700 ns" { register:R_12|Q[0] overflow_control:OF_2|LessThan0~6 overflow_control:OF_2|LessThan0~8 overflow_control:OF_2|result[0]~4 ladder_snake:LS_2|Equal0~0 ladder_snake:LS_2|Equal0~1 ladder_snake:LS_2|outt[3]~14 decoder:DEC_2|Decoder0~8 led_16_2[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "36.700 ns" { register:R_12|Q[0] {} overflow_control:OF_2|LessThan0~6 {} overflow_control:OF_2|LessThan0~8 {} overflow_control:OF_2|result[0]~4 {} ladder_snake:LS_2|Equal0~0 {} ladder_snake:LS_2|Equal0~1 {} ladder_snake:LS_2|outt[3]~14 {} decoder:DEC_2|Decoder0~8 {} led_16_2[8] {} } { 0.000ns 2.300ns 2.200ns 0.600ns 0.600ns 2.200ns 2.700ns 3.500ns 2.400ns } { 0.000ns 2.300ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 2.300ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { push register:R_12|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { push {} push~out {} register:R_12|Q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "36.700 ns" { register:R_12|Q[0] overflow_control:OF_2|LessThan0~6 overflow_control:OF_2|LessThan0~8 overflow_control:OF_2|result[0]~4 ladder_snake:LS_2|Equal0~0 ladder_snake:LS_2|Equal0~1 ladder_snake:LS_2|outt[3]~14 decoder:DEC_2|Decoder0~8 led_16_2[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "36.700 ns" { register:R_12|Q[0] {} overflow_control:OF_2|LessThan0~6 {} overflow_control:OF_2|LessThan0~8 {} overflow_control:OF_2|result[0]~4 {} ladder_snake:LS_2|Equal0~0 {} ladder_snake:LS_2|Equal0~1 {} ladder_snake:LS_2|outt[3]~14 {} decoder:DEC_2|Decoder0~8 {} led_16_2[8] {} } { 0.000ns 2.300ns 2.200ns 0.600ns 0.600ns 2.200ns 2.700ns 3.500ns 2.400ns } { 0.000ns 2.300ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 2.300ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "push led_16_1\[0\] 21.000 ns Longest " "Info: Longest tpd from source pin \"push\" to destination pin \"led_16_1\[0\]\" is 21.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns push 1 CLK PIN_55 26 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 26; CLK Node = 'push'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.300 ns) 7.600 ns ladder_snake:LS_1\|outt\[1\]~13 2 COMB LC3_C19 16 " "Info: 2: + IC(2.500 ns) + CELL(2.300 ns) = 7.600 ns; Loc. = LC3_C19; Fanout = 16; COMB Node = 'ladder_snake:LS_1\|outt\[1\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { push ladder_snake:LS_1|outt[1]~13 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.300 ns) 13.300 ns decoder:DEC_1\|Decoder0~0 3 COMB LC4_C3 1 " "Info: 3: + IC(3.400 ns) + CELL(2.300 ns) = 13.300 ns; Loc. = LC4_C3; Fanout = 1; COMB Node = 'decoder:DEC_1\|Decoder0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { ladder_snake:LS_1|outt[1]~13 decoder:DEC_1|Decoder0~0 } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(5.100 ns) 21.000 ns led_16_1\[0\] 4 PIN PIN_99 0 " "Info: 4: + IC(2.600 ns) + CELL(5.100 ns) = 21.000 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'led_16_1\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { decoder:DEC_1|Decoder0~0 led_16_1[0] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.500 ns ( 59.52 % ) " "Info: Total cell delay = 12.500 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.500 ns ( 40.48 % ) " "Info: Total interconnect delay = 8.500 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.000 ns" { push ladder_snake:LS_1|outt[1]~13 decoder:DEC_1|Decoder0~0 led_16_1[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.000 ns" { push {} push~out {} ladder_snake:LS_1|outt[1]~13 {} decoder:DEC_1|Decoder0~0 {} led_16_1[0] {} } { 0.000ns 0.000ns 2.500ns 3.400ns 2.600ns } { 0.000ns 2.800ns 2.300ns 2.300ns 5.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "register:R_21\|Q\[3\] push switch 0.300 ns register " "Info: th for register \"register:R_21\|Q\[3\]\" (data pin = \"push\", clock pin = \"switch\") is 0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch destination 5.300 ns + Longest register " "Info: + Longest clock path from clock \"switch\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns switch 1 CLK PIN_125 10 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_125; Fanout = 10; CLK Node = 'switch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns register:R_21\|Q\[3\] 2 REG LC5_C23 6 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_C23; Fanout = 6; REG Node = 'register:R_21\|Q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { switch register:R_21|Q[3] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { switch register:R_21|Q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { switch {} switch~out {} register:R_21|Q[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns push 1 CLK PIN_55 26 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 26; CLK Node = 'push'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.700 ns) 6.600 ns register:R_21\|Q\[3\] 2 REG LC5_C23 6 " "Info: 2: + IC(2.100 ns) + CELL(1.700 ns) = 6.600 ns; Loc. = LC5_C23; Fanout = 6; REG Node = 'register:R_21\|Q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { push register:R_21|Q[3] } "NODE_NAME" } } { "trial_2.v" "" { Text "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns ( 68.18 % ) " "Info: Total cell delay = 4.500 ns ( 68.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 31.82 % ) " "Info: Total interconnect delay = 2.100 ns ( 31.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { push register:R_21|Q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.600 ns" { push {} push~out {} register:R_21|Q[3] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 2.800ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { switch register:R_21|Q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { switch {} switch~out {} register:R_21|Q[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { push register:R_21|Q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.600 ns" { push {} push~out {} register:R_21|Q[3] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 2.800ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 19:04:35 2020 " "Info: Processing ended: Thu Nov 26 19:04:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
