// Seed: 3252850142
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_4;
  assign id_4[1 : 1==1'h0] = id_4;
  assign id_1 = 1'b0 - 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  supply1 id_5;
  wire id_6;
  assign id_5 = 1;
endmodule
module module_2;
  wire id_1;
endmodule
