
{
  'fileSets' => [
    {
      'files' => [
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/atan_generic_doublbW_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doublecud_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doubledEe_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doubleeOg_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doublefYi_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doubleg8j_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doublehbi_rom.dat'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/atan_generic_doublbW.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_mux_42_bkb.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/scaled_fixed2ieee.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doublecud.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doubledEe.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doubleeOg.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doublefYi.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doubleg8j.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doublehbi.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/atan_generic_double_s.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_dcmp_64ocq.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_ddiv_64ncg.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_dsub_64mb6.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/atan.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_mul_170ibs.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_mux_164kbM.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_mux_83_jbC.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_double_s.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_dadddsuyd2.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_dmul_64zec.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_faddfsupcA.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_fadd_32qcK.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_fcmp_32wdI.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_fdiv_32sc4.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_fmul_32rcU.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_fpext_3vdy.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_fptruncudo.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_fsqrt_3xdS.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_sitofp_tde.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_dadd_64Aem.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/update.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/update_1.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level.v'
        }
      ],
      'name' => 'vivado_hls_sim_verilog_fileset'
    },
    {
      'files' => [
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/atan_generic_doublbW.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_mux_42_bkb.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/scaled_fixed2ieee.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin_or_cos_doublecud.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin_or_cos_doubledEe.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin_or_cos_doubleeOg.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin_or_cos_doublefYi.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin_or_cos_doubleg8j.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin_or_cos_doublehbi.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/atan_generic_double_s.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_dcmp_64ocq.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_ddiv_64ncg.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_dsub_64mb6.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/atan.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_mul_170ibs.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_mux_164kbM.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_mux_83_jbC.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin_or_cos_double_s.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_dadddsuyd2.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_dmul_64zec.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_faddfsupcA.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_fadd_32qcK.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_fcmp_32wdI.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_fdiv_32sc4.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_fmul_32rcU.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_fpext_3vdy.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_fptruncudo.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_fsqrt_3xdS.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_sitofp_tde.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_dadd_64Aem.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/update.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/update_1.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level.vhd'
        }
      ],
      'name' => 'vivado_hls_sim_vhdl_fileset'
    },
    {
      'files' => [
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_dadddsub_3_full_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_dadd_3_full_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_dcmp_0_no_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_ddiv_15_no_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_dmul_3_max_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_dsub_3_full_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_faddfsub_2_full_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_fadd_2_full_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_fcmp_0_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_fdiv_6_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_fmul_0_max_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_fpext_0_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_fptrunc_0_no_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_fsqrt_5_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_sitofp_1_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/atan_generic_doublbW_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/sin_or_cos_doublecud_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/sin_or_cos_doubledEe_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/sin_or_cos_doubleeOg_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/sin_or_cos_doublefYi_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/sin_or_cos_doubleg8j_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/sin_or_cos_doublehbi_rom.dat'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'atan_generic_doublbW',
          'name' => 'verilog_impl/atan_generic_doublbW.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_mux_42_bkb',
          'name' => 'verilog_impl/top_level_mux_42_bkb.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'scaled_fixed2ieee',
          'name' => 'verilog_impl/scaled_fixed2ieee.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin_or_cos_doublecud',
          'name' => 'verilog_impl/sin_or_cos_doublecud.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin_or_cos_doubledEe',
          'name' => 'verilog_impl/sin_or_cos_doubledEe.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin_or_cos_doubleeOg',
          'name' => 'verilog_impl/sin_or_cos_doubleeOg.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin_or_cos_doublefYi',
          'name' => 'verilog_impl/sin_or_cos_doublefYi.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin_or_cos_doubleg8j',
          'name' => 'verilog_impl/sin_or_cos_doubleg8j.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin_or_cos_doublehbi',
          'name' => 'verilog_impl/sin_or_cos_doublehbi.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'atan_generic_double_s',
          'name' => 'verilog_impl/atan_generic_double_s.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_dcmp_64ocq',
          'name' => 'verilog_impl/top_level_dcmp_64ocq.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_ddiv_64ncg',
          'name' => 'verilog_impl/top_level_ddiv_64ncg.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_dsub_64mb6',
          'name' => 'verilog_impl/top_level_dsub_64mb6.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'atan',
          'name' => 'verilog_impl/atan.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_mul_170ibs',
          'name' => 'verilog_impl/top_level_mul_170ibs.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_mux_164kbM',
          'name' => 'verilog_impl/top_level_mux_164kbM.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_mux_83_jbC',
          'name' => 'verilog_impl/top_level_mux_83_jbC.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin_or_cos_double_s',
          'name' => 'verilog_impl/sin_or_cos_double_s.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin',
          'name' => 'verilog_impl/sin.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_dadddsuyd2',
          'name' => 'verilog_impl/top_level_dadddsuyd2.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_dmul_64zec',
          'name' => 'verilog_impl/top_level_dmul_64zec.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_faddfsupcA',
          'name' => 'verilog_impl/top_level_faddfsupcA.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_fadd_32qcK',
          'name' => 'verilog_impl/top_level_fadd_32qcK.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_fcmp_32wdI',
          'name' => 'verilog_impl/top_level_fcmp_32wdI.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_fdiv_32sc4',
          'name' => 'verilog_impl/top_level_fdiv_32sc4.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_fmul_32rcU',
          'name' => 'verilog_impl/top_level_fmul_32rcU.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_fpext_3vdy',
          'name' => 'verilog_impl/top_level_fpext_3vdy.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_fptruncudo',
          'name' => 'verilog_impl/top_level_fptruncudo.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_fsqrt_3xdS',
          'name' => 'verilog_impl/top_level_fsqrt_3xdS.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_sitofp_tde',
          'name' => 'verilog_impl/top_level_sitofp_tde.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_dadd_64Aem',
          'name' => 'verilog_impl/top_level_dadd_64Aem.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'update',
          'name' => 'verilog_impl/update.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'update_1',
          'name' => 'verilog_impl/update_1.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level.v'
        }
      ],
      'name' => 'vivado_hls_impl_verilog_fileset'
    },
    {
      'files' => [
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_dadddsub_3_full_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_dadd_3_full_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_dcmp_0_no_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_ddiv_15_no_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_dmul_3_max_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_dsub_3_full_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_faddfsub_2_full_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_fadd_2_full_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_fcmp_0_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_fdiv_6_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_fmul_0_max_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_fpext_0_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_fptrunc_0_no_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_fsqrt_5_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_sitofp_1_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/atan_generic_doublbW.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_mux_42_bkb.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/scaled_fixed2ieee.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin_or_cos_doublecud.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin_or_cos_doubledEe.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin_or_cos_doubleeOg.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin_or_cos_doublefYi.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin_or_cos_doubleg8j.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin_or_cos_doublehbi.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/atan_generic_double_s.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_dcmp_64ocq.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ddiv_64ncg.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_dsub_64mb6.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/atan.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_mul_170ibs.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_mux_164kbM.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_mux_83_jbC.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin_or_cos_double_s.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_dadddsuyd2.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_dmul_64zec.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_faddfsupcA.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_fadd_32qcK.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_fcmp_32wdI.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_fdiv_32sc4.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_fmul_32rcU.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_fpext_3vdy.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_fptruncudo.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_fsqrt_3xdS.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_sitofp_tde.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_dadd_64Aem.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/update.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/update_1.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level.vhd'
        }
      ],
      'name' => 'vivado_hls_impl_vhdl_fileset'
    }
  ],
  'DesignConstraint' => {
      'clk_period' => '10.000'
  },
  'library' => 'VIVADO_HLS',
  'model' => {
    'modelParameters'=>{
        'combinational' => '0',
        'latency' => '449',
        'II' => 'x'
    },
    'ports' => [
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'in',
        'left' => '0',
        'name' => 'ap_clk',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'in',
        'left' => '0',
        'name' => 'ap_rst',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'in',
        'left' => '0',
        'name' => 'ap_start',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'ap_done',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'ap_idle',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'ap_ready',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'in',
        'left' => '31',
        'name' => 'deltaTime',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'in',
        'left' => '31',
        'name' => 'torque',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'in',
        'left' => '31',
        'name' => 'steeringAngle',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'out',
        'left' => '31',
        'name' => 'pos_x',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'pos_x_ap_vld',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'out',
        'left' => '31',
        'name' => 'pos_z',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'pos_z_ap_vld',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'out',
        'left' => '31',
        'name' => 'vel_x',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'vel_x_ap_vld',
        'right' => '0',
        'type' => 'std_logic'
      }
    ],
    'views' => [
      {
        'envIdentifier' => 'verilogSource:sysgen.xilinx.com:synthesis',
        'fileSetRef' => {
          'localName' => 'vivado_hls_impl_verilog_fileset'
        },
        'language' => 'VERILOG',
        'name' => 'xilinx_verilogsynthesis'
      },
      {
        'envIdentifier' => 'vhdlSource:sysgen.xilinx.com:synthesis',
        'fileSetRef' => {
          'localName' => 'vivado_hls_impl_vhdl_fileset'
        },
        'language' => 'VHDL',
        'name' => 'xilinx_vhdlsynthesis'
      },
      {
        'envIdentifier' => 'verilogSource:sysgen.xilinx.com:synthesis',
        'fileSetRef' => {
          'localName' => 'vivado_hls_sim_verilog_fileset'
        },
        'language' => 'VERILOG',
        'name' => 'xilinx_verilogsimulation'
      },
      {
        'envIdentifier' => 'vhdlSource:sysgen.xilinx.com:synthesis',
        'fileSetRef' => {
          'localName' => 'vivado_hls_sim_vhdl_fileset'
        },
        'language' => 'VHDL',
        'name' => 'xilinx_vhdlsimulation'
      }
    ]
  },
  'name' => 'top_level',
  'vendor' => 'xilinx.com',
  'version' => '1.0'
}
