int\r\nF_1 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nstruct V_4 * V_5 = V_4 ( V_2 ) ;\r\nstruct V_6 * V_7 = ( void * ) V_2 -> V_7 ;\r\nstruct V_8 V_9 ;\r\nint V_10 , V_11 , V_12 , V_13 ;\r\nint V_14 , V_15 ;\r\nV_15 = F_2 ( V_5 , 0x04 , & V_9 ) ;\r\nif ( V_15 ) {\r\nF_3 ( V_2 , L_1 ) ;\r\nreturn V_15 ;\r\n}\r\nV_15 = F_4 ( F_5 ( V_2 ) , & V_9 , V_3 ,\r\n& V_10 , & V_11 , & V_12 , & V_13 , & V_14 ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\nV_7 -> V_16 = 0x80000000 | ( V_14 << 16 ) ;\r\nV_7 -> V_16 |= F_6 ( V_9 . V_17 + V_14 , ( int ) V_9 . V_18 ) << 20 ;\r\nif ( V_12 == V_13 ) {\r\nV_7 -> V_16 |= 0x00000100 ;\r\nV_7 -> V_19 = ( V_10 << 8 ) | V_11 ;\r\n} else {\r\nV_7 -> V_16 |= 0x40000000 ;\r\nV_7 -> V_19 = ( V_12 << 24 ) | ( V_13 << 16 ) | ( V_10 << 8 ) | V_11 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_7 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_5 = V_4 ( V_2 ) ;\r\nstruct V_6 * V_7 = ( void * ) V_2 -> V_7 ;\r\nstruct V_20 V_21 ;\r\nT_1 V_22 = 0 ;\r\nT_2 V_23 [ 2 ] ;\r\nint V_24 ;\r\nfor ( V_24 = 0 ; V_24 < 2 ; V_24 ++ ) {\r\nT_1 V_25 = F_8 ( V_2 , 0x600808 + ( V_24 * 0x2000 ) ) ;\r\nT_1 V_26 = 0 ;\r\ndo {\r\nif ( V_25 != F_8 ( V_2 , 0x600808 + ( V_24 * 0x2000 ) ) ) {\r\nF_9 ( V_2 , 0x0c03c4 + ( V_24 * 0x2000 ) , 0x01 ) ;\r\nV_23 [ V_24 ] = F_10 ( V_2 , 0x0c03c5 + ( V_24 * 0x2000 ) ) ;\r\nif ( ! ( V_23 [ V_24 ] & 0x20 ) )\r\nV_22 |= ( 1 << V_24 ) ;\r\nbreak;\r\n}\r\nF_11 ( 1 ) ;\r\n} while ( V_26 ++ < 32 );\r\n}\r\nfor ( V_24 = 0 ; V_24 < 2 ; V_24 ++ ) {\r\nif ( ! ( V_22 & ( 1 << V_24 ) ) )\r\ncontinue;\r\nF_12 ( V_2 , 0x600808 + ( V_24 * 0x2000 ) , 0x00010000 , 0x00000000 ) ;\r\nF_12 ( V_2 , 0x600808 + ( V_24 * 0x2000 ) , 0x00010000 , 0x00010000 ) ;\r\nF_9 ( V_2 , 0x0c03c4 + ( V_24 * 0x2000 ) , 0x01 ) ;\r\nF_9 ( V_2 , 0x0c03c5 + ( V_24 * 0x2000 ) , V_23 [ V_24 ] | 0x20 ) ;\r\n}\r\nF_13 ( V_2 , 0x1002d4 , 0x00000001 ) ;\r\nF_13 ( V_2 , 0x1002d0 , 0x00000001 ) ;\r\nF_13 ( V_2 , 0x1002d0 , 0x00000001 ) ;\r\nF_14 ( V_2 , 0x100210 , 0x80000000 , 0x00000000 ) ;\r\nF_13 ( V_2 , 0x1002dc , 0x00000001 ) ;\r\nF_14 ( V_2 , 0x00c040 , 0x0000c000 , 0x00000000 ) ;\r\nswitch ( F_15 ( V_2 ) -> V_27 ) {\r\ncase 0x40 :\r\ncase 0x45 :\r\ncase 0x41 :\r\ncase 0x42 :\r\ncase 0x47 :\r\nF_14 ( V_2 , 0x004044 , 0xc0771100 , V_7 -> V_16 ) ;\r\nF_14 ( V_2 , 0x00402c , 0xc0771100 , V_7 -> V_16 ) ;\r\nF_13 ( V_2 , 0x004048 , V_7 -> V_19 ) ;\r\nF_13 ( V_2 , 0x004030 , V_7 -> V_19 ) ;\r\ncase 0x43 :\r\ncase 0x49 :\r\ncase 0x4b :\r\nF_14 ( V_2 , 0x004038 , 0xc0771100 , V_7 -> V_16 ) ;\r\nF_13 ( V_2 , 0x00403c , V_7 -> V_19 ) ;\r\ndefault:\r\nF_14 ( V_2 , 0x004020 , 0xc0771100 , V_7 -> V_16 ) ;\r\nF_13 ( V_2 , 0x004024 , V_7 -> V_19 ) ;\r\nbreak;\r\n}\r\nF_11 ( 100 ) ;\r\nF_14 ( V_2 , 0x00c040 , 0x0000c000 , 0x0000c000 ) ;\r\nF_13 ( V_2 , 0x1002dc , 0x00000000 ) ;\r\nF_14 ( V_2 , 0x100210 , 0x80000000 , 0x80000000 ) ;\r\nF_11 ( 100 ) ;\r\nif ( ! V_20 ( V_5 , 'M' , & V_21 ) ) {\r\nstruct V_28 V_29 = {\r\n. V_30 = F_5 ( V_2 ) ,\r\n. V_5 = V_5 ,\r\n. V_31 = F_16 ( V_5 , V_21 . V_31 + 0x00 ) ,\r\n. V_32 = 1 ,\r\n} ;\r\nF_17 ( & V_29 ) ;\r\n}\r\nfor ( V_24 = 0 ; V_24 < 2 ; V_24 ++ ) {\r\nif ( ! ( V_22 & ( 1 << V_24 ) ) )\r\ncontinue;\r\nF_12 ( V_2 , 0x600808 + ( V_24 * 0x2000 ) , 0x00010000 , 0x00010000 ) ;\r\nF_9 ( V_2 , 0x0c03c4 + ( V_24 * 0x2000 ) , 0x01 ) ;\r\nF_9 ( V_2 , 0x0c03c5 + ( V_24 * 0x2000 ) , V_23 [ V_24 ] ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_18 ( struct V_1 * V_2 )\r\n{\r\n}\r\nstatic int\r\nF_19 ( struct V_33 * V_34 , struct V_33 * V_35 ,\r\nstruct V_36 * V_37 , void * V_38 , T_1 V_39 ,\r\nstruct V_33 * * V_40 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_34 ) ;\r\nstruct V_6 * V_7 ;\r\nT_1 V_41 = F_8 ( V_2 , 0x001218 ) ;\r\nint V_15 ;\r\nV_15 = F_20 ( V_34 , V_35 , V_37 , & V_7 ) ;\r\n* V_40 = F_21 ( V_7 ) ;\r\nif ( V_15 )\r\nreturn V_15 ;\r\nswitch ( V_41 & 0x00000300 ) {\r\ncase 0x00000000 : V_7 -> V_42 . type = V_43 ; break;\r\ncase 0x00000100 : V_7 -> V_42 . type = V_44 ; break;\r\ncase 0x00000200 : V_7 -> V_42 . type = V_45 ; break;\r\ncase 0x00000300 : V_7 -> V_42 . type = V_46 ; break;\r\n}\r\nV_7 -> V_42 . V_39 = F_8 ( V_2 , 0x10020c ) & 0xff000000 ;\r\nV_7 -> V_42 . V_47 = ( F_8 ( V_2 , 0x100200 ) & 0x00000003 ) + 1 ;\r\nV_7 -> V_42 . V_48 = F_8 ( V_2 , 0x100320 ) ;\r\nV_7 -> V_42 . V_49 = F_1 ;\r\nV_7 -> V_42 . V_50 = F_7 ;\r\nV_7 -> V_42 . V_51 = F_18 ;\r\nreturn 0 ;\r\n}
