# Generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3)
autoidx 341
module \timer_regs_Brtl
  wire input 4 \we
  wire width 32 input 6 \wdata
  wire input 2 \rst_n
  wire width 32 \reg_pre
  wire width 32 \reg_load
  wire width 32 \reg_int_sts
  wire width 32 \reg_int_en
  wire width 32 \reg_ctrl
  wire width 32 \reg_cmp
  wire width 32 \reg_cap
  wire width 32 output 11 \rdata
  wire output 15 \pwm_en
  wire width 16 output 19 \pre_val
  wire output 18 \pre_en
  wire output 13 \mode
  wire width 32 output 20 \load_val
  wire output 22 \load_cmd
  wire output 23 \intr_o
  wire output 16 \ext_en
  wire output 12 \en
  wire output 14 \dir
  wire width 32 input 7 \current_val
  wire input 3 \cs
  wire input 10 \core_irq
  wire width 32 output 21 \cmp_val
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clk
  wire width 32 input 8 \capture_val
  wire input 9 \capture_stb
  wire output 17 \cap_en
  wire width 6 input 5 \addr
  wire width 32 $auto$rtlil.cc:3457:Mux$332
  wire width 32 $auto$rtlil.cc:3457:Mux$330
  wire width 2 $auto$rtlil.cc:3457:Mux$328
  wire width 32 $auto$rtlil.cc:3457:Mux$326
  wire width 32 $auto$rtlil.cc:3457:Mux$324
  wire width 32 $auto$rtlil.cc:3457:Mux$322
  wire width 32 $auto$rtlil.cc:3457:Mux$320
  wire $auto$ghdl.cc:827:import_module$98
  wire $auto$ghdl.cc:827:import_module$94
  wire $auto$ghdl.cc:827:import_module$93
  wire $auto$ghdl.cc:827:import_module$87
  wire width 32 $auto$ghdl.cc:827:import_module$152
  wire width 32 $auto$ghdl.cc:827:import_module$150
  wire width 32 $auto$ghdl.cc:827:import_module$147
  wire width 32 $auto$ghdl.cc:827:import_module$145
  wire width 32 $auto$ghdl.cc:827:import_module$143
  wire width 32 $auto$ghdl.cc:827:import_module$141
  wire $auto$ghdl.cc:827:import_module$140
  wire $auto$ghdl.cc:827:import_module$139
  wire $auto$ghdl.cc:827:import_module$138
  wire $auto$ghdl.cc:827:import_module$134
  wire $auto$ghdl.cc:827:import_module$133
  wire $auto$ghdl.cc:827:import_module$132
  wire $auto$ghdl.cc:827:import_module$131
  wire $auto$ghdl.cc:827:import_module$128
  wire $auto$ghdl.cc:827:import_module$127
  wire width 32 $auto$ghdl.cc:827:import_module$126
  wire width 32 $auto$ghdl.cc:827:import_module$125
  wire width 32 $auto$ghdl.cc:827:import_module$124
  wire width 32 $auto$ghdl.cc:827:import_module$123
  wire width 32 $auto$ghdl.cc:827:import_module$122
  wire width 32 $auto$ghdl.cc:827:import_module$121
  wire width 32 $auto$ghdl.cc:827:import_module$120
  wire width 32 $auto$ghdl.cc:827:import_module$119
  wire width 32 $auto$ghdl.cc:827:import_module$118
  wire width 32 $auto$ghdl.cc:827:import_module$117
  wire width 32 $auto$ghdl.cc:827:import_module$116
  wire width 32 $auto$ghdl.cc:827:import_module$115
  wire width 32 $auto$ghdl.cc:827:import_module$114
  wire width 32 $auto$ghdl.cc:827:import_module$113
  wire $auto$ghdl.cc:827:import_module$110
  wire $auto$ghdl.cc:827:import_module$109
  wire $auto$ghdl.cc:827:import_module$108
  wire $auto$ghdl.cc:827:import_module$107
  wire width 32 $auto$ghdl.cc:827:import_module$104
  wire $auto$ghdl.cc:827:import_module$103
  wire $auto$ghdl.cc:827:import_module$102
  wire $auto$ghdl.cc:827:import_module$101
  wire $auto$ghdl.cc:827:import_module$100
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$283
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$281
  attribute \init 2'00
  wire width 2 $auto$async2sync.cc:234:execute$279
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$277
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$275
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$273
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$271
  cell $ff \:403
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$283
    connect \D $auto$rtlil.cc:3457:Mux$332
  end
  cell $mux \:402
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$152
    connect \S $auto$ghdl.cc:827:import_module$128
    connect \B \capture_val
    connect \A \reg_cap
  end
  cell $ff \:401
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$281
    connect \D $auto$rtlil.cc:3457:Mux$330
  end
  cell $mux \:400
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$150
    connect \S $auto$ghdl.cc:827:import_module$107
    connect \B $auto$ghdl.cc:827:import_module$126
    connect \A \reg_cmp
  end
  cell $ff \:399
    parameter \WIDTH 2
    connect \Q $auto$async2sync.cc:234:execute$279
    connect \D $auto$rtlil.cc:3457:Mux$328
  end
  cell $ff \:398
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$277
    connect \D $auto$rtlil.cc:3457:Mux$326
  end
  cell $mux \:397
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$147
    connect \S $auto$ghdl.cc:827:import_module$107
    connect \B $auto$ghdl.cc:827:import_module$125
    connect \A \reg_int_en
  end
  cell $ff \:396
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$275
    connect \D $auto$rtlil.cc:3457:Mux$324
  end
  cell $mux \:395
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$145
    connect \S $auto$ghdl.cc:827:import_module$107
    connect \B $auto$ghdl.cc:827:import_module$124
    connect \A \reg_pre
  end
  cell $ff \:394
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$273
    connect \D $auto$rtlil.cc:3457:Mux$322
  end
  cell $mux \:393
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$143
    connect \S $auto$ghdl.cc:827:import_module$107
    connect \B $auto$ghdl.cc:827:import_module$123
    connect \A \reg_load
  end
  cell $ff \:392
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$271
    connect \D $auto$rtlil.cc:3457:Mux$320
  end
  cell $mux \:391
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$141
    connect \S $auto$ghdl.cc:827:import_module$127
    connect \B \wdata
    connect \A \reg_ctrl
  end
  cell $mux \:367
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$140
    connect \S \capture_stb
    connect \B 1'1
    connect \A $auto$ghdl.cc:827:import_module$139
  end
  cell $mux \:366
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$139
    connect \S $auto$ghdl.cc:827:import_module$138
    connect \B 1'0
    connect \A \reg_int_sts [1]
  end
  cell $and \:363
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$138
    connect \B $auto$ghdl.cc:827:import_module$131
    connect \A \wdata [1]
  end
  cell $mux \:356
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$134
    connect \S \core_irq
    connect \B 1'1
    connect \A $auto$ghdl.cc:827:import_module$133
  end
  cell $mux \:355
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$133
    connect \S $auto$ghdl.cc:827:import_module$132
    connect \B 1'0
    connect \A \reg_int_sts [0]
  end
  cell $and \:352
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$132
    connect \B $auto$ghdl.cc:827:import_module$131
    connect \A \wdata [0]
  end
  cell $and \:350
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$131
    connect \B $auto$ghdl.cc:827:import_module$107
    connect \A $auto$ghdl.cc:827:import_module$101
  end
  cell $and \:343
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$128
    connect \B \capture_stb
    connect \A \reg_ctrl [6]
  end
  cell $and \:338
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$127
    connect \B $auto$ghdl.cc:827:import_module$107
    connect \A $auto$ghdl.cc:827:import_module$108
  end
  cell $mux \:337
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$126
    connect \S $auto$ghdl.cc:827:import_module$108
    connect \B \reg_cmp
    connect \A $auto$ghdl.cc:827:import_module$122
  end
  cell $mux \:336
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$125
    connect \S $auto$ghdl.cc:827:import_module$108
    connect \B \reg_int_en
    connect \A $auto$ghdl.cc:827:import_module$121
  end
  cell $mux \:335
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$124
    connect \S $auto$ghdl.cc:827:import_module$108
    connect \B \reg_pre
    connect \A $auto$ghdl.cc:827:import_module$120
  end
  cell $mux \:334
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$123
    connect \S $auto$ghdl.cc:827:import_module$108
    connect \B \reg_load
    connect \A $auto$ghdl.cc:827:import_module$119
  end
  cell $mux \:332
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$122
    connect \S $auto$ghdl.cc:827:import_module$109
    connect \B \reg_cmp
    connect \A $auto$ghdl.cc:827:import_module$118
  end
  cell $mux \:331
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$121
    connect \S $auto$ghdl.cc:827:import_module$109
    connect \B \reg_int_en
    connect \A $auto$ghdl.cc:827:import_module$117
  end
  cell $mux \:330
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$120
    connect \S $auto$ghdl.cc:827:import_module$109
    connect \B \reg_pre
    connect \A $auto$ghdl.cc:827:import_module$116
  end
  cell $mux \:329
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$119
    connect \S $auto$ghdl.cc:827:import_module$109
    connect \B \wdata
    connect \A \reg_load
  end
  cell $mux \:328
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$118
    connect \S $auto$ghdl.cc:827:import_module$110
    connect \B \reg_cmp
    connect \A $auto$ghdl.cc:827:import_module$115
  end
  cell $mux \:327
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$117
    connect \S $auto$ghdl.cc:827:import_module$110
    connect \B \reg_int_en
    connect \A $auto$ghdl.cc:827:import_module$114
  end
  cell $mux \:326
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$116
    connect \S $auto$ghdl.cc:827:import_module$110
    connect \B \wdata
    connect \A \reg_pre
  end
  cell $mux \:325
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$115
    connect \S $auto$ghdl.cc:827:import_module$102
    connect \B \wdata
    connect \A \reg_cmp
  end
  cell $mux \:324
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$114
    connect \S $auto$ghdl.cc:827:import_module$102
    connect \B \reg_int_en
    connect \A $auto$ghdl.cc:827:import_module$113
  end
  cell $mux \:323
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$113
    connect \S $auto$ghdl.cc:827:import_module$100
    connect \B \wdata
    connect \A \reg_int_en
  end
  cell $mux \:305
    parameter \WIDTH 32
    connect \Y \rdata
    connect \S \cs
    connect \B $auto$ghdl.cc:827:import_module$104
    connect \A 0
  end
  cell $pmux \:303
    parameter \WIDTH 32
    parameter \S_WIDTH 8
    connect \Y $auto$ghdl.cc:827:import_module$104
    connect \S { $auto$ghdl.cc:827:import_module$103 $auto$ghdl.cc:827:import_module$102 $auto$ghdl.cc:827:import_module$101 $auto$ghdl.cc:827:import_module$100 $auto$ghdl.cc:827:import_module$110 $auto$ghdl.cc:827:import_module$98 $auto$ghdl.cc:827:import_module$109 $auto$ghdl.cc:827:import_module$108 }
    connect \B { \reg_cap \reg_cmp 30'000000000000000000000000000000 \reg_int_sts [1:0] \reg_int_en \reg_pre \current_val \reg_load \reg_ctrl }
    connect \A 0
  end
  cell $eq \:300
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$103
    connect \B 5'11100
    connect \A \addr
  end
  cell $eq \:298
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$102
    connect \B 5'11000
    connect \A \addr
  end
  cell $eq \:296
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$101
    connect \B 5'10100
    connect \A \addr
  end
  cell $eq \:294
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$100
    connect \B 5'10000
    connect \A \addr
  end
  cell $eq \:292
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$110
    connect \B 4'1100
    connect \A \addr
  end
  cell $eq \:290
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$98
    connect \B 4'1000
    connect \A \addr
  end
  cell $logic_not \:286
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$108
    connect \A \addr
  end
  cell $or \:282
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \intr_o
    connect \B $auto$ghdl.cc:827:import_module$94
    connect \A $auto$ghdl.cc:827:import_module$93
  end
  cell $and \:281
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$94
    connect \B \reg_int_en [1]
    connect \A \reg_int_sts [1]
  end
  cell $and \:278
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$93
    connect \B \reg_int_en [0]
    connect \A \reg_int_sts [0]
  end
  cell $mux \:275
    parameter \WIDTH 32
    connect \Y \load_val
    connect \S $auto$ghdl.cc:827:import_module$87
    connect \B \wdata
    connect \A \reg_load
  end
  cell $mux \:269
    parameter \WIDTH 1
    connect \Y \load_cmd
    connect \S $auto$ghdl.cc:827:import_module$87
    connect \B 1'1
    connect \A 1'0
  end
  cell $and \:268
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$87
    connect \B $auto$ghdl.cc:827:import_module$107
    connect \A $auto$ghdl.cc:827:import_module$109
  end
  cell $eq \:267
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$109
    connect \B 3'100
    connect \A \addr
  end
  cell $and \:265
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$107
    connect \B \cs
    connect \A \we
  end
  cell $mux $auto$ff.cc:614:unmap_srst$331
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$332
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$152
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$329
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$330
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$150
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$327
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3457:Mux$328
    connect \S \rst_n
    connect \B { $auto$ghdl.cc:827:import_module$140 $auto$ghdl.cc:827:import_module$134 }
    connect \A 2'00
  end
  cell $mux $auto$ff.cc:614:unmap_srst$325
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$326
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$147
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$323
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$324
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$145
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$321
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$322
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$143
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$319
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$320
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$141
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$284
    parameter \WIDTH 32
    connect \Y \reg_cap
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$283
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$282
    parameter \WIDTH 32
    connect \Y \reg_cmp
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$281
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$280
    parameter \WIDTH 2
    connect \Y \reg_int_sts [1:0]
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$279
    connect \A 2'00
  end
  cell $mux $auto$async2sync.cc:243:execute$278
    parameter \WIDTH 32
    connect \Y \reg_int_en
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$277
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$276
    parameter \WIDTH 32
    connect \Y \reg_pre
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$275
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$274
    parameter \WIDTH 32
    connect \Y \reg_load
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$273
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$272
    parameter \WIDTH 32
    connect \Y \reg_ctrl
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$271
    connect \A 0
  end
  connect \cap_en \reg_ctrl [6]
  connect \cmp_val \reg_cmp
  connect \dir \reg_ctrl [3]
  connect \en \reg_ctrl [0]
  connect \ext_en \reg_ctrl [5]
  connect \mode \reg_ctrl [1]
  connect \pre_en \reg_ctrl [2]
  connect \pre_val \reg_pre [15:0]
  connect \pwm_en \reg_ctrl [4]
  connect \reg_int_sts [31:2] 30'000000000000000000000000000000
end
module \timer_core_Brtl
  wire output 19 \trigger_o
  wire \tick
  wire input 2 \rst_n
  wire output 18 \pwm_o
  wire input 6 \pwm_en
  wire width 16 \prescaler
  wire width 16 input 9 \pre_val
  wire input 8 \pre_en
  wire \op_done
  wire input 4 \mode
  wire width 32 input 10 \load_val
  wire input 12 \load_cmd
  wire output 20 \irq
  wire \ext_tick
  wire \ext_meas_re
  wire input 13 \ext_meas_i
  wire \ext_meas_d
  wire input 7 \ext_en
  wire input 3 \en
  wire input 5 \dir
  wire width 32 output 15 \current_val
  wire width 32 \counter
  wire width 32 input 11 \cmp_val
  wire \clk_tick
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clk
  wire width 32 output 16 \capture_val
  wire output 17 \capture_stb
  wire \capture_re
  wire input 14 \capture_i
  wire \capture_d
  attribute \hdlname "_witness_ anyinit__584"
  wire \_witness_.anyinit__584
  attribute \hdlname "_witness_ anyinit__583"
  wire \_witness_.anyinit__583
  attribute \hdlname "_witness_ anyinit__582"
  wire \_witness_.anyinit__582
  attribute \hdlname "_witness_ anyinit__581"
  wire width 32 \_witness_.anyinit__581
  wire $auto$rtlil.cc:3457:Mux$318
  wire $auto$rtlil.cc:3457:Mux$316
  wire $auto$rtlil.cc:3457:Mux$314
  wire $auto$rtlil.cc:3457:Mux$312
  wire width 16 $auto$rtlil.cc:3457:Mux$310
  wire width 32 $auto$rtlil.cc:3457:Mux$308
  wire $auto$rtlil.cc:3457:Mux$304
  wire $auto$rtlil.cc:3457:Mux$302
  wire width 32 $auto$rtlil.cc:3457:Mux$300
  wire width 32 $auto$ghdl.cc:827:import_module$226
  wire $auto$ghdl.cc:827:import_module$224
  wire $auto$ghdl.cc:827:import_module$223
  wire $auto$ghdl.cc:827:import_module$222
  wire $auto$ghdl.cc:827:import_module$221
  wire $auto$ghdl.cc:827:import_module$220
  wire width 32 $auto$ghdl.cc:827:import_module$217
  wire $auto$ghdl.cc:827:import_module$215
  wire width 32 $auto$ghdl.cc:827:import_module$214
  wire $auto$ghdl.cc:827:import_module$212
  wire width 32 $auto$ghdl.cc:827:import_module$211
  wire $auto$ghdl.cc:827:import_module$209
  wire width 32 $auto$ghdl.cc:827:import_module$208
  wire $auto$ghdl.cc:827:import_module$206
  wire width 32 $auto$ghdl.cc:827:import_module$205
  wire width 32 $auto$ghdl.cc:827:import_module$204
  wire width 32 $auto$ghdl.cc:827:import_module$202
  wire $auto$ghdl.cc:827:import_module$200
  wire width 32 $auto$ghdl.cc:827:import_module$199
  wire width 32 $auto$ghdl.cc:827:import_module$198
  wire $auto$ghdl.cc:827:import_module$195
  wire $auto$ghdl.cc:827:import_module$190
  wire width 16 $auto$ghdl.cc:827:import_module$189
  wire $auto$ghdl.cc:827:import_module$188
  wire width 16 $auto$ghdl.cc:827:import_module$187
  wire $auto$ghdl.cc:827:import_module$186
  wire width 16 $auto$ghdl.cc:827:import_module$185
  wire $auto$ghdl.cc:827:import_module$184
  wire width 16 $auto$ghdl.cc:827:import_module$183
  wire width 16 $auto$ghdl.cc:827:import_module$182
  wire $auto$ghdl.cc:827:import_module$181
  wire $auto$ghdl.cc:827:import_module$180
  wire $auto$ghdl.cc:827:import_module$179
  wire $auto$ghdl.cc:827:import_module$177
  wire $auto$ghdl.cc:827:import_module$175
  wire $auto$ghdl.cc:827:import_module$174
  wire $auto$ghdl.cc:827:import_module$173
  wire $auto$ghdl.cc:827:import_module$172
  wire $auto$ghdl.cc:827:import_module$171
  wire $auto$ghdl.cc:827:import_module$170
  wire $auto$ghdl.cc:827:import_module$169
  wire $auto$ghdl.cc:827:import_module$168
  wire $auto$ghdl.cc:827:import_module$167
  wire $auto$ghdl.cc:827:import_module$166
  wire $auto$ghdl.cc:827:import_module$165
  wire $auto$ghdl.cc:827:import_module$164
  wire $auto$ghdl.cc:827:import_module$163
  wire $auto$ghdl.cc:827:import_module$162
  wire $auto$ghdl.cc:827:import_module$161
  wire $auto$ghdl.cc:827:import_module$160
  wire $auto$ghdl.cc:827:import_module$157
  wire $auto$ghdl.cc:827:import_module$155
  attribute \init 1'0
  wire $auto$async2sync.cc:234:execute$269
  attribute \init 1'0
  wire $auto$async2sync.cc:234:execute$267
  attribute \init 1'0
  wire $auto$async2sync.cc:234:execute$265
  attribute \init 1'0
  wire $auto$async2sync.cc:234:execute$263
  attribute \init 16'0000000000000000
  wire width 16 $auto$async2sync.cc:234:execute$261
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$259
  cell $ff \:590
    parameter \WIDTH 1
    connect \Q $auto$async2sync.cc:234:execute$269
    connect \D $auto$rtlil.cc:3457:Mux$318
  end
  cell $ff \:589
    parameter \WIDTH 1
    connect \Q $auto$async2sync.cc:234:execute$267
    connect \D $auto$rtlil.cc:3457:Mux$316
  end
  cell $ff \:588
    parameter \WIDTH 1
    connect \Q $auto$async2sync.cc:234:execute$265
    connect \D $auto$rtlil.cc:3457:Mux$314
  end
  cell $ff \:587
    parameter \WIDTH 1
    connect \Q $auto$async2sync.cc:234:execute$263
    connect \D $auto$rtlil.cc:3457:Mux$312
  end
  cell $ff \:586
    parameter \WIDTH 16
    connect \Q $auto$async2sync.cc:234:execute$261
    connect \D $auto$rtlil.cc:3457:Mux$310
  end
  cell $ff \:585
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$259
    connect \D $auto$rtlil.cc:3457:Mux$308
  end
  cell $anyinit \:584
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__584
    connect \D $auto$rtlil.cc:3457:Mux$304
  end
  cell $anyinit \:583
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__583
    connect \D $auto$rtlil.cc:3457:Mux$304
  end
  cell $anyinit \:582
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__582
    connect \D $auto$rtlil.cc:3457:Mux$302
  end
  cell $anyinit \:581
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit__581
    connect \D $auto$rtlil.cc:3457:Mux$300
  end
  cell $mux \:580
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$226
    connect \S \capture_re
    connect \B \counter
    connect \A \capture_val
  end
  cell $mux \:578
    parameter \WIDTH 1
    connect \Y \pwm_o
    connect \S \pwm_en
    connect \B $auto$ghdl.cc:827:import_module$224
    connect \A 1'0
  end
  cell $mux \:576
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$224
    connect \S \dir
    connect \B $auto$ghdl.cc:827:import_module$223
    connect \A $auto$ghdl.cc:827:import_module$221
  end
  cell $mux \:575
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$223
    connect \S $auto$ghdl.cc:827:import_module$222
    connect \B 1'1
    connect \A 1'0
  end
  cell $lt \:572
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$222
    connect \B \cmp_val
    connect \A \counter
  end
  cell $mux \:571
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$221
    connect \S $auto$ghdl.cc:827:import_module$220
    connect \B 1'1
    connect \A 1'0
  end
  cell $le \:568
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$220
    connect \B \cmp_val
    connect \A \counter
  end
  cell $mux \:553
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$217
    connect \S \load_cmd
    connect \B \load_val
    connect \A $auto$ghdl.cc:827:import_module$214
  end
  cell $mux \:550
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$215
    connect \S \load_cmd
    connect \B 1'0
    connect \A $auto$ghdl.cc:827:import_module$212
  end
  cell $mux \:548
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$214
    connect \S $auto$ghdl.cc:827:import_module$195
    connect \B $auto$ghdl.cc:827:import_module$211
    connect \A \counter
  end
  cell $mux \:545
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$212
    connect \S $auto$ghdl.cc:827:import_module$195
    connect \B $auto$ghdl.cc:827:import_module$209
    connect \A 1'0
  end
  cell $mux \:543
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$211
    connect \S \dir
    connect \B $auto$ghdl.cc:827:import_module$208
    connect \A $auto$ghdl.cc:827:import_module$202
  end
  cell $mux \:541
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$209
    connect \S \dir
    connect \B $auto$ghdl.cc:827:import_module$206
    connect \A $auto$ghdl.cc:827:import_module$200
  end
  cell $mux \:540
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$208
    connect \S $auto$ghdl.cc:827:import_module$170
    connect \B $auto$ghdl.cc:827:import_module$204
    connect \A $auto$ghdl.cc:827:import_module$205
  end
  cell $mux \:536
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$206
    connect \S $auto$ghdl.cc:827:import_module$170
    connect \B 1'1
    connect \A 1'0
  end
  cell $add \:533
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$205
    connect \B 1'1
    connect \A \counter
  end
  cell $mux \:531
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$204
    connect \S \mode
    connect \B 0
    connect \A \load_val
  end
  cell $mux \:528
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$202
    connect \S $auto$ghdl.cc:827:import_module$168
    connect \B $auto$ghdl.cc:827:import_module$198
    connect \A $auto$ghdl.cc:827:import_module$199
  end
  cell $mux \:524
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$200
    connect \S $auto$ghdl.cc:827:import_module$168
    connect \B 1'1
    connect \A 1'0
  end
  cell $sub \:521
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$199
    connect \B 1'1
    connect \A \counter
  end
  cell $mux \:519
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$198
    connect \S \mode
    connect \B \load_val
    connect \A 0
  end
  cell $and \:514
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$195
    connect \B $auto$ghdl.cc:827:import_module$162
    connect \A $auto$ghdl.cc:827:import_module$165
  end
  cell $mux \:507
    parameter \WIDTH 1
    connect \Y \tick
    connect \S \ext_en
    connect \B \ext_tick
    connect \A \clk_tick
  end
  cell $mux \:499
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$190
    connect \S \load_cmd
    connect \B 1'0
    connect \A $auto$ghdl.cc:827:import_module$188
  end
  cell $mux \:497
    parameter \WIDTH 16
    connect \Y $auto$ghdl.cc:827:import_module$189
    connect \S \load_cmd
    connect \B \pre_val
    connect \A $auto$ghdl.cc:827:import_module$187
  end
  cell $mux \:496
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$188
    connect \S $auto$ghdl.cc:827:import_module$180
    connect \B $auto$ghdl.cc:827:import_module$186
    connect \A 1'0
  end
  cell $mux \:494
    parameter \WIDTH 16
    connect \Y $auto$ghdl.cc:827:import_module$187
    connect \S $auto$ghdl.cc:827:import_module$180
    connect \B $auto$ghdl.cc:827:import_module$185
    connect \A \prescaler
  end
  cell $mux \:493
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$186
    connect \S \pre_en
    connect \B $auto$ghdl.cc:827:import_module$184
    connect \A 1'1
  end
  cell $mux \:491
    parameter \WIDTH 16
    connect \Y $auto$ghdl.cc:827:import_module$185
    connect \S \pre_en
    connect \B $auto$ghdl.cc:827:import_module$183
    connect \A 16'0000000000000000
  end
  cell $mux \:489
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$184
    connect \S $auto$ghdl.cc:827:import_module$181
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux \:486
    parameter \WIDTH 16
    connect \Y $auto$ghdl.cc:827:import_module$183
    connect \S $auto$ghdl.cc:827:import_module$181
    connect \B \pre_val
    connect \A $auto$ghdl.cc:827:import_module$182
  end
  cell $sub \:485
    parameter \Y_WIDTH 16
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$182
    connect \B 1'1
    connect \A \prescaler
  end
  cell $logic_not \:483
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$181
    connect \A \prescaler
  end
  cell $and \:481
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$180
    connect \B \en
    connect \A $auto$ghdl.cc:827:import_module$179
  end
  cell $not \:480
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$179
    connect \A \ext_en
  end
  cell $mux \:468
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$177
    connect \S \capture_re
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux \:456
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$175
    connect \S $auto$ghdl.cc:827:import_module$161
    connect \B 1'0
    connect \A $auto$ghdl.cc:827:import_module$174
  end
  cell $mux \:454
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$174
    connect \S $auto$ghdl.cc:827:import_module$166
    connect \B $auto$ghdl.cc:827:import_module$173
    connect \A \op_done
  end
  cell $mux \:453
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$173
    connect \S $auto$ghdl.cc:827:import_module$169
    connect \B 1'1
    connect \A $auto$ghdl.cc:827:import_module$172
  end
  cell $mux \:451
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$172
    connect \S $auto$ghdl.cc:827:import_module$171
    connect \B 1'1
    connect \A \op_done
  end
  cell $and \:449
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$171
    connect \B \dir
    connect \A $auto$ghdl.cc:827:import_module$170
  end
  cell $eq \:448
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$170
    connect \B \load_val
    connect \A \counter
  end
  cell $and \:447
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$169
    connect \B $auto$ghdl.cc:827:import_module$167
    connect \A $auto$ghdl.cc:827:import_module$168
  end
  cell $logic_not \:446
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$168
    connect \A \counter
  end
  cell $not \:444
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$167
    connect \A \dir
  end
  cell $and \:443
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$166
    connect \B $auto$ghdl.cc:827:import_module$164
    connect \A $auto$ghdl.cc:827:import_module$165
  end
  cell $not \:442
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$165
    connect \A \op_done
  end
  cell $and \:441
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$164
    connect \B $auto$ghdl.cc:827:import_module$162
    connect \A $auto$ghdl.cc:827:import_module$163
  end
  cell $not \:440
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$163
    connect \A \mode
  end
  cell $and \:439
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$162
    connect \B \en
    connect \A \tick
  end
  cell $or \:438
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$161
    connect \B $auto$ghdl.cc:827:import_module$160
    connect \A \load_cmd
  end
  cell $not \:437
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$160
    connect \A \en
  end
  cell $and \:432
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \capture_re
    connect \B $auto$ghdl.cc:827:import_module$157
    connect \A \capture_i
  end
  cell $not \:431
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$157
    connect \A \capture_d
  end
  cell $and \:430
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \ext_tick
    connect \B $auto$ghdl.cc:827:import_module$155
    connect \A \ext_meas_i
  end
  cell $not \:429
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$155
    connect \A \ext_meas_d
  end
  cell $mux $auto$ff.cc:614:unmap_srst$317
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$318
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$175
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$315
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$316
    connect \S \rst_n
    connect \B \capture_i
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$313
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$314
    connect \S \rst_n
    connect \B \ext_meas_i
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$311
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$312
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$190
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$309
    parameter \WIDTH 16
    connect \Y $auto$rtlil.cc:3457:Mux$310
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$189
    connect \A 16'0000000000000000
  end
  cell $mux $auto$ff.cc:614:unmap_srst$307
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$308
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$217
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$303
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$304
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$215
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$301
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$302
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$177
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$299
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$300
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$226
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$270
    parameter \WIDTH 1
    connect \Y \op_done
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$269
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$268
    parameter \WIDTH 1
    connect \Y \capture_d
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$267
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$266
    parameter \WIDTH 1
    connect \Y \ext_meas_d
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$265
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$264
    parameter \WIDTH 1
    connect \Y \clk_tick
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$263
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$262
    parameter \WIDTH 16
    connect \Y \prescaler
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$261
    connect \A 16'0000000000000000
  end
  cell $mux $auto$async2sync.cc:243:execute$260
    parameter \WIDTH 32
    connect \Y \counter
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$259
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$258
    parameter \WIDTH 1
    connect \Y \irq
    connect \S \rst_n
    connect \B \_witness_.anyinit__584
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$256
    parameter \WIDTH 1
    connect \Y \trigger_o
    connect \S \rst_n
    connect \B \_witness_.anyinit__583
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$254
    parameter \WIDTH 1
    connect \Y \capture_stb
    connect \S \rst_n
    connect \B \_witness_.anyinit__582
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$252
    parameter \WIDTH 32
    connect \Y \capture_val
    connect \S \rst_n
    connect \B \_witness_.anyinit__581
    connect \A 0
  end
  connect \current_val \counter
  connect \ext_meas_re \ext_tick
end
attribute \top 1
module \timer_axi
  wire input 8 \wvalid
  wire width 4 input 7 \wstrb
  wire output 17 \wready
  wire \we
  wire width 32 input 6 \wdata
  wire \u_timer_regs:64
  wire \u_timer_regs:63
  wire width 32 \u_timer_regs:62
  wire width 32 \u_timer_regs:61
  wire width 16 \u_timer_regs:60
  wire \u_timer_regs:59
  wire \u_timer_regs:57
  wire \u_timer_regs:56
  wire \u_timer_regs:55
  wire \u_timer_regs:54
  wire \u_timer_regs:53
  wire width 32 \u_timer_regs:52
  wire \u_timer_core:96
  wire \u_timer_core:95
  wire \u_timer_core:94
  wire \u_timer_core:93
  wire width 32 \u_timer_core:92
  wire width 32 \u_timer_core:91
  wire output 25 \trigger_o
  wire output 23 \rvalid
  wire width 2 output 22 \rresp
  wire input 13 \rready
  wire \reg_we
  wire width 32 \reg_wdata
  wire \reg_re
  wire width 32 \reg_rdata_wire
  wire width 32 \reg_rdata
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \reg_addr
  wire width 32 output 21 \rdata
  wire output 24 \pwm_o
  wire \pwm_en
  wire width 16 \pre_val
  wire \pre_en
  wire \mode
  wire width 32 \load_val
  wire \load_cmd
  wire output 26 \irq
  wire input 14 \ext_meas_i
  wire \ext_en
  wire \en
  wire \dir
  wire width 32 \current_val
  wire \cs
  wire \core_irq_pulse
  wire \core_intr
  wire width 32 \cmp_val
  wire width 32 \capture_val
  wire \capture_stb
  wire input 15 \capture_i
  wire output 19 \bvalid
  wire width 2 output 18 \bresp
  wire input 9 \bready
  wire input 5 \awvalid
  wire output 16 \awready
  wire width 3 input 4 \awprot
  wire width 32 input 3 \awaddr
  wire input 12 \arvalid
  wire output 20 \arready
  wire width 3 input 11 \arprot
  wire input 2 \aresetn
  wire width 32 input 10 \araddr
  wire width 6 \addr
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \aclk
  attribute \unused_bits "0"
  wire $auto$ghdl.cc:827:import_module$21
  attribute \unused_bits "0 1 2 3"
  wire width 4 $auto$ghdl.cc:827:import_module$13
  cell \timer_regs_Brtl \u_timer_regs
    connect \we \reg_we
    connect \wdata \reg_wdata
    connect \rst_n \aresetn
    connect \rdata \reg_rdata_wire
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \intr_o \irq
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cs \cs
    connect \core_irq \core_irq_pulse
    connect \cmp_val \cmp_val
    connect \clk \aclk
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \cap_en $auto$ghdl.cc:827:import_module$21
    connect \addr \reg_addr [5:0]
  end
  cell \timer_core_Brtl \u_timer_core
    connect \trigger_o \trigger_o
    connect \rst_n \aresetn
    connect \pwm_o \pwm_o
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \irq \core_irq_pulse
    connect \ext_meas_i \ext_meas_i
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cmp_val \cmp_val
    connect \clk \aclk
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \capture_i \capture_i
  end
  cell \axi4lite_slave_adapter_Brtl_32_32 \u_axi_adapter
    connect \s_axi_wvalid \wvalid
    connect \s_axi_wstrb \wstrb
    connect \s_axi_wready \wready
    connect \s_axi_wdata \wdata
    connect \s_axi_rvalid \rvalid
    connect \s_axi_rresp \rresp
    connect \s_axi_rready \rready
    connect \s_axi_rdata \rdata
    connect \s_axi_bvalid \bvalid
    connect \s_axi_bresp \bresp
    connect \s_axi_bready \bready
    connect \s_axi_awvalid \awvalid
    connect \s_axi_awready \awready
    connect \s_axi_awprot \awprot
    connect \s_axi_awaddr \awaddr
    connect \s_axi_arvalid \arvalid
    connect \s_axi_arready \arready
    connect \s_axi_arprot \arprot
    connect \s_axi_araddr \araddr
    connect \reg_we \reg_we
    connect \reg_wdata \reg_wdata
    connect \reg_re \reg_re
    connect \reg_rdata \reg_rdata_wire
    connect \reg_be $auto$ghdl.cc:827:import_module$13
    connect \reg_addr \reg_addr
    connect \aresetn \aresetn
    connect \aclk \aclk
  end
  cell $or \:50
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \cs
    connect \B \reg_re
    connect \A \reg_we
  end
  connect \addr \reg_addr [5:0]
  connect \core_intr \irq
  connect \reg_rdata \reg_rdata_wire
  connect \u_timer_core:91 \current_val
  connect \u_timer_core:92 \capture_val
  connect \u_timer_core:93 \capture_stb
  connect \u_timer_core:94 \pwm_o
  connect \u_timer_core:95 \trigger_o
  connect \u_timer_core:96 \core_irq_pulse
  connect \u_timer_regs:52 \reg_rdata_wire
  connect \u_timer_regs:53 \en
  connect \u_timer_regs:54 \mode
  connect \u_timer_regs:55 \dir
  connect \u_timer_regs:56 \pwm_en
  connect \u_timer_regs:57 \ext_en
  connect \u_timer_regs:59 \pre_en
  connect \u_timer_regs:60 \pre_val
  connect \u_timer_regs:61 \load_val
  connect \u_timer_regs:62 \cmp_val
  connect \u_timer_regs:63 \load_cmd
  connect \u_timer_regs:64 \irq
  connect \we \reg_we
end
module \axi4lite_slave_adapter_Brtl_32_32
  wire \wready_i
  wire input 8 \s_axi_wvalid
  wire width 4 input 7 \s_axi_wstrb
  wire output 16 \s_axi_wready
  wire width 32 input 6 \s_axi_wdata
  wire output 22 \s_axi_rvalid
  wire width 2 output 21 \s_axi_rresp
  wire input 13 \s_axi_rready
  wire width 32 output 20 \s_axi_rdata
  wire output 18 \s_axi_bvalid
  wire width 2 output 17 \s_axi_bresp
  wire input 9 \s_axi_bready
  wire input 5 \s_axi_awvalid
  wire output 15 \s_axi_awready
  wire width 3 input 4 \s_axi_awprot
  wire width 32 input 3 \s_axi_awaddr
  wire input 12 \s_axi_arvalid
  wire output 19 \s_axi_arready
  wire width 3 input 11 \s_axi_arprot
  wire width 32 input 10 \s_axi_araddr
  wire \rvalid_i
  wire output 25 \reg_we
  wire width 32 output 24 \reg_wdata
  wire output 26 \reg_re
  wire width 32 input 14 \reg_rdata
  wire width 4 output 27 \reg_be
  wire width 32 output 23 \reg_addr
  wire width 32 \rdata_reg
  wire \bvalid_i
  wire \awready_i
  wire \aw_en
  wire \arready_i
  wire input 2 \aresetn
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \aclk
  attribute \hdlname "_witness_ anyinit__235"
  wire width 32 \_witness_.anyinit__235
  attribute \hdlname "_witness_ anyinit__233"
  wire \_witness_.anyinit__233
  attribute \hdlname "_witness_ anyinit__232"
  wire \_witness_.anyinit__232
  attribute \hdlname "_witness_ anyinit__231"
  wire \_witness_.anyinit__231
  attribute \hdlname "_witness_ anyinit__230"
  wire \_witness_.anyinit__230
  attribute \hdlname "_witness_ anyinit__229"
  wire \_witness_.anyinit__229
  attribute \hdlname "_witness_ anyinit__228"
  wire \_witness_.anyinit__228
  wire width 32 $auto$rtlil.cc:3457:Mux$298
  wire $auto$rtlil.cc:3457:Mux$296
  wire $auto$rtlil.cc:3457:Mux$294
  wire $auto$rtlil.cc:3457:Mux$292
  wire $auto$rtlil.cc:3457:Mux$290
  wire $auto$rtlil.cc:3457:Mux$288
  wire $auto$rtlil.cc:3457:Mux$286
  wire width 32 $auto$ghdl.cc:827:import_module$83
  wire $auto$ghdl.cc:827:import_module$76
  wire $auto$ghdl.cc:827:import_module$75
  wire $auto$ghdl.cc:827:import_module$74
  wire $auto$ghdl.cc:827:import_module$73
  wire $auto$ghdl.cc:827:import_module$69
  wire $auto$ghdl.cc:827:import_module$68
  wire $auto$ghdl.cc:827:import_module$67
  wire $auto$ghdl.cc:827:import_module$66
  wire $auto$ghdl.cc:827:import_module$65
  wire $auto$ghdl.cc:827:import_module$63
  wire $auto$ghdl.cc:827:import_module$62
  wire $auto$ghdl.cc:827:import_module$60
  wire $auto$ghdl.cc:827:import_module$59
  wire $auto$ghdl.cc:827:import_module$58
  wire $auto$ghdl.cc:827:import_module$57
  wire $auto$ghdl.cc:827:import_module$54
  wire $auto$ghdl.cc:827:import_module$53
  wire $auto$ghdl.cc:827:import_module$52
  wire $auto$ghdl.cc:827:import_module$51
  wire $auto$ghdl.cc:827:import_module$50
  wire $auto$ghdl.cc:827:import_module$48
  wire $auto$ghdl.cc:827:import_module$47
  wire $auto$ghdl.cc:827:import_module$46
  wire $auto$ghdl.cc:827:import_module$45
  wire $auto$ghdl.cc:827:import_module$44
  wire $auto$ghdl.cc:827:import_module$43
  wire $auto$ghdl.cc:827:import_module$42
  wire $auto$ghdl.cc:827:import_module$41
  wire $auto$ghdl.cc:827:import_module$38
  wire $auto$ghdl.cc:827:import_module$35
  wire $auto$ghdl.cc:827:import_module$34
  cell $anyinit \:235
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit__235
    connect \D $auto$rtlil.cc:3457:Mux$298
  end
  cell $mux \:234
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$83
    connect \S $auto$ghdl.cc:827:import_module$73
    connect \B \reg_rdata
    connect \A \rdata_reg
  end
  cell $anyinit \:233
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__233
    connect \D $auto$rtlil.cc:3457:Mux$296
  end
  cell $anyinit \:232
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__232
    connect \D $auto$rtlil.cc:3457:Mux$294
  end
  cell $anyinit \:231
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__231
    connect \D $auto$rtlil.cc:3457:Mux$292
  end
  cell $anyinit \:230
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__230
    connect \D $auto$rtlil.cc:3457:Mux$290
  end
  cell $anyinit \:229
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__229
    connect \D $auto$rtlil.cc:3457:Mux$288
  end
  cell $anyinit \:228
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__228
    connect \D $auto$rtlil.cc:3457:Mux$286
  end
  cell $mux \:219
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$76
    connect \S $auto$ghdl.cc:827:import_module$73
    connect \B 1'1
    connect \A $auto$ghdl.cc:827:import_module$75
  end
  cell $mux \:217
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$75
    connect \S $auto$ghdl.cc:827:import_module$74
    connect \B 1'0
    connect \A \rvalid_i
  end
  cell $and \:215
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$74
    connect \B \s_axi_rready
    connect \A \rvalid_i
  end
  cell $and \:214
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$73
    connect \B $auto$ghdl.cc:827:import_module$38
    connect \A $auto$ghdl.cc:827:import_module$67
  end
  cell $mux \:203
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$69
    connect \S $auto$ghdl.cc:827:import_module$68
    connect \B 1'1
    connect \A 1'0
  end
  cell $and \:200
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$68
    connect \B $auto$ghdl.cc:827:import_module$66
    connect \A $auto$ghdl.cc:827:import_module$67
  end
  cell $not \:199
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$67
    connect \A \rvalid_i
  end
  cell $and \:198
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$66
    connect \B $auto$ghdl.cc:827:import_module$65
    connect \A \s_axi_arvalid
  end
  cell $not \:197
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$65
    connect \A \arready_i
  end
  cell $mux \:188
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$63
    connect \S $auto$ghdl.cc:827:import_module$60
    connect \B 1'1
    connect \A $auto$ghdl.cc:827:import_module$62
  end
  cell $mux \:186
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$62
    connect \S $auto$ghdl.cc:827:import_module$45
    connect \B 1'0
    connect \A \bvalid_i
  end
  cell $and \:183
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$60
    connect \B $auto$ghdl.cc:827:import_module$58
    connect \A $auto$ghdl.cc:827:import_module$59
  end
  cell $not \:182
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$59
    connect \A \bvalid_i
  end
  cell $and \:181
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$58
    connect \B $auto$ghdl.cc:827:import_module$57
    connect \A \s_axi_wvalid
  end
  cell $and \:180
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$57
    connect \B $auto$ghdl.cc:827:import_module$34
    connect \A \wready_i
  end
  cell $mux \:170
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$54
    connect \S $auto$ghdl.cc:827:import_module$53
    connect \B 1'1
    connect \A 1'0
  end
  cell $and \:167
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$53
    connect \B $auto$ghdl.cc:827:import_module$52
    connect \A \aw_en
  end
  cell $and \:166
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$52
    connect \B $auto$ghdl.cc:827:import_module$51
    connect \A \s_axi_awvalid
  end
  cell $and \:165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$51
    connect \B $auto$ghdl.cc:827:import_module$50
    connect \A \s_axi_wvalid
  end
  cell $not \:164
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$50
    connect \A \wready_i
  end
  cell $mux \:149
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$48
    connect \S $auto$ghdl.cc:827:import_module$44
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux \:146
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$47
    connect \S $auto$ghdl.cc:827:import_module$44
    connect \B 1'0
    connect \A $auto$ghdl.cc:827:import_module$46
  end
  cell $mux \:144
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$46
    connect \S $auto$ghdl.cc:827:import_module$45
    connect \B 1'1
    connect \A \aw_en
  end
  cell $and \:142
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$45
    connect \B \s_axi_bready
    connect \A \bvalid_i
  end
  cell $and \:141
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$44
    connect \B $auto$ghdl.cc:827:import_module$43
    connect \A \aw_en
  end
  cell $and \:140
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$43
    connect \B $auto$ghdl.cc:827:import_module$42
    connect \A \s_axi_wvalid
  end
  cell $and \:139
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$42
    connect \B $auto$ghdl.cc:827:import_module$41
    connect \A \s_axi_awvalid
  end
  cell $not \:138
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$41
    connect \A \awready_i
  end
  cell $mux \:130
    parameter \WIDTH 1
    connect \Y \reg_re
    connect \S $auto$ghdl.cc:827:import_module$38
    connect \B 1'1
    connect \A 1'0
  end
  cell $and \:129
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$38
    connect \B \arready_i
    connect \A \s_axi_arvalid
  end
  cell $mux \:127
    parameter \WIDTH 32
    connect \Y \reg_addr
    connect \S \awready_i
    connect \B \s_axi_awaddr
    connect \A \s_axi_araddr
  end
  cell $mux \:125
    parameter \WIDTH 1
    connect \Y \reg_we
    connect \S $auto$ghdl.cc:827:import_module$35
    connect \B 1'1
    connect \A 1'0
  end
  cell $and \:124
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$35
    connect \B $auto$ghdl.cc:827:import_module$34
    connect \A \s_axi_wvalid
  end
  cell $and \:123
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$34
    connect \B \awready_i
    connect \A \s_axi_awvalid
  end
  cell $mux $auto$ff.cc:614:unmap_srst$297
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$298
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$83
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$295
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$296
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$76
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$293
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$294
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$69
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$291
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$292
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$63
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$289
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$290
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$54
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$287
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$288
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$48
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$285
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$286
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$47
    connect \A 1'1
  end
  cell $mux $auto$async2sync.cc:243:execute$250
    parameter \WIDTH 32
    connect \Y \rdata_reg
    connect \S \aresetn
    connect \B \_witness_.anyinit__235
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$248
    parameter \WIDTH 1
    connect \Y \rvalid_i
    connect \S \aresetn
    connect \B \_witness_.anyinit__233
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$246
    parameter \WIDTH 1
    connect \Y \arready_i
    connect \S \aresetn
    connect \B \_witness_.anyinit__232
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$244
    parameter \WIDTH 1
    connect \Y \bvalid_i
    connect \S \aresetn
    connect \B \_witness_.anyinit__231
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$242
    parameter \WIDTH 1
    connect \Y \wready_i
    connect \S \aresetn
    connect \B \_witness_.anyinit__230
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$240
    parameter \WIDTH 1
    connect \Y \awready_i
    connect \S \aresetn
    connect \B \_witness_.anyinit__229
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$238
    parameter \WIDTH 1
    connect \Y \aw_en
    connect \S \aresetn
    connect \B \_witness_.anyinit__228
    connect \A 1'1
  end
  connect \reg_be \s_axi_wstrb
  connect \reg_wdata \s_axi_wdata
  connect \s_axi_arready \arready_i
  connect \s_axi_awready \awready_i
  connect \s_axi_bresp 2'00
  connect \s_axi_bvalid \bvalid_i
  connect \s_axi_rdata \rdata_reg
  connect \s_axi_rresp 2'00
  connect \s_axi_rvalid \rvalid_i
  connect \s_axi_wready \wready_i
end
