Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 602d8fc5f1344335a6c84953e71e2027 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Floating_Point_RGBtoHSV_behav xil_defaultlib.Floating_Point_RGBtoHSV xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/thienlong/CE434/Assignment/Week3/Floating_Point_RGBtoHSV/Floating_Point_RGBtoHSV.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Floating_Point_Sub
Compiling module xil_defaultlib.MinMax
Compiling module xil_defaultlib.Normalize
Compiling module xil_defaultlib.Floating_Point_Mul
Compiling module xil_defaultlib.Floating_Point_Div
Compiling module xil_defaultlib.Floating_Point_Add
Compiling module xil_defaultlib.Floating_Point_RGBtoHSV
Compiling module xil_defaultlib.glbl
Built simulation snapshot Floating_Point_RGBtoHSV_behav
