// Seed: 4139161112
module module_0 (
    output tri  id_0,
    input  tri1 id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wor id_10,
    input supply0 id_11
);
  assign id_0 = id_4 - id_11;
  module_0(
      id_0, id_4
  );
endmodule
module module_2 (
    input  uwire id_0,
    output wand  id_1
);
  assign id_1 = 1;
  module_0(
      id_1, id_0
  );
endmodule
