{'a_b': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['a']],
         'DLines': ['22:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467defd710>]},
 'b_a': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['b']],
         'DLines': ['23:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467dee60d0>]},
 'overflow': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['overflow_a', 'overflow_b']],
              'DLines': ['31:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467db58a50>]},
 'overflow_a': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['a_b', 'b_a']],
                'DLines': ['28:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467db58810>]},
 'overflow_b': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['s_a', 's_b']],
                'DLines': ['29:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467db58d90>]},
 's': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['s_a']],
       'DLines': ['26:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467df6a290>]},
 's_a': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['a_b', 'b_a']],
         'DLines': ['25:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f46819651d0>]}}
