// Seed: 1982954050
module module_0;
  logic id_1;
  wire id_2, id_3;
  assign id_2 = id_1;
  tri0 id_4, id_5;
  assign id_5 = -1;
  assign id_4 = -1;
  assign id_5 = $realtime;
  logic [-1 : -1 'b0] id_6;
  wire id_7;
  wire [-1 : -1] id_8;
  assign id_1 = -1'b0;
  wire [-1 : -1] id_9;
  logic id_10 = id_7 + 1, id_11 = id_1;
  assign id_11 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4[1 : ""],
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  inout wire id_1;
  parameter id_7 = 1;
endmodule
