

================================================================
== Vitis HLS Report for 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s'
================================================================
* Date:           Wed May 21 19:42:23 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.870 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       37|       38|  0.185 us|  0.190 us|   36|   36|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       37|       37|         3|          1|          1|    36|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 5 [1/1] (0.53ns)   --->   "%br_ln124 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 5 'br' 'br_ln124' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.body26.split.i.i_ifconv, i1 1, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 6 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ir31 = phi i6 0, void %entry, i6 %ir, void %for.body26.split.i.i_ifconv, i6 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 7 'phi' 'ir31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18"   --->   Operation 8 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17"   --->   Operation 9 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16"   --->   Operation 10 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15"   --->   Operation 11 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14"   --->   Operation 12 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13"   --->   Operation 13 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12"   --->   Operation 14 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11"   --->   Operation 15 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10"   --->   Operation 16 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.53ns)   --->   "%br_ln124 = br void %for.body26.split.i.i_ifconv" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 17 'br' 'br_ln124' <Predicate = (do_init)> <Delay = 0.53>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i6 %ir31" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 18 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln124_4 = zext i6 %ir31" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 19 'zext' 'zext_ln124_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%outidx_3_addr = getelementptr i2 %outidx_3, i64 0, i64 %zext_ln124" [firmware/nnet_utils/nnet_dense_resource.h:127->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 20 'getelementptr' 'outidx_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.69ns)   --->   "%out_index = load i6 %outidx_3_addr"   --->   Operation 21 'load' 'out_index' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 36> <ROM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr i8 %w2_V, i64 0, i64 %zext_ln124" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 22 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.69ns)   --->   "%w_V = load i7 %w2_V_addr" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 23 'load' 'w_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_1 : Operation 24 [1/1] (1.20ns)   --->   "%empty_55 = add i7 %zext_ln124_4, i7 36" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 24 'add' 'empty_55' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast_i = zext i7 %empty_55" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 25 'zext' 'p_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%w2_V_addr_1 = getelementptr i8 %w2_V, i64 0, i64 %p_cast_i" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 26 'getelementptr' 'w2_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.69ns)   --->   "%w_V_8 = load i7 %w2_V_addr_1" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 27 'load' 'w_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_1 : Operation 28 [1/1] (1.11ns)   --->   "%ir = add i6 %ir31, i6 1" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 28 'add' 'ir' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.84ns)   --->   "%icmp_ln124 = icmp_eq  i6 %ir31, i6 35" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 29 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %rewind_header, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 30 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rewind_header"   --->   Operation 31 'br' 'br_ln0' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 32 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 33 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 34 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 35 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 36 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 37 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 38 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 39 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 40 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%in_index32 = phi i4 0, void %entry, i4 %in_index, void %for.body26.split.i.i_ifconv, i4 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 41 'phi' 'in_index32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.53ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body26.split.i.i_ifconv, void %rewind_init"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.53>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85, void %rewind_header"   --->   Operation 43 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86, void %rewind_header"   --->   Operation 44 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87, void %rewind_header"   --->   Operation 45 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88, void %rewind_header"   --->   Operation 46 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89, void %rewind_header"   --->   Operation 47 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90, void %rewind_header"   --->   Operation 48 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91, void %rewind_header"   --->   Operation 49 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92, void %rewind_header"   --->   Operation 50 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93, void %rewind_header"   --->   Operation 51 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (0.69ns)   --->   "%out_index = load i6 %outidx_3_addr"   --->   Operation 52 'load' 'out_index' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 36> <ROM>
ST_2 : Operation 53 [1/1] (0.89ns)   --->   "%a_V = mux i8 @_ssdm_op_Mux.ap_auto.9i8.i4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67, i4 %in_index32" [firmware/nnet_utils/nnet_dense_resource.h:141->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 53 'mux' 'a_V' <Predicate = true> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (0.69ns)   --->   "%w_V = load i7 %w2_V_addr" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 54 'load' 'w_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i8 %w_V"   --->   Operation 55 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i8 %a_V"   --->   Operation 56 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.44ns)   --->   "%mul_ln1270 = mul i15 %sext_ln1273, i15 %sext_ln1273_9"   --->   Operation 57 'mul' 'mul_ln1270' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%rhs = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln1270, i32 7, i32 14"   --->   Operation 58 'partselect' 'rhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (0.69ns)   --->   "%w_V_8 = load i7 %w2_V_addr_1" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 59 'load' 'w_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i8 %w_V_8"   --->   Operation 60 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.44ns)   --->   "%mul_ln1270_8 = mul i15 %sext_ln1273_10, i15 %sext_ln1273_9"   --->   Operation 61 'mul' 'mul_ln1270_8' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%rhs_8 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln1270_8, i32 7, i32 14"   --->   Operation 62 'partselect' 'rhs_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.94ns)   --->   "%in_index_2 = add i4 %in_index32, i4 1" [firmware/nnet_utils/nnet_dense_resource.h:140->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 63 'add' 'in_index_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.90ns)   --->   "%icmp_ln141 = icmp_ugt  i4 %in_index_2, i4 8" [firmware/nnet_utils/nnet_dense_resource.h:141->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 64 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.30ns)   --->   "%in_index = select i1 %icmp_ln141, i4 0, i4 %in_index_2" [firmware/nnet_utils/nnet_dense_resource.h:141->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 65 'select' 'in_index' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%acc_V30 = phi i8 0, void %entry, i8 %acc_V_65, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 66 'phi' 'acc_V30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%acc_V_5628 = phi i8 245, void %entry, i8 %acc_V_66, void %for.body26.split.i.i_ifconv, i8 245, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 67 'phi' 'acc_V_5628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%acc_V_5726 = phi i8 243, void %entry, i8 %acc_V_67, void %for.body26.split.i.i_ifconv, i8 243, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 68 'phi' 'acc_V_5726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%acc_V_5824 = phi i8 25, void %entry, i8 %acc_V_68, void %for.body26.split.i.i_ifconv, i8 25, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 69 'phi' 'acc_V_5824' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%acc_V_5922 = phi i8 0, void %entry, i8 %acc_V_69, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 70 'phi' 'acc_V_5922' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%acc_V_6020 = phi i8 0, void %entry, i8 %acc_V_70, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 71 'phi' 'acc_V_6020' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%acc_V_6118 = phi i8 252, void %entry, i8 %acc_V_71, void %for.body26.split.i.i_ifconv, i8 252, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 72 'phi' 'acc_V_6118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%acc_V_6216 = phi i8 253, void %entry, i8 %acc_V_72, void %for.body26.split.i.i_ifconv, i8 253, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 73 'phi' 'acc_V_6216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln125 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_resource.h:125->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 75 'specpipeline' 'specpipeline_ln125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [firmware/nnet_utils/nnet_dense_resource.h:100->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 76 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.63ns)   --->   "%lhs = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %acc_V30, i8 %acc_V_5628, i8 %acc_V_5726, i8 %acc_V_5824, i2 %out_index"   --->   Operation 77 'mux' 'lhs' <Predicate = true> <Delay = 0.63> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i8 %lhs"   --->   Operation 78 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i8 %rhs"   --->   Operation 79 'sext' 'sext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.28ns)   --->   "%sub_ln1420 = sub i9 0, i9 %sext_ln813"   --->   Operation 80 'sub' 'sub_ln1420' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.53ns)   --->   "%icmp_ln808 = icmp_eq  i2 %out_index, i2 3"   --->   Operation 81 'icmp' 'icmp_ln808' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.53ns)   --->   "%icmp_ln808_1 = icmp_eq  i2 %out_index, i2 2"   --->   Operation 82 'icmp' 'icmp_ln808_1' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.53ns)   --->   "%icmp_ln808_2 = icmp_eq  i2 %out_index, i2 1"   --->   Operation 83 'icmp' 'icmp_ln808_2' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.82ns)   --->   "%icmp_ln1420 = icmp_ne  i9 %sext_ln813_16, i9 %sub_ln1420"   --->   Operation 84 'icmp' 'icmp_ln1420' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node acc_V_62)   --->   "%or_ln808 = or i1 %icmp_ln808, i1 %icmp_ln1420"   --->   Operation 85 'or' 'or_ln808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.33ns)   --->   "%or_ln808_1 = or i1 %icmp_ln808_2, i1 %icmp_ln808_1"   --->   Operation 86 'or' 'or_ln808_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node acc_V_62)   --->   "%or_ln808_2 = or i1 %or_ln808_1, i1 %or_ln808"   --->   Operation 87 'or' 'or_ln808_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.33ns) (out node of the LUT)   --->   "%acc_V_62 = select i1 %or_ln808_2, i8 %acc_V30, i8 0"   --->   Operation 88 'select' 'acc_V_62' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.28ns)   --->   "%acc_V_63 = add i8 %rhs, i8 %lhs"   --->   Operation 89 'add' 'acc_V_63' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.29ns)   --->   "%acc_V_68 = select i1 %icmp_ln808, i8 %acc_V_63, i8 %acc_V_5824"   --->   Operation 90 'select' 'acc_V_68' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.29ns)   --->   "%acc_V_67 = select i1 %icmp_ln808_1, i8 %acc_V_63, i8 %acc_V_5726"   --->   Operation 91 'select' 'acc_V_67' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.29ns)   --->   "%acc_V_66 = select i1 %icmp_ln808_2, i8 %acc_V_63, i8 %acc_V_5628"   --->   Operation 92 'select' 'acc_V_66' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node acc_V_65)   --->   "%or_ln813 = or i1 %or_ln808_1, i1 %icmp_ln808"   --->   Operation 93 'or' 'or_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.33ns) (out node of the LUT)   --->   "%acc_V_65 = select i1 %or_ln813, i8 %acc_V_62, i8 %acc_V_63"   --->   Operation 94 'select' 'acc_V_65' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.63ns)   --->   "%lhs_8 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %acc_V_5922, i8 %acc_V_6020, i8 %acc_V_6118, i8 %acc_V_6216, i2 %out_index"   --->   Operation 95 'mux' 'lhs_8' <Predicate = true> <Delay = 0.63> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i8 %lhs_8"   --->   Operation 96 'sext' 'sext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i8 %rhs_8"   --->   Operation 97 'sext' 'sext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.28ns)   --->   "%sub_ln1420_8 = sub i9 0, i9 %sext_ln813_17"   --->   Operation 98 'sub' 'sub_ln1420_8' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.82ns)   --->   "%icmp_ln1420_8 = icmp_ne  i9 %sext_ln813_18, i9 %sub_ln1420_8"   --->   Operation 99 'icmp' 'icmp_ln1420_8' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node acc_V)   --->   "%or_ln808_3 = or i1 %icmp_ln808_1, i1 %icmp_ln1420_8"   --->   Operation 100 'or' 'or_ln808_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.33ns)   --->   "%or_ln808_4 = or i1 %icmp_ln808_2, i1 %icmp_ln808"   --->   Operation 101 'or' 'or_ln808_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node acc_V)   --->   "%or_ln808_5 = or i1 %or_ln808_4, i1 %or_ln808_3"   --->   Operation 102 'or' 'or_ln808_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.33ns) (out node of the LUT)   --->   "%acc_V = select i1 %or_ln808_5, i8 %acc_V_5922, i8 0"   --->   Operation 103 'select' 'acc_V' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.28ns)   --->   "%acc_V_64 = add i8 %rhs_8, i8 %lhs_8"   --->   Operation 104 'add' 'acc_V_64' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.29ns)   --->   "%acc_V_72 = select i1 %icmp_ln808, i8 %acc_V_64, i8 %acc_V_6216"   --->   Operation 105 'select' 'acc_V_72' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.29ns)   --->   "%acc_V_71 = select i1 %icmp_ln808_1, i8 %acc_V_64, i8 %acc_V_6118"   --->   Operation 106 'select' 'acc_V_71' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.29ns)   --->   "%acc_V_70 = select i1 %icmp_ln808_2, i8 %acc_V_64, i8 %acc_V_6020"   --->   Operation 107 'select' 'acc_V_70' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node acc_V_69)   --->   "%or_ln813_1 = or i1 %or_ln808_4, i1 %icmp_ln808_1"   --->   Operation 108 'or' 'or_ln813_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.33ns) (out node of the LUT)   --->   "%acc_V_69 = select i1 %or_ln813_1, i8 %acc_V, i8 %acc_V_64"   --->   Operation 109 'select' 'acc_V_69' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i64 <undef>, i8 %acc_V_65" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 110 'insertvalue' 'mrv_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i64 %mrv_i, i8 %acc_V_66" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 111 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue i64 %mrv_1_i, i8 %acc_V_67" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 112 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue i64 %mrv_2_i, i8 %acc_V_68" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 113 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue i64 %mrv_3_i, i8 %acc_V_69" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 114 'insertvalue' 'mrv_4_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue i64 %mrv_4_i, i8 %acc_V_70" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 115 'insertvalue' 'mrv_5_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue i64 %mrv_5_i, i8 %acc_V_71" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 116 'insertvalue' 'mrv_6_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_7_i = insertvalue i64 %mrv_6_i, i8 %acc_V_72" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 117 'insertvalue' 'mrv_7_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%return_ln246 = return void @_ssdm_op_Return, i64 %mrv_7_i" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 118 'return' 'return_ln246' <Predicate = (icmp_ln124)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.44ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ir') with incoming values : ('ir', firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242) [25]  (0.538 ns)
	'phi' operation ('ir') with incoming values : ('ir', firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242) [25]  (0 ns)
	'add' operation ('empty_55', firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242) [88]  (1.2 ns)
	'getelementptr' operation ('w2_V_addr_1', firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242) [90]  (0 ns)
	'load' operation ('w.V', firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242) on array 'w2_V' [91]  (0.698 ns)

 <State 2>: 3.87ns
The critical path consists of the following:
	'phi' operation ('void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85') with incoming values : ('void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84') [15]  (0 ns)
	multiplexor before 'phi' operation ('void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67') with incoming values : ('void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84') [47]  (0.538 ns)
	'phi' operation ('void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67') with incoming values : ('void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84') [47]  (0 ns)
	'mux' operation ('a.V', firmware/nnet_utils/nnet_dense_resource.h:141->firmware/nnet_utils/nnet_dense_resource.h:242) [63]  (0.892 ns)
	'mul' operation ('mul_ln1270') [68]  (2.44 ns)

 <State 3>: 3.42ns
The critical path consists of the following:
	'phi' operation ('acc.V') with incoming values : ('acc_V_65') [26]  (0 ns)
	'mux' operation ('lhs') [70]  (0.639 ns)
	'sub' operation ('sub_ln1420') [73]  (1.28 ns)
	'icmp' operation ('icmp_ln1420') [77]  (0.821 ns)
	'or' operation ('or_ln808') [78]  (0 ns)
	'or' operation ('or_ln808_2') [80]  (0 ns)
	'select' operation ('acc.V') [81]  (0.337 ns)
	'select' operation ('acc_V_65') [87]  (0.337 ns)
	'insertvalue' operation ('mrv_i', firmware/nnet_utils/nnet_dense_resource.h:246) [117]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
