Fitter Status : Successful - Tue Sep 16 16:19:58 2014
Quartus II 64-Bit Version : 10.1 Build 197 01/19/2011 SP 1 SJ Full Version
Revision Name : ddl_ctrlr
Top-level Entity Name : ddl_ctrlr
Family : Stratix II
Device : EP2S15F484C5
Timing Models : Final
Logic utilization : 20 %
    Combinational ALUTs : 1,443 / 12,480 ( 12 % )
    Dedicated logic registers : 1,826 / 12,480 ( 15 % )
Total registers : 1826
Total pins : 109 / 343 ( 32 % )
Total virtual pins : 0
Total block memory bits : 274,432 / 419,328 ( 65 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 1 / 6 ( 17 % )
Total DLLs : 0 / 2 ( 0 % )
