;buildInfoPackage: chisel3, version: 3.0.2, scalaVersion: 2.11.11, sbtVersion: 0.13.16, builtAtString: 2018-02-05 23:25:31.873, builtAtMillis: 1517873131873
circuit Alu : 
  module Alu : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip A : UInt<32>, flip B : UInt<32>, flip Op : UInt<4>, Out : UInt<32>, Sum : UInt<32>}
    
    node shamt = bits(io.B, 4, 0) @[Alu.scala 34:19]
    node _T_20 = add(io.A, io.B) @[Alu.scala 37:25]
    node _T_21 = tail(_T_20, 1) @[Alu.scala 37:25]
    node _T_22 = sub(io.A, io.B) @[Alu.scala 38:25]
    node _T_23 = asUInt(_T_22) @[Alu.scala 38:25]
    node _T_24 = tail(_T_23, 1) @[Alu.scala 38:25]
    node _T_25 = and(io.A, io.B) @[Alu.scala 39:25]
    node _T_26 = or(io.A, io.B) @[Alu.scala 40:25]
    node _T_27 = xor(io.A, io.B) @[Alu.scala 41:25]
    node _T_28 = asSInt(io.A) @[Alu.scala 42:25]
    node _T_29 = asSInt(io.B) @[Alu.scala 42:39]
    node _T_30 = lt(_T_28, _T_29) @[Alu.scala 42:32]
    node _T_31 = dshl(io.A, shamt) @[Alu.scala 43:25]
    node _T_32 = lt(io.A, io.B) @[Alu.scala 44:25]
    node _T_33 = dshr(io.A, shamt) @[Alu.scala 45:25]
    node _T_34 = asSInt(io.A) @[Alu.scala 46:25]
    node _T_35 = dshr(_T_34, shamt) @[Alu.scala 46:32]
    node _T_36 = asUInt(_T_35) @[Alu.scala 46:42]
    node _T_37 = eq(UInt<4>("h0b"), io.Op) @[Mux.scala 46:19]
    node _T_38 = mux(_T_37, io.B, io.B) @[Mux.scala 46:16]
    node _T_39 = eq(UInt<4>("h0a"), io.Op) @[Mux.scala 46:19]
    node _T_40 = mux(_T_39, io.A, _T_38) @[Mux.scala 46:16]
    node _T_41 = eq(UInt<4>("h09"), io.Op) @[Mux.scala 46:19]
    node _T_42 = mux(_T_41, _T_36, _T_40) @[Mux.scala 46:16]
    node _T_43 = eq(UInt<4>("h08"), io.Op) @[Mux.scala 46:19]
    node _T_44 = mux(_T_43, _T_33, _T_42) @[Mux.scala 46:16]
    node _T_45 = eq(UInt<4>("h07"), io.Op) @[Mux.scala 46:19]
    node _T_46 = mux(_T_45, _T_32, _T_44) @[Mux.scala 46:16]
    node _T_47 = eq(UInt<4>("h06"), io.Op) @[Mux.scala 46:19]
    node _T_48 = mux(_T_47, _T_31, _T_46) @[Mux.scala 46:16]
    node _T_49 = eq(UInt<4>("h05"), io.Op) @[Mux.scala 46:19]
    node _T_50 = mux(_T_49, _T_30, _T_48) @[Mux.scala 46:16]
    node _T_51 = eq(UInt<4>("h04"), io.Op) @[Mux.scala 46:19]
    node _T_52 = mux(_T_51, _T_27, _T_50) @[Mux.scala 46:16]
    node _T_53 = eq(UInt<4>("h03"), io.Op) @[Mux.scala 46:19]
    node _T_54 = mux(_T_53, _T_26, _T_52) @[Mux.scala 46:16]
    node _T_55 = eq(UInt<4>("h02"), io.Op) @[Mux.scala 46:19]
    node _T_56 = mux(_T_55, _T_25, _T_54) @[Mux.scala 46:16]
    node _T_57 = eq(UInt<4>("h01"), io.Op) @[Mux.scala 46:19]
    node _T_58 = mux(_T_57, _T_24, _T_56) @[Mux.scala 46:16]
    node _T_59 = eq(UInt<4>("h00"), io.Op) @[Mux.scala 46:19]
    node _T_60 = mux(_T_59, _T_21, _T_58) @[Mux.scala 46:16]
    io.Out <= _T_60 @[Alu.scala 36:10]
    node _T_61 = bits(io.Op, 0, 0) @[Alu.scala 49:29]
    node _T_63 = sub(UInt<1>("h00"), io.B) @[Alu.scala 49:33]
    node _T_64 = asUInt(_T_63) @[Alu.scala 49:33]
    node _T_65 = tail(_T_64, 1) @[Alu.scala 49:33]
    node _T_66 = mux(_T_61, _T_65, io.B) @[Alu.scala 49:23]
    node _T_67 = add(io.A, _T_66) @[Alu.scala 49:18]
    node _T_68 = tail(_T_67, 1) @[Alu.scala 49:18]
    io.Sum <= _T_68 @[Alu.scala 49:10]
    
