//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_17,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_18,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_19,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_20,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_21,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_22,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_23,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_24,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_25,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_26,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_27,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_28
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<143>;
	.reg .b32 	%r<312>;
	.reg .f32 	%f<261>;
	.reg .b64 	%rd<81>;
	.loc	1 19 0                          // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_0];
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_1];
$L__tmp0:
	.loc	1 22 28                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:22:33
	shl.b32 	%r256, %r1, 9;
	ld.param.u64 	%rd33, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_2];
	.loc	1 23 44                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:23:44
	mov.u32 	%r257, %tid.x;
	ld.param.u64 	%rd34, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_3];
	shl.b32 	%r259, %r257, 2;
	ld.param.u64 	%rd35, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_4];
	and.b32  	%r260, %r259, 508;
	ld.param.u64 	%rd36, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_5];
	.loc	1 23 23                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:23:23
	or.b32  	%r261, %r256, %r260;
	ld.param.u64 	%rd37, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_6];
	ld.param.u64 	%rd38, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_7];
	.loc	1 25 28                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 27 21                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:27:21
	setp.lt.s32 	%p1, %r2, 25;
	ld.param.u64 	%rd39, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_8];
	ld.param.u64 	%rd40, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_9];
	.loc	1 30 19                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:30:19
	bfe.s32 	%r262, %r1, 22, 1;
	shr.u32 	%r263, %r262, 23;
	add.s32 	%r264, %r261, %r263;
	shr.s32 	%r265, %r264, 9;
	ld.param.u64 	%rd41, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_10];
	.loc	1 28 19                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:28:19
	and.b32  	%r266, %r264, -512;
	ld.param.u64 	%rd42, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_11];
	sub.s32 	%r267, %r261, %r266;
	ld.param.u64 	%rd43, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_12];
	.loc	1 32 41                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:32:41
	shl.b32 	%r268, %r2, 9;
	ld.param.u64 	%rd44, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_13];
	.loc	1 32 37                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:32:37
	add.s32 	%r269, %r267, %r268;
	ld.param.u64 	%rd45, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_14];
	ld.param.u64 	%rd46, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_15];
	.loc	1 32 46                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:32:46
	mad.lo.s32 	%r270, %r265, 12800, %r269;
	ld.param.u64 	%rd47, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_16];
	.loc	1 32 32                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:32:32
	cvt.s64.s32 	%rd48, %r270;
	ld.param.u64 	%rd49, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_17];
	mul.wide.s32 	%rd50, %r270, 4;
	ld.param.u64 	%rd51, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_21];
	add.s64 	%rd1, %rd51, %rd50;
	ld.param.u64 	%rd52, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_18];
	.loc	1 32 57                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:32:57
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd53, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_19];
	ld.param.u64 	%rd54, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_20];
	.loc	1 33 33                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:33:33
	mul.wide.s32 	%rd55, %r267, 4;
	ld.param.u64 	%rd56, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_22];
	add.s64 	%rd2, %rd56, %rd55;
	mov.pred 	%p2, -1;
	.loc	1 33 38                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:33:38
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd57, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_23];
	.loc	1 34 33                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:34:33
	add.s64 	%rd3, %rd57, %rd55;
	.loc	1 34 38                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:34:38
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	ld.param.u64 	%rd58, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_24];
	ld.param.u64 	%rd59, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_25];
	ld.param.u64 	%rd60, [triton_poi_fused__native_batch_norm_legit_no_training_add_cat_relu_threshold_backward_27_param_26];
	mov.b32 	%f1, %r11;
	mov.b32 	%f2, %r12;
	mov.b32 	%f3, %r13;
	mov.b32 	%f4, %r14;
	.loc	1 35 33                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:35:33
	add.s64 	%rd4, %rd58, %rd55;
	.loc	1 35 38                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:35:38
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 36 33                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:36:33
	add.s64 	%rd5, %rd59, %rd55;
	.loc	1 36 38                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:36:38
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 41 18                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:41:18
	setp.lt.s32 	%p115, %r267, 128;
	.loc	1 42 39                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:42:39
	mad.lo.s32 	%r271, %r2, -384, %r269;
	.loc	1 42 50                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:42:50
	mad.lo.s32 	%r272, %r265, 3200, %r271;
	.loc	1 42 30                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:42:30
	mul.wide.s32 	%rd61, %r272, 4;
	add.s64 	%rd6, %rd32, %rd61;
	.loc	1 42 63                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:42:63
	and.pred  	%p6, %p1, %p115;
	mov.b32 	%r27, 0;
	.loc	1 42 56                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:42:56
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p6 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd6 + 0 ];
	@!%p6 mov.u32 %r23, %r27;
	@!%p6 mov.u32 %r24, %r27;
	@!%p6 mov.u32 %r25, %r27;
	@!%p6 mov.u32 %r26, %r27;
	// end inline asm
	.loc	1 43 30                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:43:30
	add.s64 	%rd7, %rd33, %rd55;
	.loc	1 43 70                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:43:70
	// begin inline asm
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	@%p6 ld.global.L1::evict_last.v4.b32 { %r31, %r32, %r33, %r34 }, [ %rd7 + 0 ];
	@!%p6 mov.u32 %r31, %r27;
	@!%p6 mov.u32 %r32, %r27;
	@!%p6 mov.u32 %r33, %r27;
	@!%p6 mov.u32 %r34, %r27;
	// end inline asm
	.loc	1 45 30                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:45:30
	add.s64 	%rd8, %rd34, %rd55;
	.loc	1 45 70                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:45:70
	// begin inline asm
	mov.u32 %r39, 0x0;
	mov.u32 %r40, 0x0;
	mov.u32 %r41, 0x0;
	mov.u32 %r42, 0x0;
	@%p6 ld.global.L1::evict_last.v4.b32 { %r39, %r40, %r41, %r42 }, [ %rd8 + 0 ];
	@!%p6 mov.u32 %r39, %r27;
	@!%p6 mov.u32 %r40, %r27;
	@!%p6 mov.u32 %r41, %r27;
	@!%p6 mov.u32 %r42, %r27;
	// end inline asm
	mov.b32 	%f5, %r39;
	mov.b32 	%f6, %r40;
	mov.b32 	%f7, %r41;
	mov.b32 	%f8, %r42;
	.loc	1 47 19                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:47:19
	add.f32 	%f9, %f5, 0f3727C5AC;
	add.f32 	%f10, %f6, 0f3727C5AC;
	add.f32 	%f11, %f7, 0f3727C5AC;
	add.f32 	%f12, %f8, 0f3727C5AC;
	.loc	1 48 27                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:48:27
	sqrt.approx.ftz.f32 	%f13, %f9;
	sqrt.approx.ftz.f32 	%f14, %f10;
	sqrt.approx.ftz.f32 	%f15, %f11;
	sqrt.approx.ftz.f32 	%f16, %f12;
	.loc	1 50 20                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:50:20
	mov.b32 	%r49, %f13;
	mov.b32 	%r48, 1065353216;
	// begin inline asm
	div.full.f32 %r47, %r48, %r49;
	// end inline asm
	mov.b32 	%f17, %r47;
	mov.b32 	%r52, %f14;
	// begin inline asm
	div.full.f32 %r50, %r48, %r52;
	// end inline asm
	mov.b32 	%f18, %r50;
	mov.b32 	%r55, %f15;
	// begin inline asm
	div.full.f32 %r53, %r48, %r55;
	// end inline asm
	mov.b32 	%f19, %r53;
	mov.b32 	%r58, %f16;
	// begin inline asm
	div.full.f32 %r56, %r48, %r58;
	// end inline asm
	mov.b32 	%f20, %r56;
	.loc	1 54 31                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:54:31
	add.s64 	%rd9, %rd35, %rd55;
	.loc	1 54 71                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:54:71
	// begin inline asm
	mov.u32 %r59, 0x0;
	mov.u32 %r60, 0x0;
	mov.u32 %r61, 0x0;
	mov.u32 %r62, 0x0;
	@%p6 ld.global.L1::evict_last.v4.b32 { %r59, %r60, %r61, %r62 }, [ %rd9 + 0 ];
	@!%p6 mov.u32 %r59, %r27;
	@!%p6 mov.u32 %r60, %r27;
	@!%p6 mov.u32 %r61, %r27;
	@!%p6 mov.u32 %r62, %r27;
	// end inline asm
	.loc	1 56 31                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:56:31
	add.s64 	%rd10, %rd36, %rd55;
	.loc	1 56 71                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:56:71
	// begin inline asm
	mov.u32 %r67, 0x0;
	mov.u32 %r68, 0x0;
	mov.u32 %r69, 0x0;
	mov.u32 %r70, 0x0;
	@%p6 ld.global.L1::evict_last.v4.b32 { %r67, %r68, %r69, %r70 }, [ %rd10 + 0 ];
	@!%p6 mov.u32 %r67, %r27;
	@!%p6 mov.u32 %r68, %r27;
	@!%p6 mov.u32 %r69, %r27;
	@!%p6 mov.u32 %r70, %r27;
	// end inline asm
	.loc	1 65 20                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:65:20
	add.s32 	%r273, %r267, -128;
	setp.lt.u32 	%p116, %r273, 256;
	.loc	1 66 35                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:66:35
	shl.b32 	%r274, %r2, 8;
	.loc	1 66 40                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:66:40
	mad.lo.s32 	%r275, %r265, 6400, %r274;
	.loc	1 66 51                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:66:51
	add.s32 	%r276, %r275, %r273;
	.loc	1 66 31                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:66:31
	mul.wide.s32 	%rd62, %r276, 4;
	add.s64 	%rd11, %rd37, %rd62;
	.loc	1 66 74                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:66:74
	and.pred  	%p31, %p1, %p116;
	.loc	1 66 66                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:66:66
	// begin inline asm
	mov.u32 %r75, 0x0;
	mov.u32 %r76, 0x0;
	mov.u32 %r77, 0x0;
	mov.u32 %r78, 0x0;
	@%p31 ld.global.L1::evict_last.v4.b32 { %r75, %r76, %r77, %r78 }, [ %rd11 + 0 ];
	@!%p31 mov.u32 %r75, %r27;
	@!%p31 mov.u32 %r76, %r27;
	@!%p31 mov.u32 %r77, %r27;
	@!%p31 mov.u32 %r78, %r27;
	// end inline asm
	.loc	1 67 31                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:67:31
	add.s64 	%rd63, %rd38, %rd55;
	add.s64 	%rd12, %rd63, -512;
	.loc	1 67 80                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:67:80
	// begin inline asm
	mov.u32 %r83, 0x0;
	mov.u32 %r84, 0x0;
	mov.u32 %r85, 0x0;
	mov.u32 %r86, 0x0;
	@%p31 ld.global.L1::evict_last.v4.b32 { %r83, %r84, %r85, %r86 }, [ %rd12 + 0 ];
	@!%p31 mov.u32 %r83, %r27;
	@!%p31 mov.u32 %r84, %r27;
	@!%p31 mov.u32 %r85, %r27;
	@!%p31 mov.u32 %r86, %r27;
	// end inline asm
	.loc	1 69 31                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:69:31
	add.s64 	%rd64, %rd39, %rd55;
	add.s64 	%rd13, %rd64, -512;
	.loc	1 69 80                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:69:80
	// begin inline asm
	mov.u32 %r91, 0x0;
	mov.u32 %r92, 0x0;
	mov.u32 %r93, 0x0;
	mov.u32 %r94, 0x0;
	@%p31 ld.global.L1::evict_last.v4.b32 { %r91, %r92, %r93, %r94 }, [ %rd13 + 0 ];
	@!%p31 mov.u32 %r91, %r27;
	@!%p31 mov.u32 %r92, %r27;
	@!%p31 mov.u32 %r93, %r27;
	@!%p31 mov.u32 %r94, %r27;
	// end inline asm
	mov.b32 	%f21, %r91;
	mov.b32 	%f22, %r92;
	mov.b32 	%f23, %r93;
	mov.b32 	%f24, %r94;
	.loc	1 71 20                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:71:20
	add.f32 	%f25, %f21, 0f3727C5AC;
	add.f32 	%f26, %f22, 0f3727C5AC;
	add.f32 	%f27, %f23, 0f3727C5AC;
	add.f32 	%f28, %f24, 0f3727C5AC;
	.loc	1 72 27                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:72:27
	sqrt.approx.ftz.f32 	%f29, %f25;
	sqrt.approx.ftz.f32 	%f30, %f26;
	sqrt.approx.ftz.f32 	%f31, %f27;
	sqrt.approx.ftz.f32 	%f32, %f28;
	.loc	1 74 20                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:74:20
	mov.b32 	%r101, %f29;
	// begin inline asm
	div.full.f32 %r99, %r48, %r101;
	// end inline asm
	mov.b32 	%f33, %r99;
	mov.b32 	%r104, %f30;
	// begin inline asm
	div.full.f32 %r102, %r48, %r104;
	// end inline asm
	mov.b32 	%f34, %r102;
	mov.b32 	%r107, %f31;
	// begin inline asm
	div.full.f32 %r105, %r48, %r107;
	// end inline asm
	mov.b32 	%f35, %r105;
	mov.b32 	%r110, %f32;
	// begin inline asm
	div.full.f32 %r108, %r48, %r110;
	// end inline asm
	mov.b32 	%f36, %r108;
	.loc	1 78 31                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:78:31
	add.s64 	%rd65, %rd40, %rd55;
	add.s64 	%rd14, %rd65, -512;
	.loc	1 78 80                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:78:80
	// begin inline asm
	mov.u32 %r111, 0x0;
	mov.u32 %r112, 0x0;
	mov.u32 %r113, 0x0;
	mov.u32 %r114, 0x0;
	@%p31 ld.global.L1::evict_last.v4.b32 { %r111, %r112, %r113, %r114 }, [ %rd14 + 0 ];
	@!%p31 mov.u32 %r111, %r27;
	@!%p31 mov.u32 %r112, %r27;
	@!%p31 mov.u32 %r113, %r27;
	@!%p31 mov.u32 %r114, %r27;
	// end inline asm
	.loc	1 80 31                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:80:31
	add.s64 	%rd66, %rd41, %rd55;
	add.s64 	%rd15, %rd66, -512;
	.loc	1 80 80                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:80:80
	// begin inline asm
	mov.u32 %r119, 0x0;
	mov.u32 %r120, 0x0;
	mov.u32 %r121, 0x0;
	mov.u32 %r122, 0x0;
	@%p31 ld.global.L1::evict_last.v4.b32 { %r119, %r120, %r121, %r122 }, [ %rd15 + 0 ];
	@!%p31 mov.u32 %r119, %r27;
	@!%p31 mov.u32 %r120, %r27;
	@!%p31 mov.u32 %r121, %r27;
	@!%p31 mov.u32 %r122, %r27;
	// end inline asm
	.loc	1 89 20                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:89:20
	and.b32  	%r277, %r267, -64;
	setp.eq.s32 	%p117, %r277, 384;
	.loc	1 90 35                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:90:35
	shl.b32 	%r278, %r2, 6;
	.loc	1 90 40                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:90:40
	mad.lo.s32 	%r279, %r265, 1600, %r278;
	.loc	1 90 60                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:90:60
	add.s32 	%r280, %r267, %r279;
	.loc	1 90 51                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:90:51
	add.s32 	%r281, %r280, -384;
	.loc	1 90 32                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:90:32
	mul.wide.s32 	%rd67, %r281, 4;
	add.s64 	%rd16, %rd42, %rd67;
	.loc	1 90 74                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:90:74
	and.pred  	%p56, %p1, %p117;
	.loc	1 90 66                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:90:66
	// begin inline asm
	mov.u32 %r127, 0x0;
	mov.u32 %r128, 0x0;
	mov.u32 %r129, 0x0;
	mov.u32 %r130, 0x0;
	@%p56 ld.global.L1::evict_last.v4.b32 { %r127, %r128, %r129, %r130 }, [ %rd16 + 0 ];
	@!%p56 mov.u32 %r127, %r27;
	@!%p56 mov.u32 %r128, %r27;
	@!%p56 mov.u32 %r129, %r27;
	@!%p56 mov.u32 %r130, %r27;
	// end inline asm
	.loc	1 91 32                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:91:32
	add.s64 	%rd68, %rd43, %rd55;
	add.s64 	%rd17, %rd68, -1536;
	.loc	1 91 81                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:91:81
	// begin inline asm
	mov.u32 %r135, 0x0;
	mov.u32 %r136, 0x0;
	mov.u32 %r137, 0x0;
	mov.u32 %r138, 0x0;
	@%p56 ld.global.L1::evict_last.v4.b32 { %r135, %r136, %r137, %r138 }, [ %rd17 + 0 ];
	@!%p56 mov.u32 %r135, %r27;
	@!%p56 mov.u32 %r136, %r27;
	@!%p56 mov.u32 %r137, %r27;
	@!%p56 mov.u32 %r138, %r27;
	// end inline asm
	.loc	1 93 32                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:93:32
	add.s64 	%rd69, %rd44, %rd55;
	add.s64 	%rd18, %rd69, -1536;
	.loc	1 93 81                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:93:81
	// begin inline asm
	mov.u32 %r143, 0x0;
	mov.u32 %r144, 0x0;
	mov.u32 %r145, 0x0;
	mov.u32 %r146, 0x0;
	@%p56 ld.global.L1::evict_last.v4.b32 { %r143, %r144, %r145, %r146 }, [ %rd18 + 0 ];
	@!%p56 mov.u32 %r143, %r27;
	@!%p56 mov.u32 %r144, %r27;
	@!%p56 mov.u32 %r145, %r27;
	@!%p56 mov.u32 %r146, %r27;
	// end inline asm
	mov.b32 	%f37, %r143;
	mov.b32 	%f38, %r144;
	mov.b32 	%f39, %r145;
	mov.b32 	%f40, %r146;
	.loc	1 95 20                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:95:20
	add.f32 	%f41, %f37, 0f3727C5AC;
	add.f32 	%f42, %f38, 0f3727C5AC;
	add.f32 	%f43, %f39, 0f3727C5AC;
	add.f32 	%f44, %f40, 0f3727C5AC;
	.loc	1 96 27                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:96:27
	sqrt.approx.ftz.f32 	%f45, %f41;
	sqrt.approx.ftz.f32 	%f46, %f42;
	sqrt.approx.ftz.f32 	%f47, %f43;
	sqrt.approx.ftz.f32 	%f48, %f44;
	.loc	1 98 20                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:98:20
	mov.b32 	%r153, %f45;
	// begin inline asm
	div.full.f32 %r151, %r48, %r153;
	// end inline asm
	mov.b32 	%f49, %r151;
	mov.b32 	%r156, %f46;
	// begin inline asm
	div.full.f32 %r154, %r48, %r156;
	// end inline asm
	mov.b32 	%f50, %r154;
	mov.b32 	%r159, %f47;
	// begin inline asm
	div.full.f32 %r157, %r48, %r159;
	// end inline asm
	mov.b32 	%f51, %r157;
	mov.b32 	%r162, %f48;
	// begin inline asm
	div.full.f32 %r160, %r48, %r162;
	// end inline asm
	mov.b32 	%f52, %r160;
	.loc	1 102 32                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:102:32
	add.s64 	%rd70, %rd45, %rd55;
	add.s64 	%rd19, %rd70, -1536;
	.loc	1 102 81                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:102:81
	// begin inline asm
	mov.u32 %r163, 0x0;
	mov.u32 %r164, 0x0;
	mov.u32 %r165, 0x0;
	mov.u32 %r166, 0x0;
	@%p56 ld.global.L1::evict_last.v4.b32 { %r163, %r164, %r165, %r166 }, [ %rd19 + 0 ];
	@!%p56 mov.u32 %r163, %r27;
	@!%p56 mov.u32 %r164, %r27;
	@!%p56 mov.u32 %r165, %r27;
	@!%p56 mov.u32 %r166, %r27;
	// end inline asm
	.loc	1 104 32                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:104:32
	add.s64 	%rd71, %rd46, %rd55;
	add.s64 	%rd20, %rd71, -1536;
	.loc	1 104 81                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:104:81
	// begin inline asm
	mov.u32 %r171, 0x0;
	mov.u32 %r172, 0x0;
	mov.u32 %r173, 0x0;
	mov.u32 %r174, 0x0;
	@%p56 ld.global.L1::evict_last.v4.b32 { %r171, %r172, %r173, %r174 }, [ %rd20 + 0 ];
	@!%p56 mov.u32 %r171, %r27;
	@!%p56 mov.u32 %r172, %r27;
	@!%p56 mov.u32 %r173, %r27;
	@!%p56 mov.u32 %r174, %r27;
	// end inline asm
	.loc	1 110 20                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:110:20
	setp.gt.s32 	%p118, %r267, 447;
	.loc	1 113 51                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:113:51
	add.s32 	%r282, %r280, -448;
	.loc	1 113 32                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:113:32
	mul.wide.s32 	%rd72, %r282, 4;
	add.s64 	%rd21, %rd47, %rd72;
	.loc	1 113 74                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:113:74
	and.pred  	%p81, %p1, %p118;
	.loc	1 113 66                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:113:66
	// begin inline asm
	mov.u32 %r179, 0x0;
	mov.u32 %r180, 0x0;
	mov.u32 %r181, 0x0;
	mov.u32 %r182, 0x0;
	@%p81 ld.global.L1::evict_last.v4.b32 { %r179, %r180, %r181, %r182 }, [ %rd21 + 0 ];
	@!%p81 mov.u32 %r179, %r27;
	@!%p81 mov.u32 %r180, %r27;
	@!%p81 mov.u32 %r181, %r27;
	@!%p81 mov.u32 %r182, %r27;
	// end inline asm
	.loc	1 114 32                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:114:32
	add.s64 	%rd73, %rd49, %rd55;
	add.s64 	%rd22, %rd73, -1792;
	.loc	1 114 81                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:114:81
	// begin inline asm
	mov.u32 %r187, 0x0;
	mov.u32 %r188, 0x0;
	mov.u32 %r189, 0x0;
	mov.u32 %r190, 0x0;
	@%p81 ld.global.L1::evict_last.v4.b32 { %r187, %r188, %r189, %r190 }, [ %rd22 + 0 ];
	@!%p81 mov.u32 %r187, %r27;
	@!%p81 mov.u32 %r188, %r27;
	@!%p81 mov.u32 %r189, %r27;
	@!%p81 mov.u32 %r190, %r27;
	// end inline asm
	.loc	1 116 32                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:116:32
	add.s64 	%rd74, %rd52, %rd55;
	add.s64 	%rd23, %rd74, -1792;
	.loc	1 116 81                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:116:81
	// begin inline asm
	mov.u32 %r195, 0x0;
	mov.u32 %r196, 0x0;
	mov.u32 %r197, 0x0;
	mov.u32 %r198, 0x0;
	@%p81 ld.global.L1::evict_last.v4.b32 { %r195, %r196, %r197, %r198 }, [ %rd23 + 0 ];
	@!%p81 mov.u32 %r195, %r27;
	@!%p81 mov.u32 %r196, %r27;
	@!%p81 mov.u32 %r197, %r27;
	@!%p81 mov.u32 %r198, %r27;
	// end inline asm
	mov.b32 	%f53, %r195;
	mov.b32 	%f54, %r196;
	mov.b32 	%f55, %r197;
	mov.b32 	%f56, %r198;
	.loc	1 118 20                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:118:20
	add.f32 	%f57, %f53, 0f3727C5AC;
	add.f32 	%f58, %f54, 0f3727C5AC;
	add.f32 	%f59, %f55, 0f3727C5AC;
	add.f32 	%f60, %f56, 0f3727C5AC;
	.loc	1 119 27                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:119:27
	sqrt.approx.ftz.f32 	%f61, %f57;
	sqrt.approx.ftz.f32 	%f62, %f58;
	sqrt.approx.ftz.f32 	%f63, %f59;
	sqrt.approx.ftz.f32 	%f64, %f60;
	.loc	1 121 20                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:121:20
	mov.b32 	%r205, %f61;
	// begin inline asm
	div.full.f32 %r203, %r48, %r205;
	// end inline asm
	mov.b32 	%f65, %r203;
	mov.b32 	%r208, %f62;
	// begin inline asm
	div.full.f32 %r206, %r48, %r208;
	// end inline asm
	mov.b32 	%f66, %r206;
	mov.b32 	%r211, %f63;
	// begin inline asm
	div.full.f32 %r209, %r48, %r211;
	// end inline asm
	mov.b32 	%f67, %r209;
	mov.b32 	%r214, %f64;
	// begin inline asm
	div.full.f32 %r212, %r48, %r214;
	// end inline asm
	mov.b32 	%f68, %r212;
	.loc	1 125 32                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:125:32
	add.s64 	%rd75, %rd53, %rd55;
	add.s64 	%rd24, %rd75, -1792;
	.loc	1 125 81                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:125:81
	// begin inline asm
	mov.u32 %r215, 0x0;
	mov.u32 %r216, 0x0;
	mov.u32 %r217, 0x0;
	mov.u32 %r218, 0x0;
	@%p81 ld.global.L1::evict_last.v4.b32 { %r215, %r216, %r217, %r218 }, [ %rd24 + 0 ];
	@!%p81 mov.u32 %r215, %r27;
	@!%p81 mov.u32 %r216, %r27;
	@!%p81 mov.u32 %r217, %r27;
	@!%p81 mov.u32 %r218, %r27;
	// end inline asm
	.loc	1 127 32                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:127:32
	add.s64 	%rd76, %rd54, %rd55;
	add.s64 	%rd25, %rd76, -1792;
	.loc	1 127 81                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:127:81
	// begin inline asm
	mov.u32 %r223, 0x0;
	mov.u32 %r224, 0x0;
	mov.u32 %r225, 0x0;
	mov.u32 %r226, 0x0;
	@%p81 ld.global.L1::evict_last.v4.b32 { %r223, %r224, %r225, %r226 }, [ %rd25 + 0 ];
	@!%p81 mov.u32 %r223, %r27;
	@!%p81 mov.u32 %r224, %r27;
	@!%p81 mov.u32 %r225, %r27;
	@!%p81 mov.u32 %r226, %r27;
	// end inline asm
	.loc	1 138 22                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:138:22
	add.f32 	%f69, %f1, 0f3727C5AC;
	add.f32 	%f70, %f2, 0f3727C5AC;
	add.f32 	%f71, %f3, 0f3727C5AC;
	add.f32 	%f72, %f4, 0f3727C5AC;
	.loc	1 139 28                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:139:28
	sqrt.approx.ftz.f32 	%f73, %f69;
	sqrt.approx.ftz.f32 	%f74, %f70;
	sqrt.approx.ftz.f32 	%f75, %f71;
	sqrt.approx.ftz.f32 	%f76, %f72;
	.loc	1 42 56                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:42:56
	mov.b32 	%f77, %r23;
	mov.b32 	%f78, %r24;
	mov.b32 	%f79, %r25;
	mov.b32 	%f80, %r26;
	.loc	1 43 70                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:43:70
	mov.b32 	%f81, %r31;
	mov.b32 	%f82, %r32;
	mov.b32 	%f83, %r33;
	mov.b32 	%f84, %r34;
	.loc	1 44 18                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:44:18
	sub.f32 	%f85, %f80, %f84;
	sub.f32 	%f86, %f79, %f83;
	sub.f32 	%f87, %f78, %f82;
	sub.f32 	%f88, %f77, %f81;
	.loc	1 66 66                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:66:66
	mov.b32 	%f89, %r78;
	mov.b32 	%f90, %r77;
	mov.b32 	%f91, %r76;
	mov.b32 	%f92, %r75;
	.loc	1 67 80                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:67:80
	mov.b32 	%f93, %r86;
	mov.b32 	%f94, %r85;
	mov.b32 	%f95, %r84;
	mov.b32 	%f96, %r83;
	.loc	1 68 20                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:68:20
	sub.f32 	%f97, %f92, %f96;
	sub.f32 	%f98, %f91, %f95;
	sub.f32 	%f99, %f90, %f94;
	sub.f32 	%f100, %f89, %f93;
	.loc	1 77 20                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:77:20
	mul.f32 	%f101, %f100, %f36;
	mul.f32 	%f102, %f99, %f35;
	mul.f32 	%f103, %f98, %f34;
	mul.f32 	%f104, %f97, %f33;
	.loc	1 78 80                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:78:80
	mov.b32 	%f105, %r114;
	mov.b32 	%f106, %r113;
	mov.b32 	%f107, %r112;
	mov.b32 	%f108, %r111;
	.loc	1 90 66                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:90:66
	mov.b32 	%f109, %r127;
	mov.b32 	%f110, %r128;
	mov.b32 	%f111, %r129;
	mov.b32 	%f112, %r130;
	.loc	1 91 81                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:91:81
	mov.b32 	%f113, %r135;
	mov.b32 	%f114, %r136;
	mov.b32 	%f115, %r137;
	mov.b32 	%f116, %r138;
	.loc	1 92 20                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:92:20
	sub.f32 	%f117, %f112, %f116;
	sub.f32 	%f118, %f111, %f115;
	sub.f32 	%f119, %f110, %f114;
	sub.f32 	%f120, %f109, %f113;
	.loc	1 101 20                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:101:20
	mul.f32 	%f121, %f120, %f49;
	mul.f32 	%f122, %f119, %f50;
	mul.f32 	%f123, %f118, %f51;
	mul.f32 	%f124, %f117, %f52;
	.loc	1 102 81                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:102:81
	mov.b32 	%f125, %r163;
	mov.b32 	%f126, %r164;
	mov.b32 	%f127, %r165;
	mov.b32 	%f128, %r166;
	.loc	1 104 81                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:104:81
	mov.b32 	%f129, %r171;
	mov.b32 	%f130, %r172;
	mov.b32 	%f131, %r173;
	mov.b32 	%f132, %r174;
	.loc	1 113 66                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:113:66
	mov.b32 	%f133, %r182;
	mov.b32 	%f134, %r181;
	mov.b32 	%f135, %r180;
	mov.b32 	%f136, %r179;
	.loc	1 114 81                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:114:81
	mov.b32 	%f137, %r190;
	mov.b32 	%f138, %r189;
	mov.b32 	%f139, %r188;
	mov.b32 	%f140, %r187;
	.loc	1 115 20                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:115:20
	sub.f32 	%f141, %f136, %f140;
	sub.f32 	%f142, %f135, %f139;
	sub.f32 	%f143, %f134, %f138;
	sub.f32 	%f144, %f133, %f137;
	.loc	1 124 20                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:124:20
	mul.f32 	%f145, %f144, %f68;
	mul.f32 	%f146, %f143, %f67;
	mul.f32 	%f147, %f142, %f66;
	mul.f32 	%f148, %f141, %f65;
	.loc	1 125 81                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:125:81
	mov.b32 	%f149, %r218;
	mov.b32 	%f150, %r217;
	mov.b32 	%f151, %r216;
	mov.b32 	%f152, %r215;
	.loc	1 127 81                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:127:81
	mov.b32 	%f153, %r226;
	mov.b32 	%f154, %r225;
	mov.b32 	%f155, %r224;
	mov.b32 	%f156, %r223;
	.loc	1 23 44                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:23:44
	and.b32  	%r283, %r257, 127;
	or.b32  	%r284, %r283, 384;
	.loc	1 23 23                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:23:23
	or.b32  	%r285, %r256, %r284;
	.loc	1 23 44                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:23:44
	or.b32  	%r286, %r283, 256;
	.loc	1 23 23                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:23:23
	or.b32  	%r287, %r256, %r286;
	.loc	1 23 44                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:23:44
	or.b32  	%r288, %r283, 128;
	.loc	1 23 23                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:23:23
	or.b32  	%r289, %r256, %r288;
	or.b32  	%r290, %r256, %r283;
	.loc	1 141 22                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:141:22
	mov.b32 	%r233, %f73;
	// begin inline asm
	div.full.f32 %r231, %r48, %r233;
	// end inline asm
	mov.b32 	%f157, %r231;
	mov.b32 	%r236, %f74;
	// begin inline asm
	div.full.f32 %r234, %r48, %r236;
	// end inline asm
	mov.b32 	%f158, %r234;
	mov.b32 	%r239, %f75;
	// begin inline asm
	div.full.f32 %r237, %r48, %r239;
	// end inline asm
	mov.b32 	%f159, %r237;
	mov.b32 	%r242, %f76;
	// begin inline asm
	div.full.f32 %r240, %r48, %r242;
	// end inline asm
	mov.b32 	%f160, %r240;
	.loc	1 152 4                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:152:4
	bar.sync 	0;
	.loc	1 153 33                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:153:33
	mad.lo.s32 	%r291, %r290, 25, %r2;
	mad.lo.s32 	%r292, %r289, 25, %r2;
	mad.lo.s32 	%r293, %r287, 25, %r2;
	mad.lo.s32 	%r294, %r285, 25, %r2;
	.loc	1 153 28                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:153:28
	mul.wide.s32 	%rd77, %r291, 4;
	add.s64 	%rd26, %rd31, %rd77;
	mul.wide.s32 	%rd78, %r292, 4;
	add.s64 	%rd27, %rd31, %rd78;
	mul.wide.s32 	%rd79, %r293, 4;
	add.s64 	%rd28, %rd31, %rd79;
	mul.wide.s32 	%rd80, %r294, 4;
	add.s64 	%rd29, %rd31, %rd80;
	.loc	1 153 49                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:153:49
	shl.b32 	%r295, %r260, 3;
	mov.u32 	%r296, global_smem;
	add.s32 	%r243, %r296, %r295;
	add.s32 	%r245, %r243, 8;
	add.s32 	%r247, %r243, 16;
	add.s32 	%r249, %r243, 24;
	shl.b32 	%r297, %r283, 3;
	add.s32 	%r298, %r296, %r297;
	shl.b32 	%r299, %r288, 3;
	add.s32 	%r300, %r296, %r299;
	shl.b32 	%r301, %r286, 3;
	add.s32 	%r302, %r296, %r301;
	shl.b32 	%r303, %r284, 3;
	add.s32 	%r304, %r296, %r303;
	.loc	1 154 25                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:154:25
	add.s64 	%rd30, %rd60, %rd48;
	.loc	1 32 57                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:32:57
	mov.b32 	%f161, %r6;
	mov.b32 	%f162, %r5;
	mov.b32 	%f163, %r4;
	mov.b32 	%f164, %r3;
	.loc	1 33 38                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:33:38
	mov.b32 	%f165, %r10;
	mov.b32 	%f166, %r9;
	mov.b32 	%f167, %r8;
	mov.b32 	%f168, %r7;
	.loc	1 136 21                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:136:21
	sub.f32 	%f169, %f164, %f168;
	sub.f32 	%f170, %f163, %f167;
	sub.f32 	%f171, %f162, %f166;
	sub.f32 	%f172, %f161, %f165;
	.loc	1 53 19                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:53:19
	mul.f32 	%f173, %f88, %f17;
	mul.f32 	%f174, %f87, %f18;
	mul.f32 	%f175, %f86, %f19;
	mul.f32 	%f176, %f85, %f20;
	.loc	1 54 71                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:54:71
	mov.b32 	%f177, %r59;
	mov.b32 	%f178, %r60;
	mov.b32 	%f179, %r61;
	mov.b32 	%f180, %r62;
	.loc	1 56 71                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:56:71
	mov.b32 	%f181, %r67;
	mov.b32 	%f182, %r68;
	mov.b32 	%f183, %r69;
	mov.b32 	%f184, %r70;
	.loc	1 57 20                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:57:20
	fma.rn.f32 	%f185, %f176, %f180, %f184;
	fma.rn.f32 	%f186, %f175, %f179, %f183;
	fma.rn.f32 	%f187, %f174, %f178, %f182;
	fma.rn.f32 	%f188, %f173, %f177, %f181;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p119, %f188, 0f00000000;
	setp.lt.f32 	%p120, %f187, 0f00000000;
	setp.lt.f32 	%p121, %f186, 0f00000000;
	setp.lt.f32 	%p122, %f185, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f189, 0f00000000, %f185, %p122;
	selp.f32 	%f190, 0f00000000, %f186, %p121;
	selp.f32 	%f191, 0f00000000, %f187, %p120;
	selp.f32 	%f192, 0f00000000, %f188, %p119;
$L__tmp2:
	.loc	1 80 80                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:80:80
	mov.b32 	%f193, %r122;
	mov.b32 	%f194, %r121;
	mov.b32 	%f195, %r120;
	mov.b32 	%f196, %r119;
	.loc	1 81 20                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:81:20
	fma.rn.f32 	%f197, %f104, %f108, %f196;
	fma.rn.f32 	%f198, %f103, %f107, %f195;
	fma.rn.f32 	%f199, %f102, %f106, %f194;
	fma.rn.f32 	%f200, %f101, %f105, %f193;
$L__tmp3:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p123, %f200, 0f00000000;
	setp.lt.f32 	%p124, %f199, 0f00000000;
	setp.lt.f32 	%p125, %f198, 0f00000000;
	setp.lt.f32 	%p126, %f197, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f201, 0f00000000, %f197, %p126;
	selp.f32 	%f202, 0f00000000, %f198, %p125;
	selp.f32 	%f203, 0f00000000, %f199, %p124;
	selp.f32 	%f204, 0f00000000, %f200, %p123;
$L__tmp4:
	.loc	1 105 20                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:105:20
	fma.rn.f32 	%f205, %f124, %f128, %f132;
	fma.rn.f32 	%f206, %f123, %f127, %f131;
	fma.rn.f32 	%f207, %f122, %f126, %f130;
	fma.rn.f32 	%f208, %f121, %f125, %f129;
$L__tmp5:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p127, %f208, 0f00000000;
	setp.lt.f32 	%p128, %f207, 0f00000000;
	setp.lt.f32 	%p129, %f206, 0f00000000;
	setp.lt.f32 	%p130, %f205, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f209, 0f00000000, %f205, %p130;
	selp.f32 	%f210, 0f00000000, %f206, %p129;
	selp.f32 	%f211, 0f00000000, %f207, %p128;
	selp.f32 	%f212, 0f00000000, %f208, %p127;
$L__tmp6:
	.loc	1 128 20                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:128:20
	fma.rn.f32 	%f213, %f148, %f152, %f156;
	fma.rn.f32 	%f214, %f147, %f151, %f155;
	fma.rn.f32 	%f215, %f146, %f150, %f154;
	fma.rn.f32 	%f216, %f145, %f149, %f153;
$L__tmp7:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p131, %f216, 0f00000000;
	setp.lt.f32 	%p132, %f215, 0f00000000;
	setp.lt.f32 	%p133, %f214, 0f00000000;
	setp.lt.f32 	%p134, %f213, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f217, 0f00000000, %f213, %p134;
	selp.f32 	%f218, 0f00000000, %f214, %p133;
	selp.f32 	%f219, 0f00000000, %f215, %p132;
	selp.f32 	%f220, 0f00000000, %f216, %p131;
$L__tmp8:
	.loc	1 132 35                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:132:35
	selp.f32 	%f221, %f220, 0f00000000, %p118;
	selp.f32 	%f222, %f219, 0f00000000, %p118;
	selp.f32 	%f223, %f218, 0f00000000, %p118;
	selp.f32 	%f224, %f217, 0f00000000, %p118;
	.loc	1 0 0                           // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:0:0
	selp.f32 	%f225, %f212, %f224, %p117;
	selp.f32 	%f226, %f211, %f223, %p117;
	selp.f32 	%f227, %f210, %f222, %p117;
	selp.f32 	%f228, %f209, %f221, %p117;
	selp.f32 	%f229, %f204, %f228, %p116;
	selp.f32 	%f230, %f203, %f227, %p116;
	selp.f32 	%f231, %f202, %f226, %p116;
	selp.f32 	%f232, %f201, %f225, %p116;
	selp.f32 	%f233, %f192, %f232, %p115;
	selp.f32 	%f234, %f191, %f231, %p115;
	selp.f32 	%f235, %f190, %f230, %p115;
	selp.f32 	%f236, %f189, %f229, %p115;
	.loc	1 36 38                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:36:38
	mov.b32 	%f237, %r22;
	mov.b32 	%f238, %r21;
	mov.b32 	%f239, %r20;
	mov.b32 	%f240, %r19;
	.loc	1 35 38                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:35:38
	mov.b32 	%f241, %r18;
	mov.b32 	%f242, %r17;
	mov.b32 	%f243, %r16;
	mov.b32 	%f244, %r15;
	.loc	1 144 22                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:144:22
	mul.f32 	%f245, %f172, %f160;
	mul.f32 	%f246, %f171, %f159;
	mul.f32 	%f247, %f170, %f158;
	mul.f32 	%f248, %f169, %f157;
	.loc	1 146 22                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:146:22
	fma.rn.f32 	%f249, %f248, %f244, %f240;
	fma.rn.f32 	%f250, %f247, %f243, %f239;
	fma.rn.f32 	%f251, %f246, %f242, %f238;
	fma.rn.f32 	%f252, %f245, %f241, %f237;
	.loc	1 147 21                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:147:21
	add.f32 	%f253, %f236, %f252;
	add.f32 	%f254, %f235, %f251;
	add.f32 	%f255, %f234, %f250;
	add.f32 	%f256, %f233, %f249;
$L__tmp9:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p135, %f256, 0f00000000;
	setp.lt.f32 	%p136, %f255, 0f00000000;
	setp.lt.f32 	%p137, %f254, 0f00000000;
	setp.lt.f32 	%p138, %f253, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f257, 0f00000000, %f253, %p138;
	selp.f32 	%f258, 0f00000000, %f254, %p137;
	selp.f32 	%f259, 0f00000000, %f255, %p136;
	selp.f32 	%f260, 0f00000000, %f256, %p135;
$L__tmp10:
	.loc	1 151 23                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:151:23
	setp.le.f32 	%p139, %f260, 0f00000000;
	setp.le.f32 	%p140, %f259, 0f00000000;
	setp.le.f32 	%p141, %f258, 0f00000000;
	setp.le.f32 	%p142, %f257, 0f00000000;
	.loc	1 153 49                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:153:49
	mov.b32 	%r244, %f260;
	// begin inline asm
	@%p2 st.shared.b32 [ %r243 + 0 ], %r244;
	// end inline asm
	mov.b32 	%r246, %f259;
	// begin inline asm
	@%p2 st.shared.b32 [ %r245 + 0 ], %r246;
	// end inline asm
	mov.b32 	%r248, %f258;
	// begin inline asm
	@%p2 st.shared.b32 [ %r247 + 0 ], %r248;
	// end inline asm
	mov.b32 	%r250, %f257;
	// begin inline asm
	@%p2 st.shared.b32 [ %r249 + 0 ], %r250;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r251, [%r298];
	ld.shared.u32 	%r252, [%r300];
	ld.shared.u32 	%r253, [%r302];
	ld.shared.u32 	%r254, [%r304];
	// begin inline asm
	@%p1 st.global.b32 [ %rd26 + 0 ], { %r251 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.b32 [ %rd27 + 0 ], { %r252 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.b32 [ %rd28 + 0 ], { %r253 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.b32 [ %rd29 + 0 ], { %r254 };
	// end inline asm
	.loc	1 154 58                        // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:154:58
	selp.u32 	%r305, 1, 0, %p142;
	selp.u32 	%r306, 1, 0, %p141;
	prmt.b32 	%r307, %r306, %r305, 0x3340U;
	selp.u32 	%r308, 1, 0, %p140;
	selp.u32 	%r309, 1, 0, %p139;
	prmt.b32 	%r310, %r309, %r308, 0x3340U;
	prmt.b32 	%r311, %r310, %r307, 0x5410U;
	// begin inline asm
	@%p1 st.global.b32 [ %rd30 + 0 ], { %r311 };
	// end inline asm
	.loc	1 154 4                         // cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py:154:4
	ret;
$L__tmp11:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/if/cififutfjqhsllf6wp4f3p7i5oy2dnu4fxxn3v7bsdsshnjlsrda.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 329                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x142 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 105
.b8 102
.b8 105
.b8 102
.b8 117
.b8 116
.b8 102
.b8 106
.b8 113
.b8 104
.b8 115
.b8 108
.b8 108
.b8 102
.b8 54
.b8 119
.b8 112
.b8 52
.b8 102
.b8 51
.b8 112
.b8 55
.b8 105
.b8 53
.b8 111
.b8 121
.b8 50
.b8 100
.b8 110
.b8 117
.b8 52
.b8 102
.b8 120
.b8 120
.b8 110
.b8 51
.b8 118
.b8 55
.b8 98
.b8 115
.b8 100
.b8 115
.b8 115
.b8 104
.b8 110
.b8 106
.b8 108
.b8 115
.b8 114
.b8 100
.b8 97
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 105
.b8 102
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x5b DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 99
.b8 97
.b8 116
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 50
.b8 55
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xbe:0x8e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xd3:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 59                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xeb:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 83                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0x103:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp5                           // DW_AT_low_pc
.b64 $L__tmp6                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 107                                 // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0x11b:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp7                           // DW_AT_low_pc
.b64 $L__tmp8                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 130                                 // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0x133:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp9                           // DW_AT_low_pc
.b64 $L__tmp10                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 149                                 // DW_AT_call_line
.b8 44                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
