
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.46

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: debug_miso_samples[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ debug_miso_samples[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.71    0.01    0.08    0.08 v debug_miso_samples[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         debug_miso_samples[1] (net)
                  0.01    0.00    0.08 v _307_/A (INV_X1)
     1    2.02    0.01    0.01    0.09 ^ _307_/ZN (INV_X1)
                                         _101_ (net)
                  0.01    0.00    0.09 ^ _316_/A2 (OAI33_X1)
     1    1.33    0.01    0.01    0.10 v _316_/ZN (OAI33_X1)
                                         _010_ (net)
                  0.01    0.00    0.11 v debug_miso_samples[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ debug_miso_samples[1]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    7.51    0.02    0.10    0.10 ^ bit_count[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_count[1] (net)
                  0.02    0.00    0.10 ^ _416_/B (HA_X1)
     1    3.55    0.01    0.04    0.14 ^ _416_/CO (HA_X1)
                                         _225_ (net)
                  0.01    0.00    0.14 ^ _232_/A (BUF_X4)
     5   20.68    0.01    0.03    0.17 ^ _232_/Z (BUF_X4)
                                         _039_ (net)
                  0.01    0.00    0.17 ^ _233_/A3 (NAND3_X4)
     5   12.25    0.01    0.03    0.19 v _233_/ZN (NAND3_X4)
                                         _211_ (net)
                  0.01    0.00    0.19 v _411_/B (HA_X1)
     1    1.29    0.01    0.06    0.25 v _411_/S (HA_X1)
                                         _213_ (net)
                  0.01    0.00    0.25 v _281_/A (CLKBUF_X2)
     6    9.35    0.01    0.04    0.29 v _281_/Z (CLKBUF_X2)
                                         _076_ (net)
                  0.01    0.00    0.29 v _282_/A (INV_X1)
     3   10.93    0.03    0.04    0.33 ^ _282_/ZN (INV_X1)
                                         _077_ (net)
                  0.03    0.00    0.33 ^ _294_/A1 (AND4_X2)
     4   13.52    0.02    0.07    0.40 ^ _294_/ZN (AND4_X2)
                                         _089_ (net)
                  0.02    0.00    0.40 ^ _347_/C2 (OAI211_X2)
     1    2.60    0.01    0.03    0.42 v _347_/ZN (OAI211_X2)
                                         _135_ (net)
                  0.01    0.00    0.42 v _349_/B2 (AOI221_X1)
     1    1.43    0.04    0.08    0.50 ^ _349_/ZN (AOI221_X1)
                                         _016_ (net)
                  0.04    0.00    0.50 ^ debug_miso_samples[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.50   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ debug_miso_samples[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    7.51    0.02    0.10    0.10 ^ bit_count[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_count[1] (net)
                  0.02    0.00    0.10 ^ _416_/B (HA_X1)
     1    3.55    0.01    0.04    0.14 ^ _416_/CO (HA_X1)
                                         _225_ (net)
                  0.01    0.00    0.14 ^ _232_/A (BUF_X4)
     5   20.68    0.01    0.03    0.17 ^ _232_/Z (BUF_X4)
                                         _039_ (net)
                  0.01    0.00    0.17 ^ _233_/A3 (NAND3_X4)
     5   12.25    0.01    0.03    0.19 v _233_/ZN (NAND3_X4)
                                         _211_ (net)
                  0.01    0.00    0.19 v _411_/B (HA_X1)
     1    1.29    0.01    0.06    0.25 v _411_/S (HA_X1)
                                         _213_ (net)
                  0.01    0.00    0.25 v _281_/A (CLKBUF_X2)
     6    9.35    0.01    0.04    0.29 v _281_/Z (CLKBUF_X2)
                                         _076_ (net)
                  0.01    0.00    0.29 v _282_/A (INV_X1)
     3   10.93    0.03    0.04    0.33 ^ _282_/ZN (INV_X1)
                                         _077_ (net)
                  0.03    0.00    0.33 ^ _294_/A1 (AND4_X2)
     4   13.52    0.02    0.07    0.40 ^ _294_/ZN (AND4_X2)
                                         _089_ (net)
                  0.02    0.00    0.40 ^ _347_/C2 (OAI211_X2)
     1    2.60    0.01    0.03    0.42 v _347_/ZN (OAI211_X2)
                                         _135_ (net)
                  0.01    0.00    0.42 v _349_/B2 (AOI221_X1)
     1    1.43    0.04    0.08    0.50 ^ _349_/ZN (AOI221_X1)
                                         _016_ (net)
                  0.04    0.00    0.50 ^ debug_miso_samples[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.50   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ debug_miso_samples[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.14241044223308563

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7173

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
8.165581703186035

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7798

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_count[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.10 ^ bit_count[1]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.14 ^ _416_/CO (HA_X1)
   0.03    0.17 ^ _232_/Z (BUF_X4)
   0.03    0.19 v _233_/ZN (NAND3_X4)
   0.06    0.25 v _411_/S (HA_X1)
   0.04    0.29 v _281_/Z (CLKBUF_X2)
   0.04    0.33 ^ _282_/ZN (INV_X1)
   0.07    0.40 ^ _294_/ZN (AND4_X2)
   0.03    0.42 v _347_/ZN (OAI211_X2)
   0.08    0.50 ^ _349_/ZN (AOI221_X1)
   0.00    0.50 ^ debug_miso_samples[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.50   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ debug_miso_samples[7]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: debug_miso_samples[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ debug_miso_samples[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v debug_miso_samples[1]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.09 ^ _307_/ZN (INV_X1)
   0.01    0.10 v _316_/ZN (OAI33_X1)
   0.00    0.11 v debug_miso_samples[1]$_SDFFE_PN0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ debug_miso_samples[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.4987

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.4615

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
92.540606

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.39e-04   5.80e-06   2.76e-06   2.48e-04  70.6%
Combinational          4.71e-05   4.87e-05   7.10e-06   1.03e-04  29.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.86e-04   5.45e-05   9.86e-06   3.51e-04 100.0%
                          81.6%      15.6%       2.8%
