

================================================================
== Vivado HLS Report for 'block_mmul'
================================================================
* Date:           Sun Nov 26 01:56:45 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.380 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      841|      841| 8.410 us | 8.410 us |  841|  841|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_block_mmul_helper_fu_56  |block_mmul_helper  |       50|       50| 0.500 us | 0.500 us |   50|   50|   none  |
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      840|      840|       210|          -|          -|     4|    no    |
        | + Loop 1.1  |      208|      208|        52|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     37|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     12|     546|    907|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|      18|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     12|     564|    989|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+-------+-----+-----+-----+
    |           Instance          |       Module      | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------+-------------------+---------+-------+-----+-----+-----+
    |grp_block_mmul_helper_fu_56  |block_mmul_helper  |        0|     12|  546|  907|    0|
    +-----------------------------+-------------------+---------+-------+-----+-----+-----+
    |Total                        |                   |        0|     12|  546|  907|    0|
    +-----------------------------+-------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |ii_fu_90_p2         |     +    |      0|  0|  15|           5|           3|
    |jj_fu_84_p2         |     +    |      0|  0|  13|           4|           2|
    |icmp_ln30_fu_78_p2  |   icmp   |      0|  0|   9|           4|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  37|          13|           9|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  27|          5|    1|          5|
    |ii_0_reg_32  |   9|          2|    5|         10|
    |jj_0_reg_44  |   9|          2|    4|          8|
    +-------------+----+-----------+-----+-----------+
    |Total        |  45|          9|   10|         23|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                 |  4|   0|    4|          0|
    |grp_block_mmul_helper_fu_56_ap_start_reg  |  1|   0|    1|          0|
    |ii_0_reg_32                               |  5|   0|    5|          0|
    |jj_0_reg_44                               |  4|   0|    4|          0|
    |jj_reg_102                                |  4|   0|    4|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     | 18|   0|   18|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  block_mmul  | return value |
|A_address0      | out |    6|  ap_memory |       A      |     array    |
|A_ce0           | out |    1|  ap_memory |       A      |     array    |
|A_q0            |  in |   16|  ap_memory |       A      |     array    |
|A_address1      | out |    6|  ap_memory |       A      |     array    |
|A_ce1           | out |    1|  ap_memory |       A      |     array    |
|A_q1            |  in |   16|  ap_memory |       A      |     array    |
|B_address0      | out |    6|  ap_memory |       B      |     array    |
|B_ce0           | out |    1|  ap_memory |       B      |     array    |
|B_q0            |  in |   16|  ap_memory |       B      |     array    |
|B_address1      | out |    6|  ap_memory |       B      |     array    |
|B_ce1           | out |    1|  ap_memory |       B      |     array    |
|B_q1            |  in |   16|  ap_memory |       B      |     array    |
|out_r_address0  | out |    8|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   16|  ap_memory |     out_r    |     array    |
|out_r_q0        |  in |   16|  ap_memory |     out_r    |     array    |
|out_r_address1  | out |    8|  ap_memory |     out_r    |     array    |
|out_r_ce1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d1        | out |   16|  ap_memory |     out_r    |     array    |
|out_r_q1        |  in |   16|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

