WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250113 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250113 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14392214 heartbeat IPC: 1.065 cumulative IPC: 0.6141 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 30730600 heartbeat IPC: 0.6121 cumulative IPC: 0.6127 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 46991088 heartbeat IPC: 0.615 cumulative IPC: 0.6136 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 63243679 heartbeat IPC: 0.6153 cumulative IPC: 0.6141 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 79498383 heartbeat IPC: 0.6152 cumulative IPC: 0.6143 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 95756601 heartbeat IPC: 0.6151 cumulative IPC: 0.6145 (Simulation time: 00 hr 06 min 55 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv750.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 112048141 heartbeat IPC: 0.6138 cumulative IPC: 0.6144 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 128379933 heartbeat IPC: 0.6123 cumulative IPC: 0.6141 (Simulation time: 00 hr 09 min 06 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 144673631 heartbeat IPC: 0.6137 cumulative IPC: 0.6141 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 160897704 heartbeat IPC: 0.6164 cumulative IPC: 0.6143 (Simulation time: 00 hr 11 min 16 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 162746427 cumulative IPC: 0.6145 (Simulation time: 00 hr 11 min 48 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 162746427 cumulative IPC: 0.6145 (Simulation time: 00 hr 11 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv750.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6145 instructions: 100000000 cycles: 162746427
CPU 0 Branch Prediction Accuracy: 70.74% MPKI: 51.93 Average ROB Occupancy at Mispredict: 3.479
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.527
BRANCH_INDIRECT: 36
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 1.63
BRANCH_INDIRECT_CALL: 2.32
BRANCH_RETURN: 1.34

L1D TOTAL        ACCESS:   34864384 HIT:   31160132 MISS:    3704252
L1D LOAD         ACCESS:   20868671 HIT:   18801921 MISS:    2066750
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13994977 HIT:   12358208 MISS:    1636769
L1D TRANSLATION  ACCESS:        736 HIT:          3 MISS:        733
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.744 cycles
L1I TOTAL        ACCESS:   13575234 HIT:    5293089 MISS:    8282145
L1I LOAD         ACCESS:   13575234 HIT:    5293089 MISS:    8282145
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.392 cycles
L2C TOTAL        ACCESS:    9971839 HIT:    9588348 MISS:     383491
L2C LOAD         ACCESS:    8274301 HIT:    7911359 MISS:     362942
L2C RFO          ACCESS:     587515 HIT:     578614 MISS:       8901
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1109290 HIT:    1098067 MISS:      11223
L2C TRANSLATION  ACCESS:        733 HIT:        308 MISS:        425
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 23.77 cycles
LLC TOTAL        ACCESS:     387535 HIT:     379080 MISS:       8455
LLC LOAD         ACCESS:     362942 HIT:     354584 MISS:       8358
LLC RFO          ACCESS:       8901 HIT:       8870 MISS:         31
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      15267 HIT:      15266 MISS:          1
LLC TRANSLATION  ACCESS:        425 HIT:        360 MISS:         65
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 196.3 cycles
cpu0_DTLB TOTAL        ACCESS:   27812615 HIT:   26685433 MISS:    1127182
cpu0_DTLB LOAD         ACCESS:   27812615 HIT:   26685433 MISS:    1127182
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.763 cycles
cpu0_ITLB TOTAL        ACCESS:   12040248 HIT:    9670775 MISS:    2369473
cpu0_ITLB LOAD         ACCESS:   12040248 HIT:    9670775 MISS:    2369473
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.939 cycles
cpu0_STLB TOTAL        ACCESS:    2116943 HIT:    2116218 MISS:        725
cpu0_STLB LOAD         ACCESS:    2116943 HIT:    2116218 MISS:        725
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 66.28 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3845
  ROW_BUFFER_MISS:       4609
 AVG DBUS CONGESTED CYCLE: 3.954
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
