cocci_test_suite() {
	struct intc_vect cocci_id/* arch/sh/kernel/cpu/sh2a/setup-sh7201.c 50 */[]__initdata;
	void __init cocci_id/* arch/sh/kernel/cpu/sh2a/setup-sh7201.c 411 */;
	void cocci_id/* arch/sh/kernel/cpu/sh2a/setup-sh7201.c 411 */;
	int __init cocci_id/* arch/sh/kernel/cpu/sh2a/setup-sh7201.c 385 */;
	struct platform_device *cocci_id/* arch/sh/kernel/cpu/sh2a/setup-sh7201.c 372 */[]__initdata;
	struct platform_device cocci_id/* arch/sh/kernel/cpu/sh2a/setup-sh7201.c 365 */;
	struct resource cocci_id/* arch/sh/kernel/cpu/sh2a/setup-sh7201.c 358 */[];
	struct plat_sci_port cocci_id/* arch/sh/kernel/cpu/sh2a/setup-sh7201.c 178 */;
	struct intc_mask_reg cocci_id/* arch/sh/kernel/cpu/sh2a/setup-sh7201.c 169 */[]__initdata;
	enum{UNUSED=0, IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7, PINT0, PINT1, PINT2, PINT3, PINT4, PINT5, PINT6, PINT7, ADC_ADI, MTU20_ABCD, MTU20_VEF, MTU21_AB, MTU21_VU, MTU22_AB, MTU22_VU, MTU23_ABCD, MTU24_ABCD, MTU25_UVW, MTU2_TCI3V, MTU2_TCI4V, RTC, WDT, IIC30, IIC31, IIC32, DMAC0_DMINT0, DMAC1_DMINT1, DMAC2_DMINT2, DMAC3_DMINT3, SCIF0, SCIF1, SCIF2, SCIF3, SCIF4, SCIF5, SCIF6, SCIF7, DMAC0_DMINTA, DMAC4_DMINT4, DMAC5_DMINT5, DMAC6_DMINT6, DMAC7_DMINT7, RCAN0, RCAN1, SSI0_SSII, SSI1_SSII, TMR0, TMR1, PINT,} cocci_id/* arch/sh/kernel/cpu/sh2a/setup-sh7201.c 16 */;
	struct intc_prio_reg cocci_id/* arch/sh/kernel/cpu/sh2a/setup-sh7201.c 151 */[]__initdata;
	struct intc_group cocci_id/* arch/sh/kernel/cpu/sh2a/setup-sh7201.c 146 */[]__initdata;
}
