<stg><name>bigint_math</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="41">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="2" to="11">
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="3" to="4">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="2">
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="4" to="5">
<condition id="47">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="5" to="6">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="6" to="7">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="7" to="8">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="8" to="9">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="9" to="10">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="10" to="4">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="11" to="12">
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="12" to="11">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([128 x i8]* %a), !map !45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([128 x i8]* %b), !map !51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="2048">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2048* %output_V), !map !55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @bigint_math_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="8" op_0_bw="64">
<![CDATA[
:4  %c = alloca [256 x i8], align 16

]]></node>
<StgValue><ssdm name="c"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([128 x i8]* %a, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface([128 x i8]* %a, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  %empty_5 = call i32 (...)* @_ssdm_op_SpecMemCore([128 x i8]* %b, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface([128 x i8]* %b, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i2048* %output_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i8 [ 0, %0 ], [ %i_2, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i8 %i, -128

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:3  %i_2 = add i8 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %.preheader, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp = sub i8 127, %i

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_1 = zext i8 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %b_addr = getelementptr [128 x i8]* %b, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="7">
<![CDATA[
:4  %b_load = load i8* %b_addr, align 1

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %k = xor i8 %i, -1

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="7">
<![CDATA[
:4  %b_load = load i8* %b_addr, align 1

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="16" op_0_bw="8">
<![CDATA[
:5  %tmp_2_cast = zext i8 %b_load to i16

]]></node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %j = phi i8 [ 0, %1 ], [ %j_1, %._crit_edge56 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %k1 = phi i8 [ %k, %1 ], [ %k_1, %._crit_edge56 ]

]]></node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond2 = icmp eq i8 %j, -128

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %j_1 = add i8 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond2, label %.loopexit, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_6 = sub i8 127, %j

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_7 = zext i8 %tmp_6 to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %a_addr = getelementptr [128 x i8]* %a, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="7">
<![CDATA[
:3  %a_load = load i8* %a_addr, align 1

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="7">
<![CDATA[
:3  %a_load = load i8* %a_addr, align 1

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="8">
<![CDATA[
:8  %tmp_5 = zext i8 %k1 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %c_addr_1 = getelementptr inbounds [256 x i8]* %c, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="c_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="8">
<![CDATA[
:10  %c_load = load i8* %c_addr_1, align 1

]]></node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %prod = mul i8 %b_load, %a_load

]]></node>
<StgValue><ssdm name="prod"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="8">
<![CDATA[
:5  %tmp_9_cast = zext i8 %a_load to i16

]]></node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp_s = mul i16 %tmp_2_cast, %tmp_9_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %carry = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_s, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="8">
<![CDATA[
:10  %c_load = load i8* %c_addr_1, align 1

]]></node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="9" op_0_bw="8">
<![CDATA[
:11  %tmp_8_cast = zext i8 %c_load to i9

]]></node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="9" op_0_bw="8">
<![CDATA[
:12  %tmp_10_cast = zext i8 %prod to i9

]]></node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13  %tmp_8 = add i9 %tmp_10_cast, %tmp_8_cast

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:14  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_8, i32 8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_9, label %4, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_4 = add i8 -1, %k1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_10 = zext i8 %tmp_4 to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %c_addr_2 = getelementptr inbounds [256 x i8]* %c, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="c_addr_2"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8">
<![CDATA[
:3  %c_load_1 = load i8* %c_addr_2, align 1

]]></node>
<StgValue><ssdm name="c_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8">
<![CDATA[
:3  %c_load_1 = load i8* %c_addr_2, align 1

]]></node>
<StgValue><ssdm name="c_load_1"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_11 = add i8 1, %c_load_1

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  store i8 %tmp_11, i8* %c_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:0  %tmp_12 = add i8 %c_load, %prod

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:1  store i8 %tmp_12, i8* %c_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2  %k_1 = add i8 %k1, -1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:3  %tmp_13 = zext i8 %k_1 to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4  %c_addr_3 = getelementptr inbounds [256 x i8]* %c, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="c_addr_3"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:5  %c_load_2 = load i8* %c_addr_3, align 1

]]></node>
<StgValue><ssdm name="c_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:5  %c_load_2 = load i8* %c_addr_3, align 1

]]></node>
<StgValue><ssdm name="c_load_2"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge:6  %tmp_20_cast = zext i8 %c_load_2 to i9

]]></node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge:7  %tmp_21_cast = zext i8 %carry to i9

]]></node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:8  %tmp_14 = add i9 %tmp_21_cast, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge:9  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_14, i32 8)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:10  br i1 %tmp_15, label %5, label %._crit_edge56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="9" op_0_bw="8">
<![CDATA[
:0  %k1_cast = zext i8 %k1 to i9

]]></node>
<StgValue><ssdm name="k1_cast"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_16 = add i9 -2, %k1_cast

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_17 = sext i9 %tmp_16 to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %c_addr_4 = getelementptr inbounds [256 x i8]* %c, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="c_addr_4"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8">
<![CDATA[
:4  %c_load_3 = load i8* %c_addr_4, align 1

]]></node>
<StgValue><ssdm name="c_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="87" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8">
<![CDATA[
:4  %c_load_3 = load i8* %c_addr_4, align 1

]]></node>
<StgValue><ssdm name="c_load_3"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_18 = add i8 1, %c_load_3

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  store i8 %tmp_18, i8* %c_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge56:0  %tmp_19 = add i8 %c_load_2, %carry

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge56:1  store i8 %tmp_19, i8* %c_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge56:2  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="2048" op_0_bw="2048" op_1_bw="0">
<![CDATA[
.preheader:0  %p_Repl2_1 = phi i2048 [ %temp1_V, %6 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %i1 = phi i32 [ %i_1, %6 ], [ 255, %.loopexit ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %exitcond = icmp eq i32 %i1, -2147483648

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2147483393, i64 2147483393, i64 2147483393)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %7, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_3 = zext i32 %i1 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %c_addr = getelementptr inbounds [256 x i8]* %c, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="8">
<![CDATA[
:2  %p_Repl2_s = load i8* %c_addr, align 1

]]></node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="2040" op_0_bw="2048">
<![CDATA[
:3  %tmp_2 = trunc i2048 %p_Repl2_1 to i2040

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %i_1 = add nsw i32 1, %i1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="2048">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.i2048P(i2048* %output_V, i2048 %p_Repl2_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0">
<![CDATA[
:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="8">
<![CDATA[
:2  %p_Repl2_s = load i8* %c_addr, align 1

]]></node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="2048" op_0_bw="2048" op_1_bw="2040" op_2_bw="8">
<![CDATA[
:4  %temp1_V = call i2048 @_ssdm_op_BitConcatenate.i2048.i2040.i8(i2040 %tmp_2, i8 %p_Repl2_s)

]]></node>
<StgValue><ssdm name="temp1_V"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="129" name="a" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="b" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="output_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="133" from="_ssdm_op_SpecBitsMap" to="stg_13" fromId="132" toId="13">
</dataflow>
<dataflow id="134" from="a" to="stg_13" fromId="129" toId="13">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecBitsMap" to="stg_14" fromId="132" toId="14">
</dataflow>
<dataflow id="136" from="b" to="stg_14" fromId="130" toId="14">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecBitsMap" to="stg_15" fromId="132" toId="15">
</dataflow>
<dataflow id="138" from="output_V" to="stg_15" fromId="131" toId="15">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecTopModule" to="stg_16" fromId="139" toId="16">
</dataflow>
<dataflow id="142" from="bigint_math_str" to="stg_16" fromId="141" toId="16">
</dataflow>
<dataflow id="144" from="stg_143" to="c" fromId="143" toId="17">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecInterface" to="stg_18" fromId="145" toId="18">
</dataflow>
<dataflow id="148" from="stg_147" to="stg_18" fromId="147" toId="18">
</dataflow>
<dataflow id="150" from="p_str" to="stg_18" fromId="149" toId="18">
</dataflow>
<dataflow id="151" from="stg_147" to="stg_18" fromId="147" toId="18">
</dataflow>
<dataflow id="152" from="stg_147" to="stg_18" fromId="147" toId="18">
</dataflow>
<dataflow id="153" from="stg_147" to="stg_18" fromId="147" toId="18">
</dataflow>
<dataflow id="154" from="stg_147" to="stg_18" fromId="147" toId="18">
</dataflow>
<dataflow id="156" from="p_str1" to="stg_18" fromId="155" toId="18">
</dataflow>
<dataflow id="158" from="p_str2" to="stg_18" fromId="157" toId="18">
</dataflow>
<dataflow id="159" from="p_str2" to="stg_18" fromId="157" toId="18">
</dataflow>
<dataflow id="160" from="stg_147" to="stg_18" fromId="147" toId="18">
</dataflow>
<dataflow id="161" from="stg_147" to="stg_18" fromId="147" toId="18">
</dataflow>
<dataflow id="162" from="stg_147" to="stg_18" fromId="147" toId="18">
</dataflow>
<dataflow id="163" from="stg_147" to="stg_18" fromId="147" toId="18">
</dataflow>
<dataflow id="164" from="p_str2" to="stg_18" fromId="157" toId="18">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecMemCore" to="empty" fromId="165" toId="19">
</dataflow>
<dataflow id="167" from="a" to="empty" fromId="129" toId="19">
</dataflow>
<dataflow id="169" from="p_str3" to="empty" fromId="168" toId="19">
</dataflow>
<dataflow id="171" from="RAM_1P_str" to="empty" fromId="170" toId="19">
</dataflow>
<dataflow id="172" from="p_str3" to="empty" fromId="168" toId="19">
</dataflow>
<dataflow id="174" from="stg_173" to="empty" fromId="173" toId="19">
</dataflow>
<dataflow id="175" from="p_str3" to="empty" fromId="168" toId="19">
</dataflow>
<dataflow id="176" from="p_str3" to="empty" fromId="168" toId="19">
</dataflow>
<dataflow id="177" from="p_str3" to="empty" fromId="168" toId="19">
</dataflow>
<dataflow id="178" from="p_str3" to="empty" fromId="168" toId="19">
</dataflow>
<dataflow id="179" from="p_str3" to="empty" fromId="168" toId="19">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecInterface" to="stg_20" fromId="145" toId="20">
</dataflow>
<dataflow id="181" from="a" to="stg_20" fromId="129" toId="20">
</dataflow>
<dataflow id="182" from="p_str" to="stg_20" fromId="149" toId="20">
</dataflow>
<dataflow id="183" from="stg_147" to="stg_20" fromId="147" toId="20">
</dataflow>
<dataflow id="184" from="stg_147" to="stg_20" fromId="147" toId="20">
</dataflow>
<dataflow id="185" from="stg_147" to="stg_20" fromId="147" toId="20">
</dataflow>
<dataflow id="186" from="stg_147" to="stg_20" fromId="147" toId="20">
</dataflow>
<dataflow id="187" from="p_str1" to="stg_20" fromId="155" toId="20">
</dataflow>
<dataflow id="188" from="p_str2" to="stg_20" fromId="157" toId="20">
</dataflow>
<dataflow id="189" from="p_str2" to="stg_20" fromId="157" toId="20">
</dataflow>
<dataflow id="190" from="stg_147" to="stg_20" fromId="147" toId="20">
</dataflow>
<dataflow id="191" from="stg_147" to="stg_20" fromId="147" toId="20">
</dataflow>
<dataflow id="192" from="stg_147" to="stg_20" fromId="147" toId="20">
</dataflow>
<dataflow id="193" from="stg_147" to="stg_20" fromId="147" toId="20">
</dataflow>
<dataflow id="194" from="p_str2" to="stg_20" fromId="157" toId="20">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecMemCore" to="empty_5" fromId="165" toId="21">
</dataflow>
<dataflow id="196" from="b" to="empty_5" fromId="130" toId="21">
</dataflow>
<dataflow id="198" from="p_str4" to="empty_5" fromId="197" toId="21">
</dataflow>
<dataflow id="199" from="RAM_1P_str" to="empty_5" fromId="170" toId="21">
</dataflow>
<dataflow id="200" from="p_str4" to="empty_5" fromId="197" toId="21">
</dataflow>
<dataflow id="201" from="stg_173" to="empty_5" fromId="173" toId="21">
</dataflow>
<dataflow id="202" from="p_str4" to="empty_5" fromId="197" toId="21">
</dataflow>
<dataflow id="203" from="p_str4" to="empty_5" fromId="197" toId="21">
</dataflow>
<dataflow id="204" from="p_str4" to="empty_5" fromId="197" toId="21">
</dataflow>
<dataflow id="205" from="p_str4" to="empty_5" fromId="197" toId="21">
</dataflow>
<dataflow id="206" from="p_str4" to="empty_5" fromId="197" toId="21">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecInterface" to="stg_22" fromId="145" toId="22">
</dataflow>
<dataflow id="208" from="b" to="stg_22" fromId="130" toId="22">
</dataflow>
<dataflow id="209" from="p_str" to="stg_22" fromId="149" toId="22">
</dataflow>
<dataflow id="210" from="stg_147" to="stg_22" fromId="147" toId="22">
</dataflow>
<dataflow id="211" from="stg_147" to="stg_22" fromId="147" toId="22">
</dataflow>
<dataflow id="212" from="stg_147" to="stg_22" fromId="147" toId="22">
</dataflow>
<dataflow id="213" from="stg_147" to="stg_22" fromId="147" toId="22">
</dataflow>
<dataflow id="214" from="p_str1" to="stg_22" fromId="155" toId="22">
</dataflow>
<dataflow id="215" from="p_str2" to="stg_22" fromId="157" toId="22">
</dataflow>
<dataflow id="216" from="p_str2" to="stg_22" fromId="157" toId="22">
</dataflow>
<dataflow id="217" from="stg_147" to="stg_22" fromId="147" toId="22">
</dataflow>
<dataflow id="218" from="stg_147" to="stg_22" fromId="147" toId="22">
</dataflow>
<dataflow id="219" from="stg_147" to="stg_22" fromId="147" toId="22">
</dataflow>
<dataflow id="220" from="stg_147" to="stg_22" fromId="147" toId="22">
</dataflow>
<dataflow id="221" from="p_str2" to="stg_22" fromId="157" toId="22">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecInterface" to="stg_23" fromId="145" toId="23">
</dataflow>
<dataflow id="223" from="output_V" to="stg_23" fromId="131" toId="23">
</dataflow>
<dataflow id="224" from="p_str" to="stg_23" fromId="149" toId="23">
</dataflow>
<dataflow id="225" from="stg_147" to="stg_23" fromId="147" toId="23">
</dataflow>
<dataflow id="226" from="stg_147" to="stg_23" fromId="147" toId="23">
</dataflow>
<dataflow id="227" from="stg_147" to="stg_23" fromId="147" toId="23">
</dataflow>
<dataflow id="228" from="stg_147" to="stg_23" fromId="147" toId="23">
</dataflow>
<dataflow id="229" from="p_str1" to="stg_23" fromId="155" toId="23">
</dataflow>
<dataflow id="230" from="p_str2" to="stg_23" fromId="157" toId="23">
</dataflow>
<dataflow id="231" from="p_str2" to="stg_23" fromId="157" toId="23">
</dataflow>
<dataflow id="232" from="stg_147" to="stg_23" fromId="147" toId="23">
</dataflow>
<dataflow id="233" from="stg_147" to="stg_23" fromId="147" toId="23">
</dataflow>
<dataflow id="234" from="stg_147" to="stg_23" fromId="147" toId="23">
</dataflow>
<dataflow id="235" from="stg_147" to="stg_23" fromId="147" toId="23">
</dataflow>
<dataflow id="236" from="p_str2" to="stg_23" fromId="157" toId="23">
</dataflow>
<dataflow id="238" from="stg_237" to="i" fromId="237" toId="25">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="239" from="stg_24" to="i" fromId="24" toId="25">
</dataflow>
<dataflow id="240" from="i_2" to="i" fromId="28" toId="25">
<BackEdge/>
<condition id="76">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="241" from="stg_43" to="i" fromId="43" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="242" from="i" to="exitcond1" fromId="25" toId="26">
</dataflow>
<dataflow id="244" from="stg_243" to="exitcond1" fromId="243" toId="26">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="245" toId="27">
</dataflow>
<dataflow id="248" from="stg_247" to="empty_6" fromId="247" toId="27">
</dataflow>
<dataflow id="249" from="stg_247" to="empty_6" fromId="247" toId="27">
</dataflow>
<dataflow id="250" from="stg_247" to="empty_6" fromId="247" toId="27">
</dataflow>
<dataflow id="251" from="i" to="i_2" fromId="25" toId="28">
</dataflow>
<dataflow id="253" from="stg_252" to="i_2" fromId="252" toId="28">
</dataflow>
<dataflow id="254" from="exitcond1" to="stg_29" fromId="26" toId="29">
</dataflow>
<dataflow id="256" from="stg_255" to="tmp" fromId="255" toId="30">
</dataflow>
<dataflow id="257" from="i" to="tmp" fromId="25" toId="30">
</dataflow>
<dataflow id="258" from="tmp" to="tmp_1" fromId="30" toId="31">
</dataflow>
<dataflow id="259" from="b" to="b_addr" fromId="130" toId="32">
</dataflow>
<dataflow id="261" from="stg_260" to="b_addr" fromId="260" toId="32">
</dataflow>
<dataflow id="262" from="tmp_1" to="b_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="263" from="b_addr" to="b_load" fromId="32" toId="33">
</dataflow>
<dataflow id="264" from="i" to="k" fromId="25" toId="34">
</dataflow>
<dataflow id="266" from="stg_265" to="k" fromId="265" toId="34">
</dataflow>
<dataflow id="267" from="b_addr" to="b_load" fromId="32" toId="35">
</dataflow>
<dataflow id="268" from="b_load" to="tmp_2_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="269" from="stg_237" to="j" fromId="237" toId="38">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="270" from="stg_37" to="j" fromId="37" toId="38">
</dataflow>
<dataflow id="271" from="j_1" to="j" fromId="42" toId="38">
<BackEdge/>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="272" from="stg_93" to="j" fromId="93" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="273" from="k" to="k1" fromId="34" toId="39">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="274" from="stg_37" to="k1" fromId="37" toId="39">
</dataflow>
<dataflow id="275" from="k_1" to="k1" fromId="72" toId="39">
<BackEdge/>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="276" from="stg_93" to="k1" fromId="93" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="277" from="j" to="exitcond2" fromId="38" toId="40">
</dataflow>
<dataflow id="278" from="stg_243" to="exitcond2" fromId="243" toId="40">
</dataflow>
<dataflow id="279" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="245" toId="41">
</dataflow>
<dataflow id="280" from="stg_247" to="empty_7" fromId="247" toId="41">
</dataflow>
<dataflow id="281" from="stg_247" to="empty_7" fromId="247" toId="41">
</dataflow>
<dataflow id="282" from="stg_247" to="empty_7" fromId="247" toId="41">
</dataflow>
<dataflow id="283" from="j" to="j_1" fromId="38" toId="42">
</dataflow>
<dataflow id="284" from="stg_252" to="j_1" fromId="252" toId="42">
</dataflow>
<dataflow id="285" from="exitcond2" to="stg_43" fromId="40" toId="43">
</dataflow>
<dataflow id="286" from="stg_255" to="tmp_6" fromId="255" toId="44">
</dataflow>
<dataflow id="287" from="j" to="tmp_6" fromId="38" toId="44">
</dataflow>
<dataflow id="288" from="tmp_6" to="tmp_7" fromId="44" toId="45">
</dataflow>
<dataflow id="289" from="a" to="a_addr" fromId="129" toId="46">
</dataflow>
<dataflow id="290" from="stg_260" to="a_addr" fromId="260" toId="46">
</dataflow>
<dataflow id="291" from="tmp_7" to="a_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="292" from="a_addr" to="a_load" fromId="46" toId="47">
</dataflow>
<dataflow id="293" from="a_addr" to="a_load" fromId="46" toId="48">
</dataflow>
<dataflow id="294" from="k1" to="tmp_5" fromId="39" toId="49">
</dataflow>
<dataflow id="295" from="c" to="c_addr_1" fromId="17" toId="50">
</dataflow>
<dataflow id="296" from="stg_260" to="c_addr_1" fromId="260" toId="50">
</dataflow>
<dataflow id="297" from="tmp_5" to="c_addr_1" fromId="49" toId="50">
</dataflow>
<dataflow id="298" from="c_addr_1" to="c_load" fromId="50" toId="51">
</dataflow>
<dataflow id="299" from="b_load" to="prod" fromId="35" toId="52">
</dataflow>
<dataflow id="300" from="a_load" to="prod" fromId="48" toId="52">
</dataflow>
<dataflow id="301" from="a_load" to="tmp_9_cast" fromId="48" toId="53">
</dataflow>
<dataflow id="302" from="tmp_2_cast" to="tmp_s" fromId="36" toId="54">
</dataflow>
<dataflow id="303" from="tmp_9_cast" to="tmp_s" fromId="53" toId="54">
</dataflow>
<dataflow id="305" from="_ssdm_op_PartSelect.i8.i16.i32.i32" to="carry" fromId="304" toId="55">
</dataflow>
<dataflow id="306" from="tmp_s" to="carry" fromId="54" toId="55">
</dataflow>
<dataflow id="308" from="stg_307" to="carry" fromId="307" toId="55">
</dataflow>
<dataflow id="310" from="stg_309" to="carry" fromId="309" toId="55">
</dataflow>
<dataflow id="311" from="c_addr_1" to="c_load" fromId="50" toId="56">
</dataflow>
<dataflow id="312" from="c_load" to="tmp_8_cast" fromId="56" toId="57">
</dataflow>
<dataflow id="313" from="prod" to="tmp_10_cast" fromId="52" toId="58">
</dataflow>
<dataflow id="314" from="tmp_10_cast" to="tmp_8" fromId="58" toId="59">
</dataflow>
<dataflow id="315" from="tmp_8_cast" to="tmp_8" fromId="57" toId="59">
</dataflow>
<dataflow id="317" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_9" fromId="316" toId="60">
</dataflow>
<dataflow id="318" from="tmp_8" to="tmp_9" fromId="59" toId="60">
</dataflow>
<dataflow id="319" from="stg_307" to="tmp_9" fromId="307" toId="60">
</dataflow>
<dataflow id="320" from="tmp_9" to="stg_61" fromId="60" toId="61">
</dataflow>
<dataflow id="321" from="stg_265" to="tmp_4" fromId="265" toId="62">
</dataflow>
<dataflow id="322" from="k1" to="tmp_4" fromId="39" toId="62">
</dataflow>
<dataflow id="323" from="tmp_4" to="tmp_10" fromId="62" toId="63">
</dataflow>
<dataflow id="324" from="c" to="c_addr_2" fromId="17" toId="64">
</dataflow>
<dataflow id="325" from="stg_260" to="c_addr_2" fromId="260" toId="64">
</dataflow>
<dataflow id="326" from="tmp_10" to="c_addr_2" fromId="63" toId="64">
</dataflow>
<dataflow id="327" from="c_addr_2" to="c_load_1" fromId="64" toId="65">
</dataflow>
<dataflow id="328" from="c_addr_2" to="c_load_1" fromId="64" toId="66">
</dataflow>
<dataflow id="329" from="stg_252" to="tmp_11" fromId="252" toId="67">
</dataflow>
<dataflow id="330" from="c_load_1" to="tmp_11" fromId="66" toId="67">
</dataflow>
<dataflow id="331" from="tmp_11" to="stg_68" fromId="67" toId="68">
</dataflow>
<dataflow id="332" from="c_addr_2" to="stg_68" fromId="64" toId="68">
</dataflow>
<dataflow id="333" from="c_load" to="tmp_12" fromId="56" toId="70">
</dataflow>
<dataflow id="334" from="prod" to="tmp_12" fromId="52" toId="70">
</dataflow>
<dataflow id="335" from="tmp_12" to="stg_71" fromId="70" toId="71">
</dataflow>
<dataflow id="336" from="c_addr_1" to="stg_71" fromId="50" toId="71">
</dataflow>
<dataflow id="337" from="k1" to="k_1" fromId="39" toId="72">
</dataflow>
<dataflow id="338" from="stg_265" to="k_1" fromId="265" toId="72">
</dataflow>
<dataflow id="339" from="k_1" to="tmp_13" fromId="72" toId="73">
</dataflow>
<dataflow id="340" from="c" to="c_addr_3" fromId="17" toId="74">
</dataflow>
<dataflow id="341" from="stg_260" to="c_addr_3" fromId="260" toId="74">
</dataflow>
<dataflow id="342" from="tmp_13" to="c_addr_3" fromId="73" toId="74">
</dataflow>
<dataflow id="343" from="c_addr_3" to="c_load_2" fromId="74" toId="75">
</dataflow>
<dataflow id="344" from="c_addr_3" to="c_load_2" fromId="74" toId="76">
</dataflow>
<dataflow id="345" from="c_load_2" to="tmp_20_cast" fromId="76" toId="77">
</dataflow>
<dataflow id="346" from="carry" to="tmp_21_cast" fromId="55" toId="78">
</dataflow>
<dataflow id="347" from="tmp_21_cast" to="tmp_14" fromId="78" toId="79">
</dataflow>
<dataflow id="348" from="tmp_20_cast" to="tmp_14" fromId="77" toId="79">
</dataflow>
<dataflow id="349" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_15" fromId="316" toId="80">
</dataflow>
<dataflow id="350" from="tmp_14" to="tmp_15" fromId="79" toId="80">
</dataflow>
<dataflow id="351" from="stg_307" to="tmp_15" fromId="307" toId="80">
</dataflow>
<dataflow id="352" from="tmp_15" to="stg_81" fromId="80" toId="81">
</dataflow>
<dataflow id="353" from="k1" to="k1_cast" fromId="39" toId="82">
</dataflow>
<dataflow id="355" from="stg_354" to="tmp_16" fromId="354" toId="83">
</dataflow>
<dataflow id="356" from="k1_cast" to="tmp_16" fromId="82" toId="83">
</dataflow>
<dataflow id="357" from="tmp_16" to="tmp_17" fromId="83" toId="84">
</dataflow>
<dataflow id="358" from="c" to="c_addr_4" fromId="17" toId="85">
</dataflow>
<dataflow id="359" from="stg_260" to="c_addr_4" fromId="260" toId="85">
</dataflow>
<dataflow id="360" from="tmp_17" to="c_addr_4" fromId="84" toId="85">
</dataflow>
<dataflow id="361" from="c_addr_4" to="c_load_3" fromId="85" toId="86">
</dataflow>
<dataflow id="362" from="c_addr_4" to="c_load_3" fromId="85" toId="87">
</dataflow>
<dataflow id="363" from="stg_252" to="tmp_18" fromId="252" toId="88">
</dataflow>
<dataflow id="364" from="c_load_3" to="tmp_18" fromId="87" toId="88">
</dataflow>
<dataflow id="365" from="tmp_18" to="stg_89" fromId="88" toId="89">
</dataflow>
<dataflow id="366" from="c_addr_4" to="stg_89" fromId="85" toId="89">
</dataflow>
<dataflow id="367" from="c_load_2" to="tmp_19" fromId="76" toId="91">
</dataflow>
<dataflow id="368" from="carry" to="tmp_19" fromId="55" toId="91">
</dataflow>
<dataflow id="369" from="tmp_19" to="stg_92" fromId="91" toId="92">
</dataflow>
<dataflow id="370" from="c_addr_3" to="stg_92" fromId="74" toId="92">
</dataflow>
<dataflow id="371" from="temp1_V" to="p_Repl2_1" fromId="107" toId="94">
<BackEdge/>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="372" from="stg_108" to="p_Repl2_1" fromId="108" toId="94">
<BackEdge/>
</dataflow>
<dataflow id="374" from="stg_373" to="p_Repl2_1" fromId="373" toId="94">
<condition id="82">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="375" from="stg_29" to="p_Repl2_1" fromId="29" toId="94">
</dataflow>
<dataflow id="376" from="i_1" to="i1" fromId="103" toId="95">
<BackEdge/>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="377" from="stg_108" to="i1" fromId="108" toId="95">
<BackEdge/>
</dataflow>
<dataflow id="379" from="stg_378" to="i1" fromId="378" toId="95">
<condition id="84">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="380" from="stg_29" to="i1" fromId="29" toId="95">
</dataflow>
<dataflow id="381" from="i1" to="exitcond" fromId="95" toId="96">
</dataflow>
<dataflow id="383" from="stg_382" to="exitcond" fromId="382" toId="96">
</dataflow>
<dataflow id="384" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="245" toId="97">
</dataflow>
<dataflow id="386" from="stg_385" to="empty_8" fromId="385" toId="97">
</dataflow>
<dataflow id="387" from="stg_385" to="empty_8" fromId="385" toId="97">
</dataflow>
<dataflow id="388" from="stg_385" to="empty_8" fromId="385" toId="97">
</dataflow>
<dataflow id="389" from="exitcond" to="stg_98" fromId="96" toId="98">
</dataflow>
<dataflow id="390" from="i1" to="tmp_3" fromId="95" toId="99">
</dataflow>
<dataflow id="391" from="c" to="c_addr" fromId="17" toId="100">
</dataflow>
<dataflow id="392" from="stg_260" to="c_addr" fromId="260" toId="100">
</dataflow>
<dataflow id="393" from="tmp_3" to="c_addr" fromId="99" toId="100">
</dataflow>
<dataflow id="394" from="c_addr" to="p_Repl2_s" fromId="100" toId="101">
</dataflow>
<dataflow id="395" from="p_Repl2_1" to="tmp_2" fromId="94" toId="102">
</dataflow>
<dataflow id="397" from="stg_396" to="i_1" fromId="396" toId="103">
</dataflow>
<dataflow id="398" from="i1" to="i_1" fromId="95" toId="103">
</dataflow>
<dataflow id="400" from="_ssdm_op_Write.s_axilite.i2048P" to="stg_104" fromId="399" toId="104">
</dataflow>
<dataflow id="401" from="output_V" to="stg_104" fromId="131" toId="104">
</dataflow>
<dataflow id="402" from="p_Repl2_1" to="stg_104" fromId="94" toId="104">
</dataflow>
<dataflow id="403" from="c_addr" to="p_Repl2_s" fromId="100" toId="106">
</dataflow>
<dataflow id="405" from="_ssdm_op_BitConcatenate.i2048.i2040.i8" to="temp1_V" fromId="404" toId="107">
</dataflow>
<dataflow id="406" from="tmp_2" to="temp1_V" fromId="102" toId="107">
</dataflow>
<dataflow id="407" from="p_Repl2_s" to="temp1_V" fromId="106" toId="107">
</dataflow>
<dataflow id="408" from="exitcond1" to="stg_2" fromId="26" toId="2">
</dataflow>
<dataflow id="409" from="exitcond2" to="stg_4" fromId="40" toId="4">
</dataflow>
<dataflow id="410" from="tmp_9" to="stg_6" fromId="60" toId="6">
</dataflow>
<dataflow id="411" from="tmp_9" to="stg_7" fromId="60" toId="7">
</dataflow>
<dataflow id="412" from="tmp_15" to="stg_9" fromId="80" toId="9">
</dataflow>
<dataflow id="413" from="tmp_15" to="stg_10" fromId="80" toId="10">
</dataflow>
<dataflow id="414" from="exitcond" to="stg_11" fromId="96" toId="11">
</dataflow>
</dataflows>


</stg>
