<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIInsertWaitcnts.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIInsertWaitcnts.cpp.html'>SIInsertWaitcnts.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- SIInsertWaitcnts.cpp - Insert Wait Instructions --------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Insert wait instructions for memory reads and writes.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>/// Memory reads and writes are issued asynchronously, so we need to insert</i></td></tr>
<tr><th id="13">13</th><td><i>/// S_WAITCNT instructions when we want to access any of their results or</i></td></tr>
<tr><th id="14">14</th><td><i>/// overwrite any register that's used asynchronously.</i></td></tr>
<tr><th id="15">15</th><td><i>///</i></td></tr>
<tr><th id="16">16</th><td><i>/// TODO: This pass currently keeps one timeline per hardware counter. A more</i></td></tr>
<tr><th id="17">17</th><td><i>/// finely-grained approach that keeps one timeline per event type could</i></td></tr>
<tr><th id="18">18</th><td><i>/// sometimes get away with generating weaker s_waitcnt instructions. For</i></td></tr>
<tr><th id="19">19</th><td><i>/// example, when both SMEM and LDS are in flight and we need to wait for</i></td></tr>
<tr><th id="20">20</th><td><i>/// the i-th-last LDS instruction, then an lgkmcnt(i) is actually sufficient,</i></td></tr>
<tr><th id="21">21</th><td><i>/// but the pass will currently generate a conservative lgkmcnt(0) because</i></td></tr>
<tr><th id="22">22</th><td><i>/// multiple event types are in flight.</i></td></tr>
<tr><th id="23">23</th><td><i>//</i></td></tr>
<tr><th id="24">24</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="SIDefines.h.html">"SIDefines.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/ADT/DenseSet.h.html">"llvm/ADT/DenseSet.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/ADT/PostOrderIterator.h.html">"llvm/ADT/PostOrderIterator.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/Support/DebugCounter.h.html">"llvm/Support/DebugCounter.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../../../include/c++/7/cstring.html">&lt;cstring&gt;</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-insert-waitcnts"</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><a class="macro" href="../../../include/llvm/Support/DebugCounter.h.html#183" title="static const unsigned ForceExpCounter = DebugCounter::registerCounter(&quot;si-insert-waitcnts&quot;&quot;-forceexp&quot;, &quot;Force emit s_waitcnt expcnt(0) instrs&quot;)" data-ref="_M/DEBUG_COUNTER">DEBUG_COUNTER</a>(<dfn class="decl def" id="ForceExpCounter" title='ForceExpCounter' data-ref="ForceExpCounter">ForceExpCounter</dfn>, <a class="macro" href="#62" title="&quot;si-insert-waitcnts&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a><q>"-forceexp"</q>,</td></tr>
<tr><th id="65">65</th><td>              <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Force emit s_waitcnt expcnt(0) instrs"</q>);</td></tr>
<tr><th id="66">66</th><td><a class="macro" href="../../../include/llvm/Support/DebugCounter.h.html#183" title="static const unsigned ForceLgkmCounter = DebugCounter::registerCounter(&quot;si-insert-waitcnts&quot;&quot;-forcelgkm&quot;, &quot;Force emit s_waitcnt lgkmcnt(0) instrs&quot;)" data-ref="_M/DEBUG_COUNTER">DEBUG_COUNTER</a>(<dfn class="decl def" id="ForceLgkmCounter" title='ForceLgkmCounter' data-ref="ForceLgkmCounter">ForceLgkmCounter</dfn>, <a class="macro" href="#62" title="&quot;si-insert-waitcnts&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a><q>"-forcelgkm"</q>,</td></tr>
<tr><th id="67">67</th><td>              <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Force emit s_waitcnt lgkmcnt(0) instrs"</q>);</td></tr>
<tr><th id="68">68</th><td><a class="macro" href="../../../include/llvm/Support/DebugCounter.h.html#183" title="static const unsigned ForceVMCounter = DebugCounter::registerCounter(&quot;si-insert-waitcnts&quot;&quot;-forcevm&quot;, &quot;Force emit s_waitcnt vmcnt(0) instrs&quot;)" data-ref="_M/DEBUG_COUNTER">DEBUG_COUNTER</a>(<dfn class="decl def" id="ForceVMCounter" title='ForceVMCounter' data-ref="ForceVMCounter">ForceVMCounter</dfn>, <a class="macro" href="#62" title="&quot;si-insert-waitcnts&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a><q>"-forcevm"</q>,</td></tr>
<tr><th id="69">69</th><td>              <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Force emit s_waitcnt vmcnt(0) instrs"</q>);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="ForceEmitZeroFlag" title='ForceEmitZeroFlag' data-type='cl::opt&lt;bool&gt;' data-ref="ForceEmitZeroFlag">ForceEmitZeroFlag</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="72">72</th><td>  <q>"amdgpu-waitcnt-forcezero"</q>,</td></tr>
<tr><th id="73">73</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Force all waitcnt instrs to be emitted as s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)"</q>),</td></tr>
<tr><th id="74">74</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><b>namespace</b> {</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><b>template</b> &lt;<b>typename</b> EnumT&gt;</td></tr>
<tr><th id="79">79</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::enum_iterator" title='(anonymous namespace)::enum_iterator' data-ref="(anonymousnamespace)::enum_iterator">enum_iterator</dfn></td></tr>
<tr><th id="80">80</th><td>    : <b>public</b> <a class="type" href="../../../include/llvm/ADT/iterator.h.html#llvm::iterator_facade_base" title='llvm::iterator_facade_base' data-ref="llvm::iterator_facade_base">iterator_facade_base</a>&lt;<a class="tu type" href="#(anonymousnamespace)::enum_iterator" title='(anonymous namespace)::enum_iterator' data-ref="(anonymousnamespace)::enum_iterator">enum_iterator</a>&lt;EnumT&gt;,</td></tr>
<tr><th id="81">81</th><td>                                  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::forward_iterator_tag" title='std::forward_iterator_tag' data-ref="std::forward_iterator_tag">forward_iterator_tag</a>, <em>const</em> EnumT&gt; {</td></tr>
<tr><th id="82">82</th><td>  EnumT <dfn class="tu decl" id="(anonymousnamespace)::enum_iterator::Value" title='(anonymous namespace)::enum_iterator::Value' data-type='EnumT' data-ref="(anonymousnamespace)::enum_iterator::Value">Value</dfn>;</td></tr>
<tr><th id="83">83</th><td><b>public</b>:</td></tr>
<tr><th id="84">84</th><td>  <dfn class="tu decl" id="_ZN12_GLOBAL__N_113enum_iteratorC1Ev" title='(anonymous namespace)::enum_iterator::enum_iterator&lt;EnumT&gt;' data-type='void (anonymous namespace)::enum_iterator::enum_iterator&lt;EnumT&gt;()' data-ref="_ZN12_GLOBAL__N_113enum_iteratorC1Ev">enum_iterator</dfn>() = <b>default</b>;</td></tr>
<tr><th id="85">85</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113enum_iteratorC1ET_" title='(anonymous namespace)::enum_iterator::enum_iterator&lt;EnumT&gt;' data-type='void (anonymous namespace)::enum_iterator::enum_iterator&lt;EnumT&gt;(EnumT Value)' data-ref="_ZN12_GLOBAL__N_113enum_iteratorC1ET_">enum_iterator</dfn>(EnumT <dfn class="local col1 decl" id="1Value" title='Value' data-type='EnumT' data-ref="1Value">Value</dfn>) : <a class="tu member" href="#(anonymousnamespace)::enum_iterator::Value" title='(anonymous namespace)::enum_iterator::Value' data-use='w' data-ref="(anonymousnamespace)::enum_iterator::Value">Value</a>(<a class="local col1 ref" href="#1Value" title='Value' data-ref="1Value">Value</a>) {}</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  enum_iterator &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113enum_iteratorppEv" title='(anonymous namespace)::enum_iterator::operator++' data-type='enum_iterator&lt;EnumT&gt; &amp; (anonymous namespace)::enum_iterator::operator++()' data-ref="_ZN12_GLOBAL__N_113enum_iteratorppEv"><b>operator</b>++</dfn>() {</td></tr>
<tr><th id="88">88</th><td>    <a class="tu member" href="#(anonymousnamespace)::enum_iterator::Value" title='(anonymous namespace)::enum_iterator::Value' data-use='w' data-ref="(anonymousnamespace)::enum_iterator::Value">Value</a> = <b>static_cast</b>&lt;EnumT&gt;(<a class="tu member" href="#(anonymousnamespace)::enum_iterator::Value" title='(anonymous namespace)::enum_iterator::Value' data-ref="(anonymousnamespace)::enum_iterator::Value">Value</a> + <var>1</var>);</td></tr>
<tr><th id="89">89</th><td>    <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="90">90</th><td>  }</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113enum_iteratoreqERKNS_13enum_iteratorIT_EE" title='(anonymous namespace)::enum_iterator::operator==' data-type='bool (anonymous namespace)::enum_iterator::operator==(const enum_iterator&lt;EnumT&gt; &amp; RHS) const' data-ref="_ZNK12_GLOBAL__N_113enum_iteratoreqERKNS_13enum_iteratorIT_EE"><b>operator</b>==</dfn>(<em>const</em> enum_iterator &amp;<dfn class="local col2 decl" id="2RHS" title='RHS' data-type='const enum_iterator&lt;EnumT&gt; &amp;' data-ref="2RHS">RHS</dfn>) <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::enum_iterator::Value" title='(anonymous namespace)::enum_iterator::Value' data-ref="(anonymousnamespace)::enum_iterator::Value">Value</a> == <a class="local col2 ref" href="#2RHS" title='RHS' data-ref="2RHS">RHS</a>.Value; }</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  EnumT <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113enum_iteratordeEv" title='(anonymous namespace)::enum_iterator::operator*' data-type='EnumT (anonymous namespace)::enum_iterator::operator*() const' data-ref="_ZNK12_GLOBAL__N_113enum_iteratordeEv"><b>operator</b>*</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::enum_iterator::Value" title='(anonymous namespace)::enum_iterator::Value' data-use='r' data-ref="(anonymousnamespace)::enum_iterator::Value">Value</a>; }</td></tr>
<tr><th id="95">95</th><td>};</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>// Class of object that encapsulates latest instruction counter score</i></td></tr>
<tr><th id="98">98</th><td><i>// associated with the operand.  Used for determining whether</i></td></tr>
<tr><th id="99">99</th><td><i>// s_waitcnt instruction needs to be emited.</i></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/CNT_MASK" data-ref="_M/CNT_MASK">CNT_MASK</dfn>(t) (1u &lt;&lt; (t))</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</dfn> { <dfn class="tu enum" id="(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-type='0' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</dfn> = <var>0</var>, <dfn class="tu enum" id="(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-type='1' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</dfn>, <dfn class="tu enum" id="(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-type='2' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</dfn>, <dfn class="tu enum" id="(anonymousnamespace)::InstCounterType::VS_CNT" title='(anonymous namespace)::InstCounterType::VS_CNT' data-type='3' data-ref="(anonymousnamespace)::InstCounterType::VS_CNT">VS_CNT</dfn>, <dfn class="tu enum" id="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-type='4' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</dfn> };</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="tu type" href="#(anonymousnamespace)::enum_iterator" title='(anonymous namespace)::enum_iterator' data-ref="(anonymousnamespace)::enum_iterator">enum_iterator</a>&lt;<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a>&gt;&gt; <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118inst_counter_typesEv" title='(anonymous namespace)::inst_counter_types' data-type='iterator_range&lt;enum_iterator&lt;(anonymous namespace)::InstCounterType&gt; &gt; (anonymous namespace)::inst_counter_types()' data-ref="_ZN12_GLOBAL__N_118inst_counter_typesEv">inst_counter_types</dfn>() {</td></tr>
<tr><th id="106">106</th><td>  <b>return</b> <a class="tu ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-use='c' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="tu type" href="#(anonymousnamespace)::enum_iterator" title='(anonymous namespace)::enum_iterator' data-ref="(anonymousnamespace)::enum_iterator">enum_iterator</a>&lt;<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a>&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_113enum_iteratorC1ET_" title='(anonymous namespace)::enum_iterator::enum_iterator&lt;EnumT&gt;' data-use='c' data-ref="_ZN12_GLOBAL__N_113enum_iteratorC1ET_">(</a><a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>),</td></tr>
<tr><th id="107">107</th><td>                    <a class="tu type" href="#(anonymousnamespace)::enum_iterator" title='(anonymous namespace)::enum_iterator' data-ref="(anonymousnamespace)::enum_iterator">enum_iterator</a>&lt;<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a>&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_113enum_iteratorC1ET_" title='(anonymous namespace)::enum_iterator::enum_iterator&lt;EnumT&gt;' data-use='c' data-ref="_ZN12_GLOBAL__N_113enum_iteratorC1ET_">(</a><a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>));</td></tr>
<tr><th id="108">108</th><td>}</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval">RegInterval</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>signed</em>, <em>signed</em>&gt;;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><b>struct</b> {</td></tr>
<tr><th id="113">113</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::(anonymous)::VmcntMax" title='(anonymous namespace)::(anonymous struct)::VmcntMax' data-type='uint32_t' data-ref="(anonymousnamespace)::(anonymous)::VmcntMax">VmcntMax</dfn>;</td></tr>
<tr><th id="114">114</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::(anonymous)::ExpcntMax" title='(anonymous namespace)::(anonymous struct)::ExpcntMax' data-type='uint32_t' data-ref="(anonymousnamespace)::(anonymous)::ExpcntMax">ExpcntMax</dfn>;</td></tr>
<tr><th id="115">115</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::(anonymous)::LgkmcntMax" title='(anonymous namespace)::(anonymous struct)::LgkmcntMax' data-type='uint32_t' data-ref="(anonymousnamespace)::(anonymous)::LgkmcntMax">LgkmcntMax</dfn>;</td></tr>
<tr><th id="116">116</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::(anonymous)::VscntMax" title='(anonymous namespace)::(anonymous struct)::VscntMax' data-type='uint32_t' data-ref="(anonymousnamespace)::(anonymous)::VscntMax">VscntMax</dfn>;</td></tr>
<tr><th id="117">117</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::(anonymous)::NumVGPRsMax" title='(anonymous namespace)::(anonymous struct)::NumVGPRsMax' data-type='int32_t' data-ref="(anonymousnamespace)::(anonymous)::NumVGPRsMax">NumVGPRsMax</dfn>;</td></tr>
<tr><th id="118">118</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::(anonymous)::NumSGPRsMax" title='(anonymous namespace)::(anonymous struct)::NumSGPRsMax' data-type='int32_t' data-ref="(anonymousnamespace)::(anonymous)::NumSGPRsMax">NumSGPRsMax</dfn>;</td></tr>
<tr><th id="119">119</th><td>} <a class="tu ref fake" href="#112" title='(anonymous namespace)::(anonymous struct)::' data-use='c' data-ref="_ZN12_GLOBAL__N_13$_0C1Ev"></a><dfn class="tu decl def" id="(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-type='struct (anonymous struct at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp:112:1)' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</dfn>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><b>struct</b> {</td></tr>
<tr><th id="122">122</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::(anonymous)::VGPR0" title='(anonymous namespace)::(anonymous struct)::VGPR0' data-type='unsigned int' data-ref="(anonymousnamespace)::(anonymous)::VGPR0">VGPR0</dfn>;</td></tr>
<tr><th id="123">123</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::(anonymous)::VGPRL" title='(anonymous namespace)::(anonymous struct)::VGPRL' data-type='unsigned int' data-ref="(anonymousnamespace)::(anonymous)::VGPRL">VGPRL</dfn>;</td></tr>
<tr><th id="124">124</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::(anonymous)::SGPR0" title='(anonymous namespace)::(anonymous struct)::SGPR0' data-type='unsigned int' data-ref="(anonymousnamespace)::(anonymous)::SGPR0">SGPR0</dfn>;</td></tr>
<tr><th id="125">125</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::(anonymous)::SGPRL" title='(anonymous namespace)::(anonymous struct)::SGPRL' data-type='unsigned int' data-ref="(anonymousnamespace)::(anonymous)::SGPRL">SGPRL</dfn>;</td></tr>
<tr><th id="126">126</th><td>} <a class="tu ref fake" href="#121" title='(anonymous namespace)::(anonymous struct)::' data-use='c' data-ref="_ZN12_GLOBAL__N_13$_1C1Ev"></a><dfn class="tu decl def" id="(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-type='struct (anonymous struct at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp:121:1)' data-ref="(anonymousnamespace)::RegisterEncoding">RegisterEncoding</dfn>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::WaitEventType" title='(anonymous namespace)::WaitEventType' data-ref="(anonymousnamespace)::WaitEventType">WaitEventType</dfn> {</td></tr>
<tr><th id="129">129</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::WaitEventType::VMEM_ACCESS" title='(anonymous namespace)::WaitEventType::VMEM_ACCESS' data-type='0' data-ref="(anonymousnamespace)::WaitEventType::VMEM_ACCESS">VMEM_ACCESS</dfn>,      <i  data-doc="(anonymousnamespace)::WaitEventType::VMEM_ACCESS">// vector-memory read &amp; write</i></td></tr>
<tr><th id="130">130</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::WaitEventType::VMEM_READ_ACCESS" title='(anonymous namespace)::WaitEventType::VMEM_READ_ACCESS' data-type='1' data-ref="(anonymousnamespace)::WaitEventType::VMEM_READ_ACCESS">VMEM_READ_ACCESS</dfn>, <i  data-doc="(anonymousnamespace)::WaitEventType::VMEM_READ_ACCESS">// vector-memory read</i></td></tr>
<tr><th id="131">131</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::WaitEventType::VMEM_WRITE_ACCESS" title='(anonymous namespace)::WaitEventType::VMEM_WRITE_ACCESS' data-type='2' data-ref="(anonymousnamespace)::WaitEventType::VMEM_WRITE_ACCESS">VMEM_WRITE_ACCESS</dfn>,<i  data-doc="(anonymousnamespace)::WaitEventType::VMEM_WRITE_ACCESS">// vector-memory write</i></td></tr>
<tr><th id="132">132</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::WaitEventType::LDS_ACCESS" title='(anonymous namespace)::WaitEventType::LDS_ACCESS' data-type='3' data-ref="(anonymousnamespace)::WaitEventType::LDS_ACCESS">LDS_ACCESS</dfn>,       <i  data-doc="(anonymousnamespace)::WaitEventType::LDS_ACCESS">// lds read &amp; write</i></td></tr>
<tr><th id="133">133</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::WaitEventType::GDS_ACCESS" title='(anonymous namespace)::WaitEventType::GDS_ACCESS' data-type='4' data-ref="(anonymousnamespace)::WaitEventType::GDS_ACCESS">GDS_ACCESS</dfn>,       <i  data-doc="(anonymousnamespace)::WaitEventType::GDS_ACCESS">// gds read &amp; write</i></td></tr>
<tr><th id="134">134</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::WaitEventType::SQ_MESSAGE" title='(anonymous namespace)::WaitEventType::SQ_MESSAGE' data-type='5' data-ref="(anonymousnamespace)::WaitEventType::SQ_MESSAGE">SQ_MESSAGE</dfn>,       <i  data-doc="(anonymousnamespace)::WaitEventType::SQ_MESSAGE">// send message</i></td></tr>
<tr><th id="135">135</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::WaitEventType::SMEM_ACCESS" title='(anonymous namespace)::WaitEventType::SMEM_ACCESS' data-type='6' data-ref="(anonymousnamespace)::WaitEventType::SMEM_ACCESS">SMEM_ACCESS</dfn>,      <i  data-doc="(anonymousnamespace)::WaitEventType::SMEM_ACCESS">// scalar-memory read &amp; write</i></td></tr>
<tr><th id="136">136</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::WaitEventType::EXP_GPR_LOCK" title='(anonymous namespace)::WaitEventType::EXP_GPR_LOCK' data-type='7' data-ref="(anonymousnamespace)::WaitEventType::EXP_GPR_LOCK">EXP_GPR_LOCK</dfn>,     <i  data-doc="(anonymousnamespace)::WaitEventType::EXP_GPR_LOCK">// export holding on its data src</i></td></tr>
<tr><th id="137">137</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::WaitEventType::GDS_GPR_LOCK" title='(anonymous namespace)::WaitEventType::GDS_GPR_LOCK' data-type='8' data-ref="(anonymousnamespace)::WaitEventType::GDS_GPR_LOCK">GDS_GPR_LOCK</dfn>,     <i  data-doc="(anonymousnamespace)::WaitEventType::GDS_GPR_LOCK">// GDS holding on its data and addr src</i></td></tr>
<tr><th id="138">138</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::WaitEventType::EXP_POS_ACCESS" title='(anonymous namespace)::WaitEventType::EXP_POS_ACCESS' data-type='9' data-ref="(anonymousnamespace)::WaitEventType::EXP_POS_ACCESS">EXP_POS_ACCESS</dfn>,   <i  data-doc="(anonymousnamespace)::WaitEventType::EXP_POS_ACCESS">// write to export position</i></td></tr>
<tr><th id="139">139</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::WaitEventType::EXP_PARAM_ACCESS" title='(anonymous namespace)::WaitEventType::EXP_PARAM_ACCESS' data-type='10' data-ref="(anonymousnamespace)::WaitEventType::EXP_PARAM_ACCESS">EXP_PARAM_ACCESS</dfn>, <i  data-doc="(anonymousnamespace)::WaitEventType::EXP_PARAM_ACCESS">// write to export parameter</i></td></tr>
<tr><th id="140">140</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::WaitEventType::VMW_GPR_LOCK" title='(anonymous namespace)::WaitEventType::VMW_GPR_LOCK' data-type='11' data-ref="(anonymousnamespace)::WaitEventType::VMW_GPR_LOCK">VMW_GPR_LOCK</dfn>,     <i  data-doc="(anonymousnamespace)::WaitEventType::VMW_GPR_LOCK">// vector-memory write holding on its data src</i></td></tr>
<tr><th id="141">141</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::WaitEventType::NUM_WAIT_EVENTS" title='(anonymous namespace)::WaitEventType::NUM_WAIT_EVENTS' data-type='12' data-ref="(anonymousnamespace)::WaitEventType::NUM_WAIT_EVENTS">NUM_WAIT_EVENTS</dfn>,</td></tr>
<tr><th id="142">142</th><td>};</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-type='const uint32_t [4]' data-ref="(anonymousnamespace)::WaitEventMaskForInst">WaitEventMaskForInst</dfn>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>] = {</td></tr>
<tr><th id="145">145</th><td>  (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::VMEM_ACCESS" title='(anonymous namespace)::WaitEventType::VMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::VMEM_ACCESS">VMEM_ACCESS</a>) | (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::VMEM_READ_ACCESS" title='(anonymous namespace)::WaitEventType::VMEM_READ_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::VMEM_READ_ACCESS">VMEM_READ_ACCESS</a>),</td></tr>
<tr><th id="146">146</th><td>  (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::SMEM_ACCESS" title='(anonymous namespace)::WaitEventType::SMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::SMEM_ACCESS">SMEM_ACCESS</a>) | (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::LDS_ACCESS" title='(anonymous namespace)::WaitEventType::LDS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::LDS_ACCESS">LDS_ACCESS</a>) | (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::GDS_ACCESS" title='(anonymous namespace)::WaitEventType::GDS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::GDS_ACCESS">GDS_ACCESS</a>) |</td></tr>
<tr><th id="147">147</th><td>      (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::SQ_MESSAGE" title='(anonymous namespace)::WaitEventType::SQ_MESSAGE' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::SQ_MESSAGE">SQ_MESSAGE</a>),</td></tr>
<tr><th id="148">148</th><td>  (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::EXP_GPR_LOCK" title='(anonymous namespace)::WaitEventType::EXP_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::EXP_GPR_LOCK">EXP_GPR_LOCK</a>) | (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::GDS_GPR_LOCK" title='(anonymous namespace)::WaitEventType::GDS_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::GDS_GPR_LOCK">GDS_GPR_LOCK</a>) | (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::VMW_GPR_LOCK" title='(anonymous namespace)::WaitEventType::VMW_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::VMW_GPR_LOCK">VMW_GPR_LOCK</a>) |</td></tr>
<tr><th id="149">149</th><td>      (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::EXP_PARAM_ACCESS" title='(anonymous namespace)::WaitEventType::EXP_PARAM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::EXP_PARAM_ACCESS">EXP_PARAM_ACCESS</a>) | (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::EXP_POS_ACCESS" title='(anonymous namespace)::WaitEventType::EXP_POS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::EXP_POS_ACCESS">EXP_POS_ACCESS</a>),</td></tr>
<tr><th id="150">150</th><td>  (<var>1</var> &lt;&lt; <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::VMEM_WRITE_ACCESS" title='(anonymous namespace)::WaitEventType::VMEM_WRITE_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::VMEM_WRITE_ACCESS">VMEM_WRITE_ACCESS</a>)</td></tr>
<tr><th id="151">151</th><td>};</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i  data-doc="(anonymousnamespace)::RegisterMapping">// The mapping is:</i></td></tr>
<tr><th id="154">154</th><td><i  data-doc="(anonymousnamespace)::RegisterMapping">//  0                .. SQ_MAX_PGM_VGPRS-1               real VGPRs</i></td></tr>
<tr><th id="155">155</th><td><i  data-doc="(anonymousnamespace)::RegisterMapping">//  SQ_MAX_PGM_VGPRS .. NUM_ALL_VGPRS-1                  extra VGPR-like slots</i></td></tr>
<tr><th id="156">156</th><td><i  data-doc="(anonymousnamespace)::RegisterMapping">//  NUM_ALL_VGPRS    .. NUM_ALL_VGPRS+SQ_MAX_PGM_SGPRS-1 real SGPRs</i></td></tr>
<tr><th id="157">157</th><td><i  data-doc="(anonymousnamespace)::RegisterMapping">// We reserve a fixed number of VGPR slots in the scoring tables for</i></td></tr>
<tr><th id="158">158</th><td><i  data-doc="(anonymousnamespace)::RegisterMapping">// special tokens like SCMEM_LDS (needed for buffer load to LDS).</i></td></tr>
<tr><th id="159">159</th><td><b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterMapping" title='(anonymous namespace)::RegisterMapping' data-ref="(anonymousnamespace)::RegisterMapping">RegisterMapping</dfn> {</td></tr>
<tr><th id="160">160</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS" title='(anonymous namespace)::RegisterMapping::SQ_MAX_PGM_VGPRS' data-type='256' data-ref="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS">SQ_MAX_PGM_VGPRS</dfn> = <var>256</var>, <i  data-doc="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS">// Maximum programmable VGPRs across all targets.</i></td></tr>
<tr><th id="161">161</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_SGPRS" title='(anonymous namespace)::RegisterMapping::SQ_MAX_PGM_SGPRS' data-type='256' data-ref="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_SGPRS">SQ_MAX_PGM_SGPRS</dfn> = <var>256</var>, <i  data-doc="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_SGPRS">// Maximum programmable SGPRs across all targets.</i></td></tr>
<tr><th id="162">162</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::RegisterMapping::NUM_EXTRA_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_EXTRA_VGPRS' data-type='1' data-ref="(anonymousnamespace)::RegisterMapping::NUM_EXTRA_VGPRS">NUM_EXTRA_VGPRS</dfn> = <var>1</var>,    <i  data-doc="(anonymousnamespace)::RegisterMapping::NUM_EXTRA_VGPRS">// A reserved slot for DS.</i></td></tr>
<tr><th id="163">163</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::RegisterMapping::EXTRA_VGPR_LDS" title='(anonymous namespace)::RegisterMapping::EXTRA_VGPR_LDS' data-type='0' data-ref="(anonymousnamespace)::RegisterMapping::EXTRA_VGPR_LDS">EXTRA_VGPR_LDS</dfn> = <var>0</var>,     <i  data-doc="(anonymousnamespace)::RegisterMapping::EXTRA_VGPR_LDS">// This is a placeholder the Shader algorithm uses.</i></td></tr>
<tr><th id="164">164</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_ALL_VGPRS' data-type='257' data-ref="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS">NUM_ALL_VGPRS</dfn> = <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS" title='(anonymous namespace)::RegisterMapping::SQ_MAX_PGM_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS">SQ_MAX_PGM_VGPRS</a> + <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::NUM_EXTRA_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_EXTRA_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::NUM_EXTRA_VGPRS">NUM_EXTRA_VGPRS</a>, <i  data-doc="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS">// Where SGPR starts.</i></td></tr>
<tr><th id="165">165</th><td>};</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::addWait' data-type='void (anonymous namespace)::addWait(AMDGPU::Waitcnt &amp; Wait, (anonymous namespace)::InstCounterType T, unsigned int Count)' data-ref="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj">addWait</dfn>(<span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> &amp;<dfn class="local col3 decl" id="3Wait" title='Wait' data-type='AMDGPU::Waitcnt &amp;' data-ref="3Wait">Wait</dfn>, <a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col4 decl" id="4T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="4T">T</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5Count" title='Count' data-type='unsigned int' data-ref="5Count">Count</dfn>) {</td></tr>
<tr><th id="168">168</th><td>  <b>switch</b> (<a class="local col4 ref" href="#4T" title='T' data-ref="4T">T</a>) {</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>:</td></tr>
<tr><th id="170">170</th><td>    <a class="local col3 ref" href="#3Wait" title='Wait' data-ref="3Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col3 ref" href="#3Wait" title='Wait' data-ref="3Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a>, <a class="local col5 ref" href="#5Count" title='Count' data-ref="5Count">Count</a>);</td></tr>
<tr><th id="171">171</th><td>    <b>break</b>;</td></tr>
<tr><th id="172">172</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>:</td></tr>
<tr><th id="173">173</th><td>    <a class="local col3 ref" href="#3Wait" title='Wait' data-ref="3Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col3 ref" href="#3Wait" title='Wait' data-ref="3Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</a>, <a class="local col5 ref" href="#5Count" title='Count' data-ref="5Count">Count</a>);</td></tr>
<tr><th id="174">174</th><td>    <b>break</b>;</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>:</td></tr>
<tr><th id="176">176</th><td>    <a class="local col3 ref" href="#3Wait" title='Wait' data-ref="3Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col3 ref" href="#3Wait" title='Wait' data-ref="3Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</a>, <a class="local col5 ref" href="#5Count" title='Count' data-ref="5Count">Count</a>);</td></tr>
<tr><th id="177">177</th><td>    <b>break</b>;</td></tr>
<tr><th id="178">178</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VS_CNT" title='(anonymous namespace)::InstCounterType::VS_CNT' data-ref="(anonymousnamespace)::InstCounterType::VS_CNT">VS_CNT</a>:</td></tr>
<tr><th id="179">179</th><td>    <a class="local col3 ref" href="#3Wait" title='Wait' data-ref="3Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col3 ref" href="#3Wait" title='Wait' data-ref="3Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a>, <a class="local col5 ref" href="#5Count" title='Count' data-ref="5Count">Count</a>);</td></tr>
<tr><th id="180">180</th><td>    <b>break</b>;</td></tr>
<tr><th id="181">181</th><td>  <b>default</b>:</td></tr>
<tr><th id="182">182</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;bad InstCounterType&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 182)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"bad InstCounterType"</q>);</td></tr>
<tr><th id="183">183</th><td>  }</td></tr>
<tr><th id="184">184</th><td>}</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">// This objects maintains the current score brackets of each wait counter, and</i></td></tr>
<tr><th id="187">187</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">// a per-register scoreboard for each wait counter.</i></td></tr>
<tr><th id="188">188</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">//</i></td></tr>
<tr><th id="189">189</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">// We also maintain the latest score for every event type that can change the</i></td></tr>
<tr><th id="190">190</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">// waitcnt in order to know if there are multiple types of events within</i></td></tr>
<tr><th id="191">191</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">// the brackets. When multiple types of event happen in the bracket,</i></td></tr>
<tr><th id="192">192</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">// wait count may get decreased out of order, therefore we need to put in</i></td></tr>
<tr><th id="193">193</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets">// "s_waitcnt 0" before use.</i></td></tr>
<tr><th id="194">194</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</dfn> {</td></tr>
<tr><th id="195">195</th><td><b>public</b>:</td></tr>
<tr><th id="196">196</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBracketsC1EPKN4llvm12GCNSubtargetE" title='(anonymous namespace)::WaitcntBrackets::WaitcntBrackets' data-type='void (anonymous namespace)::WaitcntBrackets::WaitcntBrackets(const llvm::GCNSubtarget * SubTarget)' data-ref="_ZN12_GLOBAL__N_115WaitcntBracketsC1EPKN4llvm12GCNSubtargetE">WaitcntBrackets</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<dfn class="local col6 decl" id="6SubTarget" title='SubTarget' data-type='const llvm::GCNSubtarget *' data-ref="6SubTarget">SubTarget</dfn>) : <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ST" title='(anonymous namespace)::WaitcntBrackets::ST' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::ST">ST</a>(<a class="local col6 ref" href="#6SubTarget" title='SubTarget' data-ref="6SubTarget">SubTarget</a>) {</td></tr>
<tr><th id="197">197</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="7T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="7T">T</dfn> : <a class="tu ref" href="#_ZN12_GLOBAL__N_118inst_counter_typesEv" title='(anonymous namespace)::inst_counter_types' data-use='c' data-ref="_ZN12_GLOBAL__N_118inst_counter_typesEv">inst_counter_types</a>())</td></tr>
<tr><th id="198">198</th><td>      <a class="ref" href="../../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::VgprScores" title='(anonymous namespace)::WaitcntBrackets::VgprScores' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprScores">VgprScores</a>[<a class="local col7 ref" href="#7T" title='T' data-ref="7T">T</a>], <var>0</var>, <b>sizeof</b>(<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::VgprScores" title='(anonymous namespace)::WaitcntBrackets::VgprScores' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprScores">VgprScores</a>[<a class="local col7 ref" href="#7T" title='T' data-ref="7T">T</a>]));</td></tr>
<tr><th id="199">199</th><td>  }</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <em>static</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets15getWaitCountMaxENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getWaitCountMax' data-type='static uint32_t (anonymous namespace)::WaitcntBrackets::getWaitCountMax((anonymous namespace)::InstCounterType T)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets15getWaitCountMaxENS_15InstCounterTypeE">getWaitCountMax</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col8 decl" id="8T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="8T">T</dfn>) {</td></tr>
<tr><th id="202">202</th><td>    <b>switch</b> (<a class="local col8 ref" href="#8T" title='T' data-ref="8T">T</a>) {</td></tr>
<tr><th id="203">203</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>:</td></tr>
<tr><th id="204">204</th><td>      <b>return</b> <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::VmcntMax" title='(anonymous namespace)::(anonymous struct)::VmcntMax' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::VmcntMax">VmcntMax</a>;</td></tr>
<tr><th id="205">205</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>:</td></tr>
<tr><th id="206">206</th><td>      <b>return</b> <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::LgkmcntMax" title='(anonymous namespace)::(anonymous struct)::LgkmcntMax' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::LgkmcntMax">LgkmcntMax</a>;</td></tr>
<tr><th id="207">207</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>:</td></tr>
<tr><th id="208">208</th><td>      <b>return</b> <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::ExpcntMax" title='(anonymous namespace)::(anonymous struct)::ExpcntMax' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::ExpcntMax">ExpcntMax</a>;</td></tr>
<tr><th id="209">209</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VS_CNT" title='(anonymous namespace)::InstCounterType::VS_CNT' data-ref="(anonymousnamespace)::InstCounterType::VS_CNT">VS_CNT</a>:</td></tr>
<tr><th id="210">210</th><td>      <b>return</b> <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::VscntMax" title='(anonymous namespace)::(anonymous struct)::VscntMax' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::VscntMax">VscntMax</a>;</td></tr>
<tr><th id="211">211</th><td>    <b>default</b>:</td></tr>
<tr><th id="212">212</th><td>      <b>break</b>;</td></tr>
<tr><th id="213">213</th><td>    }</td></tr>
<tr><th id="214">214</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="215">215</th><td>  }</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreLB' data-type='uint32_t (anonymous namespace)::WaitcntBrackets::getScoreLB((anonymous namespace)::InstCounterType T) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE">getScoreLB</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col9 decl" id="9T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="9T">T</dfn>) <em>const</em> {</td></tr>
<tr><th id="218">218</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (T &lt; NUM_INST_CNTS) ? void (0) : __assert_fail (&quot;T &lt; NUM_INST_CNTS&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 218, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#9T" title='T' data-ref="9T">T</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>);</td></tr>
<tr><th id="219">219</th><td>    <b>if</b> (<a class="local col9 ref" href="#9T" title='T' data-ref="9T">T</a> &gt;= <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>)</td></tr>
<tr><th id="220">220</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="221">221</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs">ScoreLBs</a>[<a class="local col9 ref" href="#9T" title='T' data-ref="9T">T</a>];</td></tr>
<tr><th id="222">222</th><td>  }</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-type='uint32_t (anonymous namespace)::WaitcntBrackets::getScoreUB((anonymous namespace)::InstCounterType T) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col0 decl" id="10T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="10T">T</dfn>) <em>const</em> {</td></tr>
<tr><th id="225">225</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (T &lt; NUM_INST_CNTS) ? void (0) : __assert_fail (&quot;T &lt; NUM_INST_CNTS&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 225, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#10T" title='T' data-ref="10T">T</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>);</td></tr>
<tr><th id="226">226</th><td>    <b>if</b> (<a class="local col0 ref" href="#10T" title='T' data-ref="10T">T</a> &gt;= <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>)</td></tr>
<tr><th id="227">227</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="228">228</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="local col0 ref" href="#10T" title='T' data-ref="10T">T</a>];</td></tr>
<tr><th id="229">229</th><td>  }</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <i  data-doc="_ZN12_GLOBAL__N_115WaitcntBrackets12eventCounterENS_13WaitEventTypeE">// Mapping from event to counter.</i></td></tr>
<tr><th id="232">232</th><td>  <a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets12eventCounterENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::eventCounter' data-type='(anonymous namespace)::InstCounterType (anonymous namespace)::WaitcntBrackets::eventCounter((anonymous namespace)::WaitEventType E)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12eventCounterENS_13WaitEventTypeE">eventCounter</dfn>(<a class="tu type" href="#(anonymousnamespace)::WaitEventType" title='(anonymous namespace)::WaitEventType' data-ref="(anonymousnamespace)::WaitEventType">WaitEventType</a> <dfn class="local col1 decl" id="11E" title='E' data-type='(anonymous namespace)::WaitEventType' data-ref="11E">E</dfn>) {</td></tr>
<tr><th id="233">233</th><td>    <b>if</b> (<a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>] &amp; (<var>1</var> &lt;&lt; <a class="local col1 ref" href="#11E" title='E' data-ref="11E">E</a>))</td></tr>
<tr><th id="234">234</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>;</td></tr>
<tr><th id="235">235</th><td>    <b>if</b> (<a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>] &amp; (<var>1</var> &lt;&lt; <a class="local col1 ref" href="#11E" title='E' data-ref="11E">E</a>))</td></tr>
<tr><th id="236">236</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>;</td></tr>
<tr><th id="237">237</th><td>    <b>if</b> (<a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VS_CNT" title='(anonymous namespace)::InstCounterType::VS_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VS_CNT">VS_CNT</a>] &amp; (<var>1</var> &lt;&lt; <a class="local col1 ref" href="#11E" title='E' data-ref="11E">E</a>))</td></tr>
<tr><th id="238">238</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VS_CNT" title='(anonymous namespace)::InstCounterType::VS_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VS_CNT">VS_CNT</a>;</td></tr>
<tr><th id="239">239</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (WaitEventMaskForInst[EXP_CNT] &amp; (1 &lt;&lt; E)) ? void (0) : __assert_fail (&quot;WaitEventMaskForInst[EXP_CNT] &amp; (1 &lt;&lt; E)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 239, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>] &amp; (<var>1</var> &lt;&lt; <a class="local col1 ref" href="#11E" title='E' data-ref="11E">E</a>));</td></tr>
<tr><th id="240">240</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>;</td></tr>
<tr><th id="241">241</th><td>  }</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-type='uint32_t (anonymous namespace)::WaitcntBrackets::getRegScore(int GprNo, (anonymous namespace)::InstCounterType T)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</dfn>(<em>int</em> <dfn class="local col2 decl" id="12GprNo" title='GprNo' data-type='int' data-ref="12GprNo">GprNo</dfn>, <a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col3 decl" id="13T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="13T">T</dfn>) {</td></tr>
<tr><th id="244">244</th><td>    <b>if</b> (<a class="local col2 ref" href="#12GprNo" title='GprNo' data-ref="12GprNo">GprNo</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>) {</td></tr>
<tr><th id="245">245</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::VgprScores" title='(anonymous namespace)::WaitcntBrackets::VgprScores' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprScores">VgprScores</a>[<a class="local col3 ref" href="#13T" title='T' data-ref="13T">T</a>][<a class="local col2 ref" href="#12GprNo" title='GprNo' data-ref="12GprNo">GprNo</a>];</td></tr>
<tr><th id="246">246</th><td>    }</td></tr>
<tr><th id="247">247</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (T == LGKM_CNT) ? void (0) : __assert_fail (&quot;T == LGKM_CNT&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 247, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#13T" title='T' data-ref="13T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>);</td></tr>
<tr><th id="248">248</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::SgprScores" title='(anonymous namespace)::WaitcntBrackets::SgprScores' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprScores">SgprScores</a>[<a class="local col2 ref" href="#12GprNo" title='GprNo' data-ref="12GprNo">GprNo</a> - <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>];</td></tr>
<tr><th id="249">249</th><td>  }</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets5clearEv" title='(anonymous namespace)::WaitcntBrackets::clear' data-type='void (anonymous namespace)::WaitcntBrackets::clear()' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets5clearEv">clear</dfn>() {</td></tr>
<tr><th id="252">252</th><td>    <a class="ref" href="../../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs">ScoreLBs</a>, <var>0</var>, <b>sizeof</b>(<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs">ScoreLBs</a>));</td></tr>
<tr><th id="253">253</th><td>    <a class="ref" href="../../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>, <var>0</var>, <b>sizeof</b>(<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>));</td></tr>
<tr><th id="254">254</th><td>    <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents">PendingEvents</a> = <var>0</var>;</td></tr>
<tr><th id="255">255</th><td>    <a class="ref" href="../../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents" title='(anonymous namespace)::WaitcntBrackets::MixedPendingEvents' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents">MixedPendingEvents</a>, <var>0</var>, <b>sizeof</b>(<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents" title='(anonymous namespace)::WaitcntBrackets::MixedPendingEvents' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents">MixedPendingEvents</a>));</td></tr>
<tr><th id="256">256</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="14T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="14T">T</dfn> : <a class="tu ref" href="#_ZN12_GLOBAL__N_118inst_counter_typesEv" title='(anonymous namespace)::inst_counter_types' data-use='c' data-ref="_ZN12_GLOBAL__N_118inst_counter_typesEv">inst_counter_types</a>())</td></tr>
<tr><th id="257">257</th><td>      <a class="ref" href="../../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::VgprScores" title='(anonymous namespace)::WaitcntBrackets::VgprScores' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprScores">VgprScores</a>[<a class="local col4 ref" href="#14T" title='T' data-ref="14T">T</a>], <var>0</var>, <b>sizeof</b>(<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::VgprScores" title='(anonymous namespace)::WaitcntBrackets::VgprScores' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprScores">VgprScores</a>[<a class="local col4 ref" href="#14T" title='T' data-ref="14T">T</a>]));</td></tr>
<tr><th id="258">258</th><td>    <a class="ref" href="../../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::SgprScores" title='(anonymous namespace)::WaitcntBrackets::SgprScores' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprScores">SgprScores</a>, <var>0</var>, <b>sizeof</b>(<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::SgprScores" title='(anonymous namespace)::WaitcntBrackets::SgprScores' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprScores">SgprScores</a>));</td></tr>
<tr><th id="259">259</th><td>  }</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_" title='(anonymous namespace)::WaitcntBrackets::merge' data-type='bool (anonymous namespace)::WaitcntBrackets::merge(const (anonymous namespace)::WaitcntBrackets &amp; Other)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">merge</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a> &amp;<dfn class="local col5 decl" id="15Other" title='Other' data-type='const (anonymous namespace)::WaitcntBrackets &amp;' data-ref="15Other">Other</dfn>);</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval">RegInterval</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEjb" title='(anonymous namespace)::WaitcntBrackets::getRegInterval' data-type='RegInterval (anonymous namespace)::WaitcntBrackets::getRegInterval(const llvm::MachineInstr * MI, const llvm::SIInstrInfo * TII, const llvm::MachineRegisterInfo * MRI, const llvm::SIRegisterInfo * TRI, unsigned int OpNo, bool Def) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEjb">getRegInterval</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="16MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="16MI">MI</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="17TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="17TII">TII</dfn>,</td></tr>
<tr><th id="264">264</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="18MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="18MRI">MRI</dfn>,</td></tr>
<tr><th id="265">265</th><td>                             <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col9 decl" id="19TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="19TRI">TRI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20OpNo" title='OpNo' data-type='unsigned int' data-ref="20OpNo">OpNo</dfn>,</td></tr>
<tr><th id="266">266</th><td>                             <em>bool</em> <dfn class="local col1 decl" id="21Def" title='Def' data-type='bool' data-ref="21Def">Def</dfn>) <em>const</em>;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxVGPREv" title='(anonymous namespace)::WaitcntBrackets::getMaxVGPR' data-type='int32_t (anonymous namespace)::WaitcntBrackets::getMaxVGPR() const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxVGPREv">getMaxVGPR</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::VgprUB" title='(anonymous namespace)::WaitcntBrackets::VgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprUB">VgprUB</a>; }</td></tr>
<tr><th id="269">269</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxSGPREv" title='(anonymous namespace)::WaitcntBrackets::getMaxSGPR' data-type='int32_t (anonymous namespace)::WaitcntBrackets::getMaxSGPR() const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxSGPREv">getMaxSGPR</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::SgprUB" title='(anonymous namespace)::WaitcntBrackets::SgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprUB">SgprUB</a>; }</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::counterOutOfOrder' data-type='bool (anonymous namespace)::WaitcntBrackets::counterOutOfOrder((anonymous namespace)::InstCounterType T) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE">counterOutOfOrder</a>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col2 decl" id="22T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="22T">T</dfn>) <em>const</em>;</td></tr>
<tr><th id="272">272</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-type='bool (anonymous namespace)::WaitcntBrackets::simplifyWaitcnt(AMDGPU::Waitcnt &amp; Wait) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE">simplifyWaitcnt</a>(<span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> &amp;<dfn class="local col3 decl" id="23Wait" title='Wait' data-type='AMDGPU::Waitcnt &amp;' data-ref="23Wait">Wait</dfn>) <em>const</em>;</td></tr>
<tr><th id="273">273</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-type='bool (anonymous namespace)::WaitcntBrackets::simplifyWaitcnt((anonymous namespace)::InstCounterType T, unsigned int &amp; Count) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj">simplifyWaitcnt</a>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col4 decl" id="24T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="24T">T</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="25Count" title='Count' data-type='unsigned int &amp;' data-ref="25Count">Count</dfn>) <em>const</em>;</td></tr>
<tr><th id="274">274</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-type='void (anonymous namespace)::WaitcntBrackets::determineWait((anonymous namespace)::InstCounterType T, uint32_t ScoreToWait, AMDGPU::Waitcnt &amp; Wait) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col6 decl" id="26T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="26T">T</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="27ScoreToWait" title='ScoreToWait' data-type='uint32_t' data-ref="27ScoreToWait">ScoreToWait</dfn>,</td></tr>
<tr><th id="275">275</th><td>                     <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> &amp;<dfn class="local col8 decl" id="28Wait" title='Wait' data-type='AMDGPU::Waitcnt &amp;' data-ref="28Wait">Wait</dfn>) <em>const</em>;</td></tr>
<tr><th id="276">276</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-type='void (anonymous namespace)::WaitcntBrackets::applyWaitcnt(const AMDGPU::Waitcnt &amp; Wait)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE">applyWaitcnt</a>(<em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> &amp;<dfn class="local col9 decl" id="29Wait" title='Wait' data-type='const AMDGPU::Waitcnt &amp;' data-ref="29Wait">Wait</dfn>);</td></tr>
<tr><th id="277">277</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-type='void (anonymous namespace)::WaitcntBrackets::applyWaitcnt((anonymous namespace)::InstCounterType T, unsigned int Count)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj">applyWaitcnt</a>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col0 decl" id="30T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="30T">T</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="31Count" title='Count' data-type='unsigned int' data-ref="31Count">Count</dfn>);</td></tr>
<tr><th id="278">278</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-type='void (anonymous namespace)::WaitcntBrackets::updateByEvent(const llvm::SIInstrInfo * TII, const llvm::SIRegisterInfo * TRI, const llvm::MachineRegisterInfo * MRI, (anonymous namespace)::WaitEventType E, llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="32TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="32TII">TII</dfn>, <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col3 decl" id="33TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="33TRI">TRI</dfn>,</td></tr>
<tr><th id="279">279</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="34MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="34MRI">MRI</dfn>, <a class="tu type" href="#(anonymousnamespace)::WaitEventType" title='(anonymous namespace)::WaitEventType' data-ref="(anonymousnamespace)::WaitEventType">WaitEventType</a> <dfn class="local col5 decl" id="35E" title='E' data-type='(anonymous namespace)::WaitEventType' data-ref="35E">E</dfn>,</td></tr>
<tr><th id="280">280</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="36MI">MI</dfn>);</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115WaitcntBrackets10hasPendingEv" title='(anonymous namespace)::WaitcntBrackets::hasPending' data-type='bool (anonymous namespace)::WaitcntBrackets::hasPending() const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10hasPendingEv">hasPending</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents">PendingEvents</a> != <var>0</var>; }</td></tr>
<tr><th id="283">283</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-type='bool (anonymous namespace)::WaitcntBrackets::hasPendingEvent((anonymous namespace)::WaitEventType E) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</dfn>(<a class="tu type" href="#(anonymousnamespace)::WaitEventType" title='(anonymous namespace)::WaitEventType' data-ref="(anonymousnamespace)::WaitEventType">WaitEventType</a> <dfn class="local col7 decl" id="37E" title='E' data-type='(anonymous namespace)::WaitEventType' data-ref="37E">E</dfn>) <em>const</em> {</td></tr>
<tr><th id="284">284</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents">PendingEvents</a> &amp; (<var>1</var> &lt;&lt; <a class="local col7 ref" href="#37E" title='E' data-ref="37E">E</a>);</td></tr>
<tr><th id="285">285</th><td>  }</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115WaitcntBrackets14hasPendingFlatEv" title='(anonymous namespace)::WaitcntBrackets::hasPendingFlat' data-type='bool (anonymous namespace)::WaitcntBrackets::hasPendingFlat() const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14hasPendingFlatEv">hasPendingFlat</dfn>() <em>const</em> {</td></tr>
<tr><th id="288">288</th><td>    <b>return</b> ((<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat">LastFlat</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>] &gt; <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs">ScoreLBs</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>] &amp;&amp;</td></tr>
<tr><th id="289">289</th><td>             <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat">LastFlat</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>] &lt;= <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>]) ||</td></tr>
<tr><th id="290">290</th><td>            (<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat">LastFlat</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>] &gt; <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs">ScoreLBs</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>] &amp;&amp;</td></tr>
<tr><th id="291">291</th><td>             <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat">LastFlat</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>] &lt;= <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>]));</td></tr>
<tr><th id="292">292</th><td>  }</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets14setPendingFlatEv" title='(anonymous namespace)::WaitcntBrackets::setPendingFlat' data-type='void (anonymous namespace)::WaitcntBrackets::setPendingFlat()' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets14setPendingFlatEv">setPendingFlat</dfn>() {</td></tr>
<tr><th id="295">295</th><td>    <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat">LastFlat</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='w' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>] = <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>];</td></tr>
<tr><th id="296">296</th><td>    <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat">LastFlat</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='w' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>] = <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>];</td></tr>
<tr><th id="297">297</th><td>  }</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::WaitcntBrackets::print' data-type='void (anonymous namespace)::WaitcntBrackets::print(llvm::raw_ostream &amp; )' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE">print</a>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;);</td></tr>
<tr><th id="300">300</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets4dumpEv" title='(anonymous namespace)::WaitcntBrackets::dump' data-type='void (anonymous namespace)::WaitcntBrackets::dump()' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets4dumpEv">dump</dfn>() { <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::WaitcntBrackets::print' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>); }</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><b>private</b>:</td></tr>
<tr><th id="303">303</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::WaitcntBrackets::MergeInfo" title='(anonymous namespace)::WaitcntBrackets::MergeInfo' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo">MergeInfo</dfn> {</td></tr>
<tr><th id="304">304</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OldLB" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OldLB' data-type='uint32_t' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OldLB">OldLB</dfn>;</td></tr>
<tr><th id="305">305</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherLB" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OtherLB' data-type='uint32_t' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherLB">OtherLB</dfn>;</td></tr>
<tr><th id="306">306</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::MyShift' data-type='uint32_t' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift">MyShift</dfn>;</td></tr>
<tr><th id="307">307</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OtherShift' data-type='uint32_t' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherShift">OtherShift</dfn>;</td></tr>
<tr><th id="308">308</th><td>  };</td></tr>
<tr><th id="309">309</th><td>  <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" title='(anonymous namespace)::WaitcntBrackets::mergeScore' data-type='static bool (anonymous namespace)::WaitcntBrackets::mergeScore(const (anonymous namespace)::WaitcntBrackets::MergeInfo &amp; M, uint32_t &amp; Score, uint32_t OtherScore)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj">mergeScore</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo" title='(anonymous namespace)::WaitcntBrackets::MergeInfo' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo">MergeInfo</a> &amp;<dfn class="local col8 decl" id="38M" title='M' data-type='const (anonymous namespace)::WaitcntBrackets::MergeInfo &amp;' data-ref="38M">M</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> &amp;<dfn class="local col9 decl" id="39Score" title='Score' data-type='uint32_t &amp;' data-ref="39Score">Score</dfn>,</td></tr>
<tr><th id="310">310</th><td>                         <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="40OtherScore" title='OtherScore' data-type='uint32_t' data-ref="40OtherScore">OtherScore</dfn>);</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setScoreLB' data-type='void (anonymous namespace)::WaitcntBrackets::setScoreLB((anonymous namespace)::InstCounterType T, uint32_t Val)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj">setScoreLB</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col1 decl" id="41T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="41T">T</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="42Val" title='Val' data-type='uint32_t' data-ref="42Val">Val</dfn>) {</td></tr>
<tr><th id="313">313</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (T &lt; NUM_INST_CNTS) ? void (0) : __assert_fail (&quot;T &lt; NUM_INST_CNTS&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 313, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#41T" title='T' data-ref="41T">T</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>);</td></tr>
<tr><th id="314">314</th><td>    <b>if</b> (<a class="local col1 ref" href="#41T" title='T' data-ref="41T">T</a> &gt;= <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>)</td></tr>
<tr><th id="315">315</th><td>      <b>return</b>;</td></tr>
<tr><th id="316">316</th><td>    <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs">ScoreLBs</a>[<a class="local col1 ref" href="#41T" title='T' data-ref="41T">T</a>] = <a class="local col2 ref" href="#42Val" title='Val' data-ref="42Val">Val</a>;</td></tr>
<tr><th id="317">317</th><td>  }</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreUBENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setScoreUB' data-type='void (anonymous namespace)::WaitcntBrackets::setScoreUB((anonymous namespace)::InstCounterType T, uint32_t Val)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreUBENS_15InstCounterTypeEj">setScoreUB</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col3 decl" id="43T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="43T">T</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="44Val" title='Val' data-type='uint32_t' data-ref="44Val">Val</dfn>) {</td></tr>
<tr><th id="320">320</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (T &lt; NUM_INST_CNTS) ? void (0) : __assert_fail (&quot;T &lt; NUM_INST_CNTS&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 320, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#43T" title='T' data-ref="43T">T</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>);</td></tr>
<tr><th id="321">321</th><td>    <b>if</b> (<a class="local col3 ref" href="#43T" title='T' data-ref="43T">T</a> &gt;= <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>)</td></tr>
<tr><th id="322">322</th><td>      <b>return</b>;</td></tr>
<tr><th id="323">323</th><td>    <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="local col3 ref" href="#43T" title='T' data-ref="43T">T</a>] = <a class="local col4 ref" href="#44Val" title='Val' data-ref="44Val">Val</a>;</td></tr>
<tr><th id="324">324</th><td>    <b>if</b> (<a class="local col3 ref" href="#43T" title='T' data-ref="43T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>) {</td></tr>
<tr><th id="325">325</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="45UB" title='UB' data-type='uint32_t' data-ref="45UB">UB</dfn> = <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="local col3 ref" href="#43T" title='T' data-ref="43T">T</a>] - <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets15getWaitCountMaxENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getWaitCountMax' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets15getWaitCountMaxENS_15InstCounterTypeE">getWaitCountMax</a>(<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>);</td></tr>
<tr><th id="326">326</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs">ScoreLBs</a>[<a class="local col3 ref" href="#43T" title='T' data-ref="43T">T</a>] &lt; <a class="local col5 ref" href="#45UB" title='UB' data-ref="45UB">UB</a> &amp;&amp; <a class="local col5 ref" href="#45UB" title='UB' data-ref="45UB">UB</a> &lt; <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="local col3 ref" href="#43T" title='T' data-ref="43T">T</a>])</td></tr>
<tr><th id="327">327</th><td>        <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs">ScoreLBs</a>[<a class="local col3 ref" href="#43T" title='T' data-ref="43T">T</a>] = <a class="local col5 ref" href="#45UB" title='UB' data-ref="45UB">UB</a>;</td></tr>
<tr><th id="328">328</th><td>    }</td></tr>
<tr><th id="329">329</th><td>  }</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setRegScore' data-type='void (anonymous namespace)::WaitcntBrackets::setRegScore(int GprNo, (anonymous namespace)::InstCounterType T, uint32_t Val)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj">setRegScore</dfn>(<em>int</em> <dfn class="local col6 decl" id="46GprNo" title='GprNo' data-type='int' data-ref="46GprNo">GprNo</dfn>, <a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col7 decl" id="47T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="47T">T</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="48Val" title='Val' data-type='uint32_t' data-ref="48Val">Val</dfn>) {</td></tr>
<tr><th id="332">332</th><td>    <b>if</b> (<a class="local col6 ref" href="#46GprNo" title='GprNo' data-ref="46GprNo">GprNo</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>) {</td></tr>
<tr><th id="333">333</th><td>      <b>if</b> (<a class="local col6 ref" href="#46GprNo" title='GprNo' data-ref="46GprNo">GprNo</a> &gt; <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::VgprUB" title='(anonymous namespace)::WaitcntBrackets::VgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprUB">VgprUB</a>) {</td></tr>
<tr><th id="334">334</th><td>        <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::VgprUB" title='(anonymous namespace)::WaitcntBrackets::VgprUB' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprUB">VgprUB</a> = <a class="local col6 ref" href="#46GprNo" title='GprNo' data-ref="46GprNo">GprNo</a>;</td></tr>
<tr><th id="335">335</th><td>      }</td></tr>
<tr><th id="336">336</th><td>      <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::VgprScores" title='(anonymous namespace)::WaitcntBrackets::VgprScores' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprScores">VgprScores</a>[<a class="local col7 ref" href="#47T" title='T' data-ref="47T">T</a>][<a class="local col6 ref" href="#46GprNo" title='GprNo' data-ref="46GprNo">GprNo</a>] = <a class="local col8 ref" href="#48Val" title='Val' data-ref="48Val">Val</a>;</td></tr>
<tr><th id="337">337</th><td>    } <b>else</b> {</td></tr>
<tr><th id="338">338</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (T == LGKM_CNT) ? void (0) : __assert_fail (&quot;T == LGKM_CNT&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 338, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#47T" title='T' data-ref="47T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>);</td></tr>
<tr><th id="339">339</th><td>      <b>if</b> (<a class="local col6 ref" href="#46GprNo" title='GprNo' data-ref="46GprNo">GprNo</a> - <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS">NUM_ALL_VGPRS</a> &gt; <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::SgprUB" title='(anonymous namespace)::WaitcntBrackets::SgprUB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprUB">SgprUB</a>) {</td></tr>
<tr><th id="340">340</th><td>        <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::SgprUB" title='(anonymous namespace)::WaitcntBrackets::SgprUB' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprUB">SgprUB</a> = <a class="local col6 ref" href="#46GprNo" title='GprNo' data-ref="46GprNo">GprNo</a> - <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>;</td></tr>
<tr><th id="341">341</th><td>      }</td></tr>
<tr><th id="342">342</th><td>      <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::SgprScores" title='(anonymous namespace)::WaitcntBrackets::SgprScores' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprScores">SgprScores</a>[<a class="local col6 ref" href="#46GprNo" title='GprNo' data-ref="46GprNo">GprNo</a> - <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>] = <a class="local col8 ref" href="#48Val" title='Val' data-ref="48Val">Val</a>;</td></tr>
<tr><th id="343">343</th><td>    }</td></tr>
<tr><th id="344">344</th><td>  }</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-type='void (anonymous namespace)::WaitcntBrackets::setExpScore(const llvm::MachineInstr * MI, const llvm::SIInstrInfo * TII, const llvm::SIRegisterInfo * TRI, const llvm::MachineRegisterInfo * MRI, unsigned int OpNo, uint32_t Val)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="49MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="49MI">MI</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col0 decl" id="50TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="50TII">TII</dfn>,</td></tr>
<tr><th id="347">347</th><td>                   <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col1 decl" id="51TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="51TRI">TRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="52MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="52MRI">MRI</dfn>,</td></tr>
<tr><th id="348">348</th><td>                   <em>unsigned</em> <dfn class="local col3 decl" id="53OpNo" title='OpNo' data-type='unsigned int' data-ref="53OpNo">OpNo</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="54Val" title='Val' data-type='uint32_t' data-ref="54Val">Val</dfn>);</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::WaitcntBrackets::ST" title='(anonymous namespace)::WaitcntBrackets::ST' data-type='const llvm::GCNSubtarget *' data-ref="(anonymousnamespace)::WaitcntBrackets::ST">ST</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="351">351</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-type='uint32_t [4]' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs">ScoreLBs</dfn>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>] = {<var>0</var>};</td></tr>
<tr><th id="352">352</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-type='uint32_t [4]' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</dfn>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>] = {<var>0</var>};</td></tr>
<tr><th id="353">353</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-type='uint32_t' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents">PendingEvents</dfn> = <var>0</var>;</td></tr>
<tr><th id="354">354</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents" title='(anonymous namespace)::WaitcntBrackets::MixedPendingEvents' data-type='bool [4]' data-ref="(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents">MixedPendingEvents</dfn>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>] = {<b>false</b>};</td></tr>
<tr><th id="355">355</th><td>  <i  data-doc="(anonymousnamespace)::WaitcntBrackets::LastFlat">// Remember the last flat memory operation.</i></td></tr>
<tr><th id="356">356</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-type='uint32_t [4]' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat">LastFlat</dfn>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>] = {<var>0</var>};</td></tr>
<tr><th id="357">357</th><td>  <i  data-doc="(anonymousnamespace)::WaitcntBrackets::VgprUB">// wait_cnt scores for every vgpr.</i></td></tr>
<tr><th id="358">358</th><td><i  data-doc="(anonymousnamespace)::WaitcntBrackets::VgprUB">  // Keep track of the VgprUB and SgprUB to make merge at join efficient.</i></td></tr>
<tr><th id="359">359</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::WaitcntBrackets::VgprUB" title='(anonymous namespace)::WaitcntBrackets::VgprUB' data-type='int32_t' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprUB">VgprUB</dfn> = <var>0</var>;</td></tr>
<tr><th id="360">360</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::WaitcntBrackets::SgprUB" title='(anonymous namespace)::WaitcntBrackets::SgprUB' data-type='int32_t' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprUB">SgprUB</dfn> = <var>0</var>;</td></tr>
<tr><th id="361">361</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::WaitcntBrackets::VgprScores" title='(anonymous namespace)::WaitcntBrackets::VgprScores' data-type='uint32_t [4][257]' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprScores">VgprScores</dfn>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>][<a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_ALL_VGPRS' data-ref="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>];</td></tr>
<tr><th id="362">362</th><td>  <i  data-doc="(anonymousnamespace)::WaitcntBrackets::SgprScores">// Wait cnt scores for every sgpr, only lgkmcnt is relevant.</i></td></tr>
<tr><th id="363">363</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="(anonymousnamespace)::WaitcntBrackets::SgprScores" title='(anonymous namespace)::WaitcntBrackets::SgprScores' data-type='uint32_t [256]' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprScores">SgprScores</dfn>[<a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_SGPRS" title='(anonymous namespace)::RegisterMapping::SQ_MAX_PGM_SGPRS' data-ref="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_SGPRS">SQ_MAX_PGM_SGPRS</a>] = {<var>0</var>};</td></tr>
<tr><th id="364">364</th><td>};</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts">SIInsertWaitcnts</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="367">367</th><td><b>private</b>:</td></tr>
<tr><th id="368">368</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-type='const llvm::GCNSubtarget *' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST">ST</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="369">369</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="370">370</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="371">371</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="372">372</th><td>  <span class="namespace">AMDGPU::</span><a class="type" href="../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> <dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-type='AMDGPU::IsaVersion' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV">IV</dfn>;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" title='(anonymous namespace)::SIInsertWaitcnts::TrackedWaitcntSet' data-type='DenseSet&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet">TrackedWaitcntSet</dfn>;</td></tr>
<tr><th id="375">375</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::VCCZBugHandledSet" title='(anonymous namespace)::SIInsertWaitcnts::VCCZBugHandledSet' data-type='DenseSet&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::SIInsertWaitcnts::VCCZBugHandledSet">VCCZBugHandledSet</dfn>;</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo">BlockInfo</dfn> {</td></tr>
<tr><th id="378">378</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::MBB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB">MBB</dfn>;</td></tr>
<tr><th id="379">379</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-type='std::unique_ptr&lt;WaitcntBrackets&gt;' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming">Incoming</dfn>;</td></tr>
<tr><th id="380">380</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Dirty' data-type='bool' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty">Dirty</dfn> = <b>true</b>;</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>    <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116SIInsertWaitcnts9BlockInfoC1EPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::BlockInfo' data-type='void (anonymous namespace)::SIInsertWaitcnts::BlockInfo::BlockInfo(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts9BlockInfoC1EPN4llvm17MachineBasicBlockE">BlockInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="55MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="55MBB">MBB</dfn>) : <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::MBB' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB">MBB</a>(<a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB">MBB</a>) {}</td></tr>
<tr><th id="383">383</th><td>  };</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo">BlockInfo</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfos' data-type='std::vector&lt;BlockInfo&gt;' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos">BlockInfos</dfn>; <i  data-doc="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos">// by reverse post-order traversal index</i></td></tr>
<tr><th id="386">386</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::RpotIdxMap" title='(anonymous namespace)::SIInsertWaitcnts::RpotIdxMap' data-type='DenseMap&lt;llvm::MachineBasicBlock *, unsigned int&gt;' data-ref="(anonymousnamespace)::SIInsertWaitcnts::RpotIdxMap">RpotIdxMap</dfn>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <i  data-doc="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts">// ForceEmitZeroWaitcnts: force all waitcnts insts to be s_waitcnt 0</i></td></tr>
<tr><th id="389">389</th><td><i  data-doc="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts">  // because of amdgpu-waitcnt-forcezero flag</i></td></tr>
<tr><th id="390">390</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts' data-type='bool' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts">ForceEmitZeroWaitcnts</dfn>;</td></tr>
<tr><th id="391">391</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-type='bool [4]' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt">ForceEmitWaitcnt</dfn>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::NUM_INST_CNTS" title='(anonymous namespace)::InstCounterType::NUM_INST_CNTS' data-ref="(anonymousnamespace)::InstCounterType::NUM_INST_CNTS">NUM_INST_CNTS</a>];</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><b>public</b>:</td></tr>
<tr><th id="394">394</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIInsertWaitcnts::ID" title='(anonymous namespace)::SIInsertWaitcnts::ID' data-type='char' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ID">ID</dfn>;</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116SIInsertWaitcntsC1Ev" title='(anonymous namespace)::SIInsertWaitcnts::SIInsertWaitcnts' data-type='void (anonymous namespace)::SIInsertWaitcnts::SIInsertWaitcnts()' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcntsC1Ev">SIInsertWaitcnts</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ID" title='(anonymous namespace)::SIInsertWaitcnts::ID' data-use='a' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ID">ID</a>) {</td></tr>
<tr><th id="397">397</th><td>    (<em>void</em>)<a class="ref" href="#64" title='ForceExpCounter' data-ref="ForceExpCounter">ForceExpCounter</a>;</td></tr>
<tr><th id="398">398</th><td>    (<em>void</em>)<a class="ref" href="#66" title='ForceLgkmCounter' data-ref="ForceLgkmCounter">ForceLgkmCounter</a>;</td></tr>
<tr><th id="399">399</th><td>    (<em>void</em>)<a class="ref" href="#68" title='ForceVMCounter' data-ref="ForceVMCounter">ForceVMCounter</a>;</td></tr>
<tr><th id="400">400</th><td>  }</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIInsertWaitcnts::runOnMachineFunction' data-type='bool (anonymous namespace)::SIInsertWaitcnts::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="56MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="56MF">MF</dfn>) override;</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116SIInsertWaitcnts11getPassNameEv" title='(anonymous namespace)::SIInsertWaitcnts::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIInsertWaitcnts::getPassName() const' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="405">405</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI insert wait instructions"</q>;</td></tr>
<tr><th id="406">406</th><td>  }</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116SIInsertWaitcnts16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIInsertWaitcnts::getAnalysisUsage' data-type='void (anonymous namespace)::SIInsertWaitcnts::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col7 decl" id="57AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="57AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="409">409</th><td>    <a class="local col7 ref" href="#57AU" title='AU' data-ref="57AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="410">410</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col7 ref" href="#57AU" title='AU' data-ref="57AU">AU</a></span>);</td></tr>
<tr><th id="411">411</th><td>  }</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116SIInsertWaitcnts18isForceEmitWaitcntEv" title='(anonymous namespace)::SIInsertWaitcnts::isForceEmitWaitcnt' data-type='bool (anonymous namespace)::SIInsertWaitcnts::isForceEmitWaitcnt() const' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts18isForceEmitWaitcntEv">isForceEmitWaitcnt</dfn>() <em>const</em> {</td></tr>
<tr><th id="414">414</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="58T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="58T">T</dfn> : <a class="tu ref" href="#_ZN12_GLOBAL__N_118inst_counter_typesEv" title='(anonymous namespace)::inst_counter_types' data-use='c' data-ref="_ZN12_GLOBAL__N_118inst_counter_typesEv">inst_counter_types</a>())</td></tr>
<tr><th id="415">415</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="local col8 ref" href="#58T" title='T' data-ref="58T">T</a>])</td></tr>
<tr><th id="416">416</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="417">417</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="418">418</th><td>  }</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116SIInsertWaitcnts19setForceEmitWaitcntEv" title='(anonymous namespace)::SIInsertWaitcnts::setForceEmitWaitcnt' data-type='void (anonymous namespace)::SIInsertWaitcnts::setForceEmitWaitcnt()' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts19setForceEmitWaitcntEv">setForceEmitWaitcnt</dfn>() {</td></tr>
<tr><th id="421">421</th><td><i>// For non-debug builds, ForceEmitWaitcnt has been initialized to false;</i></td></tr>
<tr><th id="422">422</th><td><i>// For debug builds, get the debug counter info and adjust if need be</i></td></tr>
<tr><th id="423">423</th><td><u>#<span data-ppcond="423">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="424">424</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/Support/DebugCounter.h.html#llvm::DebugCounter" title='llvm::DebugCounter' data-ref="llvm::DebugCounter">DebugCounter</a>::<a class="ref" href="../../../include/llvm/Support/DebugCounter.h.html#_ZN4llvm12DebugCounter12isCounterSetEj" title='llvm::DebugCounter::isCounterSet' data-ref="_ZN4llvm12DebugCounter12isCounterSetEj">isCounterSet</a>(<a class="ref" href="#64" title='ForceExpCounter' data-ref="ForceExpCounter">ForceExpCounter</a>) &amp;&amp;</td></tr>
<tr><th id="425">425</th><td>        <a class="type" href="../../../include/llvm/Support/DebugCounter.h.html#llvm::DebugCounter" title='llvm::DebugCounter' data-ref="llvm::DebugCounter">DebugCounter</a>::<a class="ref" href="../../../include/llvm/Support/DebugCounter.h.html#_ZN4llvm12DebugCounter13shouldExecuteEj" title='llvm::DebugCounter::shouldExecute' data-ref="_ZN4llvm12DebugCounter13shouldExecuteEj">shouldExecute</a>(<a class="ref" href="#64" title='ForceExpCounter' data-ref="ForceExpCounter">ForceExpCounter</a>)) {</td></tr>
<tr><th id="426">426</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='w' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>] = <b>true</b>;</td></tr>
<tr><th id="427">427</th><td>    } <b>else</b> {</td></tr>
<tr><th id="428">428</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='w' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>] = <b>false</b>;</td></tr>
<tr><th id="429">429</th><td>    }</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/Support/DebugCounter.h.html#llvm::DebugCounter" title='llvm::DebugCounter' data-ref="llvm::DebugCounter">DebugCounter</a>::<a class="ref" href="../../../include/llvm/Support/DebugCounter.h.html#_ZN4llvm12DebugCounter12isCounterSetEj" title='llvm::DebugCounter::isCounterSet' data-ref="_ZN4llvm12DebugCounter12isCounterSetEj">isCounterSet</a>(<a class="ref" href="#66" title='ForceLgkmCounter' data-ref="ForceLgkmCounter">ForceLgkmCounter</a>) &amp;&amp;</td></tr>
<tr><th id="432">432</th><td>         <a class="type" href="../../../include/llvm/Support/DebugCounter.h.html#llvm::DebugCounter" title='llvm::DebugCounter' data-ref="llvm::DebugCounter">DebugCounter</a>::<a class="ref" href="../../../include/llvm/Support/DebugCounter.h.html#_ZN4llvm12DebugCounter13shouldExecuteEj" title='llvm::DebugCounter::shouldExecute' data-ref="_ZN4llvm12DebugCounter13shouldExecuteEj">shouldExecute</a>(<a class="ref" href="#66" title='ForceLgkmCounter' data-ref="ForceLgkmCounter">ForceLgkmCounter</a>)) {</td></tr>
<tr><th id="433">433</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='w' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>] = <b>true</b>;</td></tr>
<tr><th id="434">434</th><td>    } <b>else</b> {</td></tr>
<tr><th id="435">435</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='w' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>] = <b>false</b>;</td></tr>
<tr><th id="436">436</th><td>    }</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/Support/DebugCounter.h.html#llvm::DebugCounter" title='llvm::DebugCounter' data-ref="llvm::DebugCounter">DebugCounter</a>::<a class="ref" href="../../../include/llvm/Support/DebugCounter.h.html#_ZN4llvm12DebugCounter12isCounterSetEj" title='llvm::DebugCounter::isCounterSet' data-ref="_ZN4llvm12DebugCounter12isCounterSetEj">isCounterSet</a>(<a class="ref" href="#68" title='ForceVMCounter' data-ref="ForceVMCounter">ForceVMCounter</a>) &amp;&amp;</td></tr>
<tr><th id="439">439</th><td>        <a class="type" href="../../../include/llvm/Support/DebugCounter.h.html#llvm::DebugCounter" title='llvm::DebugCounter' data-ref="llvm::DebugCounter">DebugCounter</a>::<a class="ref" href="../../../include/llvm/Support/DebugCounter.h.html#_ZN4llvm12DebugCounter13shouldExecuteEj" title='llvm::DebugCounter::shouldExecute' data-ref="_ZN4llvm12DebugCounter13shouldExecuteEj">shouldExecute</a>(<a class="ref" href="#68" title='ForceVMCounter' data-ref="ForceVMCounter">ForceVMCounter</a>)) {</td></tr>
<tr><th id="440">440</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='w' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>] = <b>true</b>;</td></tr>
<tr><th id="441">441</th><td>    } <b>else</b> {</td></tr>
<tr><th id="442">442</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='w' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>] = <b>false</b>;</td></tr>
<tr><th id="443">443</th><td>    }</td></tr>
<tr><th id="444">444</th><td><u>#<span data-ppcond="423">endif</span> // NDEBUG</u></td></tr>
<tr><th id="445">445</th><td>  }</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertWaitcnts::mayAccessLDSThroughFlat' data-type='bool (anonymous namespace)::SIInsertWaitcnts::mayAccessLDSThroughFlat(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE">mayAccessLDSThroughFlat</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="59MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="59MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="448">448</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_" title='(anonymous namespace)::SIInsertWaitcnts::generateWaitcntInstBefore' data-type='bool (anonymous namespace)::SIInsertWaitcnts::generateWaitcntInstBefore(llvm::MachineInstr &amp; MI, (anonymous namespace)::WaitcntBrackets &amp; ScoreBrackets, llvm::MachineInstr * OldWaitcntInstr)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">generateWaitcntInstBefore</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="60MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="60MI">MI</dfn>,</td></tr>
<tr><th id="449">449</th><td>                                 <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a> &amp;<dfn class="local col1 decl" id="61ScoreBrackets" title='ScoreBrackets' data-type='(anonymous namespace)::WaitcntBrackets &amp;' data-ref="61ScoreBrackets">ScoreBrackets</dfn>,</td></tr>
<tr><th id="450">450</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="62OldWaitcntInstr" title='OldWaitcntInstr' data-type='llvm::MachineInstr *' data-ref="62OldWaitcntInstr">OldWaitcntInstr</dfn>);</td></tr>
<tr><th id="451">451</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE" title='(anonymous namespace)::SIInsertWaitcnts::updateEventWaitcntAfter' data-type='void (anonymous namespace)::SIInsertWaitcnts::updateEventWaitcntAfter(llvm::MachineInstr &amp; Inst, (anonymous namespace)::WaitcntBrackets * ScoreBrackets)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE">updateEventWaitcntAfter</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="63Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="63Inst">Inst</dfn>,</td></tr>
<tr><th id="452">452</th><td>                               <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a> *<dfn class="local col4 decl" id="64ScoreBrackets" title='ScoreBrackets' data-type='(anonymous namespace)::WaitcntBrackets *' data-ref="64ScoreBrackets">ScoreBrackets</dfn>);</td></tr>
<tr><th id="453">453</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE" title='(anonymous namespace)::SIInsertWaitcnts::insertWaitcntInBlock' data-type='bool (anonymous namespace)::SIInsertWaitcnts::insertWaitcntInBlock(llvm::MachineFunction &amp; MF, llvm::MachineBasicBlock &amp; Block, (anonymous namespace)::WaitcntBrackets &amp; ScoreBrackets)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE">insertWaitcntInBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="65MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="65MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="66Block" title='Block' data-type='llvm::MachineBasicBlock &amp;' data-ref="66Block">Block</dfn>,</td></tr>
<tr><th id="454">454</th><td>                            <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a> &amp;<dfn class="local col7 decl" id="67ScoreBrackets" title='ScoreBrackets' data-type='(anonymous namespace)::WaitcntBrackets &amp;' data-ref="67ScoreBrackets">ScoreBrackets</dfn>);</td></tr>
<tr><th id="455">455</th><td>};</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval">RegInterval</a> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEjb" title='(anonymous namespace)::WaitcntBrackets::getRegInterval' data-type='RegInterval (anonymous namespace)::WaitcntBrackets::getRegInterval(const llvm::MachineInstr * MI, const llvm::SIInstrInfo * TII, const llvm::MachineRegisterInfo * MRI, const llvm::SIRegisterInfo * TRI, unsigned int OpNo, bool Def) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEjb">getRegInterval</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="68MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="68MI">MI</dfn>,</td></tr>
<tr><th id="460">460</th><td>                                            <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col9 decl" id="69TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="69TII">TII</dfn>,</td></tr>
<tr><th id="461">461</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col0 decl" id="70MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="70MRI">MRI</dfn>,</td></tr>
<tr><th id="462">462</th><td>                                            <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col1 decl" id="71TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="71TRI">TRI</dfn>,</td></tr>
<tr><th id="463">463</th><td>                                            <em>unsigned</em> <dfn class="local col2 decl" id="72OpNo" title='OpNo' data-type='unsigned int' data-ref="72OpNo">OpNo</dfn>, <em>bool</em> <dfn class="local col3 decl" id="73Def" title='Def' data-type='bool' data-ref="73Def">Def</dfn>) <em>const</em> {</td></tr>
<tr><th id="464">464</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="74Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="74Op">Op</dfn> = <a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#72OpNo" title='OpNo' data-ref="72OpNo">OpNo</a>);</td></tr>
<tr><th id="465">465</th><td>  <b>if</b> (!Op.isReg() || !TRI-&gt;<span class='error' title="no member named &apos;isInAllocatableClass&apos; in &apos;llvm::SIRegisterInfo&apos;">isInAllocatableClass</span>(Op.getReg()) ||</td></tr>
<tr><th id="466">466</th><td>      (Def &amp;&amp; !Op.isDef()))</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a>-<var>1</var>, -<var>1</var>};</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <i>// A use via a PW operand does not need a waitcnt.</i></td></tr>
<tr><th id="470">470</th><td><i>  // A partial write is not a WAW.</i></td></tr>
<tr><th id="471">471</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Op.getSubReg() || !Op.isUndef()) ? void (0) : __assert_fail (&quot;!Op.getSubReg() || !Op.isUndef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 471, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#74Op" title='Op' data-ref="74Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() || !<a class="local col4 ref" href="#74Op" title='Op' data-ref="74Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval">RegInterval</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1Ev" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1Ev"></a><dfn class="local col5 decl" id="75Result" title='Result' data-type='RegInterval' data-ref="75Result">Result</dfn>;</td></tr>
<tr><th id="474">474</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="76MRIA" title='MRIA' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="76MRIA">MRIA</dfn> = *<a class="local col0 ref" href="#70MRI" title='MRI' data-ref="70MRI">MRI</a>;</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="77Reg" title='Reg' data-type='unsigned int' data-ref="77Reg">Reg</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getEncodingValue&apos; in &apos;llvm::SIRegisterInfo&apos;">getEncodingValue</span>(Op.getReg());</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <b>if</b> (<a class="local col1 ref" href="#71TRI" title='TRI' data-ref="71TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(<a class="local col6 ref" href="#76MRIA" title='MRIA' data-ref="76MRIA">MRIA</a>, <a class="local col4 ref" href="#74Op" title='Op' data-ref="74Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="479">479</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg &gt;= RegisterEncoding.VGPR0 &amp;&amp; Reg &lt;= RegisterEncoding.VGPRL) ? void (0) : __assert_fail (&quot;Reg &gt;= RegisterEncoding.VGPR0 &amp;&amp; Reg &lt;= RegisterEncoding.VGPRL&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 479, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#77Reg" title='Reg' data-ref="77Reg">Reg</a> &gt;= <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding">RegisterEncoding</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::VGPR0" title='(anonymous namespace)::(anonymous struct)::VGPR0' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::VGPR0">VGPR0</a> &amp;&amp; <a class="local col7 ref" href="#77Reg" title='Reg' data-ref="77Reg">Reg</a> &lt;= <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding">RegisterEncoding</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::VGPRL" title='(anonymous namespace)::(anonymous struct)::VGPRL' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::VGPRL">VGPRL</a>);</td></tr>
<tr><th id="480">480</th><td>    <a class="local col5 ref" href="#75Result" title='Result' data-ref="75Result">Result</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first">first</a> = <a class="local col7 ref" href="#77Reg" title='Reg' data-ref="77Reg">Reg</a> - <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding">RegisterEncoding</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::VGPR0" title='(anonymous namespace)::(anonymous struct)::VGPR0' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::VGPR0">VGPR0</a>;</td></tr>
<tr><th id="481">481</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Result.first &gt;= 0 &amp;&amp; Result.first &lt; SQ_MAX_PGM_VGPRS) ? void (0) : __assert_fail (&quot;Result.first &gt;= 0 &amp;&amp; Result.first &lt; SQ_MAX_PGM_VGPRS&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 481, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#75Result" title='Result' data-ref="75Result">Result</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first">first</a> &gt;= <var>0</var> &amp;&amp; <a class="local col5 ref" href="#75Result" title='Result' data-ref="75Result">Result</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first">first</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS" title='(anonymous namespace)::RegisterMapping::SQ_MAX_PGM_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS">SQ_MAX_PGM_VGPRS</a>);</td></tr>
<tr><th id="482">482</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#71TRI" title='TRI' data-ref="71TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj">isSGPRReg</a>(<a class="local col6 ref" href="#76MRIA" title='MRIA' data-ref="76MRIA">MRIA</a>, <a class="local col4 ref" href="#74Op" title='Op' data-ref="74Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="483">483</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg &gt;= RegisterEncoding.SGPR0 &amp;&amp; Reg &lt; SQ_MAX_PGM_SGPRS) ? void (0) : __assert_fail (&quot;Reg &gt;= RegisterEncoding.SGPR0 &amp;&amp; Reg &lt; SQ_MAX_PGM_SGPRS&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 483, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#77Reg" title='Reg' data-ref="77Reg">Reg</a> &gt;= <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding">RegisterEncoding</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::SGPR0" title='(anonymous namespace)::(anonymous struct)::SGPR0' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::SGPR0">SGPR0</a> &amp;&amp; <a class="local col7 ref" href="#77Reg" title='Reg' data-ref="77Reg">Reg</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_SGPRS" title='(anonymous namespace)::RegisterMapping::SQ_MAX_PGM_SGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_SGPRS">SQ_MAX_PGM_SGPRS</a>);</td></tr>
<tr><th id="484">484</th><td>    <a class="local col5 ref" href="#75Result" title='Result' data-ref="75Result">Result</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first">first</a> = <a class="local col7 ref" href="#77Reg" title='Reg' data-ref="77Reg">Reg</a> - <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding">RegisterEncoding</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::SGPR0" title='(anonymous namespace)::(anonymous struct)::SGPR0' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::SGPR0">SGPR0</a> + <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>;</td></tr>
<tr><th id="485">485</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Result.first &gt;= NUM_ALL_VGPRS &amp;&amp; Result.first &lt; SQ_MAX_PGM_SGPRS + NUM_ALL_VGPRS) ? void (0) : __assert_fail (&quot;Result.first &gt;= NUM_ALL_VGPRS &amp;&amp; Result.first &lt; SQ_MAX_PGM_SGPRS + NUM_ALL_VGPRS&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 486, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#75Result" title='Result' data-ref="75Result">Result</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first">first</a> &gt;= <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS">NUM_ALL_VGPRS</a> &amp;&amp;</td></tr>
<tr><th id="486">486</th><td>           <a class="local col5 ref" href="#75Result" title='Result' data-ref="75Result">Result</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first">first</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_SGPRS" title='(anonymous namespace)::RegisterMapping::SQ_MAX_PGM_SGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_SGPRS">SQ_MAX_PGM_SGPRS</a> + <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>);</td></tr>
<tr><th id="487">487</th><td>  }</td></tr>
<tr><th id="488">488</th><td>  <i>// TODO: Handle TTMP</i></td></tr>
<tr><th id="489">489</th><td><i>  // else if (TRI-&gt;isTTMP(MRIA, Reg.getReg())) ...</i></td></tr>
<tr><th id="490">490</th><td>  <b>else</b></td></tr>
<tr><th id="491">491</th><td>    <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a>-<var>1</var>, -<var>1</var>};</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="78MIA" title='MIA' data-type='const llvm::MachineInstr &amp;' data-ref="78MIA">MIA</dfn> = *<a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>;</td></tr>
<tr><th id="494">494</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="79RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="79RC">RC</dfn> = <a class="local col9 ref" href="#69TII" title='TII' data-ref="69TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col8 ref" href="#78MIA" title='MIA' data-ref="78MIA">MIA</a>, <a class="local col2 ref" href="#72OpNo" title='OpNo' data-ref="72OpNo">OpNo</a>);</td></tr>
<tr><th id="495">495</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="80Size" title='Size' data-type='unsigned int' data-ref="80Size">Size</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(*RC);</td></tr>
<tr><th id="496">496</th><td>  <a class="local col5 ref" href="#75Result" title='Result' data-ref="75Result">Result</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second">second</a> = <a class="local col5 ref" href="#75Result" title='Result' data-ref="75Result">Result</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first">first</a> + (<a class="local col0 ref" href="#80Size" title='Size' data-ref="80Size">Size</a> / <var>32</var>);</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <b>return</b> <a class="local col5 ref" href="#75Result" title='Result' data-ref="75Result">Result</a>;</td></tr>
<tr><th id="499">499</th><td>}</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-type='void (anonymous namespace)::WaitcntBrackets::setExpScore(const llvm::MachineInstr * MI, const llvm::SIInstrInfo * TII, const llvm::SIRegisterInfo * TRI, const llvm::MachineRegisterInfo * MRI, unsigned int OpNo, uint32_t Val)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="81MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="81MI">MI</dfn>,</td></tr>
<tr><th id="502">502</th><td>                                  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="82TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="82TII">TII</dfn>,</td></tr>
<tr><th id="503">503</th><td>                                  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col3 decl" id="83TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="83TRI">TRI</dfn>,</td></tr>
<tr><th id="504">504</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="84MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="84MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="85OpNo" title='OpNo' data-type='unsigned int' data-ref="85OpNo">OpNo</dfn>,</td></tr>
<tr><th id="505">505</th><td>                                  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="86Val" title='Val' data-type='uint32_t' data-ref="86Val">Val</dfn>) {</td></tr>
<tr><th id="506">506</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval">RegInterval</a> <dfn class="local col7 decl" id="87Interval" title='Interval' data-type='RegInterval' data-ref="87Interval">Interval</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEjb" title='(anonymous namespace)::WaitcntBrackets::getRegInterval' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEjb">getRegInterval</a>(<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>, <a class="local col2 ref" href="#82TII" title='TII' data-ref="82TII">TII</a>, <a class="local col4 ref" href="#84MRI" title='MRI' data-ref="84MRI">MRI</a>, <a class="local col3 ref" href="#83TRI" title='TRI' data-ref="83TRI">TRI</a>, <a class="local col5 ref" href="#85OpNo" title='OpNo' data-ref="85OpNo">OpNo</a>, <b>false</b>);</td></tr>
<tr><th id="507">507</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-insert-waitcnts&quot;)) { { const MachineOperand &amp;Opnd = MI-&gt;getOperand(OpNo); (static_cast &lt;bool&gt; (TRI-&gt;isVGPR(*MRI, Opnd.getReg())) ? void (0) : __assert_fail (&quot;TRI-&gt;isVGPR(*MRI, Opnd.getReg())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 509, __extension__ __PRETTY_FUNCTION__)); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="508">508</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="88Opnd" title='Opnd' data-type='const llvm::MachineOperand &amp;' data-ref="88Opnd">Opnd</dfn> = <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#85OpNo" title='OpNo' data-ref="85OpNo">OpNo</a>);</td></tr>
<tr><th id="509">509</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI-&gt;isVGPR(*MRI, Opnd.getReg())) ? void (0) : __assert_fail (&quot;TRI-&gt;isVGPR(*MRI, Opnd.getReg())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 509, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#83TRI" title='TRI' data-ref="83TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(*<a class="local col4 ref" href="#84MRI" title='MRI' data-ref="84MRI">MRI</a>, <a class="local col8 ref" href="#507" title='Opnd' data-ref="88Opnd">Opnd</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="510">510</th><td>  });</td></tr>
<tr><th id="511">511</th><td>  <b>for</b> (<em>signed</em> <dfn class="local col9 decl" id="89RegNo" title='RegNo' data-type='int' data-ref="89RegNo">RegNo</dfn> = <a class="local col7 ref" href="#87Interval" title='Interval' data-ref="87Interval">Interval</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first">first</a>; <a class="local col9 ref" href="#89RegNo" title='RegNo' data-ref="89RegNo">RegNo</a> &lt; <a class="local col7 ref" href="#87Interval" title='Interval' data-ref="87Interval">Interval</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second">second</a>; ++<a class="local col9 ref" href="#89RegNo" title='RegNo' data-ref="89RegNo">RegNo</a>) {</td></tr>
<tr><th id="512">512</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj">setRegScore</a>(<a class="local col9 ref" href="#89RegNo" title='RegNo' data-ref="89RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>, <a class="local col6 ref" href="#86Val" title='Val' data-ref="86Val">Val</a>);</td></tr>
<tr><th id="513">513</th><td>  }</td></tr>
<tr><th id="514">514</th><td>}</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-type='void (anonymous namespace)::WaitcntBrackets::updateByEvent(const llvm::SIInstrInfo * TII, const llvm::SIRegisterInfo * TRI, const llvm::MachineRegisterInfo * MRI, (anonymous namespace)::WaitEventType E, llvm::MachineInstr &amp; Inst)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col0 decl" id="90TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="90TII">TII</dfn>,</td></tr>
<tr><th id="517">517</th><td>                                    <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col1 decl" id="91TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="91TRI">TRI</dfn>,</td></tr>
<tr><th id="518">518</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="92MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="92MRI">MRI</dfn>,</td></tr>
<tr><th id="519">519</th><td>                                    <a class="tu type" href="#(anonymousnamespace)::WaitEventType" title='(anonymous namespace)::WaitEventType' data-ref="(anonymousnamespace)::WaitEventType">WaitEventType</a> <dfn class="local col3 decl" id="93E" title='E' data-type='(anonymous namespace)::WaitEventType' data-ref="93E">E</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="94Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="94Inst">Inst</dfn>) {</td></tr>
<tr><th id="520">520</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="95MRIA" title='MRIA' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="95MRIA">MRIA</dfn> = *<a class="local col2 ref" href="#92MRI" title='MRI' data-ref="92MRI">MRI</a>;</td></tr>
<tr><th id="521">521</th><td>  <a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col6 decl" id="96T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="96T">T</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12eventCounterENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::eventCounter' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12eventCounterENS_13WaitEventTypeE">eventCounter</a>(<a class="local col3 ref" href="#93E" title='E' data-ref="93E">E</a>);</td></tr>
<tr><th id="522">522</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="97CurrScore" title='CurrScore' data-type='uint32_t' data-ref="97CurrScore">CurrScore</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</a>(<a class="local col6 ref" href="#96T" title='T' data-ref="96T">T</a>) + <var>1</var>;</td></tr>
<tr><th id="523">523</th><td>  <b>if</b> (<a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore">CurrScore</a> == <var>0</var>)</td></tr>
<tr><th id="524">524</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"InsertWaitcnt score wraparound"</q>);</td></tr>
<tr><th id="525">525</th><td>  <i>// PendingEvents and ScoreUB need to be update regardless if this event</i></td></tr>
<tr><th id="526">526</th><td><i>  // changes the score of a register or not.</i></td></tr>
<tr><th id="527">527</th><td><i>  // Examples including vm_cnt when buffer-store or lgkm_cnt when send-message.</i></td></tr>
<tr><th id="528">528</th><td>  <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="local col3 ref" href="#93E" title='E' data-ref="93E">E</a>)) {</td></tr>
<tr><th id="529">529</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents">PendingEvents</a> &amp; <a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="local col6 ref" href="#96T" title='T' data-ref="96T">T</a>])</td></tr>
<tr><th id="530">530</th><td>      <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents" title='(anonymous namespace)::WaitcntBrackets::MixedPendingEvents' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents">MixedPendingEvents</a>[<a class="local col6 ref" href="#96T" title='T' data-ref="96T">T</a>] = <b>true</b>;</td></tr>
<tr><th id="531">531</th><td>    <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents">PendingEvents</a> |= <var>1</var> &lt;&lt; <a class="local col3 ref" href="#93E" title='E' data-ref="93E">E</a>;</td></tr>
<tr><th id="532">532</th><td>  }</td></tr>
<tr><th id="533">533</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreUBENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setScoreUB' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreUBENS_15InstCounterTypeEj">setScoreUB</a>(<a class="local col6 ref" href="#96T" title='T' data-ref="96T">T</a>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  <b>if</b> (<a class="local col6 ref" href="#96T" title='T' data-ref="96T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>) {</td></tr>
<tr><th id="536">536</th><td>    <i>// Put score on the source vgprs. If this is a store, just use those</i></td></tr>
<tr><th id="537">537</th><td><i>    // specific register(s).</i></td></tr>
<tr><th id="538">538</th><td>    <b>if</b> (<a class="local col0 ref" href="#90TII" title='TII' data-ref="90TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>) &amp;&amp; (<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() || <a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())) {</td></tr>
<tr><th id="539">539</th><td>      <i>// All GDS operations must protect their address register (same as</i></td></tr>
<tr><th id="540">540</th><td><i>      // export.)</i></td></tr>
<tr><th id="541">541</th><td>      <b>if</b> (Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;DS_APPEND&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_APPEND</span> &amp;&amp;</td></tr>
<tr><th id="542">542</th><td>          Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;DS_CONSUME&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_CONSUME</span>) {</td></tr>
<tr><th id="543">543</th><td>        setExpScore(</td></tr>
<tr><th id="544">544</th><td>            &amp;Inst, TII, TRI, MRI,</td></tr>
<tr><th id="545">545</th><td>            AMDGPU::getNamedOperandIdx(Inst.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::addr),</td></tr>
<tr><th id="546">546</th><td>            CurrScore);</td></tr>
<tr><th id="547">547</th><td>      }</td></tr>
<tr><th id="548">548</th><td>      <b>if</b> (<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="549">549</th><td>        <b>if</b> (AMDGPU::getNamedOperandIdx(Inst.getOpcode(),</td></tr>
<tr><th id="550">550</th><td>                                       AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::data0) != -<var>1</var>) {</td></tr>
<tr><th id="551">551</th><td>          setExpScore(</td></tr>
<tr><th id="552">552</th><td>              &amp;Inst, TII, TRI, MRI,</td></tr>
<tr><th id="553">553</th><td>              AMDGPU::getNamedOperandIdx(Inst.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::data0),</td></tr>
<tr><th id="554">554</th><td>              CurrScore);</td></tr>
<tr><th id="555">555</th><td>        }</td></tr>
<tr><th id="556">556</th><td>        <b>if</b> (AMDGPU::getNamedOperandIdx(Inst.getOpcode(),</td></tr>
<tr><th id="557">557</th><td>                                       AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::data1) != -<var>1</var>) {</td></tr>
<tr><th id="558">558</th><td>          setExpScore(&amp;Inst, TII, TRI, MRI,</td></tr>
<tr><th id="559">559</th><td>                      AMDGPU::getNamedOperandIdx(Inst.getOpcode(),</td></tr>
<tr><th id="560">560</th><td>                                                 AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::data1),</td></tr>
<tr><th id="561">561</th><td>                      CurrScore);</td></tr>
<tr><th id="562">562</th><td>        }</td></tr>
<tr><th id="563">563</th><td>      } <b>else</b> <b>if</b> (AMDGPU::getAtomicNoRetOp(Inst.getOpcode()) != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="564">564</th><td>                 Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;DS_GWS_INIT&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_INIT</span> &amp;&amp;</td></tr>
<tr><th id="565">565</th><td>                 Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;DS_GWS_SEMA_V&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_SEMA_V</span> &amp;&amp;</td></tr>
<tr><th id="566">566</th><td>                 Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;DS_GWS_SEMA_BR&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_SEMA_BR</span> &amp;&amp;</td></tr>
<tr><th id="567">567</th><td>                 Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;DS_GWS_SEMA_P&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_SEMA_P</span> &amp;&amp;</td></tr>
<tr><th id="568">568</th><td>                 Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;DS_GWS_BARRIER&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_BARRIER</span> &amp;&amp;</td></tr>
<tr><th id="569">569</th><td>                 Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;DS_APPEND&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_APPEND</span> &amp;&amp;</td></tr>
<tr><th id="570">570</th><td>                 Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;DS_CONSUME&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_CONSUME</span> &amp;&amp;</td></tr>
<tr><th id="571">571</th><td>                 Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;DS_ORDERED_COUNT&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_ORDERED_COUNT</span>) {</td></tr>
<tr><th id="572">572</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="98I" title='I' data-type='unsigned int' data-ref="98I">I</dfn> = <var>0</var>, <dfn class="local col9 decl" id="99E" title='E' data-type='unsigned int' data-ref="99E">E</dfn> = <a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#98I" title='I' data-ref="98I">I</a> != <a class="local col9 ref" href="#99E" title='E' data-ref="99E">E</a>; ++<a class="local col8 ref" href="#98I" title='I' data-ref="98I">I</a>) {</td></tr>
<tr><th id="573">573</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="100Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="100Op">Op</dfn> = <a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#98I" title='I' data-ref="98I">I</a>);</td></tr>
<tr><th id="574">574</th><td>          <b>if</b> (<a class="local col0 ref" href="#100Op" title='Op' data-ref="100Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col0 ref" href="#100Op" title='Op' data-ref="100Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col1 ref" href="#91TRI" title='TRI' data-ref="91TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(<a class="local col5 ref" href="#95MRIA" title='MRIA' data-ref="95MRIA">MRIA</a>, <a class="local col0 ref" href="#100Op" title='Op' data-ref="100Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="575">575</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(&amp;<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>, <a class="local col0 ref" href="#90TII" title='TII' data-ref="90TII">TII</a>, <a class="local col1 ref" href="#91TRI" title='TRI' data-ref="91TRI">TRI</a>, <a class="local col2 ref" href="#92MRI" title='MRI' data-ref="92MRI">MRI</a>, <a class="local col8 ref" href="#98I" title='I' data-ref="98I">I</a>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="576">576</th><td>          }</td></tr>
<tr><th id="577">577</th><td>        }</td></tr>
<tr><th id="578">578</th><td>      }</td></tr>
<tr><th id="579">579</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#90TII" title='TII' data-ref="90TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>)) {</td></tr>
<tr><th id="580">580</th><td>      <b>if</b> (<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="581">581</th><td>        setExpScore(</td></tr>
<tr><th id="582">582</th><td>            &amp;Inst, TII, TRI, MRI,</td></tr>
<tr><th id="583">583</th><td>            AMDGPU::getNamedOperandIdx(Inst.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::data),</td></tr>
<tr><th id="584">584</th><td>            CurrScore);</td></tr>
<tr><th id="585">585</th><td>      } <b>else</b> <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" title='llvm::AMDGPU::getAtomicNoRetOp' data-ref="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt">getAtomicNoRetOp</a>(<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var>) {</td></tr>
<tr><th id="586">586</th><td>        setExpScore(</td></tr>
<tr><th id="587">587</th><td>            &amp;Inst, TII, TRI, MRI,</td></tr>
<tr><th id="588">588</th><td>            AMDGPU::getNamedOperandIdx(Inst.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::data),</td></tr>
<tr><th id="589">589</th><td>            CurrScore);</td></tr>
<tr><th id="590">590</th><td>      }</td></tr>
<tr><th id="591">591</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#90TII" title='TII' data-ref="90TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>)) {</td></tr>
<tr><th id="592">592</th><td>      <b>if</b> (<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="593">593</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(&amp;<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>, <a class="local col0 ref" href="#90TII" title='TII' data-ref="90TII">TII</a>, <a class="local col1 ref" href="#91TRI" title='TRI' data-ref="91TRI">TRI</a>, <a class="local col2 ref" href="#92MRI" title='MRI' data-ref="92MRI">MRI</a>, <var>0</var>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="594">594</th><td>      } <b>else</b> <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" title='llvm::AMDGPU::getAtomicNoRetOp' data-ref="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt">getAtomicNoRetOp</a>(<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var>) {</td></tr>
<tr><th id="595">595</th><td>        setExpScore(</td></tr>
<tr><th id="596">596</th><td>            &amp;Inst, TII, TRI, MRI,</td></tr>
<tr><th id="597">597</th><td>            AMDGPU::getNamedOperandIdx(Inst.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::data),</td></tr>
<tr><th id="598">598</th><td>            CurrScore);</td></tr>
<tr><th id="599">599</th><td>      }</td></tr>
<tr><th id="600">600</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#90TII" title='TII' data-ref="90TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>)) {</td></tr>
<tr><th id="601">601</th><td>      <b>if</b> (<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="602">602</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(&amp;<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>, <a class="local col0 ref" href="#90TII" title='TII' data-ref="90TII">TII</a>, <a class="local col1 ref" href="#91TRI" title='TRI' data-ref="91TRI">TRI</a>, <a class="local col2 ref" href="#92MRI" title='MRI' data-ref="92MRI">MRI</a>, <var>0</var>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="603">603</th><td>      }</td></tr>
<tr><th id="604">604</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#90TII" title='TII' data-ref="90TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>)) {</td></tr>
<tr><th id="605">605</th><td>      <b>if</b> (<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="606">606</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(&amp;<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>, <a class="local col0 ref" href="#90TII" title='TII' data-ref="90TII">TII</a>, <a class="local col1 ref" href="#91TRI" title='TRI' data-ref="91TRI">TRI</a>, <a class="local col2 ref" href="#92MRI" title='MRI' data-ref="92MRI">MRI</a>, <var>0</var>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="607">607</th><td>      } <b>else</b> <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" title='llvm::AMDGPU::getAtomicNoRetOp' data-ref="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt">getAtomicNoRetOp</a>(<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var>) {</td></tr>
<tr><th id="608">608</th><td>        setExpScore(</td></tr>
<tr><th id="609">609</th><td>            &amp;Inst, TII, TRI, MRI,</td></tr>
<tr><th id="610">610</th><td>            AMDGPU::getNamedOperandIdx(Inst.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::data),</td></tr>
<tr><th id="611">611</th><td>            CurrScore);</td></tr>
<tr><th id="612">612</th><td>      }</td></tr>
<tr><th id="613">613</th><td>    } <b>else</b> {</td></tr>
<tr><th id="614">614</th><td>      <b>if</b> (<a class="local col0 ref" href="#90TII" title='TII' data-ref="90TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isEXP' data-ref="_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE">isEXP</a>(<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>)) {</td></tr>
<tr><th id="615">615</th><td>        <i>// For export the destination registers are really temps that</i></td></tr>
<tr><th id="616">616</th><td><i>        // can be used as the actual source after export patching, so</i></td></tr>
<tr><th id="617">617</th><td><i>        // we need to treat them like sources and set the EXP_CNT</i></td></tr>
<tr><th id="618">618</th><td><i>        // score.</i></td></tr>
<tr><th id="619">619</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="101I" title='I' data-type='unsigned int' data-ref="101I">I</dfn> = <var>0</var>, <dfn class="local col2 decl" id="102E" title='E' data-type='unsigned int' data-ref="102E">E</dfn> = <a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a> != <a class="local col2 ref" href="#102E" title='E' data-ref="102E">E</a>; ++<a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>) {</td></tr>
<tr><th id="620">620</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="103DefMO" title='DefMO' data-type='llvm::MachineOperand &amp;' data-ref="103DefMO">DefMO</dfn> = <a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>);</td></tr>
<tr><th id="621">621</th><td>          <b>if</b> (<a class="local col3 ref" href="#103DefMO" title='DefMO' data-ref="103DefMO">DefMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#103DefMO" title='DefMO' data-ref="103DefMO">DefMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp;</td></tr>
<tr><th id="622">622</th><td>              <a class="local col1 ref" href="#91TRI" title='TRI' data-ref="91TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(<a class="local col5 ref" href="#95MRIA" title='MRIA' data-ref="95MRIA">MRIA</a>, <a class="local col3 ref" href="#103DefMO" title='DefMO' data-ref="103DefMO">DefMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="623">623</th><td>            setRegScore(TRI-&gt;<span class='error' title="no member named &apos;getEncodingValue&apos; in &apos;llvm::SIRegisterInfo&apos;">getEncodingValue</span>(DefMO.getReg()), EXP_CNT,</td></tr>
<tr><th id="624">624</th><td>                        CurrScore);</td></tr>
<tr><th id="625">625</th><td>          }</td></tr>
<tr><th id="626">626</th><td>        }</td></tr>
<tr><th id="627">627</th><td>      }</td></tr>
<tr><th id="628">628</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="104I" title='I' data-type='unsigned int' data-ref="104I">I</dfn> = <var>0</var>, <dfn class="local col5 decl" id="105E" title='E' data-type='unsigned int' data-ref="105E">E</dfn> = <a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#104I" title='I' data-ref="104I">I</a> != <a class="local col5 ref" href="#105E" title='E' data-ref="105E">E</a>; ++<a class="local col4 ref" href="#104I" title='I' data-ref="104I">I</a>) {</td></tr>
<tr><th id="629">629</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="106MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="106MO">MO</dfn> = <a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#104I" title='I' data-ref="104I">I</a>);</td></tr>
<tr><th id="630">630</th><td>        <b>if</b> (<a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col1 ref" href="#91TRI" title='TRI' data-ref="91TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(<a class="local col5 ref" href="#95MRIA" title='MRIA' data-ref="95MRIA">MRIA</a>, <a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="631">631</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj" title='(anonymous namespace)::WaitcntBrackets::setExpScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj">setExpScore</a>(&amp;<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>, <a class="local col0 ref" href="#90TII" title='TII' data-ref="90TII">TII</a>, <a class="local col1 ref" href="#91TRI" title='TRI' data-ref="91TRI">TRI</a>, <a class="local col2 ref" href="#92MRI" title='MRI' data-ref="92MRI">MRI</a>, <a class="local col4 ref" href="#104I" title='I' data-ref="104I">I</a>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="632">632</th><td>        }</td></tr>
<tr><th id="633">633</th><td>      }</td></tr>
<tr><th id="634">634</th><td>    }</td></tr>
<tr><th id="635">635</th><td><u>#<span data-ppcond="635">if</span> 0 // TODO: check if this is handled by MUBUF code above.</u></td></tr>
<tr><th id="636">636</th><td>  } <b>else</b> <b>if</b> (Inst.getOpcode() == AMDGPU::BUFFER_STORE_DWORD ||</td></tr>
<tr><th id="637">637</th><td>       Inst.getOpcode() == AMDGPU::BUFFER_STORE_DWORDX2 ||</td></tr>
<tr><th id="638">638</th><td>       Inst.getOpcode() == AMDGPU::BUFFER_STORE_DWORDX4) {</td></tr>
<tr><th id="639">639</th><td>    MachineOperand *MO = TII-&gt;getNamedOperand(Inst, AMDGPU::OpName::data);</td></tr>
<tr><th id="640">640</th><td>    <em>unsigned</em> OpNo;<i>//TODO: find the OpNo for this operand;</i></td></tr>
<tr><th id="641">641</th><td>    RegInterval Interval = getRegInterval(&amp;Inst, TII, MRI, TRI, OpNo, <b>false</b>);</td></tr>
<tr><th id="642">642</th><td>    <b>for</b> (<em>signed</em> RegNo = Interval.first; RegNo &lt; Interval.second;</td></tr>
<tr><th id="643">643</th><td>    ++RegNo) {</td></tr>
<tr><th id="644">644</th><td>      setRegScore(RegNo + NUM_ALL_VGPRS, t, CurrScore);</td></tr>
<tr><th id="645">645</th><td>    }</td></tr>
<tr><th id="646">646</th><td><u>#<span data-ppcond="635">endif</span></u></td></tr>
<tr><th id="647">647</th><td>  } <b>else</b> {</td></tr>
<tr><th id="648">648</th><td>    <i>// Match the score to the destination registers.</i></td></tr>
<tr><th id="649">649</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="107I" title='I' data-type='unsigned int' data-ref="107I">I</dfn> = <var>0</var>, <dfn class="local col8 decl" id="108E" title='E' data-type='unsigned int' data-ref="108E">E</dfn> = <a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a> != <a class="local col8 ref" href="#108E" title='E' data-ref="108E">E</a>; ++<a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a>) {</td></tr>
<tr><th id="650">650</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval">RegInterval</a> <dfn class="local col9 decl" id="109Interval" title='Interval' data-type='RegInterval' data-ref="109Interval">Interval</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEjb" title='(anonymous namespace)::WaitcntBrackets::getRegInterval' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEjb">getRegInterval</a>(&amp;<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>, <a class="local col0 ref" href="#90TII" title='TII' data-ref="90TII">TII</a>, <a class="local col2 ref" href="#92MRI" title='MRI' data-ref="92MRI">MRI</a>, <a class="local col1 ref" href="#91TRI" title='TRI' data-ref="91TRI">TRI</a>, <a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a>, <b>true</b>);</td></tr>
<tr><th id="651">651</th><td>      <b>if</b> (<a class="local col6 ref" href="#96T" title='T' data-ref="96T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a> &amp;&amp; <a class="local col9 ref" href="#109Interval" title='Interval' data-ref="109Interval">Interval</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first">first</a> &gt;= <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>)</td></tr>
<tr><th id="652">652</th><td>        <b>continue</b>;</td></tr>
<tr><th id="653">653</th><td>      <b>for</b> (<em>signed</em> <dfn class="local col0 decl" id="110RegNo" title='RegNo' data-type='int' data-ref="110RegNo">RegNo</dfn> = <a class="local col9 ref" href="#109Interval" title='Interval' data-ref="109Interval">Interval</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first">first</a>; <a class="local col0 ref" href="#110RegNo" title='RegNo' data-ref="110RegNo">RegNo</a> &lt; <a class="local col9 ref" href="#109Interval" title='Interval' data-ref="109Interval">Interval</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second">second</a>; ++<a class="local col0 ref" href="#110RegNo" title='RegNo' data-ref="110RegNo">RegNo</a>) {</td></tr>
<tr><th id="654">654</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj">setRegScore</a>(<a class="local col0 ref" href="#110RegNo" title='RegNo' data-ref="110RegNo">RegNo</a>, <a class="local col6 ref" href="#96T" title='T' data-ref="96T">T</a>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="655">655</th><td>      }</td></tr>
<tr><th id="656">656</th><td>    }</td></tr>
<tr><th id="657">657</th><td>    <b>if</b> (<a class="local col0 ref" href="#90TII" title='TII' data-ref="90TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>) &amp;&amp; <a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="658">658</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11setRegScoreEiNS_15InstCounterTypeEj">setRegScore</a>(<a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS" title='(anonymous namespace)::RegisterMapping::SQ_MAX_PGM_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS">SQ_MAX_PGM_VGPRS</a> + <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::EXTRA_VGPR_LDS" title='(anonymous namespace)::RegisterMapping::EXTRA_VGPR_LDS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::EXTRA_VGPR_LDS">EXTRA_VGPR_LDS</a>, <a class="local col6 ref" href="#96T" title='T' data-ref="96T">T</a>, <a class="local col7 ref" href="#97CurrScore" title='CurrScore' data-ref="97CurrScore">CurrScore</a>);</td></tr>
<tr><th id="659">659</th><td>    }</td></tr>
<tr><th id="660">660</th><td>  }</td></tr>
<tr><th id="661">661</th><td>}</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::WaitcntBrackets::print' data-type='void (anonymous namespace)::WaitcntBrackets::print(llvm::raw_ostream &amp; OS)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets5printERN4llvm11raw_ostreamE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="111OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="111OS">OS</dfn>) {</td></tr>
<tr><th id="664">664</th><td>  <a class="local col1 ref" href="#111OS" title='OS' data-ref="111OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="665">665</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="112T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="112T">T</dfn> : <a class="tu ref" href="#_ZN12_GLOBAL__N_118inst_counter_typesEv" title='(anonymous namespace)::inst_counter_types' data-use='c' data-ref="_ZN12_GLOBAL__N_118inst_counter_typesEv">inst_counter_types</a>()) {</td></tr>
<tr><th id="666">666</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="113LB" title='LB' data-type='uint32_t' data-ref="113LB">LB</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreLB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE">getScoreLB</a>(<a class="local col2 ref" href="#112T" title='T' data-ref="112T">T</a>);</td></tr>
<tr><th id="667">667</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="114UB" title='UB' data-type='uint32_t' data-ref="114UB">UB</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</a>(<a class="local col2 ref" href="#112T" title='T' data-ref="112T">T</a>);</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>    <b>switch</b> (<a class="local col2 ref" href="#112T" title='T' data-ref="112T">T</a>) {</td></tr>
<tr><th id="670">670</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>:</td></tr>
<tr><th id="671">671</th><td>      <a class="local col1 ref" href="#111OS" title='OS' data-ref="111OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    VM_CNT("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#114UB" title='UB' data-ref="114UB">UB</a> - <a class="local col3 ref" href="#113LB" title='LB' data-ref="113LB">LB</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q>;</td></tr>
<tr><th id="672">672</th><td>      <b>break</b>;</td></tr>
<tr><th id="673">673</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>:</td></tr>
<tr><th id="674">674</th><td>      <a class="local col1 ref" href="#111OS" title='OS' data-ref="111OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    LGKM_CNT("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#114UB" title='UB' data-ref="114UB">UB</a> - <a class="local col3 ref" href="#113LB" title='LB' data-ref="113LB">LB</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q>;</td></tr>
<tr><th id="675">675</th><td>      <b>break</b>;</td></tr>
<tr><th id="676">676</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>:</td></tr>
<tr><th id="677">677</th><td>      <a class="local col1 ref" href="#111OS" title='OS' data-ref="111OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    EXP_CNT("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#114UB" title='UB' data-ref="114UB">UB</a> - <a class="local col3 ref" href="#113LB" title='LB' data-ref="113LB">LB</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q>;</td></tr>
<tr><th id="678">678</th><td>      <b>break</b>;</td></tr>
<tr><th id="679">679</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VS_CNT" title='(anonymous namespace)::InstCounterType::VS_CNT' data-ref="(anonymousnamespace)::InstCounterType::VS_CNT">VS_CNT</a>:</td></tr>
<tr><th id="680">680</th><td>      <a class="local col1 ref" href="#111OS" title='OS' data-ref="111OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    VS_CNT("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#114UB" title='UB' data-ref="114UB">UB</a> - <a class="local col3 ref" href="#113LB" title='LB' data-ref="113LB">LB</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q>;</td></tr>
<tr><th id="681">681</th><td>      <b>break</b>;</td></tr>
<tr><th id="682">682</th><td>    <b>default</b>:</td></tr>
<tr><th id="683">683</th><td>      <a class="local col1 ref" href="#111OS" title='OS' data-ref="111OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    UNKNOWN("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#114UB" title='UB' data-ref="114UB">UB</a> - <a class="local col3 ref" href="#113LB" title='LB' data-ref="113LB">LB</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q>;</td></tr>
<tr><th id="684">684</th><td>      <b>break</b>;</td></tr>
<tr><th id="685">685</th><td>    }</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>    <b>if</b> (<a class="local col3 ref" href="#113LB" title='LB' data-ref="113LB">LB</a> &lt; <a class="local col4 ref" href="#114UB" title='UB' data-ref="114UB">UB</a>) {</td></tr>
<tr><th id="688">688</th><td>      <i>// Print vgpr scores.</i></td></tr>
<tr><th id="689">689</th><td>      <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="115J" title='J' data-type='int' data-ref="115J">J</dfn> = <var>0</var>; <a class="local col5 ref" href="#115J" title='J' data-ref="115J">J</a> &lt;= <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxVGPREv" title='(anonymous namespace)::WaitcntBrackets::getMaxVGPR' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxVGPREv">getMaxVGPR</a>(); <a class="local col5 ref" href="#115J" title='J' data-ref="115J">J</a>++) {</td></tr>
<tr><th id="690">690</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="116RegScore" title='RegScore' data-type='uint32_t' data-ref="116RegScore">RegScore</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col5 ref" href="#115J" title='J' data-ref="115J">J</a>, <a class="local col2 ref" href="#112T" title='T' data-ref="112T">T</a>);</td></tr>
<tr><th id="691">691</th><td>        <b>if</b> (<a class="local col6 ref" href="#116RegScore" title='RegScore' data-ref="116RegScore">RegScore</a> &lt;= <a class="local col3 ref" href="#113LB" title='LB' data-ref="113LB">LB</a>)</td></tr>
<tr><th id="692">692</th><td>          <b>continue</b>;</td></tr>
<tr><th id="693">693</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="117RelScore" title='RelScore' data-type='uint32_t' data-ref="117RelScore">RelScore</dfn> = <a class="local col6 ref" href="#116RegScore" title='RegScore' data-ref="116RegScore">RegScore</a> - <a class="local col3 ref" href="#113LB" title='LB' data-ref="113LB">LB</a> - <var>1</var>;</td></tr>
<tr><th id="694">694</th><td>        <b>if</b> (<a class="local col5 ref" href="#115J" title='J' data-ref="115J">J</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS" title='(anonymous namespace)::RegisterMapping::SQ_MAX_PGM_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS">SQ_MAX_PGM_VGPRS</a> + <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::EXTRA_VGPR_LDS" title='(anonymous namespace)::RegisterMapping::EXTRA_VGPR_LDS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::EXTRA_VGPR_LDS">EXTRA_VGPR_LDS</a>) {</td></tr>
<tr><th id="695">695</th><td>          <a class="local col1 ref" href="#111OS" title='OS' data-ref="111OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#117RelScore" title='RelScore' data-ref="117RelScore">RelScore</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":v"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col5 ref" href="#115J" title='J' data-ref="115J">J</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>;</td></tr>
<tr><th id="696">696</th><td>        } <b>else</b> {</td></tr>
<tr><th id="697">697</th><td>          <a class="local col1 ref" href="#111OS" title='OS' data-ref="111OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#117RelScore" title='RelScore' data-ref="117RelScore">RelScore</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":ds "</q>;</td></tr>
<tr><th id="698">698</th><td>        }</td></tr>
<tr><th id="699">699</th><td>      }</td></tr>
<tr><th id="700">700</th><td>      <i>// Also need to print sgpr scores for lgkm_cnt.</i></td></tr>
<tr><th id="701">701</th><td>      <b>if</b> (<a class="local col2 ref" href="#112T" title='T' data-ref="112T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>) {</td></tr>
<tr><th id="702">702</th><td>        <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="118J" title='J' data-type='int' data-ref="118J">J</dfn> = <var>0</var>; <a class="local col8 ref" href="#118J" title='J' data-ref="118J">J</a> &lt;= <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxSGPREv" title='(anonymous namespace)::WaitcntBrackets::getMaxSGPR' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxSGPREv">getMaxSGPR</a>(); <a class="local col8 ref" href="#118J" title='J' data-ref="118J">J</a>++) {</td></tr>
<tr><th id="703">703</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="119RegScore" title='RegScore' data-type='uint32_t' data-ref="119RegScore">RegScore</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col8 ref" href="#118J" title='J' data-ref="118J">J</a> + <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS" title='(anonymous namespace)::RegisterMapping::NUM_ALL_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::NUM_ALL_VGPRS">NUM_ALL_VGPRS</a>, <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>);</td></tr>
<tr><th id="704">704</th><td>          <b>if</b> (<a class="local col9 ref" href="#119RegScore" title='RegScore' data-ref="119RegScore">RegScore</a> &lt;= <a class="local col3 ref" href="#113LB" title='LB' data-ref="113LB">LB</a>)</td></tr>
<tr><th id="705">705</th><td>            <b>continue</b>;</td></tr>
<tr><th id="706">706</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="120RelScore" title='RelScore' data-type='uint32_t' data-ref="120RelScore">RelScore</dfn> = <a class="local col9 ref" href="#119RegScore" title='RegScore' data-ref="119RegScore">RegScore</a> - <a class="local col3 ref" href="#113LB" title='LB' data-ref="113LB">LB</a> - <var>1</var>;</td></tr>
<tr><th id="707">707</th><td>          <a class="local col1 ref" href="#111OS" title='OS' data-ref="111OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#120RelScore" title='RelScore' data-ref="120RelScore">RelScore</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":s"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col8 ref" href="#118J" title='J' data-ref="118J">J</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>;</td></tr>
<tr><th id="708">708</th><td>        }</td></tr>
<tr><th id="709">709</th><td>      }</td></tr>
<tr><th id="710">710</th><td>    }</td></tr>
<tr><th id="711">711</th><td>    <a class="local col1 ref" href="#111OS" title='OS' data-ref="111OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="712">712</th><td>  }</td></tr>
<tr><th id="713">713</th><td>  <a class="local col1 ref" href="#111OS" title='OS' data-ref="111OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="714">714</th><td>}</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE">/// Simplify the waitcnt, in the sense of removing redundant counts, and return</i></td></tr>
<tr><th id="717">717</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE">/// whether a waitcnt instruction is needed at all.</i></td></tr>
<tr><th id="718">718</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-type='bool (anonymous namespace)::WaitcntBrackets::simplifyWaitcnt(AMDGPU::Waitcnt &amp; Wait) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE">simplifyWaitcnt</dfn>(<span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> &amp;<dfn class="local col1 decl" id="121Wait" title='Wait' data-type='AMDGPU::Waitcnt &amp;' data-ref="121Wait">Wait</dfn>) <em>const</em> {</td></tr>
<tr><th id="719">719</th><td>  <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj">simplifyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>, <span class='refarg'><a class="local col1 ref" href="#121Wait" title='Wait' data-ref="121Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a></span>) |</td></tr>
<tr><th id="720">720</th><td>         <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj">simplifyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>, <span class='refarg'><a class="local col1 ref" href="#121Wait" title='Wait' data-ref="121Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</a></span>) |</td></tr>
<tr><th id="721">721</th><td>         <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj">simplifyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>, <span class='refarg'><a class="local col1 ref" href="#121Wait" title='Wait' data-ref="121Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</a></span>) |</td></tr>
<tr><th id="722">722</th><td>         <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj">simplifyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VS_CNT" title='(anonymous namespace)::InstCounterType::VS_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VS_CNT">VS_CNT</a>, <span class='refarg'><a class="local col1 ref" href="#121Wait" title='Wait' data-ref="121Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a></span>);</td></tr>
<tr><th id="723">723</th><td>}</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-type='bool (anonymous namespace)::WaitcntBrackets::simplifyWaitcnt((anonymous namespace)::InstCounterType T, unsigned int &amp; Count) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntENS_15InstCounterTypeERj">simplifyWaitcnt</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col2 decl" id="122T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="122T">T</dfn>,</td></tr>
<tr><th id="726">726</th><td>                                      <em>unsigned</em> &amp;<dfn class="local col3 decl" id="123Count" title='Count' data-type='unsigned int &amp;' data-ref="123Count">Count</dfn>) <em>const</em> {</td></tr>
<tr><th id="727">727</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="124LB" title='LB' data-type='const uint32_t' data-ref="124LB">LB</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreLB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE">getScoreLB</a>(<a class="local col2 ref" href="#122T" title='T' data-ref="122T">T</a>);</td></tr>
<tr><th id="728">728</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="125UB" title='UB' data-type='const uint32_t' data-ref="125UB">UB</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</a>(<a class="local col2 ref" href="#122T" title='T' data-ref="122T">T</a>);</td></tr>
<tr><th id="729">729</th><td>  <b>if</b> (<a class="local col3 ref" href="#123Count" title='Count' data-ref="123Count">Count</a> &lt; <a class="local col5 ref" href="#125UB" title='UB' data-ref="125UB">UB</a> &amp;&amp; <a class="local col5 ref" href="#125UB" title='UB' data-ref="125UB">UB</a> - <a class="local col3 ref" href="#123Count" title='Count' data-ref="123Count">Count</a> &gt; <a class="local col4 ref" href="#124LB" title='LB' data-ref="124LB">LB</a>)</td></tr>
<tr><th id="730">730</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>  <a class="local col3 ref" href="#123Count" title='Count' data-ref="123Count">Count</a> = ~<var>0u</var>;</td></tr>
<tr><th id="733">733</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="734">734</th><td>}</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-type='void (anonymous namespace)::WaitcntBrackets::determineWait((anonymous namespace)::InstCounterType T, uint32_t ScoreToWait, AMDGPU::Waitcnt &amp; Wait) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col6 decl" id="126T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="126T">T</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="127ScoreToWait" title='ScoreToWait' data-type='uint32_t' data-ref="127ScoreToWait">ScoreToWait</dfn>,</td></tr>
<tr><th id="737">737</th><td>                                    <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> &amp;<dfn class="local col8 decl" id="128Wait" title='Wait' data-type='AMDGPU::Waitcnt &amp;' data-ref="128Wait">Wait</dfn>) <em>const</em> {</td></tr>
<tr><th id="738">738</th><td>  <i>// If the score of src_operand falls within the bracket, we need an</i></td></tr>
<tr><th id="739">739</th><td><i>  // s_waitcnt instruction.</i></td></tr>
<tr><th id="740">740</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="129LB" title='LB' data-type='const uint32_t' data-ref="129LB">LB</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreLB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE">getScoreLB</a>(<a class="local col6 ref" href="#126T" title='T' data-ref="126T">T</a>);</td></tr>
<tr><th id="741">741</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="130UB" title='UB' data-type='const uint32_t' data-ref="130UB">UB</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</a>(<a class="local col6 ref" href="#126T" title='T' data-ref="126T">T</a>);</td></tr>
<tr><th id="742">742</th><td>  <b>if</b> ((<a class="local col0 ref" href="#130UB" title='UB' data-ref="130UB">UB</a> &gt;= <a class="local col7 ref" href="#127ScoreToWait" title='ScoreToWait' data-ref="127ScoreToWait">ScoreToWait</a>) &amp;&amp; (<a class="local col7 ref" href="#127ScoreToWait" title='ScoreToWait' data-ref="127ScoreToWait">ScoreToWait</a> &gt; <a class="local col9 ref" href="#129LB" title='LB' data-ref="129LB">LB</a>)) {</td></tr>
<tr><th id="743">743</th><td>    <b>if</b> ((<a class="local col6 ref" href="#126T" title='T' data-ref="126T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a> || <a class="local col6 ref" href="#126T" title='T' data-ref="126T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>) &amp;&amp;</td></tr>
<tr><th id="744">744</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets14hasPendingFlatEv" title='(anonymous namespace)::WaitcntBrackets::hasPendingFlat' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14hasPendingFlatEv">hasPendingFlat</a>() &amp;&amp;</td></tr>
<tr><th id="745">745</th><td>        !<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ST" title='(anonymous namespace)::WaitcntBrackets::ST' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget27hasFlatLgkmVMemCountInOrderEv" title='llvm::GCNSubtarget::hasFlatLgkmVMemCountInOrder' data-ref="_ZNK4llvm12GCNSubtarget27hasFlatLgkmVMemCountInOrderEv">hasFlatLgkmVMemCountInOrder</a>()) {</td></tr>
<tr><th id="746">746</th><td>      <i>// If there is a pending FLAT operation, and this is a VMem or LGKM</i></td></tr>
<tr><th id="747">747</th><td><i>      // waitcnt and the target can report early completion, then we need</i></td></tr>
<tr><th id="748">748</th><td><i>      // to force a waitcnt 0.</i></td></tr>
<tr><th id="749">749</th><td>      <a class="tu ref" href="#_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::addWait' data-use='c' data-ref="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj">addWait</a>(<span class='refarg'><a class="local col8 ref" href="#128Wait" title='Wait' data-ref="128Wait">Wait</a></span>, <a class="local col6 ref" href="#126T" title='T' data-ref="126T">T</a>, <var>0</var>);</td></tr>
<tr><th id="750">750</th><td>    } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::counterOutOfOrder' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE">counterOutOfOrder</a>(<a class="local col6 ref" href="#126T" title='T' data-ref="126T">T</a>)) {</td></tr>
<tr><th id="751">751</th><td>      <i>// Counter can get decremented out-of-order when there</i></td></tr>
<tr><th id="752">752</th><td><i>      // are multiple types event in the bracket. Also emit an s_wait counter</i></td></tr>
<tr><th id="753">753</th><td><i>      // with a conservative value of 0 for the counter.</i></td></tr>
<tr><th id="754">754</th><td>      <a class="tu ref" href="#_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::addWait' data-use='c' data-ref="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj">addWait</a>(<span class='refarg'><a class="local col8 ref" href="#128Wait" title='Wait' data-ref="128Wait">Wait</a></span>, <a class="local col6 ref" href="#126T" title='T' data-ref="126T">T</a>, <var>0</var>);</td></tr>
<tr><th id="755">755</th><td>    } <b>else</b> {</td></tr>
<tr><th id="756">756</th><td>      <a class="tu ref" href="#_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::addWait' data-use='c' data-ref="_ZN12_GLOBAL__N_17addWaitERN4llvm6AMDGPU7WaitcntENS_15InstCounterTypeEj">addWait</a>(<span class='refarg'><a class="local col8 ref" href="#128Wait" title='Wait' data-ref="128Wait">Wait</a></span>, <a class="local col6 ref" href="#126T" title='T' data-ref="126T">T</a>, <a class="local col0 ref" href="#130UB" title='UB' data-ref="130UB">UB</a> - <a class="local col7 ref" href="#127ScoreToWait" title='ScoreToWait' data-ref="127ScoreToWait">ScoreToWait</a>);</td></tr>
<tr><th id="757">757</th><td>    }</td></tr>
<tr><th id="758">758</th><td>  }</td></tr>
<tr><th id="759">759</th><td>}</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-type='void (anonymous namespace)::WaitcntBrackets::applyWaitcnt(const AMDGPU::Waitcnt &amp; Wait)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE">applyWaitcnt</dfn>(<em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> &amp;<dfn class="local col1 decl" id="131Wait" title='Wait' data-type='const AMDGPU::Waitcnt &amp;' data-ref="131Wait">Wait</dfn>) {</td></tr>
<tr><th id="762">762</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj">applyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>, <a class="local col1 ref" href="#131Wait" title='Wait' data-ref="131Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a>);</td></tr>
<tr><th id="763">763</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj">applyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>, <a class="local col1 ref" href="#131Wait" title='Wait' data-ref="131Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</a>);</td></tr>
<tr><th id="764">764</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj">applyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>, <a class="local col1 ref" href="#131Wait" title='Wait' data-ref="131Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</a>);</td></tr>
<tr><th id="765">765</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj">applyWaitcnt</a>(<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VS_CNT" title='(anonymous namespace)::InstCounterType::VS_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VS_CNT">VS_CNT</a>, <a class="local col1 ref" href="#131Wait" title='Wait' data-ref="131Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a>);</td></tr>
<tr><th id="766">766</th><td>}</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-type='void (anonymous namespace)::WaitcntBrackets::applyWaitcnt((anonymous namespace)::InstCounterType T, unsigned int Count)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntENS_15InstCounterTypeEj">applyWaitcnt</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col2 decl" id="132T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="132T">T</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="133Count" title='Count' data-type='unsigned int' data-ref="133Count">Count</dfn>) {</td></tr>
<tr><th id="769">769</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="134UB" title='UB' data-type='const uint32_t' data-ref="134UB">UB</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</a>(<a class="local col2 ref" href="#132T" title='T' data-ref="132T">T</a>);</td></tr>
<tr><th id="770">770</th><td>  <b>if</b> (<a class="local col3 ref" href="#133Count" title='Count' data-ref="133Count">Count</a> &gt;= <a class="local col4 ref" href="#134UB" title='UB' data-ref="134UB">UB</a>)</td></tr>
<tr><th id="771">771</th><td>    <b>return</b>;</td></tr>
<tr><th id="772">772</th><td>  <b>if</b> (<a class="local col3 ref" href="#133Count" title='Count' data-ref="133Count">Count</a> != <var>0</var>) {</td></tr>
<tr><th id="773">773</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::counterOutOfOrder' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE">counterOutOfOrder</a>(<a class="local col2 ref" href="#132T" title='T' data-ref="132T">T</a>))</td></tr>
<tr><th id="774">774</th><td>      <b>return</b>;</td></tr>
<tr><th id="775">775</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setScoreLB' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj">setScoreLB</a>(<a class="local col2 ref" href="#132T" title='T' data-ref="132T">T</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreLB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE">getScoreLB</a>(<a class="local col2 ref" href="#132T" title='T' data-ref="132T">T</a>), <a class="local col4 ref" href="#134UB" title='UB' data-ref="134UB">UB</a> - <a class="local col3 ref" href="#133Count" title='Count' data-ref="133Count">Count</a>));</td></tr>
<tr><th id="776">776</th><td>  } <b>else</b> {</td></tr>
<tr><th id="777">777</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj" title='(anonymous namespace)::WaitcntBrackets::setScoreLB' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10setScoreLBENS_15InstCounterTypeEj">setScoreLB</a>(<a class="local col2 ref" href="#132T" title='T' data-ref="132T">T</a>, <a class="local col4 ref" href="#134UB" title='UB' data-ref="134UB">UB</a>);</td></tr>
<tr><th id="778">778</th><td>    <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents" title='(anonymous namespace)::WaitcntBrackets::MixedPendingEvents' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents">MixedPendingEvents</a>[<a class="local col2 ref" href="#132T" title='T' data-ref="132T">T</a>] = <b>false</b>;</td></tr>
<tr><th id="779">779</th><td>    <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents">PendingEvents</a> &amp;= ~<a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="local col2 ref" href="#132T" title='T' data-ref="132T">T</a>];</td></tr>
<tr><th id="780">780</th><td>  }</td></tr>
<tr><th id="781">781</th><td>}</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td><i  data-doc="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE">// Where there are multiple types of event in the bracket of a counter,</i></td></tr>
<tr><th id="784">784</th><td><i  data-doc="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE">// the decrement may go out of order.</i></td></tr>
<tr><th id="785">785</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::counterOutOfOrder' data-type='bool (anonymous namespace)::WaitcntBrackets::counterOutOfOrder((anonymous namespace)::InstCounterType T) const' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE">counterOutOfOrder</dfn>(<a class="tu type" href="#(anonymousnamespace)::InstCounterType" title='(anonymous namespace)::InstCounterType' data-ref="(anonymousnamespace)::InstCounterType">InstCounterType</a> <dfn class="local col5 decl" id="135T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="135T">T</dfn>) <em>const</em> {</td></tr>
<tr><th id="786">786</th><td>  <i>// Scalar memory read always can go out of order.</i></td></tr>
<tr><th id="787">787</th><td>  <b>if</b> (<a class="local col5 ref" href="#135T" title='T' data-ref="135T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a> &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="tu enum" href="#(anonymousnamespace)::WaitEventType::SMEM_ACCESS" title='(anonymous namespace)::WaitEventType::SMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::SMEM_ACCESS">SMEM_ACCESS</a>))</td></tr>
<tr><th id="788">788</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="789">789</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents" title='(anonymous namespace)::WaitcntBrackets::MixedPendingEvents' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents">MixedPendingEvents</a>[<a class="local col5 ref" href="#135T" title='T' data-ref="135T">T</a>];</td></tr>
<tr><th id="790">790</th><td>}</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeSIInsertWaitcntsPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SIInsertWaitcnts, DEBUG_TYPE, <q>"SI Insert Waitcnts"</q>, <b>false</b>,</td></tr>
<tr><th id="793">793</th><td>                      <b>false</b>)</td></tr>
<tr><th id="794">794</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;SI Insert Waitcnts&quot;, &quot;si-insert-waitcnts&quot;, &amp;SIInsertWaitcnts::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIInsertWaitcnts&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIInsertWaitcntsPassFlag; void llvm::initializeSIInsertWaitcntsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIInsertWaitcntsPassFlag, initializeSIInsertWaitcntsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts">SIInsertWaitcnts</a>, <a class="macro" href="#62" title="&quot;si-insert-waitcnts&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Insert Waitcnts"</q>, <b>false</b>,</td></tr>
<tr><th id="795">795</th><td>                    <b>false</b>)</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts">SIInsertWaitcnts</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIInsertWaitcnts::ID" title='(anonymous namespace)::SIInsertWaitcnts::ID' data-type='char' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIInsertWaitcntsID" title='llvm::SIInsertWaitcntsID' data-ref="llvm::SIInsertWaitcntsID">SIInsertWaitcntsID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts">SIInsertWaitcnts</a>::<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::ID" title='(anonymous namespace)::SIInsertWaitcnts::ID' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ID">ID</a>;</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm26createSIInsertWaitcntsPassEv" title='llvm::createSIInsertWaitcntsPass' data-ref="_ZN4llvm26createSIInsertWaitcntsPassEv">createSIInsertWaitcntsPass</dfn>() {</td></tr>
<tr><th id="802">802</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts">SIInsertWaitcnts</a><a class="tu ref" href="#_ZN12_GLOBAL__N_116SIInsertWaitcntsC1Ev" title='(anonymous namespace)::SIInsertWaitcnts::SIInsertWaitcnts' data-use='c' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcntsC1Ev">(</a>);</td></tr>
<tr><th id="803">803</th><td>}</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9readsVCCZRKN4llvm12MachineInstrE" title='readsVCCZ' data-type='bool readsVCCZ(const llvm::MachineInstr &amp; MI)' data-ref="_ZL9readsVCCZRKN4llvm12MachineInstrE">readsVCCZ</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="136MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="136MI">MI</dfn>) {</td></tr>
<tr><th id="806">806</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="137Opc" title='Opc' data-type='unsigned int' data-ref="137Opc">Opc</dfn> = <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="807">807</th><td>  <b>return</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCNZ</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCZ</span>) &amp;&amp;</td></tr>
<tr><th id="808">808</th><td>         !MI.getOperand(<var>1</var>).isUndef();</td></tr>
<tr><th id="809">809</th><td>}</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  Generate s_waitcnt instruction to be placed before cur_Inst.</i></td></tr>
<tr><th id="812">812</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  Instructions of a given type are returned in order,</i></td></tr>
<tr><th id="813">813</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  but instructions of different types can complete out of order.</i></td></tr>
<tr><th id="814">814</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  We rely on this in-order completion</i></td></tr>
<tr><th id="815">815</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  and simply assign a score to the memory access instructions.</i></td></tr>
<tr><th id="816">816</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  We keep track of the active "score bracket" to determine</i></td></tr>
<tr><th id="817">817</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  if an access of a memory read requires an s_waitcnt</i></td></tr>
<tr><th id="818">818</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  and if so what the value of each counter is.</i></td></tr>
<tr><th id="819">819</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  The "score bracket" is bound by the lower bound and upper bound</i></td></tr>
<tr><th id="820">820</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">///  scores (*_score_LB and *_score_ub respectively).</i></td></tr>
<tr><th id="821">821</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts">SIInsertWaitcnts</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_" title='(anonymous namespace)::SIInsertWaitcnts::generateWaitcntInstBefore' data-type='bool (anonymous namespace)::SIInsertWaitcnts::generateWaitcntInstBefore(llvm::MachineInstr &amp; MI, (anonymous namespace)::WaitcntBrackets &amp; ScoreBrackets, llvm::MachineInstr * OldWaitcntInstr)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">generateWaitcntInstBefore</dfn>(</td></tr>
<tr><th id="822">822</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="138MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="138MI">MI</dfn>, <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a> &amp;<dfn class="local col9 decl" id="139ScoreBrackets" title='ScoreBrackets' data-type='(anonymous namespace)::WaitcntBrackets &amp;' data-ref="139ScoreBrackets">ScoreBrackets</dfn>,</td></tr>
<tr><th id="823">823</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="140OldWaitcntInstr" title='OldWaitcntInstr' data-type='llvm::MachineInstr *' data-ref="140OldWaitcntInstr">OldWaitcntInstr</dfn>) {</td></tr>
<tr><th id="824">824</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts19setForceEmitWaitcntEv" title='(anonymous namespace)::SIInsertWaitcnts::setForceEmitWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts19setForceEmitWaitcntEv">setForceEmitWaitcnt</a>();</td></tr>
<tr><th id="825">825</th><td>  <em>bool</em> <dfn class="local col1 decl" id="141IsForceEmitWaitcnt" title='IsForceEmitWaitcnt' data-type='bool' data-ref="141IsForceEmitWaitcnt">IsForceEmitWaitcnt</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116SIInsertWaitcnts18isForceEmitWaitcntEv" title='(anonymous namespace)::SIInsertWaitcnts::isForceEmitWaitcnt' data-use='c' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts18isForceEmitWaitcntEv">isForceEmitWaitcnt</a>();</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>  <b>if</b> (<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="828">828</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>  <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> <a class="ref fake" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7WaitcntC1Ev" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ev"></a><dfn class="local col2 decl" id="142Wait" title='Wait' data-type='AMDGPU::Waitcnt' data-ref="142Wait">Wait</dfn>;</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td>  <i>// See if this instruction has a forced S_WAITCNT VM.</i></td></tr>
<tr><th id="833">833</th><td><i>  // TODO: Handle other cases of NeedsWaitcntVmBefore()</i></td></tr>
<tr><th id="834">834</th><td>  <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;BUFFER_WBINVL1&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_WBINVL1</span> ||</td></tr>
<tr><th id="835">835</th><td>      MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;BUFFER_WBINVL1_SC&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_WBINVL1_SC</span> ||</td></tr>
<tr><th id="836">836</th><td>      MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;BUFFER_WBINVL1_VOL&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_WBINVL1_VOL</span> ||</td></tr>
<tr><th id="837">837</th><td>      MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;BUFFER_GL0_INV&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_GL0_INV</span> ||</td></tr>
<tr><th id="838">838</th><td>      MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;BUFFER_GL1_INV&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_GL1_INV</span>) {</td></tr>
<tr><th id="839">839</th><td>    <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a> = <var>0</var>;</td></tr>
<tr><th id="840">840</th><td>  }</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>  <i>// All waits must be resolved at call return.</i></td></tr>
<tr><th id="843">843</th><td><i>  // NOTE: this could be improved with knowledge of all call sites or</i></td></tr>
<tr><th id="844">844</th><td><i>  //   with knowledge of the called routines.</i></td></tr>
<tr><th id="845">845</th><td>  <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_RETURN_TO_EPILOG&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_RETURN_TO_EPILOG</span> ||</td></tr>
<tr><th id="846">846</th><td>      MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_SETPC_B64_return&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETPC_B64_return</span>) {</td></tr>
<tr><th id="847">847</th><td>    <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a> <a class="ref" href="Utils/AMDGPUBaseInfo.h.html#312" title='llvm::AMDGPU::Waitcnt::operator=' data-ref="_ZN4llvm6AMDGPU7WaitcntaSEOS1_">=</a> <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" title='llvm::AMDGPU::Waitcnt::combined' data-ref="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_">combined</a>(<span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a>::<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7Waitcnt7allZeroERKNS0_10IsaVersionE" title='llvm::AMDGPU::Waitcnt::allZero' data-ref="_ZN4llvm6AMDGPU7Waitcnt7allZeroERKNS0_10IsaVersionE">allZero</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV">IV</a>));</td></tr>
<tr><th id="848">848</th><td>  }</td></tr>
<tr><th id="849">849</th><td>  <i>// Resolve vm waits before gs-done.</i></td></tr>
<tr><th id="850">850</th><td>  <b>else</b> <b>if</b> ((MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_SENDMSG&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SENDMSG</span> ||</td></tr>
<tr><th id="851">851</th><td>            MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_SENDMSGHALT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SENDMSGHALT</span>) &amp;&amp;</td></tr>
<tr><th id="852">852</th><td>           ((MI.getOperand(<var>0</var>).getImm() &amp; AMDGPU::SendMsg::ID_MASK_) ==</td></tr>
<tr><th id="853">853</th><td>            AMDGPU::SendMsg::ID_GS_DONE)) {</td></tr>
<tr><th id="854">854</th><td>    <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a> = <var>0</var>;</td></tr>
<tr><th id="855">855</th><td>  }</td></tr>
<tr><th id="856">856</th><td><u>#<span data-ppcond="856">if</span> 0 // TODO: the following blocks of logic when we have fence.</u></td></tr>
<tr><th id="857">857</th><td>  <b>else</b> <b>if</b> (MI.getOpcode() == SC_FENCE) {</td></tr>
<tr><th id="858">858</th><td>    <em>const</em> <em>unsigned</em> <em>int</em> group_size =</td></tr>
<tr><th id="859">859</th><td>      context-&gt;shader_info-&gt;GetMaxThreadGroupSize();</td></tr>
<tr><th id="860">860</th><td>    <i>// group_size == 0 means thread group size is unknown at compile time</i></td></tr>
<tr><th id="861">861</th><td>    <em>const</em> <em>bool</em> group_is_multi_wave =</td></tr>
<tr><th id="862">862</th><td>      (group_size == <var>0</var> || group_size &gt; target_info-&gt;GetWaveFrontSize());</td></tr>
<tr><th id="863">863</th><td>    <em>const</em> <em>bool</em> fence_is_global = !((SCInstInternalMisc*)Inst)-&gt;IsGroupFence();</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>    <b>for</b> (<em>unsigned</em> <em>int</em> i = <var>0</var>; i &lt; Inst-&gt;NumSrcOperands(); i++) {</td></tr>
<tr><th id="866">866</th><td>      SCRegType src_type = Inst-&gt;GetSrcType(i);</td></tr>
<tr><th id="867">867</th><td>      <b>switch</b> (src_type) {</td></tr>
<tr><th id="868">868</th><td>        <b>case</b> SCMEM_LDS:</td></tr>
<tr><th id="869">869</th><td>          <b>if</b> (group_is_multi_wave ||</td></tr>
<tr><th id="870">870</th><td>            context-&gt;OptFlagIsOn(OPT_R1100_LDSMEM_FENCE_CHICKEN_BIT)) {</td></tr>
<tr><th id="871">871</th><td>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(LGKM_CNT,</td></tr>
<tr><th id="872">872</th><td>                               ScoreBrackets-&gt;getScoreUB(LGKM_CNT));</td></tr>
<tr><th id="873">873</th><td>            <i>// LDS may have to wait for VM_CNT after buffer load to LDS</i></td></tr>
<tr><th id="874">874</th><td>            <b>if</b> (target_info-&gt;HasBufferLoadToLDS()) {</td></tr>
<tr><th id="875">875</th><td>              EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(VM_CNT,</td></tr>
<tr><th id="876">876</th><td>                                 ScoreBrackets-&gt;getScoreUB(VM_CNT));</td></tr>
<tr><th id="877">877</th><td>            }</td></tr>
<tr><th id="878">878</th><td>          }</td></tr>
<tr><th id="879">879</th><td>          <b>break</b>;</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>        <b>case</b> SCMEM_GDS:</td></tr>
<tr><th id="882">882</th><td>          <b>if</b> (group_is_multi_wave || fence_is_global) {</td></tr>
<tr><th id="883">883</th><td>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(EXP_CNT,</td></tr>
<tr><th id="884">884</th><td>              ScoreBrackets-&gt;getScoreUB(EXP_CNT));</td></tr>
<tr><th id="885">885</th><td>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(LGKM_CNT,</td></tr>
<tr><th id="886">886</th><td>              ScoreBrackets-&gt;getScoreUB(LGKM_CNT));</td></tr>
<tr><th id="887">887</th><td>          }</td></tr>
<tr><th id="888">888</th><td>          <b>break</b>;</td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td>        <b>case</b> SCMEM_UAV:</td></tr>
<tr><th id="891">891</th><td>        <b>case</b> SCMEM_TFBUF:</td></tr>
<tr><th id="892">892</th><td>        <b>case</b> SCMEM_RING:</td></tr>
<tr><th id="893">893</th><td>        <b>case</b> SCMEM_SCATTER:</td></tr>
<tr><th id="894">894</th><td>          <b>if</b> (group_is_multi_wave || fence_is_global) {</td></tr>
<tr><th id="895">895</th><td>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(EXP_CNT,</td></tr>
<tr><th id="896">896</th><td>              ScoreBrackets-&gt;getScoreUB(EXP_CNT));</td></tr>
<tr><th id="897">897</th><td>            EmitWaitcnt |= ScoreBrackets-&gt;updateByWait(VM_CNT,</td></tr>
<tr><th id="898">898</th><td>              ScoreBrackets-&gt;getScoreUB(VM_CNT));</td></tr>
<tr><th id="899">899</th><td>          }</td></tr>
<tr><th id="900">900</th><td>          <b>break</b>;</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>        <b>case</b> SCMEM_SCRATCH:</td></tr>
<tr><th id="903">903</th><td>        <b>default</b>:</td></tr>
<tr><th id="904">904</th><td>          <b>break</b>;</td></tr>
<tr><th id="905">905</th><td>      }</td></tr>
<tr><th id="906">906</th><td>    }</td></tr>
<tr><th id="907">907</th><td>  }</td></tr>
<tr><th id="908">908</th><td><u>#<span data-ppcond="856">endif</span></u></td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td>  <i>// Export &amp; GDS instructions do not read the EXEC mask until after the export</i></td></tr>
<tr><th id="911">911</th><td><i>  // is granted (which can occur well after the instruction is issued).</i></td></tr>
<tr><th id="912">912</th><td><i>  // The shader program must flush all EXP operations on the export-count</i></td></tr>
<tr><th id="913">913</th><td><i>  // before overwriting the EXEC mask.</i></td></tr>
<tr><th id="914">914</th><td>  <b>else</b> {</td></tr>
<tr><th id="915">915</th><td>    <b>if</b> (MI.modifiesRegister(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>, TRI)) {</td></tr>
<tr><th id="916">916</th><td>      <i>// Export and GDS are tracked individually, either may trigger a waitcnt</i></td></tr>
<tr><th id="917">917</th><td><i>      // for EXEC.</i></td></tr>
<tr><th id="918">918</th><td>      <b>if</b> (<a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="tu enum" href="#(anonymousnamespace)::WaitEventType::EXP_GPR_LOCK" title='(anonymous namespace)::WaitEventType::EXP_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::EXP_GPR_LOCK">EXP_GPR_LOCK</a>) ||</td></tr>
<tr><th id="919">919</th><td>          <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="tu enum" href="#(anonymousnamespace)::WaitEventType::EXP_PARAM_ACCESS" title='(anonymous namespace)::WaitEventType::EXP_PARAM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::EXP_PARAM_ACCESS">EXP_PARAM_ACCESS</a>) ||</td></tr>
<tr><th id="920">920</th><td>          <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="tu enum" href="#(anonymousnamespace)::WaitEventType::EXP_POS_ACCESS" title='(anonymous namespace)::WaitEventType::EXP_POS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::EXP_POS_ACCESS">EXP_POS_ACCESS</a>) ||</td></tr>
<tr><th id="921">921</th><td>          <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="tu enum" href="#(anonymousnamespace)::WaitEventType::GDS_GPR_LOCK" title='(anonymous namespace)::WaitEventType::GDS_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::GDS_GPR_LOCK">GDS_GPR_LOCK</a>)) {</td></tr>
<tr><th id="922">922</th><td>        <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</a> = <var>0</var>;</td></tr>
<tr><th id="923">923</th><td>      }</td></tr>
<tr><th id="924">924</th><td>    }</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td><u>#<span data-ppcond="926">if</span> 0 // TODO: the following code to handle CALL.</u></td></tr>
<tr><th id="927">927</th><td>    <i>// The argument passing for CALLs should suffice for VM_CNT and LGKM_CNT.</i></td></tr>
<tr><th id="928">928</th><td><i>    // However, there is a problem with EXP_CNT, because the call cannot</i></td></tr>
<tr><th id="929">929</th><td><i>    // easily tell if a register is used in the function, and if it did, then</i></td></tr>
<tr><th id="930">930</th><td><i>    // the referring instruction would have to have an S_WAITCNT, which is</i></td></tr>
<tr><th id="931">931</th><td><i>    // dependent on all call sites. So Instead, force S_WAITCNT for EXP_CNTs</i></td></tr>
<tr><th id="932">932</th><td><i>    // before the call.</i></td></tr>
<tr><th id="933">933</th><td>    <b>if</b> (MI.getOpcode() == SC_CALL) {</td></tr>
<tr><th id="934">934</th><td>      <b>if</b> (ScoreBrackets-&gt;getScoreUB(EXP_CNT) &gt;</td></tr>
<tr><th id="935">935</th><td>        ScoreBrackets-&gt;getScoreLB(EXP_CNT)) {</td></tr>
<tr><th id="936">936</th><td>        ScoreBrackets-&gt;setScoreLB(EXP_CNT, ScoreBrackets-&gt;getScoreUB(EXP_CNT));</td></tr>
<tr><th id="937">937</th><td>        EmitWaitcnt |= CNT_MASK(EXP_CNT);</td></tr>
<tr><th id="938">938</th><td>      }</td></tr>
<tr><th id="939">939</th><td>    }</td></tr>
<tr><th id="940">940</th><td><u>#<span data-ppcond="926">endif</span></u></td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>    <i>// FIXME: Should not be relying on memoperands.</i></td></tr>
<tr><th id="943">943</th><td><i>    // Look at the source operands of every instruction to see if</i></td></tr>
<tr><th id="944">944</th><td><i>    // any of them results from a previous memory operation that affects</i></td></tr>
<tr><th id="945">945</th><td><i>    // its current usage. If so, an s_waitcnt instruction needs to be</i></td></tr>
<tr><th id="946">946</th><td><i>    // emitted.</i></td></tr>
<tr><th id="947">947</th><td><i>    // If the source operand was defined by a load, add the s_waitcnt</i></td></tr>
<tr><th id="948">948</th><td><i>    // instruction.</i></td></tr>
<tr><th id="949">949</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="143Memop" title='Memop' data-type='const llvm::MachineMemOperand *' data-ref="143Memop">Memop</dfn> : <a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="950">950</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="144AS" title='AS' data-type='unsigned int' data-ref="144AS">AS</dfn> = <a class="local col3 ref" href="#143Memop" title='Memop' data-ref="143Memop">Memop</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>();</td></tr>
<tr><th id="951">951</th><td>      <b>if</b> (<a class="local col4 ref" href="#144AS" title='AS' data-ref="144AS">AS</a> != <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a>)</td></tr>
<tr><th id="952">952</th><td>        <b>continue</b>;</td></tr>
<tr><th id="953">953</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="145RegNo" title='RegNo' data-type='unsigned int' data-ref="145RegNo">RegNo</dfn> = <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS" title='(anonymous namespace)::RegisterMapping::SQ_MAX_PGM_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS">SQ_MAX_PGM_VGPRS</a> + <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::EXTRA_VGPR_LDS" title='(anonymous namespace)::RegisterMapping::EXTRA_VGPR_LDS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::EXTRA_VGPR_LDS">EXTRA_VGPR_LDS</a>;</td></tr>
<tr><th id="954">954</th><td>      <i>// VM_CNT is only relevant to vgpr or LDS.</i></td></tr>
<tr><th id="955">955</th><td>      <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="956">956</th><td>          <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>, <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col5 ref" href="#145RegNo" title='RegNo' data-ref="145RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>), <span class='refarg'><a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a></span>);</td></tr>
<tr><th id="957">957</th><td>    }</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="146I" title='I' data-type='unsigned int' data-ref="146I">I</dfn> = <var>0</var>, <dfn class="local col7 decl" id="147E" title='E' data-type='unsigned int' data-ref="147E">E</dfn> = <a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a> != <a class="local col7 ref" href="#147E" title='E' data-ref="147E">E</a>; ++<a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a>) {</td></tr>
<tr><th id="960">960</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="148Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="148Op">Op</dfn> = <a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a>);</td></tr>
<tr><th id="961">961</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="149MRIA" title='MRIA' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="149MRIA">MRIA</dfn> = *<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>;</td></tr>
<tr><th id="962">962</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval">RegInterval</a> <dfn class="local col0 decl" id="150Interval" title='Interval' data-type='RegInterval' data-ref="150Interval">Interval</dfn> =</td></tr>
<tr><th id="963">963</th><td>          <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEjb" title='(anonymous namespace)::WaitcntBrackets::getRegInterval' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEjb">getRegInterval</a>(&amp;<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>, <a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a>, <b>false</b>);</td></tr>
<tr><th id="964">964</th><td>      <b>for</b> (<em>signed</em> <dfn class="local col1 decl" id="151RegNo" title='RegNo' data-type='int' data-ref="151RegNo">RegNo</dfn> = <a class="local col0 ref" href="#150Interval" title='Interval' data-ref="150Interval">Interval</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first">first</a>; <a class="local col1 ref" href="#151RegNo" title='RegNo' data-ref="151RegNo">RegNo</a> &lt; <a class="local col0 ref" href="#150Interval" title='Interval' data-ref="150Interval">Interval</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second">second</a>; ++<a class="local col1 ref" href="#151RegNo" title='RegNo' data-ref="151RegNo">RegNo</a>) {</td></tr>
<tr><th id="965">965</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(<a class="local col9 ref" href="#149MRIA" title='MRIA' data-ref="149MRIA">MRIA</a>, <a class="local col8 ref" href="#148Op" title='Op' data-ref="148Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="966">966</th><td>          <i>// VM_CNT is only relevant to vgpr or LDS.</i></td></tr>
<tr><th id="967">967</th><td>          <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="968">968</th><td>              <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>, <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col1 ref" href="#151RegNo" title='RegNo' data-ref="151RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>), <span class='refarg'><a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a></span>);</td></tr>
<tr><th id="969">969</th><td>        }</td></tr>
<tr><th id="970">970</th><td>        <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="971">971</th><td>            <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>, <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col1 ref" href="#151RegNo" title='RegNo' data-ref="151RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>), <span class='refarg'><a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a></span>);</td></tr>
<tr><th id="972">972</th><td>      }</td></tr>
<tr><th id="973">973</th><td>    }</td></tr>
<tr><th id="974">974</th><td>    <i>// End of for loop that looks at all source operands to decide vm_wait_cnt</i></td></tr>
<tr><th id="975">975</th><td><i>    // and lgk_wait_cnt.</i></td></tr>
<tr><th id="976">976</th><td><i></i></td></tr>
<tr><th id="977">977</th><td><i>    // Two cases are handled for destination operands:</i></td></tr>
<tr><th id="978">978</th><td><i>    // 1) If the destination operand was defined by a load, add the s_waitcnt</i></td></tr>
<tr><th id="979">979</th><td><i>    // instruction to guarantee the right WAW order.</i></td></tr>
<tr><th id="980">980</th><td><i>    // 2) If a destination operand that was used by a recent export/store ins,</i></td></tr>
<tr><th id="981">981</th><td><i>    // add s_waitcnt on exp_cnt to guarantee the WAR order.</i></td></tr>
<tr><th id="982">982</th><td>    <b>if</b> (<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="983">983</th><td>      <i>// FIXME: Should not be relying on memoperands.</i></td></tr>
<tr><th id="984">984</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="152Memop" title='Memop' data-type='const llvm::MachineMemOperand *' data-ref="152Memop">Memop</dfn> : <a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="985">985</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="153AS" title='AS' data-type='unsigned int' data-ref="153AS">AS</dfn> = <a class="local col2 ref" href="#152Memop" title='Memop' data-ref="152Memop">Memop</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>();</td></tr>
<tr><th id="986">986</th><td>        <b>if</b> (<a class="local col3 ref" href="#153AS" title='AS' data-ref="153AS">AS</a> != <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a>)</td></tr>
<tr><th id="987">987</th><td>          <b>continue</b>;</td></tr>
<tr><th id="988">988</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="154RegNo" title='RegNo' data-type='unsigned int' data-ref="154RegNo">RegNo</dfn> = <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS" title='(anonymous namespace)::RegisterMapping::SQ_MAX_PGM_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS">SQ_MAX_PGM_VGPRS</a> + <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::EXTRA_VGPR_LDS" title='(anonymous namespace)::RegisterMapping::EXTRA_VGPR_LDS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::EXTRA_VGPR_LDS">EXTRA_VGPR_LDS</a>;</td></tr>
<tr><th id="989">989</th><td>        <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="990">990</th><td>            <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>, <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col4 ref" href="#154RegNo" title='RegNo' data-ref="154RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>), <span class='refarg'><a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a></span>);</td></tr>
<tr><th id="991">991</th><td>        <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="992">992</th><td>            <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>, <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col4 ref" href="#154RegNo" title='RegNo' data-ref="154RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>), <span class='refarg'><a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a></span>);</td></tr>
<tr><th id="993">993</th><td>      }</td></tr>
<tr><th id="994">994</th><td>    }</td></tr>
<tr><th id="995">995</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="155I" title='I' data-type='unsigned int' data-ref="155I">I</dfn> = <var>0</var>, <dfn class="local col6 decl" id="156E" title='E' data-type='unsigned int' data-ref="156E">E</dfn> = <a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a> != <a class="local col6 ref" href="#156E" title='E' data-ref="156E">E</a>; ++<a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a>) {</td></tr>
<tr><th id="996">996</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="157Def" title='Def' data-type='llvm::MachineOperand &amp;' data-ref="157Def">Def</dfn> = <a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a>);</td></tr>
<tr><th id="997">997</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="158MRIA" title='MRIA' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="158MRIA">MRIA</dfn> = *<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>;</td></tr>
<tr><th id="998">998</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::RegInterval" title='(anonymous namespace)::RegInterval' data-type='std::pair&lt;int, int&gt;' data-ref="(anonymousnamespace)::RegInterval">RegInterval</a> <dfn class="local col9 decl" id="159Interval" title='Interval' data-type='RegInterval' data-ref="159Interval">Interval</dfn> =</td></tr>
<tr><th id="999">999</th><td>          <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEjb" title='(anonymous namespace)::WaitcntBrackets::getRegInterval' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEjb">getRegInterval</a>(&amp;<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>, <a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a>, <b>true</b>);</td></tr>
<tr><th id="1000">1000</th><td>      <b>for</b> (<em>signed</em> <dfn class="local col0 decl" id="160RegNo" title='RegNo' data-type='int' data-ref="160RegNo">RegNo</dfn> = <a class="local col9 ref" href="#159Interval" title='Interval' data-ref="159Interval">Interval</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first">first</a>; <a class="local col0 ref" href="#160RegNo" title='RegNo' data-ref="160RegNo">RegNo</a> &lt; <a class="local col9 ref" href="#159Interval" title='Interval' data-ref="159Interval">Interval</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second">second</a>; ++<a class="local col0 ref" href="#160RegNo" title='RegNo' data-ref="160RegNo">RegNo</a>) {</td></tr>
<tr><th id="1001">1001</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(<a class="local col8 ref" href="#158MRIA" title='MRIA' data-ref="158MRIA">MRIA</a>, <a class="local col7 ref" href="#157Def" title='Def' data-ref="157Def">Def</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1002">1002</th><td>          <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="1003">1003</th><td>              <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>, <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col0 ref" href="#160RegNo" title='RegNo' data-ref="160RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>), <span class='refarg'><a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a></span>);</td></tr>
<tr><th id="1004">1004</th><td>          <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="1005">1005</th><td>              <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>, <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col0 ref" href="#160RegNo" title='RegNo' data-ref="160RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>), <span class='refarg'><a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a></span>);</td></tr>
<tr><th id="1006">1006</th><td>        }</td></tr>
<tr><th id="1007">1007</th><td>        <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::determineWait' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets13determineWaitENS_15InstCounterTypeEjRN4llvm6AMDGPU7WaitcntE">determineWait</a>(</td></tr>
<tr><th id="1008">1008</th><td>            <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>, <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getRegScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets11getRegScoreEiNS_15InstCounterTypeE">getRegScore</a>(<a class="local col0 ref" href="#160RegNo" title='RegNo' data-ref="160RegNo">RegNo</a>, <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>), <span class='refarg'><a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a></span>);</td></tr>
<tr><th id="1009">1009</th><td>      }</td></tr>
<tr><th id="1010">1010</th><td>    } <i>// End of for loop that looks at all dest operands.</i></td></tr>
<tr><th id="1011">1011</th><td>  }</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>  <i>// Check to see if this is an S_BARRIER, and if an implicit S_WAITCNT 0</i></td></tr>
<tr><th id="1014">1014</th><td><i>  // occurs before the instruction. Doing it here prevents any additional</i></td></tr>
<tr><th id="1015">1015</th><td><i>  // S_WAITCNTs from being emitted if the instruction was marked as</i></td></tr>
<tr><th id="1016">1016</th><td><i>  // requiring a WAITCNT beforehand.</i></td></tr>
<tr><th id="1017">1017</th><td>  <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_BARRIER&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BARRIER</span> &amp;&amp;</td></tr>
<tr><th id="1018">1018</th><td>      !ST-&gt;hasAutoWaitcntBeforeBarrier()) {</td></tr>
<tr><th id="1019">1019</th><td>    <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a> <a class="ref" href="Utils/AMDGPUBaseInfo.h.html#312" title='llvm::AMDGPU::Waitcnt::operator=' data-ref="_ZN4llvm6AMDGPU7WaitcntaSEOS1_">=</a> <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" title='llvm::AMDGPU::Waitcnt::combined' data-ref="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_">combined</a>(<span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a>::<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7Waitcnt7allZeroERKNS0_10IsaVersionE" title='llvm::AMDGPU::Waitcnt::allZero' data-ref="_ZN4llvm6AMDGPU7Waitcnt7allZeroERKNS0_10IsaVersionE">allZero</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV">IV</a>));</td></tr>
<tr><th id="1020">1020</th><td>  }</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>  <i>// TODO: Remove this work-around, enable the assert for Bug 457939</i></td></tr>
<tr><th id="1023">1023</th><td><i>  //       after fixing the scheduler. Also, the Shader Compiler code is</i></td></tr>
<tr><th id="1024">1024</th><td><i>  //       independent of target.</i></td></tr>
<tr><th id="1025">1025</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL9readsVCCZRKN4llvm12MachineInstrE" title='readsVCCZ' data-use='c' data-ref="_ZL9readsVCCZRKN4llvm12MachineInstrE">readsVCCZ</a>(<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>) &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS">SEA_ISLANDS</a>) {</td></tr>
<tr><th id="1026">1026</th><td>    <b>if</b> (<a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreLB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE">getScoreLB</a>(<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>) &lt;</td></tr>
<tr><th id="1027">1027</th><td>            <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</a>(<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>) &amp;&amp;</td></tr>
<tr><th id="1028">1028</th><td>        <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="tu enum" href="#(anonymousnamespace)::WaitEventType::SMEM_ACCESS" title='(anonymous namespace)::WaitEventType::SMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::SMEM_ACCESS">SMEM_ACCESS</a>)) {</td></tr>
<tr><th id="1029">1029</th><td>      <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</a> = <var>0</var>;</td></tr>
<tr><th id="1030">1030</th><td>    }</td></tr>
<tr><th id="1031">1031</th><td>  }</td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td>  <i>// Early-out if no wait is indicated.</i></td></tr>
<tr><th id="1034">1034</th><td>  <b>if</b> (!<a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::simplifyWaitcnt' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15simplifyWaitcntERN4llvm6AMDGPU7WaitcntE">simplifyWaitcnt</a>(<span class='refarg'><a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a></span>) &amp;&amp; !<a class="local col1 ref" href="#141IsForceEmitWaitcnt" title='IsForceEmitWaitcnt' data-ref="141IsForceEmitWaitcnt">IsForceEmitWaitcnt</a>) {</td></tr>
<tr><th id="1035">1035</th><td>    <em>bool</em> <dfn class="local col1 decl" id="161Modified" title='Modified' data-type='bool' data-ref="161Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1036">1036</th><td>    <b>if</b> (<a class="local col0 ref" href="#140OldWaitcntInstr" title='OldWaitcntInstr' data-ref="140OldWaitcntInstr">OldWaitcntInstr</a>) {</td></tr>
<tr><th id="1037">1037</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="162II" title='II' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="162II">II</dfn> = <a class="local col0 ref" href="#140OldWaitcntInstr" title='OldWaitcntInstr' data-ref="140OldWaitcntInstr">OldWaitcntInstr</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <dfn class="local col3 decl" id="163NextI" title='NextI' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="163NextI">NextI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a>);</td></tr>
<tr><th id="1038">1038</th><td>           &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a> != &amp;<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>; <a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSERKS5_">=</a> <a class="local col3 ref" href="#163NextI" title='NextI' data-ref="163NextI">NextI</a>, <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col3 ref" href="#163NextI" title='NextI' data-ref="163NextI">NextI</a>) {</td></tr>
<tr><th id="1039">1039</th><td>        <b>if</b> (<a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1040">1040</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" title='(anonymous namespace)::SIInsertWaitcnts::TrackedWaitcntSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet">TrackedWaitcntSet</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a>)) {</td></tr>
<tr><th id="1043">1043</th><td>          <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" title='(anonymous namespace)::SIInsertWaitcnts::TrackedWaitcntSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet">TrackedWaitcntSet</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5eraseERKT_" title='llvm::detail::DenseSetImpl::erase' data-ref="_ZN4llvm6detail12DenseSetImpl5eraseERKT_">erase</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a>);</td></tr>
<tr><th id="1044">1044</th><td>          <a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1045">1045</th><td>          <a class="local col1 ref" href="#161Modified" title='Modified' data-ref="161Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1046">1046</th><td>        } <b>else</b> <b>if</b> (II-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT</span>) {</td></tr>
<tr><th id="1047">1047</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="164Imm" title='Imm' data-type='int64_t' data-ref="164Imm">Imm</dfn> = <a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1048">1048</th><td>          <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE">applyWaitcnt</a>(<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj">decodeWaitcnt</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV">IV</a>, <a class="local col4 ref" href="#164Imm" title='Imm' data-ref="164Imm">Imm</a>));</td></tr>
<tr><th id="1049">1049</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1050">1050</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (II-&gt;getOpcode() == AMDGPU::S_WAITCNT_VSCNT) ? void (0) : __assert_fail (&quot;II-&gt;getOpcode() == AMDGPU::S_WAITCNT_VSCNT&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 1050, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(II-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_VSCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_VSCNT</span>);</td></tr>
<tr><th id="1051">1051</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (II-&gt;getOperand(0).getReg() == AMDGPU::SGPR_NULL) ? void (0) : __assert_fail (&quot;II-&gt;getOperand(0).getReg() == AMDGPU::SGPR_NULL&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 1051, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(II-&gt;getOperand(<var>0</var>).getReg() == AMDGPU::<span class='error' title="no member named &apos;SGPR_NULL&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_NULL</span>);</td></tr>
<tr><th id="1052">1052</th><td>          <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE">applyWaitcnt</a>(</td></tr>
<tr><th id="1053">1053</th><td>              <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7WaitcntC1Ejjjj" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj">(</a><var>0</var>, <var>0</var>, <var>0</var>, <a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="1054">1054</th><td>        }</td></tr>
<tr><th id="1055">1055</th><td>      }</td></tr>
<tr><th id="1056">1056</th><td>    }</td></tr>
<tr><th id="1057">1057</th><td>    <b>return</b> <a class="local col1 ref" href="#161Modified" title='Modified' data-ref="161Modified">Modified</a>;</td></tr>
<tr><th id="1058">1058</th><td>  }</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts">ForceEmitZeroWaitcnts</a>)</td></tr>
<tr><th id="1061">1061</th><td>    <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a> <a class="ref" href="Utils/AMDGPUBaseInfo.h.html#312" title='llvm::AMDGPU::Waitcnt::operator=' data-ref="_ZN4llvm6AMDGPU7WaitcntaSEOS1_">=</a> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a>::<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7Waitcnt7allZeroERKNS0_10IsaVersionE" title='llvm::AMDGPU::Waitcnt::allZero' data-ref="_ZN4llvm6AMDGPU7Waitcnt7allZeroERKNS0_10IsaVersionE">allZero</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV">IV</a>);</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VM_CNT" title='(anonymous namespace)::InstCounterType::VM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VM_CNT">VM_CNT</a>])</td></tr>
<tr><th id="1064">1064</th><td>    <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a> = <var>0</var>;</td></tr>
<tr><th id="1065">1065</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::EXP_CNT" title='(anonymous namespace)::InstCounterType::EXP_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::EXP_CNT">EXP_CNT</a>])</td></tr>
<tr><th id="1066">1066</th><td>    <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</a> = <var>0</var>;</td></tr>
<tr><th id="1067">1067</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>])</td></tr>
<tr><th id="1068">1068</th><td>    <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</a> = <var>0</var>;</td></tr>
<tr><th id="1069">1069</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::VS_CNT" title='(anonymous namespace)::InstCounterType::VS_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::VS_CNT">VS_CNT</a>])</td></tr>
<tr><th id="1070">1070</th><td>    <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a> = <var>0</var>;</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>  <a class="local col9 ref" href="#139ScoreBrackets" title='ScoreBrackets' data-ref="139ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE">applyWaitcnt</a>(<a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>);</td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td>  <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> <a class="ref fake" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7WaitcntC1Ev" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ev"></a><dfn class="local col5 decl" id="165OldWait" title='OldWait' data-type='AMDGPU::Waitcnt' data-ref="165OldWait">OldWait</dfn>;</td></tr>
<tr><th id="1075">1075</th><td>  <em>bool</em> <dfn class="local col6 decl" id="166Modified" title='Modified' data-type='bool' data-ref="166Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td>  <b>if</b> (<a class="local col0 ref" href="#140OldWaitcntInstr" title='OldWaitcntInstr' data-ref="140OldWaitcntInstr">OldWaitcntInstr</a>) {</td></tr>
<tr><th id="1078">1078</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="167II" title='II' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="167II">II</dfn> = <a class="local col0 ref" href="#140OldWaitcntInstr" title='OldWaitcntInstr' data-ref="140OldWaitcntInstr">OldWaitcntInstr</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <dfn class="local col8 decl" id="168NextI" title='NextI' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="168NextI">NextI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#167II" title='II' data-ref="167II">II</a>);</td></tr>
<tr><th id="1079">1079</th><td>         &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#167II" title='II' data-ref="167II">II</a> != &amp;<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>; <a class="local col7 ref" href="#167II" title='II' data-ref="167II">II</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSERKS5_">=</a> <a class="local col8 ref" href="#168NextI" title='NextI' data-ref="168NextI">NextI</a>, <a class="local col8 ref" href="#168NextI" title='NextI' data-ref="168NextI">NextI</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEi" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEi">++</a>) {</td></tr>
<tr><th id="1080">1080</th><td>      <b>if</b> (<a class="local col7 ref" href="#167II" title='II' data-ref="167II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1081">1081</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td>      <b>if</b> (II-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT</span>) {</td></tr>
<tr><th id="1084">1084</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="169IEnc" title='IEnc' data-type='unsigned int' data-ref="169IEnc">IEnc</dfn> = <a class="local col7 ref" href="#167II" title='II' data-ref="167II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1085">1085</th><td>        <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> <dfn class="local col0 decl" id="170IWait" title='IWait' data-type='AMDGPU::Waitcnt' data-ref="170IWait">IWait</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj">decodeWaitcnt</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV">IV</a>, <a class="local col9 ref" href="#169IEnc" title='IEnc' data-ref="169IEnc">IEnc</a>);</td></tr>
<tr><th id="1086">1086</th><td>        <a class="local col5 ref" href="#165OldWait" title='OldWait' data-ref="165OldWait">OldWait</a> <a class="ref" href="Utils/AMDGPUBaseInfo.h.html#312" title='llvm::AMDGPU::Waitcnt::operator=' data-ref="_ZN4llvm6AMDGPU7WaitcntaSEOS1_">=</a> <a class="local col5 ref" href="#165OldWait" title='OldWait' data-ref="165OldWait">OldWait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" title='llvm::AMDGPU::Waitcnt::combined' data-ref="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_">combined</a>(<a class="local col0 ref" href="#170IWait" title='IWait' data-ref="170IWait">IWait</a>);</td></tr>
<tr><th id="1087">1087</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" title='(anonymous namespace)::SIInsertWaitcnts::TrackedWaitcntSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet">TrackedWaitcntSet</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#167II" title='II' data-ref="167II">II</a>))</td></tr>
<tr><th id="1088">1088</th><td>          <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a> <a class="ref" href="Utils/AMDGPUBaseInfo.h.html#312" title='llvm::AMDGPU::Waitcnt::operator=' data-ref="_ZN4llvm6AMDGPU7WaitcntaSEOS1_">=</a> <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" title='llvm::AMDGPU::Waitcnt::combined' data-ref="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_">combined</a>(<a class="local col0 ref" href="#170IWait" title='IWait' data-ref="170IWait">IWait</a>);</td></tr>
<tr><th id="1089">1089</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="171NewEnc" title='NewEnc' data-type='unsigned int' data-ref="171NewEnc">NewEnc</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE">encodeWaitcnt</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV">IV</a>, <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>);</td></tr>
<tr><th id="1090">1090</th><td>        <b>if</b> (<a class="local col9 ref" href="#169IEnc" title='IEnc' data-ref="169IEnc">IEnc</a> != <a class="local col1 ref" href="#171NewEnc" title='NewEnc' data-ref="171NewEnc">NewEnc</a>) {</td></tr>
<tr><th id="1091">1091</th><td>          <a class="local col7 ref" href="#167II" title='II' data-ref="167II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#171NewEnc" title='NewEnc' data-ref="171NewEnc">NewEnc</a>);</td></tr>
<tr><th id="1092">1092</th><td>          <a class="local col6 ref" href="#166Modified" title='Modified' data-ref="166Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1093">1093</th><td>        }</td></tr>
<tr><th id="1094">1094</th><td>        <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a> = ~<var>0u</var>;</td></tr>
<tr><th id="1095">1095</th><td>        <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</a> = ~<var>0u</var>;</td></tr>
<tr><th id="1096">1096</th><td>        <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</a> = ~<var>0u</var>;</td></tr>
<tr><th id="1097">1097</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1098">1098</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (II-&gt;getOpcode() == AMDGPU::S_WAITCNT_VSCNT) ? void (0) : __assert_fail (&quot;II-&gt;getOpcode() == AMDGPU::S_WAITCNT_VSCNT&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 1098, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(II-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_VSCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_VSCNT</span>);</td></tr>
<tr><th id="1099">1099</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (II-&gt;getOperand(0).getReg() == AMDGPU::SGPR_NULL) ? void (0) : __assert_fail (&quot;II-&gt;getOperand(0).getReg() == AMDGPU::SGPR_NULL&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 1099, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(II-&gt;getOperand(<var>0</var>).getReg() == AMDGPU::<span class='error' title="no member named &apos;SGPR_NULL&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_NULL</span>);</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="172ICnt" title='ICnt' data-type='unsigned int' data-ref="172ICnt">ICnt</dfn> = <a class="local col7 ref" href="#167II" title='II' data-ref="167II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1102">1102</th><td>        <a class="local col5 ref" href="#165OldWait" title='OldWait' data-ref="165OldWait">OldWait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col5 ref" href="#165OldWait" title='OldWait' data-ref="165OldWait">OldWait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a>, <a class="local col2 ref" href="#172ICnt" title='ICnt' data-ref="172ICnt">ICnt</a>);</td></tr>
<tr><th id="1103">1103</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" title='(anonymous namespace)::SIInsertWaitcnts::TrackedWaitcntSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet">TrackedWaitcntSet</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#167II" title='II' data-ref="167II">II</a>))</td></tr>
<tr><th id="1104">1104</th><td>          <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a>, <a class="local col2 ref" href="#172ICnt" title='ICnt' data-ref="172ICnt">ICnt</a>);</td></tr>
<tr><th id="1105">1105</th><td>        <b>if</b> (<a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a> != <a class="local col2 ref" href="#172ICnt" title='ICnt' data-ref="172ICnt">ICnt</a>) {</td></tr>
<tr><th id="1106">1106</th><td>          <a class="local col7 ref" href="#167II" title='II' data-ref="167II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a>);</td></tr>
<tr><th id="1107">1107</th><td>          <a class="local col6 ref" href="#166Modified" title='Modified' data-ref="166Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1108">1108</th><td>        }</td></tr>
<tr><th id="1109">1109</th><td>        <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a> = ~<var>0u</var>;</td></tr>
<tr><th id="1110">1110</th><td>      }</td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-insert-waitcnts&quot;)) { dbgs() &lt;&lt; &quot;updateWaitcntInBlock\n&quot; &lt;&lt; &quot;Old Instr: &quot; &lt;&lt; MI &lt;&lt; &apos;\n&apos; &lt;&lt; &quot;New Instr: &quot; &lt;&lt; *II &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"updateWaitcntInBlock\n"</q></td></tr>
<tr><th id="1113">1113</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Old Instr: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd></td></tr>
<tr><th id="1114">1114</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"New Instr: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#167II" title='II' data-ref="167II">II</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>      <b>if</b> (!<a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU7Waitcnt7hasWaitEv" title='llvm::AMDGPU::Waitcnt::hasWait' data-ref="_ZNK4llvm6AMDGPU7Waitcnt7hasWaitEv">hasWait</a>())</td></tr>
<tr><th id="1117">1117</th><td>        <b>return</b> <a class="local col6 ref" href="#166Modified" title='Modified' data-ref="166Modified">Modified</a>;</td></tr>
<tr><th id="1118">1118</th><td>    }</td></tr>
<tr><th id="1119">1119</th><td>  }</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td>  <b>if</b> (<a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a> != ~<var>0u</var> || <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</a> != ~<var>0u</var> || <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</a> != ~<var>0u</var>) {</td></tr>
<tr><th id="1122">1122</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="173Enc" title='Enc' data-type='unsigned int' data-ref="173Enc">Enc</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE">encodeWaitcnt</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV">IV</a>, <a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>);</td></tr>
<tr><th id="1123">1123</th><td>    <em>auto</em> <dfn class="local col4 decl" id="174SWaitInst" title='SWaitInst' data-type='auto' data-ref="174SWaitInst">SWaitInst</dfn> = BuildMI(*MI.getParent(), MI.getIterator(),</td></tr>
<tr><th id="1124">1124</th><td>                             MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT</span>))</td></tr>
<tr><th id="1125">1125</th><td>                         .addImm(Enc);</td></tr>
<tr><th id="1126">1126</th><td>    TrackedWaitcntSet.insert(SWaitInst);</td></tr>
<tr><th id="1127">1127</th><td>    <a class="local col6 ref" href="#166Modified" title='Modified' data-ref="166Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-insert-waitcnts&quot;)) { dbgs() &lt;&lt; &quot;insertWaitcntInBlock\n&quot; &lt;&lt; &quot;Old Instr: &quot; &lt;&lt; MI &lt;&lt; &apos;\n&apos; &lt;&lt; &quot;New Instr: &quot; &lt;&lt; *SWaitInst &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"insertWaitcntInBlock\n"</q></td></tr>
<tr><th id="1130">1130</th><td>                      &lt;&lt; <q>"Old Instr: "</q> &lt;&lt; MI &lt;&lt; <kbd>'\n'</kbd></td></tr>
<tr><th id="1131">1131</th><td>                      &lt;&lt; <q>"New Instr: "</q> &lt;&lt; *SWaitInst &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1132">1132</th><td>  }</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>  <b>if</b> (<a class="local col2 ref" href="#142Wait" title='Wait' data-ref="142Wait">Wait</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a> != ~<var>0u</var>) {</td></tr>
<tr><th id="1135">1135</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ST-&gt;hasVscnt()) ? void (0) : __assert_fail (&quot;ST-&gt;hasVscnt()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 1135, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget8hasVscntEv" title='llvm::GCNSubtarget::hasVscnt' data-ref="_ZNK4llvm12GCNSubtarget8hasVscntEv">hasVscnt</a>());</td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td>    <em>auto</em> <dfn class="local col5 decl" id="175SWaitInst" title='SWaitInst' data-type='auto' data-ref="175SWaitInst">SWaitInst</dfn> =</td></tr>
<tr><th id="1138">1138</th><td>        BuildMI(*MI.getParent(), MI.getIterator(), MI.getDebugLoc(),</td></tr>
<tr><th id="1139">1139</th><td>                TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_VSCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_VSCNT</span>))</td></tr>
<tr><th id="1140">1140</th><td>            .addReg(AMDGPU::<span class='error' title="no member named &apos;SGPR_NULL&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_NULL</span>, RegState::Undef)</td></tr>
<tr><th id="1141">1141</th><td>            .addImm(Wait.VsCnt);</td></tr>
<tr><th id="1142">1142</th><td>    TrackedWaitcntSet.insert(SWaitInst);</td></tr>
<tr><th id="1143">1143</th><td>    <a class="local col6 ref" href="#166Modified" title='Modified' data-ref="166Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-insert-waitcnts&quot;)) { dbgs() &lt;&lt; &quot;insertWaitcntInBlock\n&quot; &lt;&lt; &quot;Old Instr: &quot; &lt;&lt; MI &lt;&lt; &apos;\n&apos; &lt;&lt; &quot;New Instr: &quot; &lt;&lt; *SWaitInst &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"insertWaitcntInBlock\n"</q></td></tr>
<tr><th id="1146">1146</th><td>                      &lt;&lt; <q>"Old Instr: "</q> &lt;&lt; MI &lt;&lt; <kbd>'\n'</kbd></td></tr>
<tr><th id="1147">1147</th><td>                      &lt;&lt; <q>"New Instr: "</q> &lt;&lt; *SWaitInst &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1148">1148</th><td>  }</td></tr>
<tr><th id="1149">1149</th><td></td></tr>
<tr><th id="1150">1150</th><td>  <b>return</b> <a class="local col6 ref" href="#166Modified" title='Modified' data-ref="166Modified">Modified</a>;</td></tr>
<tr><th id="1151">1151</th><td>}</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td><i  data-doc="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE">// This is a flat memory operation. Check to see if it has memory</i></td></tr>
<tr><th id="1154">1154</th><td><i  data-doc="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE">// tokens for both LDS and Memory, and if so mark it as a flat.</i></td></tr>
<tr><th id="1155">1155</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts">SIInsertWaitcnts</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertWaitcnts::mayAccessLDSThroughFlat' data-type='bool (anonymous namespace)::SIInsertWaitcnts::mayAccessLDSThroughFlat(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE">mayAccessLDSThroughFlat</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="176MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="176MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1156">1156</th><td>  <b>if</b> (<a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>())</td></tr>
<tr><th id="1157">1157</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="177Memop" title='Memop' data-type='const llvm::MachineMemOperand *' data-ref="177Memop">Memop</dfn> : <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="1160">1160</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="178AS" title='AS' data-type='unsigned int' data-ref="178AS">AS</dfn> = <a class="local col7 ref" href="#177Memop" title='Memop' data-ref="177Memop">Memop</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>();</td></tr>
<tr><th id="1161">1161</th><td>    <b>if</b> (<a class="local col8 ref" href="#178AS" title='AS' data-ref="178AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a> || <a class="local col8 ref" href="#178AS" title='AS' data-ref="178AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>)</td></tr>
<tr><th id="1162">1162</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1163">1163</th><td>  }</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1166">1166</th><td>}</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts">SIInsertWaitcnts</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE" title='(anonymous namespace)::SIInsertWaitcnts::updateEventWaitcntAfter' data-type='void (anonymous namespace)::SIInsertWaitcnts::updateEventWaitcntAfter(llvm::MachineInstr &amp; Inst, (anonymous namespace)::WaitcntBrackets * ScoreBrackets)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE">updateEventWaitcntAfter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="179Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="179Inst">Inst</dfn>,</td></tr>
<tr><th id="1169">1169</th><td>                                               <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a> *<dfn class="local col0 decl" id="180ScoreBrackets" title='ScoreBrackets' data-type='(anonymous namespace)::WaitcntBrackets *' data-ref="180ScoreBrackets">ScoreBrackets</dfn>) {</td></tr>
<tr><th id="1170">1170</th><td>  <i>// Now look at the instruction opcode. If it is a memory access</i></td></tr>
<tr><th id="1171">1171</th><td><i>  // instruction, update the upper-bound of the appropriate counter's</i></td></tr>
<tr><th id="1172">1172</th><td><i>  // bracket and the destination operand scores.</i></td></tr>
<tr><th id="1173">1173</th><td><i>  // TODO: Use the (TSFlags &amp; SIInstrFlags::LGKM_CNT) property everywhere.</i></td></tr>
<tr><th id="1174">1174</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>) &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE" title='llvm::SIInstrInfo::usesLGKM_CNT' data-ref="_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE">usesLGKM_CNT</a>(<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>)) {</td></tr>
<tr><th id="1175">1175</th><td>    <b>if</b> (TII-&gt;isAlwaysGDS(Inst.getOpcode()) ||</td></tr>
<tr><th id="1176">1176</th><td>        TII-&gt;hasModifiersSet(Inst, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::gds)) {</td></tr>
<tr><th id="1177">1177</th><td>      <a class="local col0 ref" href="#180ScoreBrackets" title='ScoreBrackets' data-ref="180ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::GDS_ACCESS" title='(anonymous namespace)::WaitEventType::GDS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::GDS_ACCESS">GDS_ACCESS</a>, <span class='refarg'><a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a></span>);</td></tr>
<tr><th id="1178">1178</th><td>      <a class="local col0 ref" href="#180ScoreBrackets" title='ScoreBrackets' data-ref="180ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::GDS_GPR_LOCK" title='(anonymous namespace)::WaitEventType::GDS_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::GDS_GPR_LOCK">GDS_GPR_LOCK</a>, <span class='refarg'><a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a></span>);</td></tr>
<tr><th id="1179">1179</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1180">1180</th><td>      <a class="local col0 ref" href="#180ScoreBrackets" title='ScoreBrackets' data-ref="180ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::LDS_ACCESS" title='(anonymous namespace)::WaitEventType::LDS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::LDS_ACCESS">LDS_ACCESS</a>, <span class='refarg'><a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a></span>);</td></tr>
<tr><th id="1181">1181</th><td>    }</td></tr>
<tr><th id="1182">1182</th><td>  } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>)) {</td></tr>
<tr><th id="1183">1183</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Inst.mayLoad() || Inst.mayStore()) ? void (0) : __assert_fail (&quot;Inst.mayLoad() || Inst.mayStore()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 1183, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() || <a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>());</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo10usesVM_CNTERKNS_12MachineInstrE" title='llvm::SIInstrInfo::usesVM_CNT' data-ref="_ZN4llvm11SIInstrInfo10usesVM_CNTERKNS_12MachineInstrE">usesVM_CNT</a>(<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>)) {</td></tr>
<tr><th id="1186">1186</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget8hasVscntEv" title='llvm::GCNSubtarget::hasVscnt' data-ref="_ZNK4llvm12GCNSubtarget8hasVscntEv">hasVscnt</a>())</td></tr>
<tr><th id="1187">1187</th><td>        <a class="local col0 ref" href="#180ScoreBrackets" title='ScoreBrackets' data-ref="180ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::VMEM_ACCESS" title='(anonymous namespace)::WaitEventType::VMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::VMEM_ACCESS">VMEM_ACCESS</a>, <span class='refarg'><a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a></span>);</td></tr>
<tr><th id="1188">1188</th><td>      <b>else</b> <b>if</b> (<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp;</td></tr>
<tr><th id="1189">1189</th><td>               <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU14getAtomicRetOpEt" title='llvm::AMDGPU::getAtomicRetOp' data-ref="_ZN4llvm6AMDGPU14getAtomicRetOpEt">getAtomicRetOp</a>(<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) == -<var>1</var>)</td></tr>
<tr><th id="1190">1190</th><td>        <a class="local col0 ref" href="#180ScoreBrackets" title='ScoreBrackets' data-ref="180ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::VMEM_READ_ACCESS" title='(anonymous namespace)::WaitEventType::VMEM_READ_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::VMEM_READ_ACCESS">VMEM_READ_ACCESS</a>, <span class='refarg'><a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a></span>);</td></tr>
<tr><th id="1191">1191</th><td>      <b>else</b></td></tr>
<tr><th id="1192">1192</th><td>        <a class="local col0 ref" href="#180ScoreBrackets" title='ScoreBrackets' data-ref="180ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::VMEM_WRITE_ACCESS" title='(anonymous namespace)::WaitEventType::VMEM_WRITE_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::VMEM_WRITE_ACCESS">VMEM_WRITE_ACCESS</a>, <span class='refarg'><a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a></span>);</td></tr>
<tr><th id="1193">1193</th><td>    }</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE" title='llvm::SIInstrInfo::usesLGKM_CNT' data-ref="_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE">usesLGKM_CNT</a>(<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>)) {</td></tr>
<tr><th id="1196">1196</th><td>      <a class="local col0 ref" href="#180ScoreBrackets" title='ScoreBrackets' data-ref="180ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::LDS_ACCESS" title='(anonymous namespace)::WaitEventType::LDS_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::LDS_ACCESS">LDS_ACCESS</a>, <span class='refarg'><a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a></span>);</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>      <i>// This is a flat memory operation, so note it - it will require</i></td></tr>
<tr><th id="1199">1199</th><td><i>      // that both the VM and LGKM be flushed to zero if it is pending when</i></td></tr>
<tr><th id="1200">1200</th><td><i>      // a VM or LGKM dependency occurs.</i></td></tr>
<tr><th id="1201">1201</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertWaitcnts::mayAccessLDSThroughFlat' data-use='c' data-ref="_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE">mayAccessLDSThroughFlat</a>(<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>))</td></tr>
<tr><th id="1202">1202</th><td>        <a class="local col0 ref" href="#180ScoreBrackets" title='ScoreBrackets' data-ref="180ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets14setPendingFlatEv" title='(anonymous namespace)::WaitcntBrackets::setPendingFlat' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets14setPendingFlatEv">setPendingFlat</a>();</td></tr>
<tr><th id="1203">1203</th><td>    }</td></tr>
<tr><th id="1204">1204</th><td>  } <b>else</b> <b>if</b> (SIInstrInfo::isVMEM(Inst) &amp;&amp;</td></tr>
<tr><th id="1205">1205</th><td>             <i>// TODO: get a better carve out.</i></td></tr>
<tr><th id="1206">1206</th><td>             Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;BUFFER_WBINVL1&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_WBINVL1</span> &amp;&amp;</td></tr>
<tr><th id="1207">1207</th><td>             Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;BUFFER_WBINVL1_SC&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_WBINVL1_SC</span> &amp;&amp;</td></tr>
<tr><th id="1208">1208</th><td>             Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;BUFFER_WBINVL1_VOL&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_WBINVL1_VOL</span> &amp;&amp;</td></tr>
<tr><th id="1209">1209</th><td>             Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;BUFFER_GL0_INV&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_GL0_INV</span> &amp;&amp;</td></tr>
<tr><th id="1210">1210</th><td>             Inst.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;BUFFER_GL1_INV&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_GL1_INV</span>) {</td></tr>
<tr><th id="1211">1211</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget8hasVscntEv" title='llvm::GCNSubtarget::hasVscnt' data-ref="_ZNK4llvm12GCNSubtarget8hasVscntEv">hasVscnt</a>())</td></tr>
<tr><th id="1212">1212</th><td>      <a class="local col0 ref" href="#180ScoreBrackets" title='ScoreBrackets' data-ref="180ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::VMEM_ACCESS" title='(anonymous namespace)::WaitEventType::VMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::VMEM_ACCESS">VMEM_ACCESS</a>, <span class='refarg'><a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a></span>);</td></tr>
<tr><th id="1213">1213</th><td>    <b>else</b> <b>if</b> ((<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp;</td></tr>
<tr><th id="1214">1214</th><td>              <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU14getAtomicRetOpEt" title='llvm::AMDGPU::getAtomicRetOp' data-ref="_ZN4llvm6AMDGPU14getAtomicRetOpEt">getAtomicRetOp</a>(<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) == -<var>1</var>) ||</td></tr>
<tr><th id="1215">1215</th><td>             <i>/* IMAGE_GET_RESINFO / IMAGE_GET_LOD */</i></td></tr>
<tr><th id="1216">1216</th><td>             (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>) &amp;&amp; !<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()))</td></tr>
<tr><th id="1217">1217</th><td>      <a class="local col0 ref" href="#180ScoreBrackets" title='ScoreBrackets' data-ref="180ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::VMEM_READ_ACCESS" title='(anonymous namespace)::WaitEventType::VMEM_READ_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::VMEM_READ_ACCESS">VMEM_READ_ACCESS</a>, <span class='refarg'><a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a></span>);</td></tr>
<tr><th id="1218">1218</th><td>    <b>else</b> <b>if</b> (<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="1219">1219</th><td>      <a class="local col0 ref" href="#180ScoreBrackets" title='ScoreBrackets' data-ref="180ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::VMEM_WRITE_ACCESS" title='(anonymous namespace)::WaitEventType::VMEM_WRITE_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::VMEM_WRITE_ACCESS">VMEM_WRITE_ACCESS</a>, <span class='refarg'><a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a></span>);</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24vmemWriteNeedsExpWaitcntEv" title='llvm::GCNSubtarget::vmemWriteNeedsExpWaitcnt' data-ref="_ZNK4llvm12GCNSubtarget24vmemWriteNeedsExpWaitcntEv">vmemWriteNeedsExpWaitcnt</a>() &amp;&amp;</td></tr>
<tr><th id="1222">1222</th><td>        (<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() || <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" title='llvm::AMDGPU::getAtomicNoRetOp' data-ref="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt">getAtomicNoRetOp</a>(<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var>)) {</td></tr>
<tr><th id="1223">1223</th><td>      <a class="local col0 ref" href="#180ScoreBrackets" title='ScoreBrackets' data-ref="180ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::VMW_GPR_LOCK" title='(anonymous namespace)::WaitEventType::VMW_GPR_LOCK' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::VMW_GPR_LOCK">VMW_GPR_LOCK</a>, <span class='refarg'><a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a></span>);</td></tr>
<tr><th id="1224">1224</th><td>    }</td></tr>
<tr><th id="1225">1225</th><td>  } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>)) {</td></tr>
<tr><th id="1226">1226</th><td>    <a class="local col0 ref" href="#180ScoreBrackets" title='ScoreBrackets' data-ref="180ScoreBrackets">ScoreBrackets</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE" title='(anonymous namespace)::WaitcntBrackets::updateByEvent' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE">updateByEvent</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a>, <a class="tu enum" href="#(anonymousnamespace)::WaitEventType::SMEM_ACCESS" title='(anonymous namespace)::WaitEventType::SMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::SMEM_ACCESS">SMEM_ACCESS</a>, <span class='refarg'><a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a></span>);</td></tr>
<tr><th id="1227">1227</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1228">1228</th><td>    <b>switch</b> (<a class="local col9 ref" href="#179Inst" title='Inst' data-ref="179Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1229">1229</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SENDMSG&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SENDMSG</span>:</td></tr>
<tr><th id="1230">1230</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_SENDMSGHALT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SENDMSGHALT</span>:</td></tr>
<tr><th id="1231">1231</th><td>      ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, SQ_MESSAGE, Inst);</td></tr>
<tr><th id="1232">1232</th><td>      <b>break</b>;</td></tr>
<tr><th id="1233">1233</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;EXP&apos; in namespace &apos;llvm::AMDGPU&apos;">EXP</span>:</td></tr>
<tr><th id="1234">1234</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;EXP_DONE&apos; in namespace &apos;llvm::AMDGPU&apos;">EXP_DONE</span>: {</td></tr>
<tr><th id="1235">1235</th><td>      <em>int</em> Imm = TII-&gt;getNamedOperand(Inst, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::tgt)-&gt;getImm();</td></tr>
<tr><th id="1236">1236</th><td>      <b>if</b> (Imm &gt;= <var>32</var> &amp;&amp; Imm &lt;= <var>63</var>)</td></tr>
<tr><th id="1237">1237</th><td>        ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, EXP_PARAM_ACCESS, Inst);</td></tr>
<tr><th id="1238">1238</th><td>      <b>else</b> <b>if</b> (Imm &gt;= <var>12</var> &amp;&amp; Imm &lt;= <var>15</var>)</td></tr>
<tr><th id="1239">1239</th><td>        ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, EXP_POS_ACCESS, Inst);</td></tr>
<tr><th id="1240">1240</th><td>      <b>else</b></td></tr>
<tr><th id="1241">1241</th><td>        ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, EXP_GPR_LOCK, Inst);</td></tr>
<tr><th id="1242">1242</th><td>      <b>break</b>;</td></tr>
<tr><th id="1243">1243</th><td>    }</td></tr>
<tr><th id="1244">1244</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MEMTIME&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MEMTIME</span>:</td></tr>
<tr><th id="1245">1245</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_MEMREALTIME&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MEMREALTIME</span>:</td></tr>
<tr><th id="1246">1246</th><td>      ScoreBrackets-&gt;updateByEvent(TII, TRI, MRI, SMEM_ACCESS, Inst);</td></tr>
<tr><th id="1247">1247</th><td>      <b>break</b>;</td></tr>
<tr><th id="1248">1248</th><td>    <b>default</b>:</td></tr>
<tr><th id="1249">1249</th><td>      <b>break</b>;</td></tr>
<tr><th id="1250">1250</th><td>    }</td></tr>
<tr><th id="1251">1251</th><td>  }</td></tr>
<tr><th id="1252">1252</th><td>}</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" title='(anonymous namespace)::WaitcntBrackets::mergeScore' data-type='static bool (anonymous namespace)::WaitcntBrackets::mergeScore(const (anonymous namespace)::WaitcntBrackets::MergeInfo &amp; M, uint32_t &amp; Score, uint32_t OtherScore)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj">mergeScore</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo" title='(anonymous namespace)::WaitcntBrackets::MergeInfo' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo">MergeInfo</a> &amp;<dfn class="local col1 decl" id="181M" title='M' data-type='const (anonymous namespace)::WaitcntBrackets::MergeInfo &amp;' data-ref="181M">M</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> &amp;<dfn class="local col2 decl" id="182Score" title='Score' data-type='uint32_t &amp;' data-ref="182Score">Score</dfn>,</td></tr>
<tr><th id="1255">1255</th><td>                                 <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="183OtherScore" title='OtherScore' data-type='uint32_t' data-ref="183OtherScore">OtherScore</dfn>) {</td></tr>
<tr><th id="1256">1256</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="184MyShifted" title='MyShifted' data-type='uint32_t' data-ref="184MyShifted">MyShifted</dfn> = <a class="local col2 ref" href="#182Score" title='Score' data-ref="182Score">Score</a> &lt;= <a class="local col1 ref" href="#181M" title='M' data-ref="181M">M</a>.<a class="tu ref" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OldLB" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OldLB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OldLB">OldLB</a> ? <var>0</var> : <a class="local col2 ref" href="#182Score" title='Score' data-ref="182Score">Score</a> + <a class="local col1 ref" href="#181M" title='M' data-ref="181M">M</a>.<a class="tu ref" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::MyShift' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift">MyShift</a>;</td></tr>
<tr><th id="1257">1257</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="185OtherShifted" title='OtherShifted' data-type='uint32_t' data-ref="185OtherShifted">OtherShifted</dfn> =</td></tr>
<tr><th id="1258">1258</th><td>      <a class="local col3 ref" href="#183OtherScore" title='OtherScore' data-ref="183OtherScore">OtherScore</a> &lt;= <a class="local col1 ref" href="#181M" title='M' data-ref="181M">M</a>.<a class="tu ref" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherLB" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OtherLB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherLB">OtherLB</a> ? <var>0</var> : <a class="local col3 ref" href="#183OtherScore" title='OtherScore' data-ref="183OtherScore">OtherScore</a> + <a class="local col1 ref" href="#181M" title='M' data-ref="181M">M</a>.<a class="tu ref" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OtherShift' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherShift">OtherShift</a>;</td></tr>
<tr><th id="1259">1259</th><td>  <a class="local col2 ref" href="#182Score" title='Score' data-ref="182Score">Score</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col4 ref" href="#184MyShifted" title='MyShifted' data-ref="184MyShifted">MyShifted</a>, <a class="local col5 ref" href="#185OtherShifted" title='OtherShifted' data-ref="185OtherShifted">OtherShifted</a>);</td></tr>
<tr><th id="1260">1260</th><td>  <b>return</b> <a class="local col5 ref" href="#185OtherShifted" title='OtherShifted' data-ref="185OtherShifted">OtherShifted</a> &gt; <a class="local col4 ref" href="#184MyShifted" title='MyShifted' data-ref="184MyShifted">MyShifted</a>;</td></tr>
<tr><th id="1261">1261</th><td>}</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">/// Merge the pending events and associater score brackets of<span class="command"> \p</span> <span class="arg">Other</span> into</i></td></tr>
<tr><th id="1264">1264</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">/// this brackets status.</i></td></tr>
<tr><th id="1265">1265</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">///</i></td></tr>
<tr><th id="1266">1266</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">/// Returns whether the merge resulted in a change that requires tighter waits</i></td></tr>
<tr><th id="1267">1267</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">/// (i.e. the merged brackets strictly dominate the original brackets).</i></td></tr>
<tr><th id="1268">1268</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_" title='(anonymous namespace)::WaitcntBrackets::merge' data-type='bool (anonymous namespace)::WaitcntBrackets::merge(const (anonymous namespace)::WaitcntBrackets &amp; Other)' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">merge</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a> &amp;<dfn class="local col6 decl" id="186Other" title='Other' data-type='const (anonymous namespace)::WaitcntBrackets &amp;' data-ref="186Other">Other</dfn>) {</td></tr>
<tr><th id="1269">1269</th><td>  <em>bool</em> <dfn class="local col7 decl" id="187StrictDom" title='StrictDom' data-type='bool' data-ref="187StrictDom">StrictDom</dfn> = <b>false</b>;</td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="188T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="188T">T</dfn> : <a class="tu ref" href="#_ZN12_GLOBAL__N_118inst_counter_typesEv" title='(anonymous namespace)::inst_counter_types' data-use='c' data-ref="_ZN12_GLOBAL__N_118inst_counter_typesEv">inst_counter_types</a>()) {</td></tr>
<tr><th id="1272">1272</th><td>    <i>// Merge event flags for this counter</i></td></tr>
<tr><th id="1273">1273</th><td>    <em>const</em> <em>bool</em> <dfn class="local col9 decl" id="189OldOutOfOrder" title='OldOutOfOrder' data-type='const bool' data-ref="189OldOutOfOrder">OldOutOfOrder</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::counterOutOfOrder' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets17counterOutOfOrderENS_15InstCounterTypeE">counterOutOfOrder</a>(<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>);</td></tr>
<tr><th id="1274">1274</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="190OldEvents" title='OldEvents' data-type='const uint32_t' data-ref="190OldEvents">OldEvents</dfn> = <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents">PendingEvents</a> &amp; <a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>];</td></tr>
<tr><th id="1275">1275</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="191OtherEvents" title='OtherEvents' data-type='const uint32_t' data-ref="191OtherEvents">OtherEvents</dfn> = <a class="local col6 ref" href="#186Other" title='Other' data-ref="186Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents">PendingEvents</a> &amp; <a class="tu ref" href="#(anonymousnamespace)::WaitEventMaskForInst" title='(anonymous namespace)::WaitEventMaskForInst' data-use='r' data-ref="(anonymousnamespace)::WaitEventMaskForInst">WaitEventMaskForInst</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>];</td></tr>
<tr><th id="1276">1276</th><td>    <b>if</b> (<a class="local col1 ref" href="#191OtherEvents" title='OtherEvents' data-ref="191OtherEvents">OtherEvents</a> &amp; ~<a class="local col0 ref" href="#190OldEvents" title='OldEvents' data-ref="190OldEvents">OldEvents</a>)</td></tr>
<tr><th id="1277">1277</th><td>      <a class="local col7 ref" href="#187StrictDom" title='StrictDom' data-ref="187StrictDom">StrictDom</a> = <b>true</b>;</td></tr>
<tr><th id="1278">1278</th><td>    <b>if</b> (<a class="local col6 ref" href="#186Other" title='Other' data-ref="186Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents" title='(anonymous namespace)::WaitcntBrackets::MixedPendingEvents' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents">MixedPendingEvents</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>] ||</td></tr>
<tr><th id="1279">1279</th><td>        (<a class="local col0 ref" href="#190OldEvents" title='OldEvents' data-ref="190OldEvents">OldEvents</a> &amp;&amp; <a class="local col1 ref" href="#191OtherEvents" title='OtherEvents' data-ref="191OtherEvents">OtherEvents</a> &amp;&amp; <a class="local col0 ref" href="#190OldEvents" title='OldEvents' data-ref="190OldEvents">OldEvents</a> != <a class="local col1 ref" href="#191OtherEvents" title='OtherEvents' data-ref="191OtherEvents">OtherEvents</a>))</td></tr>
<tr><th id="1280">1280</th><td>      <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents" title='(anonymous namespace)::WaitcntBrackets::MixedPendingEvents' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::MixedPendingEvents">MixedPendingEvents</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>] = <b>true</b>;</td></tr>
<tr><th id="1281">1281</th><td>    <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::PendingEvents" title='(anonymous namespace)::WaitcntBrackets::PendingEvents' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::PendingEvents">PendingEvents</a> |= <a class="local col1 ref" href="#191OtherEvents" title='OtherEvents' data-ref="191OtherEvents">OtherEvents</a>;</td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td>    <i>// Merge scores for this counter</i></td></tr>
<tr><th id="1284">1284</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="192MyPending" title='MyPending' data-type='const uint32_t' data-ref="192MyPending">MyPending</dfn> = <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>] - <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs">ScoreLBs</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>];</td></tr>
<tr><th id="1285">1285</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="193OtherPending" title='OtherPending' data-type='const uint32_t' data-ref="193OtherPending">OtherPending</dfn> = <a class="local col6 ref" href="#186Other" title='Other' data-ref="186Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>] - <a class="local col6 ref" href="#186Other" title='Other' data-ref="186Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs">ScoreLBs</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>];</td></tr>
<tr><th id="1286">1286</th><td>    <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo" title='(anonymous namespace)::WaitcntBrackets::MergeInfo' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo">MergeInfo</a> <a class="tu ref fake" href="#303" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::MergeInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets9MergeInfoC1Ev"></a><dfn class="local col4 decl" id="194M" title='M' data-type='(anonymous namespace)::WaitcntBrackets::MergeInfo' data-ref="194M">M</dfn>;</td></tr>
<tr><th id="1287">1287</th><td>    <a class="local col4 ref" href="#194M" title='M' data-ref="194M">M</a>.<a class="tu ref" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OldLB" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OldLB' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OldLB">OldLB</a> = <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs">ScoreLBs</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>];</td></tr>
<tr><th id="1288">1288</th><td>    <a class="local col4 ref" href="#194M" title='M' data-ref="194M">M</a>.<a class="tu ref" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherLB" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OtherLB' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherLB">OtherLB</a> = <a class="local col6 ref" href="#186Other" title='Other' data-ref="186Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs">ScoreLBs</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>];</td></tr>
<tr><th id="1289">1289</th><td>    <a class="local col4 ref" href="#194M" title='M' data-ref="194M">M</a>.<a class="tu ref" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::MyShift' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift">MyShift</a> = <a class="local col3 ref" href="#193OtherPending" title='OtherPending' data-ref="193OtherPending">OtherPending</a> &gt; <a class="local col2 ref" href="#192MyPending" title='MyPending' data-ref="192MyPending">MyPending</a> ? <a class="local col3 ref" href="#193OtherPending" title='OtherPending' data-ref="193OtherPending">OtherPending</a> - <a class="local col2 ref" href="#192MyPending" title='MyPending' data-ref="192MyPending">MyPending</a> : <var>0</var>;</td></tr>
<tr><th id="1290">1290</th><td>    <a class="local col4 ref" href="#194M" title='M' data-ref="194M">M</a>.<a class="tu ref" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OtherShift' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherShift">OtherShift</a> = <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>] - <a class="local col6 ref" href="#186Other" title='Other' data-ref="186Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>] + <a class="local col4 ref" href="#194M" title='M' data-ref="194M">M</a>.<a class="tu ref" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::MyShift' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift">MyShift</a>;</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="195NewUB" title='NewUB' data-type='const uint32_t' data-ref="195NewUB">NewUB</dfn> = <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>] + <a class="local col4 ref" href="#194M" title='M' data-ref="194M">M</a>.<a class="tu ref" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::MyShift' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift">MyShift</a>;</td></tr>
<tr><th id="1293">1293</th><td>    <b>if</b> (<a class="local col5 ref" href="#195NewUB" title='NewUB' data-ref="195NewUB">NewUB</a> &lt; <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>])</td></tr>
<tr><th id="1294">1294</th><td>      <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"waitcnt score overflow"</q>);</td></tr>
<tr><th id="1295">1295</th><td>    <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreUBs" title='(anonymous namespace)::WaitcntBrackets::ScoreUBs' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreUBs">ScoreUBs</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>] = <a class="local col5 ref" href="#195NewUB" title='NewUB' data-ref="195NewUB">NewUB</a>;</td></tr>
<tr><th id="1296">1296</th><td>    <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::ScoreLBs" title='(anonymous namespace)::WaitcntBrackets::ScoreLBs' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::ScoreLBs">ScoreLBs</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>] = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col4 ref" href="#194M" title='M' data-ref="194M">M</a>.<a class="tu ref" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OldLB" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OldLB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OldLB">OldLB</a> + <a class="local col4 ref" href="#194M" title='M' data-ref="194M">M</a>.<a class="tu ref" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::MyShift' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::MyShift">MyShift</a>, <a class="local col4 ref" href="#194M" title='M' data-ref="194M">M</a>.<a class="tu ref" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherLB" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OtherLB' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherLB">OtherLB</a> + <a class="local col4 ref" href="#194M" title='M' data-ref="194M">M</a>.<a class="tu ref" href="#(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherShift" title='(anonymous namespace)::WaitcntBrackets::MergeInfo::OtherShift' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::MergeInfo::OtherShift">OtherShift</a>);</td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td>    <a class="local col7 ref" href="#187StrictDom" title='StrictDom' data-ref="187StrictDom">StrictDom</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" title='(anonymous namespace)::WaitcntBrackets::mergeScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj">mergeScore</a>(<a class="local col4 ref" href="#194M" title='M' data-ref="194M">M</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='a' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat">LastFlat</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>]</span>, <a class="local col6 ref" href="#186Other" title='Other' data-ref="186Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::LastFlat" title='(anonymous namespace)::WaitcntBrackets::LastFlat' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::LastFlat">LastFlat</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>]);</td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td>    <em>bool</em> <dfn class="local col6 decl" id="196RegStrictDom" title='RegStrictDom' data-type='bool' data-ref="196RegStrictDom">RegStrictDom</dfn> = <b>false</b>;</td></tr>
<tr><th id="1301">1301</th><td>    <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="197J" title='J' data-type='int' data-ref="197J">J</dfn> = <var>0</var>, <dfn class="local col8 decl" id="198E" title='E' data-type='int' data-ref="198E">E</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxVGPREv" title='(anonymous namespace)::WaitcntBrackets::getMaxVGPR' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxVGPREv">getMaxVGPR</a>(), <a class="local col6 ref" href="#186Other" title='Other' data-ref="186Other">Other</a>.<a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxVGPREv" title='(anonymous namespace)::WaitcntBrackets::getMaxVGPR' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxVGPREv">getMaxVGPR</a>()) + <var>1</var>; <a class="local col7 ref" href="#197J" title='J' data-ref="197J">J</a> != <a class="local col8 ref" href="#198E" title='E' data-ref="198E">E</a>;</td></tr>
<tr><th id="1302">1302</th><td>         <a class="local col7 ref" href="#197J" title='J' data-ref="197J">J</a>++) {</td></tr>
<tr><th id="1303">1303</th><td>      <a class="local col6 ref" href="#196RegStrictDom" title='RegStrictDom' data-ref="196RegStrictDom">RegStrictDom</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" title='(anonymous namespace)::WaitcntBrackets::mergeScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj">mergeScore</a>(<a class="local col4 ref" href="#194M" title='M' data-ref="194M">M</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::VgprScores" title='(anonymous namespace)::WaitcntBrackets::VgprScores' data-use='a' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprScores">VgprScores</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>][<a class="local col7 ref" href="#197J" title='J' data-ref="197J">J</a>]</span>, <a class="local col6 ref" href="#186Other" title='Other' data-ref="186Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::VgprScores" title='(anonymous namespace)::WaitcntBrackets::VgprScores' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprScores">VgprScores</a>[<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a>][<a class="local col7 ref" href="#197J" title='J' data-ref="197J">J</a>]);</td></tr>
<tr><th id="1304">1304</th><td>    }</td></tr>
<tr><th id="1305">1305</th><td></td></tr>
<tr><th id="1306">1306</th><td>    <b>if</b> (<a class="local col8 ref" href="#188T" title='T' data-ref="188T">T</a> == <a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>) {</td></tr>
<tr><th id="1307">1307</th><td>      <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="199J" title='J' data-type='int' data-ref="199J">J</dfn> = <var>0</var>, <dfn class="local col0 decl" id="200E" title='E' data-type='int' data-ref="200E">E</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxSGPREv" title='(anonymous namespace)::WaitcntBrackets::getMaxSGPR' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxSGPREv">getMaxSGPR</a>(), <a class="local col6 ref" href="#186Other" title='Other' data-ref="186Other">Other</a>.<a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxSGPREv" title='(anonymous namespace)::WaitcntBrackets::getMaxSGPR' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxSGPREv">getMaxSGPR</a>()) + <var>1</var>;</td></tr>
<tr><th id="1308">1308</th><td>           <a class="local col9 ref" href="#199J" title='J' data-ref="199J">J</a> != <a class="local col0 ref" href="#200E" title='E' data-ref="200E">E</a>; <a class="local col9 ref" href="#199J" title='J' data-ref="199J">J</a>++) {</td></tr>
<tr><th id="1309">1309</th><td>        <a class="local col6 ref" href="#196RegStrictDom" title='RegStrictDom' data-ref="196RegStrictDom">RegStrictDom</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj" title='(anonymous namespace)::WaitcntBrackets::mergeScore' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets10mergeScoreERKNS0_9MergeInfoERjj">mergeScore</a>(<a class="local col4 ref" href="#194M" title='M' data-ref="194M">M</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::SgprScores" title='(anonymous namespace)::WaitcntBrackets::SgprScores' data-use='a' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprScores">SgprScores</a>[<a class="local col9 ref" href="#199J" title='J' data-ref="199J">J</a>]</span>, <a class="local col6 ref" href="#186Other" title='Other' data-ref="186Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::SgprScores" title='(anonymous namespace)::WaitcntBrackets::SgprScores' data-use='r' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprScores">SgprScores</a>[<a class="local col9 ref" href="#199J" title='J' data-ref="199J">J</a>]);</td></tr>
<tr><th id="1310">1310</th><td>      }</td></tr>
<tr><th id="1311">1311</th><td>    }</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td>    <b>if</b> (<a class="local col6 ref" href="#196RegStrictDom" title='RegStrictDom' data-ref="196RegStrictDom">RegStrictDom</a> &amp;&amp; !<a class="local col9 ref" href="#189OldOutOfOrder" title='OldOutOfOrder' data-ref="189OldOutOfOrder">OldOutOfOrder</a>)</td></tr>
<tr><th id="1314">1314</th><td>      <a class="local col7 ref" href="#187StrictDom" title='StrictDom' data-ref="187StrictDom">StrictDom</a> = <b>true</b>;</td></tr>
<tr><th id="1315">1315</th><td>  }</td></tr>
<tr><th id="1316">1316</th><td></td></tr>
<tr><th id="1317">1317</th><td>  <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::VgprUB" title='(anonymous namespace)::WaitcntBrackets::VgprUB' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::VgprUB">VgprUB</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxVGPREv" title='(anonymous namespace)::WaitcntBrackets::getMaxVGPR' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxVGPREv">getMaxVGPR</a>(), <a class="local col6 ref" href="#186Other" title='Other' data-ref="186Other">Other</a>.<a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxVGPREv" title='(anonymous namespace)::WaitcntBrackets::getMaxVGPR' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxVGPREv">getMaxVGPR</a>());</td></tr>
<tr><th id="1318">1318</th><td>  <a class="tu member" href="#(anonymousnamespace)::WaitcntBrackets::SgprUB" title='(anonymous namespace)::WaitcntBrackets::SgprUB' data-use='w' data-ref="(anonymousnamespace)::WaitcntBrackets::SgprUB">SgprUB</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxSGPREv" title='(anonymous namespace)::WaitcntBrackets::getMaxSGPR' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxSGPREv">getMaxSGPR</a>(), <a class="local col6 ref" href="#186Other" title='Other' data-ref="186Other">Other</a>.<a class="tu member" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxSGPREv" title='(anonymous namespace)::WaitcntBrackets::getMaxSGPR' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getMaxSGPREv">getMaxSGPR</a>());</td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td>  <b>return</b> <a class="local col7 ref" href="#187StrictDom" title='StrictDom' data-ref="187StrictDom">StrictDom</a>;</td></tr>
<tr><th id="1321">1321</th><td>}</td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td><i  data-doc="_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE">// Generate s_waitcnt instructions where needed.</i></td></tr>
<tr><th id="1324">1324</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts">SIInsertWaitcnts</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE" title='(anonymous namespace)::SIInsertWaitcnts::insertWaitcntInBlock' data-type='bool (anonymous namespace)::SIInsertWaitcnts::insertWaitcntInBlock(llvm::MachineFunction &amp; MF, llvm::MachineBasicBlock &amp; Block, (anonymous namespace)::WaitcntBrackets &amp; ScoreBrackets)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE">insertWaitcntInBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="201MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="201MF">MF</dfn>,</td></tr>
<tr><th id="1325">1325</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="202Block" title='Block' data-type='llvm::MachineBasicBlock &amp;' data-ref="202Block">Block</dfn>,</td></tr>
<tr><th id="1326">1326</th><td>                                            <a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a> &amp;<dfn class="local col3 decl" id="203ScoreBrackets" title='ScoreBrackets' data-type='(anonymous namespace)::WaitcntBrackets &amp;' data-ref="203ScoreBrackets">ScoreBrackets</dfn>) {</td></tr>
<tr><th id="1327">1327</th><td>  <em>bool</em> <dfn class="local col4 decl" id="204Modified" title='Modified' data-type='bool' data-ref="204Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-insert-waitcnts&quot;)) { { dbgs() &lt;&lt; &quot;*** Block&quot; &lt;&lt; Block.getNumber() &lt;&lt; &quot; ***&quot;; ScoreBrackets.dump(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1330">1330</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Block"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#202Block" title='Block' data-ref="202Block">Block</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ***"</q>;</td></tr>
<tr><th id="1331">1331</th><td>    <a class="local col3 ref" href="#203ScoreBrackets" title='ScoreBrackets' data-ref="203ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets4dumpEv" title='(anonymous namespace)::WaitcntBrackets::dump' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets4dumpEv">dump</a>();</td></tr>
<tr><th id="1332">1332</th><td>  });</td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td>  <i>// Walk over the instructions.</i></td></tr>
<tr><th id="1335">1335</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="205OldWaitcntInstr" title='OldWaitcntInstr' data-type='llvm::MachineInstr *' data-ref="205OldWaitcntInstr">OldWaitcntInstr</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="206Iter" title='Iter' data-type='MachineBasicBlock::iterator' data-ref="206Iter">Iter</dfn> = <a class="local col2 ref" href="#202Block" title='Block' data-ref="202Block">Block</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col7 decl" id="207E" title='E' data-type='MachineBasicBlock::iterator' data-ref="207E">E</dfn> = <a class="local col2 ref" href="#202Block" title='Block' data-ref="202Block">Block</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1338">1338</th><td>       <a class="local col6 ref" href="#206Iter" title='Iter' data-ref="206Iter">Iter</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#207E" title='E' data-ref="207E">E</a>;) {</td></tr>
<tr><th id="1339">1339</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="208Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="208Inst">Inst</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#206Iter" title='Iter' data-ref="206Iter">Iter</a>;</td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td>    <i>// Track pre-existing waitcnts from earlier iterations.</i></td></tr>
<tr><th id="1342">1342</th><td>    <b>if</b> (Inst.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT</span> ||</td></tr>
<tr><th id="1343">1343</th><td>        (Inst.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_VSCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_VSCNT</span> &amp;&amp;</td></tr>
<tr><th id="1344">1344</th><td>         Inst.getOperand(<var>0</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="1345">1345</th><td>         Inst.getOperand(<var>0</var>).getReg() == AMDGPU::<span class='error' title="no member named &apos;SGPR_NULL&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_NULL</span>)) {</td></tr>
<tr><th id="1346">1346</th><td>      <b>if</b> (!<a class="local col5 ref" href="#205OldWaitcntInstr" title='OldWaitcntInstr' data-ref="205OldWaitcntInstr">OldWaitcntInstr</a>)</td></tr>
<tr><th id="1347">1347</th><td>        <a class="local col5 ref" href="#205OldWaitcntInstr" title='OldWaitcntInstr' data-ref="205OldWaitcntInstr">OldWaitcntInstr</a> = &amp;<a class="local col8 ref" href="#208Inst" title='Inst' data-ref="208Inst">Inst</a>;</td></tr>
<tr><th id="1348">1348</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#206Iter" title='Iter' data-ref="206Iter">Iter</a>;</td></tr>
<tr><th id="1349">1349</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1350">1350</th><td>    }</td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td>    <em>bool</em> <dfn class="local col9 decl" id="209VCCZBugWorkAround" title='VCCZBugWorkAround' data-type='bool' data-ref="209VCCZBugWorkAround">VCCZBugWorkAround</dfn> = <b>false</b>;</td></tr>
<tr><th id="1353">1353</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL9readsVCCZRKN4llvm12MachineInstrE" title='readsVCCZ' data-use='c' data-ref="_ZL9readsVCCZRKN4llvm12MachineInstrE">readsVCCZ</a>(<a class="local col8 ref" href="#208Inst" title='Inst' data-ref="208Inst">Inst</a>) &amp;&amp;</td></tr>
<tr><th id="1354">1354</th><td>        (!<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::VCCZBugHandledSet" title='(anonymous namespace)::SIInsertWaitcnts::VCCZBugHandledSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::VCCZBugHandledSet">VCCZBugHandledSet</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(&amp;<a class="local col8 ref" href="#208Inst" title='Inst' data-ref="208Inst">Inst</a>))) {</td></tr>
<tr><th id="1355">1355</th><td>      <b>if</b> (<a class="local col3 ref" href="#203ScoreBrackets" title='ScoreBrackets' data-ref="203ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreLB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreLBENS_15InstCounterTypeE">getScoreLB</a>(<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>) &lt;</td></tr>
<tr><th id="1356">1356</th><td>              <a class="local col3 ref" href="#203ScoreBrackets" title='ScoreBrackets' data-ref="203ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE" title='(anonymous namespace)::WaitcntBrackets::getScoreUB' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10getScoreUBENS_15InstCounterTypeE">getScoreUB</a>(<a class="tu enum" href="#(anonymousnamespace)::InstCounterType::LGKM_CNT" title='(anonymous namespace)::InstCounterType::LGKM_CNT' data-use='r' data-ref="(anonymousnamespace)::InstCounterType::LGKM_CNT">LGKM_CNT</a>) &amp;&amp;</td></tr>
<tr><th id="1357">1357</th><td>          <a class="local col3 ref" href="#203ScoreBrackets" title='ScoreBrackets' data-ref="203ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE" title='(anonymous namespace)::WaitcntBrackets::hasPendingEvent' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets15hasPendingEventENS_13WaitEventTypeE">hasPendingEvent</a>(<a class="tu enum" href="#(anonymousnamespace)::WaitEventType::SMEM_ACCESS" title='(anonymous namespace)::WaitEventType::SMEM_ACCESS' data-use='r' data-ref="(anonymousnamespace)::WaitEventType::SMEM_ACCESS">SMEM_ACCESS</a>)) {</td></tr>
<tr><th id="1358">1358</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS">SEA_ISLANDS</a>)</td></tr>
<tr><th id="1359">1359</th><td>          <a class="local col9 ref" href="#209VCCZBugWorkAround" title='VCCZBugWorkAround' data-ref="209VCCZBugWorkAround">VCCZBugWorkAround</a> = <b>true</b>;</td></tr>
<tr><th id="1360">1360</th><td>      }</td></tr>
<tr><th id="1361">1361</th><td>    }</td></tr>
<tr><th id="1362">1362</th><td></td></tr>
<tr><th id="1363">1363</th><td>    <i>// Generate an s_waitcnt instruction to be placed before</i></td></tr>
<tr><th id="1364">1364</th><td><i>    // cur_Inst, if needed.</i></td></tr>
<tr><th id="1365">1365</th><td>    <a class="local col4 ref" href="#204Modified" title='Modified' data-ref="204Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_" title='(anonymous namespace)::SIInsertWaitcnts::generateWaitcntInstBefore' data-use='c' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_">generateWaitcntInstBefore</a>(<span class='refarg'><a class="local col8 ref" href="#208Inst" title='Inst' data-ref="208Inst">Inst</a></span>, <span class='refarg'><a class="local col3 ref" href="#203ScoreBrackets" title='ScoreBrackets' data-ref="203ScoreBrackets">ScoreBrackets</a></span>, <a class="local col5 ref" href="#205OldWaitcntInstr" title='OldWaitcntInstr' data-ref="205OldWaitcntInstr">OldWaitcntInstr</a>);</td></tr>
<tr><th id="1366">1366</th><td>    <a class="local col5 ref" href="#205OldWaitcntInstr" title='OldWaitcntInstr' data-ref="205OldWaitcntInstr">OldWaitcntInstr</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE" title='(anonymous namespace)::SIInsertWaitcnts::updateEventWaitcntAfter' data-use='c' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE">updateEventWaitcntAfter</a>(<span class='refarg'><a class="local col8 ref" href="#208Inst" title='Inst' data-ref="208Inst">Inst</a></span>, &amp;<a class="local col3 ref" href="#203ScoreBrackets" title='ScoreBrackets' data-ref="203ScoreBrackets">ScoreBrackets</a>);</td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td><u>#<span data-ppcond="1370">if</span> 0 // TODO: implement resource type check controlled by options with ub = LB.</u></td></tr>
<tr><th id="1371">1371</th><td>    <i>// If this instruction generates a S_SETVSKIP because it is an</i></td></tr>
<tr><th id="1372">1372</th><td><i>    // indexed resource, and we are on Tahiti, then it will also force</i></td></tr>
<tr><th id="1373">1373</th><td><i>    // an S_WAITCNT vmcnt(0)</i></td></tr>
<tr><th id="1374">1374</th><td>    <b>if</b> (RequireCheckResourceType(Inst, context)) {</td></tr>
<tr><th id="1375">1375</th><td>      <i>// Force the score to as if an S_WAITCNT vmcnt(0) is emitted.</i></td></tr>
<tr><th id="1376">1376</th><td>      ScoreBrackets-&gt;setScoreLB(VM_CNT,</td></tr>
<tr><th id="1377">1377</th><td>      ScoreBrackets-&gt;getScoreUB(VM_CNT));</td></tr>
<tr><th id="1378">1378</th><td>    }</td></tr>
<tr><th id="1379">1379</th><td><u>#<span data-ppcond="1370">endif</span></u></td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-insert-waitcnts&quot;)) { { Inst.print(dbgs()); ScoreBrackets.dump(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1382">1382</th><td>      <a class="local col8 ref" href="#208Inst" title='Inst' data-ref="208Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>());</td></tr>
<tr><th id="1383">1383</th><td>      <a class="local col3 ref" href="#203ScoreBrackets" title='ScoreBrackets' data-ref="203ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets4dumpEv" title='(anonymous namespace)::WaitcntBrackets::dump' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets4dumpEv">dump</a>();</td></tr>
<tr><th id="1384">1384</th><td>    });</td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td>    <i>// Check to see if this is a GWS instruction. If so, and if this is CI or</i></td></tr>
<tr><th id="1387">1387</th><td><i>    // VI, then the generated code sequence will include an S_WAITCNT 0.</i></td></tr>
<tr><th id="1388">1388</th><td><i>    // TODO: Are these the only GWS instructions?</i></td></tr>
<tr><th id="1389">1389</th><td>    <b>if</b> (Inst.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;DS_GWS_INIT&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_INIT</span> ||</td></tr>
<tr><th id="1390">1390</th><td>        Inst.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;DS_GWS_SEMA_V&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_SEMA_V</span> ||</td></tr>
<tr><th id="1391">1391</th><td>        Inst.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;DS_GWS_SEMA_BR&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_SEMA_BR</span> ||</td></tr>
<tr><th id="1392">1392</th><td>        Inst.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;DS_GWS_SEMA_P&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_SEMA_P</span> ||</td></tr>
<tr><th id="1393">1393</th><td>        Inst.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;DS_GWS_BARRIER&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_GWS_BARRIER</span>) {</td></tr>
<tr><th id="1394">1394</th><td>      <i>// TODO: &amp;&amp; context-&gt;target_info-&gt;GwsRequiresMemViolTest() ) {</i></td></tr>
<tr><th id="1395">1395</th><td>      <a class="local col3 ref" href="#203ScoreBrackets" title='ScoreBrackets' data-ref="203ScoreBrackets">ScoreBrackets</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE" title='(anonymous namespace)::WaitcntBrackets::applyWaitcnt' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets12applyWaitcntERKN4llvm6AMDGPU7WaitcntE">applyWaitcnt</a>(<span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a>::<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7Waitcnt18allZeroExceptVsCntEv" title='llvm::AMDGPU::Waitcnt::allZeroExceptVsCnt' data-ref="_ZN4llvm6AMDGPU7Waitcnt18allZeroExceptVsCntEv">allZeroExceptVsCnt</a>());</td></tr>
<tr><th id="1396">1396</th><td>    }</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>    <i>// TODO: Remove this work-around after fixing the scheduler and enable the</i></td></tr>
<tr><th id="1399">1399</th><td><i>    // assert above.</i></td></tr>
<tr><th id="1400">1400</th><td>    <b>if</b> (<a class="local col9 ref" href="#209VCCZBugWorkAround" title='VCCZBugWorkAround' data-ref="209VCCZBugWorkAround">VCCZBugWorkAround</a>) {</td></tr>
<tr><th id="1401">1401</th><td>      <i>// Restore the vccz bit.  Any time a value is written to vcc, the vcc</i></td></tr>
<tr><th id="1402">1402</th><td><i>      // bit is updated, so we can restore the bit by reading the value of</i></td></tr>
<tr><th id="1403">1403</th><td><i>      // vcc and then writing it back to the register.</i></td></tr>
<tr><th id="1404">1404</th><td>      BuildMI(Block, Inst, Inst.getDebugLoc(),</td></tr>
<tr><th id="1405">1405</th><td>              TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>),</td></tr>
<tr><th id="1406">1406</th><td>              AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>)</td></tr>
<tr><th id="1407">1407</th><td>          .addReg(AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>);</td></tr>
<tr><th id="1408">1408</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::VCCZBugHandledSet" title='(anonymous namespace)::SIInsertWaitcnts::VCCZBugHandledSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::VCCZBugHandledSet">VCCZBugHandledSet</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(&amp;<a class="local col8 ref" href="#208Inst" title='Inst' data-ref="208Inst">Inst</a>);</td></tr>
<tr><th id="1409">1409</th><td>      <a class="local col4 ref" href="#204Modified" title='Modified' data-ref="204Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1410">1410</th><td>    }</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#206Iter" title='Iter' data-ref="206Iter">Iter</a>;</td></tr>
<tr><th id="1413">1413</th><td>  }</td></tr>
<tr><th id="1414">1414</th><td></td></tr>
<tr><th id="1415">1415</th><td>  <b>return</b> <a class="local col4 ref" href="#204Modified" title='Modified' data-ref="204Modified">Modified</a>;</td></tr>
<tr><th id="1416">1416</th><td>}</td></tr>
<tr><th id="1417">1417</th><td></td></tr>
<tr><th id="1418">1418</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts' data-ref="(anonymousnamespace)::SIInsertWaitcnts">SIInsertWaitcnts</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_116SIInsertWaitcnts20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIInsertWaitcnts::runOnMachineFunction' data-type='bool (anonymous namespace)::SIInsertWaitcnts::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="210MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="210MF">MF</dfn>) {</td></tr>
<tr><th id="1419">1419</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST">ST</a> = &amp;<a class="local col0 ref" href="#210MF" title='MF' data-ref="210MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1420">1420</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1421">1421</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TRI" title='(anonymous namespace)::SIInsertWaitcnts::TRI' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TRI">TRI</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1422">1422</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::MRI" title='(anonymous namespace)::SIInsertWaitcnts::MRI' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::MRI">MRI</a> = &amp;<a class="local col0 ref" href="#210MF" title='MF' data-ref="210MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1423">1423</th><td>  IV = AMDGPU::getIsaVersion(ST-&gt;<span class='error' title="no member named &apos;getCPU&apos; in &apos;llvm::GCNSubtarget&apos;">getCPU</span>());</td></tr>
<tr><th id="1424">1424</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col1 decl" id="211MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="211MFI">MFI</dfn> = <a class="local col0 ref" href="#210MF" title='MF' data-ref="210MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitZeroWaitcnts">ForceEmitZeroWaitcnts</a> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ForceEmitZeroFlag" title='ForceEmitZeroFlag' data-use='m' data-ref="ForceEmitZeroFlag">ForceEmitZeroFlag</a>;</td></tr>
<tr><th id="1427">1427</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="212T" title='T' data-type='(anonymous namespace)::InstCounterType' data-ref="212T">T</dfn> : <a class="tu ref" href="#_ZN12_GLOBAL__N_118inst_counter_typesEv" title='(anonymous namespace)::inst_counter_types' data-use='c' data-ref="_ZN12_GLOBAL__N_118inst_counter_typesEv">inst_counter_types</a>())</td></tr>
<tr><th id="1428">1428</th><td>    <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt" title='(anonymous namespace)::SIInsertWaitcnts::ForceEmitWaitcnt' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ForceEmitWaitcnt">ForceEmitWaitcnt</a>[<a class="local col2 ref" href="#212T" title='T' data-ref="212T">T</a>] = <b>false</b>;</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td>  <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::VmcntMax" title='(anonymous namespace)::(anonymous struct)::VmcntMax' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::VmcntMax">VmcntMax</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getVmcntBitMask' data-ref="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE">getVmcntBitMask</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV">IV</a>);</td></tr>
<tr><th id="1431">1431</th><td>  <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::ExpcntMax" title='(anonymous namespace)::(anonymous struct)::ExpcntMax' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::ExpcntMax">ExpcntMax</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getExpcntBitMask' data-ref="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE">getExpcntBitMask</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV">IV</a>);</td></tr>
<tr><th id="1432">1432</th><td>  <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::LgkmcntMax" title='(anonymous namespace)::(anonymous struct)::LgkmcntMax' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::LgkmcntMax">LgkmcntMax</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getLgkmcntBitMask' data-ref="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE">getLgkmcntBitMask</a>(<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::IV" title='(anonymous namespace)::SIInsertWaitcnts::IV' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::IV">IV</a>);</td></tr>
<tr><th id="1433">1433</th><td>  <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::VscntMax" title='(anonymous namespace)::(anonymous struct)::VscntMax' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::VscntMax">VscntMax</a> = <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget8hasVscntEv" title='llvm::GCNSubtarget::hasVscnt' data-ref="_ZNK4llvm12GCNSubtarget8hasVscntEv">hasVscnt</a>() ? <var>63</var> : <var>0</var>;</td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td>  <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::NumVGPRsMax" title='(anonymous namespace)::(anonymous struct)::NumVGPRsMax' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::NumVGPRsMax">NumVGPRsMax</a> = <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget22getAddressableNumVGPRsEv" title='llvm::GCNSubtarget::getAddressableNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget22getAddressableNumVGPRsEv">getAddressableNumVGPRs</a>();</td></tr>
<tr><th id="1436">1436</th><td>  <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::NumSGPRsMax" title='(anonymous namespace)::(anonymous struct)::NumSGPRsMax' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::NumSGPRsMax">NumSGPRsMax</a> = <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget22getAddressableNumSGPRsEv" title='llvm::GCNSubtarget::getAddressableNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget22getAddressableNumSGPRsEv">getAddressableNumSGPRs</a>();</td></tr>
<tr><th id="1437">1437</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HardwareLimits.NumVGPRsMax &lt;= SQ_MAX_PGM_VGPRS) ? void (0) : __assert_fail (&quot;HardwareLimits.NumVGPRsMax &lt;= SQ_MAX_PGM_VGPRS&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 1437, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::NumVGPRsMax" title='(anonymous namespace)::(anonymous struct)::NumVGPRsMax' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::NumVGPRsMax">NumVGPRsMax</a> &lt;= <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS" title='(anonymous namespace)::RegisterMapping::SQ_MAX_PGM_VGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_VGPRS">SQ_MAX_PGM_VGPRS</a>);</td></tr>
<tr><th id="1438">1438</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HardwareLimits.NumSGPRsMax &lt;= SQ_MAX_PGM_SGPRS) ? void (0) : __assert_fail (&quot;HardwareLimits.NumSGPRsMax &lt;= SQ_MAX_PGM_SGPRS&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp&quot;, 1438, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::NumSGPRsMax" title='(anonymous namespace)::(anonymous struct)::NumSGPRsMax' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::NumSGPRsMax">NumSGPRsMax</a> &lt;= <a class="tu enum" href="#(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_SGPRS" title='(anonymous namespace)::RegisterMapping::SQ_MAX_PGM_SGPRS' data-use='r' data-ref="(anonymousnamespace)::RegisterMapping::SQ_MAX_PGM_SGPRS">SQ_MAX_PGM_SGPRS</a>);</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td>  RegisterEncoding.VGPR0 = TRI-&gt;<span class='error' title="no member named &apos;getEncodingValue&apos; in &apos;llvm::SIRegisterInfo&apos;">getEncodingValue</span>(AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span>);</td></tr>
<tr><th id="1441">1441</th><td>  <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding">RegisterEncoding</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::VGPRL" title='(anonymous namespace)::(anonymous struct)::VGPRL' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::VGPRL">VGPRL</a> =</td></tr>
<tr><th id="1442">1442</th><td>      <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding">RegisterEncoding</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::VGPR0" title='(anonymous namespace)::(anonymous struct)::VGPR0' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::VGPR0">VGPR0</a> + <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::NumVGPRsMax" title='(anonymous namespace)::(anonymous struct)::NumVGPRsMax' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::NumVGPRsMax">NumVGPRsMax</a> - <var>1</var>;</td></tr>
<tr><th id="1443">1443</th><td>  RegisterEncoding.SGPR0 = TRI-&gt;<span class='error' title="no member named &apos;getEncodingValue&apos; in &apos;llvm::SIRegisterInfo&apos;">getEncodingValue</span>(AMDGPU::<span class='error' title="no member named &apos;SGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0</span>);</td></tr>
<tr><th id="1444">1444</th><td>  <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding">RegisterEncoding</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::SGPRL" title='(anonymous namespace)::(anonymous struct)::SGPRL' data-use='w' data-ref="(anonymousnamespace)::(anonymous)::SGPRL">SGPRL</a> =</td></tr>
<tr><th id="1445">1445</th><td>      <a class="tu ref" href="#(anonymousnamespace)::RegisterEncoding" title='(anonymous namespace)::RegisterEncoding' data-use='m' data-ref="(anonymousnamespace)::RegisterEncoding">RegisterEncoding</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::SGPR0" title='(anonymous namespace)::(anonymous struct)::SGPR0' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::SGPR0">SGPR0</a> + <a class="tu ref" href="#(anonymousnamespace)::HardwareLimits" title='(anonymous namespace)::HardwareLimits' data-use='m' data-ref="(anonymousnamespace)::HardwareLimits">HardwareLimits</a>.<a class="tu ref" href="#(anonymousnamespace)::(anonymous)::NumSGPRsMax" title='(anonymous namespace)::(anonymous struct)::NumSGPRsMax' data-use='r' data-ref="(anonymousnamespace)::(anonymous)::NumSGPRsMax">NumSGPRsMax</a> - <var>1</var>;</td></tr>
<tr><th id="1446">1446</th><td></td></tr>
<tr><th id="1447">1447</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet" title='(anonymous namespace)::SIInsertWaitcnts::TrackedWaitcntSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TrackedWaitcntSet">TrackedWaitcntSet</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1448">1448</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::VCCZBugHandledSet" title='(anonymous namespace)::SIInsertWaitcnts::VCCZBugHandledSet' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::VCCZBugHandledSet">VCCZBugHandledSet</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1449">1449</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::RpotIdxMap" title='(anonymous namespace)::SIInsertWaitcnts::RpotIdxMap' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::RpotIdxMap">RpotIdxMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1450">1450</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfos' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos">BlockInfos</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-use='c' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td>  <i>// Keep iterating over the blocks in reverse post order, inserting and</i></td></tr>
<tr><th id="1453">1453</th><td><i>  // updating s_waitcnt where needed, until a fix point is reached.</i></td></tr>
<tr><th id="1454">1454</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="213MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="213MBB">MBB</dfn> :</td></tr>
<tr><th id="1455">1455</th><td>       <a class="type" href="../../../include/llvm/ADT/PostOrderIterator.h.html#llvm::ReversePostOrderTraversal" title='llvm::ReversePostOrderTraversal' data-ref="llvm::ReversePostOrderTraversal">ReversePostOrderTraversal</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *&gt;<a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversalC1ET_" title='llvm::ReversePostOrderTraversal::ReversePostOrderTraversal&lt;GraphT, GT&gt;' data-ref="_ZN4llvm25ReversePostOrderTraversalC1ET_">(</a>&amp;<a class="local col0 ref" href="#210MF" title='MF' data-ref="210MF">MF</a>)) {</td></tr>
<tr><th id="1456">1456</th><td>    <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::RpotIdxMap" title='(anonymous namespace)::SIInsertWaitcnts::RpotIdxMap' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::RpotIdxMap">RpotIdxMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#213MBB" title='MBB' data-ref="213MBB">MBB</a>]</a> = <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfos' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos">BlockInfos</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1457">1457</th><td>    <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfos' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos">BlockInfos</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector12emplace_backEDpOT_" title='std::vector::emplace_back' data-use='c' data-ref="_ZNSt6vector12emplace_backEDpOT_">emplace_back</a>(<span class='refarg'><a class="local col3 ref" href="#213MBB" title='MBB' data-ref="213MBB">MBB</a></span>);</td></tr>
<tr><th id="1458">1458</th><td>  }</td></tr>
<tr><th id="1459">1459</th><td></td></tr>
<tr><th id="1460">1460</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>&gt; <a class="tu ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1Ev" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1Ev"></a><dfn class="local col4 decl" id="214Brackets" title='Brackets' data-type='std::unique_ptr&lt;WaitcntBrackets&gt;' data-ref="214Brackets">Brackets</dfn>;</td></tr>
<tr><th id="1461">1461</th><td>  <em>bool</em> <dfn class="local col5 decl" id="215Modified" title='Modified' data-type='bool' data-ref="215Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1462">1462</th><td>  <em>bool</em> <dfn class="local col6 decl" id="216Repeat" title='Repeat' data-type='bool' data-ref="216Repeat">Repeat</dfn>;</td></tr>
<tr><th id="1463">1463</th><td>  <b>do</b> {</td></tr>
<tr><th id="1464">1464</th><td>    <a class="local col6 ref" href="#216Repeat" title='Repeat' data-ref="216Repeat">Repeat</a> = <b>false</b>;</td></tr>
<tr><th id="1465">1465</th><td></td></tr>
<tr><th id="1466">1466</th><td>    <b>for</b> (<a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo">BlockInfo</a> &amp;<dfn class="local col7 decl" id="217BI" title='BI' data-type='(anonymous namespace)::SIInsertWaitcnts::BlockInfo &amp;' data-ref="217BI">BI</dfn> : <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfos' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos">BlockInfos</a>) {</td></tr>
<tr><th id="1467">1467</th><td>      <b>if</b> (!<a class="local col7 ref" href="#217BI" title='BI' data-ref="217BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Dirty' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty">Dirty</a>)</td></tr>
<tr><th id="1468">1468</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1469">1469</th><td></td></tr>
<tr><th id="1470">1470</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="218Idx" title='Idx' data-type='unsigned int' data-ref="218Idx">Idx</dfn> = <span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt8distanceT_S_" title='std::distance' data-use='c' data-ref="_ZSt8distanceT_S_">distance</a>(&amp;<a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfos' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos">BlockInfos</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-use='c' data-ref="_ZNSt6vector5beginEv">begin</a>(), &amp;<a class="local col7 ref" href="#217BI" title='BI' data-ref="217BI">BI</a>);</td></tr>
<tr><th id="1471">1471</th><td></td></tr>
<tr><th id="1472">1472</th><td>      <b>if</b> (<a class="tu ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrcvbEv" title='std::unique_ptr::operator bool' data-use='c' data-ref="_ZNKSt10unique_ptrcvbEv"></a><a class="local col7 ref" href="#217BI" title='BI' data-ref="217BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming">Incoming</a>) {</td></tr>
<tr><th id="1473">1473</th><td>        <b>if</b> (!<a class="tu ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrcvbEv" title='std::unique_ptr::operator bool' data-use='c' data-ref="_ZNKSt10unique_ptrcvbEv"></a><a class="local col4 ref" href="#214Brackets" title='Brackets' data-ref="214Brackets">Brackets</a>)</td></tr>
<tr><th id="1474">1474</th><td>          <a class="local col4 ref" href="#214Brackets" title='Brackets' data-ref="214Brackets">Brackets</a> <a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-use='c' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="tu ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-use='c' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>&gt;(<span class='refarg'><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col7 ref" href="#217BI" title='BI' data-ref="217BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming">Incoming</a></span>);</td></tr>
<tr><th id="1475">1475</th><td>        <b>else</b></td></tr>
<tr><th id="1476">1476</th><td>          <a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col4 ref" href="#214Brackets" title='Brackets' data-ref="214Brackets">Brackets</a> <a class="tu ref" href="#194" title='(anonymous namespace)::WaitcntBrackets::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBracketsaSERKS0_">=</a> <a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col7 ref" href="#217BI" title='BI' data-ref="217BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming">Incoming</a>;</td></tr>
<tr><th id="1477">1477</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1478">1478</th><td>        <b>if</b> (!<a class="tu ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrcvbEv" title='std::unique_ptr::operator bool' data-use='c' data-ref="_ZNKSt10unique_ptrcvbEv"></a><a class="local col4 ref" href="#214Brackets" title='Brackets' data-ref="214Brackets">Brackets</a>)</td></tr>
<tr><th id="1479">1479</th><td>          <a class="local col4 ref" href="#214Brackets" title='Brackets' data-ref="214Brackets">Brackets</a> <a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-use='c' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="tu ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-use='c' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>&gt;(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::ST" title='(anonymous namespace)::SIInsertWaitcnts::ST' data-use='a' data-ref="(anonymousnamespace)::SIInsertWaitcnts::ST">ST</a></span>);</td></tr>
<tr><th id="1480">1480</th><td>        <b>else</b></td></tr>
<tr><th id="1481">1481</th><td>          <a class="local col4 ref" href="#214Brackets" title='Brackets' data-ref="214Brackets">Brackets</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets5clearEv" title='(anonymous namespace)::WaitcntBrackets::clear' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets5clearEv">clear</a>();</td></tr>
<tr><th id="1482">1482</th><td>      }</td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td>      <a class="local col5 ref" href="#215Modified" title='Modified' data-ref="215Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE" title='(anonymous namespace)::SIInsertWaitcnts::insertWaitcntInBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE">insertWaitcntInBlock</a>(<span class='refarg'><a class="local col0 ref" href="#210MF" title='MF' data-ref="210MF">MF</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#217BI" title='BI' data-ref="217BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::MBB' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB">MBB</a></span>, <span class='refarg'><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col4 ref" href="#214Brackets" title='Brackets' data-ref="214Brackets">Brackets</a></span>);</td></tr>
<tr><th id="1485">1485</th><td>      <a class="local col7 ref" href="#217BI" title='BI' data-ref="217BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Dirty' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty">Dirty</a> = <b>false</b>;</td></tr>
<tr><th id="1486">1486</th><td></td></tr>
<tr><th id="1487">1487</th><td>      <b>if</b> (<a class="local col4 ref" href="#214Brackets" title='Brackets' data-ref="214Brackets">Brackets</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_115WaitcntBrackets10hasPendingEv" title='(anonymous namespace)::WaitcntBrackets::hasPending' data-use='c' data-ref="_ZNK12_GLOBAL__N_115WaitcntBrackets10hasPendingEv">hasPending</a>()) {</td></tr>
<tr><th id="1488">1488</th><td>        <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo">BlockInfo</a> *<dfn class="local col9 decl" id="219MoveBracketsToSucc" title='MoveBracketsToSucc' data-type='(anonymous namespace)::SIInsertWaitcnts::BlockInfo *' data-ref="219MoveBracketsToSucc">MoveBracketsToSucc</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1489">1489</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="220Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="220Succ">Succ</dfn> : <a class="local col7 ref" href="#217BI" title='BI' data-ref="217BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::MBB' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="1490">1490</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="221SuccIdx" title='SuccIdx' data-type='unsigned int' data-ref="221SuccIdx">SuccIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::RpotIdxMap" title='(anonymous namespace)::SIInsertWaitcnts::RpotIdxMap' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::RpotIdxMap">RpotIdxMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#220Succ" title='Succ' data-ref="220Succ">Succ</a>]</a>;</td></tr>
<tr><th id="1491">1491</th><td>          <a class="tu type" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo">BlockInfo</a> &amp;<dfn class="local col2 decl" id="222SuccBI" title='SuccBI' data-type='(anonymous namespace)::SIInsertWaitcnts::BlockInfo &amp;' data-ref="222SuccBI">SuccBI</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfos" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfos' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfos">BlockInfos</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#221SuccIdx" title='SuccIdx' data-ref="221SuccIdx">SuccIdx</a>]</a>;</td></tr>
<tr><th id="1492">1492</th><td>          <b>if</b> (!<a class="tu ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrcvbEv" title='std::unique_ptr::operator bool' data-use='c' data-ref="_ZNKSt10unique_ptrcvbEv"></a><a class="local col2 ref" href="#222SuccBI" title='SuccBI' data-ref="222SuccBI">SuccBI</a>.<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming">Incoming</a>) {</td></tr>
<tr><th id="1493">1493</th><td>            <a class="local col2 ref" href="#222SuccBI" title='SuccBI' data-ref="222SuccBI">SuccBI</a>.<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Dirty' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty">Dirty</a> = <b>true</b>;</td></tr>
<tr><th id="1494">1494</th><td>            <b>if</b> (<a class="local col1 ref" href="#221SuccIdx" title='SuccIdx' data-ref="221SuccIdx">SuccIdx</a> &lt;= <a class="local col8 ref" href="#218Idx" title='Idx' data-ref="218Idx">Idx</a>)</td></tr>
<tr><th id="1495">1495</th><td>              <a class="local col6 ref" href="#216Repeat" title='Repeat' data-ref="216Repeat">Repeat</a> = <b>true</b>;</td></tr>
<tr><th id="1496">1496</th><td>            <b>if</b> (!<a class="local col9 ref" href="#219MoveBracketsToSucc" title='MoveBracketsToSucc' data-ref="219MoveBracketsToSucc">MoveBracketsToSucc</a>) {</td></tr>
<tr><th id="1497">1497</th><td>              <a class="local col9 ref" href="#219MoveBracketsToSucc" title='MoveBracketsToSucc' data-ref="219MoveBracketsToSucc">MoveBracketsToSucc</a> = &amp;<a class="local col2 ref" href="#222SuccBI" title='SuccBI' data-ref="222SuccBI">SuccBI</a>;</td></tr>
<tr><th id="1498">1498</th><td>            } <b>else</b> {</td></tr>
<tr><th id="1499">1499</th><td>              <a class="local col2 ref" href="#222SuccBI" title='SuccBI' data-ref="222SuccBI">SuccBI</a>.<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming">Incoming</a> <a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-use='c' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="tu ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-use='c' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WaitcntBrackets" title='(anonymous namespace)::WaitcntBrackets' data-ref="(anonymousnamespace)::WaitcntBrackets">WaitcntBrackets</a>&gt;(<span class='refarg'><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col4 ref" href="#214Brackets" title='Brackets' data-ref="214Brackets">Brackets</a></span>);</td></tr>
<tr><th id="1500">1500</th><td>            }</td></tr>
<tr><th id="1501">1501</th><td>          } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#222SuccBI" title='SuccBI' data-ref="222SuccBI">SuccBI</a>.<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-use='m' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming">Incoming</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_" title='(anonymous namespace)::WaitcntBrackets::merge' data-use='c' data-ref="_ZN12_GLOBAL__N_115WaitcntBrackets5mergeERKS0_">merge</a>(<a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col4 ref" href="#214Brackets" title='Brackets' data-ref="214Brackets">Brackets</a>)) {</td></tr>
<tr><th id="1502">1502</th><td>            <a class="local col2 ref" href="#222SuccBI" title='SuccBI' data-ref="222SuccBI">SuccBI</a>.<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Dirty' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Dirty">Dirty</a> = <b>true</b>;</td></tr>
<tr><th id="1503">1503</th><td>            <b>if</b> (<a class="local col1 ref" href="#221SuccIdx" title='SuccIdx' data-ref="221SuccIdx">SuccIdx</a> &lt;= <a class="local col8 ref" href="#218Idx" title='Idx' data-ref="218Idx">Idx</a>)</td></tr>
<tr><th id="1504">1504</th><td>              <a class="local col6 ref" href="#216Repeat" title='Repeat' data-ref="216Repeat">Repeat</a> = <b>true</b>;</td></tr>
<tr><th id="1505">1505</th><td>          }</td></tr>
<tr><th id="1506">1506</th><td>        }</td></tr>
<tr><th id="1507">1507</th><td>        <b>if</b> (<a class="local col9 ref" href="#219MoveBracketsToSucc" title='MoveBracketsToSucc' data-ref="219MoveBracketsToSucc">MoveBracketsToSucc</a>)</td></tr>
<tr><th id="1508">1508</th><td>          <a class="local col9 ref" href="#219MoveBracketsToSucc" title='MoveBracketsToSucc' data-ref="219MoveBracketsToSucc">MoveBracketsToSucc</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming" title='(anonymous namespace)::SIInsertWaitcnts::BlockInfo::Incoming' data-use='w' data-ref="(anonymousnamespace)::SIInsertWaitcnts::BlockInfo::Incoming">Incoming</a> <a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-use='c' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-use='c' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col4 ref" href="#214Brackets" title='Brackets' data-ref="214Brackets">Brackets</a></span>);</td></tr>
<tr><th id="1509">1509</th><td>      }</td></tr>
<tr><th id="1510">1510</th><td>    }</td></tr>
<tr><th id="1511">1511</th><td>  } <b>while</b> (<a class="local col6 ref" href="#216Repeat" title='Repeat' data-ref="216Repeat">Repeat</a>);</td></tr>
<tr><th id="1512">1512</th><td></td></tr>
<tr><th id="1513">1513</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="223EndPgmBlocks" title='EndPgmBlocks' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="223EndPgmBlocks">EndPgmBlocks</dfn>;</td></tr>
<tr><th id="1514">1514</th><td></td></tr>
<tr><th id="1515">1515</th><td>  <em>bool</em> <dfn class="local col4 decl" id="224HaveScalarStores" title='HaveScalarStores' data-type='bool' data-ref="224HaveScalarStores">HaveScalarStores</dfn> = <b>false</b>;</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col5 decl" id="225BI" title='BI' data-type='MachineFunction::iterator' data-ref="225BI">BI</dfn> = <a class="local col0 ref" href="#210MF" title='MF' data-ref="210MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col6 decl" id="226BE" title='BE' data-type='MachineFunction::iterator' data-ref="226BE">BE</dfn> = <a class="local col0 ref" href="#210MF" title='MF' data-ref="210MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="local col5 ref" href="#225BI" title='BI' data-ref="225BI">BI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#226BE" title='BE' data-ref="226BE">BE</a>;</td></tr>
<tr><th id="1518">1518</th><td>       <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#225BI" title='BI' data-ref="225BI">BI</a>) {</td></tr>
<tr><th id="1519">1519</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="227MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="227MBB">MBB</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#225BI" title='BI' data-ref="225BI">BI</a>;</td></tr>
<tr><th id="1520">1520</th><td></td></tr>
<tr><th id="1521">1521</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="228I" title='I' data-type='MachineBasicBlock::iterator' data-ref="228I">I</dfn> = <a class="local col7 ref" href="#227MBB" title='MBB' data-ref="227MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col9 decl" id="229E" title='E' data-type='MachineBasicBlock::iterator' data-ref="229E">E</dfn> = <a class="local col7 ref" href="#227MBB" title='MBB' data-ref="227MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col8 ref" href="#228I" title='I' data-ref="228I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#229E" title='E' data-ref="229E">E</a>;</td></tr>
<tr><th id="1522">1522</th><td>         <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#228I" title='I' data-ref="228I">I</a>) {</td></tr>
<tr><th id="1523">1523</th><td>      <b>if</b> (!<a class="local col4 ref" href="#224HaveScalarStores" title='HaveScalarStores' data-ref="224HaveScalarStores">HaveScalarStores</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isScalarStore' data-ref="_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE">isScalarStore</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#228I" title='I' data-ref="228I">I</a>))</td></tr>
<tr><th id="1524">1524</th><td>        <a class="local col4 ref" href="#224HaveScalarStores" title='HaveScalarStores' data-ref="224HaveScalarStores">HaveScalarStores</a> = <b>true</b>;</td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td>      <b>if</b> (I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_ENDPGM&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ENDPGM</span> ||</td></tr>
<tr><th id="1527">1527</th><td>          I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_RETURN_TO_EPILOG&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_RETURN_TO_EPILOG</span>)</td></tr>
<tr><th id="1528">1528</th><td>        <a class="local col3 ref" href="#223EndPgmBlocks" title='EndPgmBlocks' data-ref="223EndPgmBlocks">EndPgmBlocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col7 ref" href="#227MBB" title='MBB' data-ref="227MBB">MBB</a>);</td></tr>
<tr><th id="1529">1529</th><td>    }</td></tr>
<tr><th id="1530">1530</th><td>  }</td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td>  <b>if</b> (<a class="local col4 ref" href="#224HaveScalarStores" title='HaveScalarStores' data-ref="224HaveScalarStores">HaveScalarStores</a>) {</td></tr>
<tr><th id="1533">1533</th><td>    <i>// If scalar writes are used, the cache must be flushed or else the next</i></td></tr>
<tr><th id="1534">1534</th><td><i>    // wave to reuse the same scratch memory can be clobbered.</i></td></tr>
<tr><th id="1535">1535</th><td><i>    //</i></td></tr>
<tr><th id="1536">1536</th><td><i>    // Insert s_dcache_wb at wave termination points if there were any scalar</i></td></tr>
<tr><th id="1537">1537</th><td><i>    // stores, and only if the cache hasn't already been flushed. This could be</i></td></tr>
<tr><th id="1538">1538</th><td><i>    // improved by looking across blocks for flushes in postdominating blocks</i></td></tr>
<tr><th id="1539">1539</th><td><i>    // from the stores but an explicitly requested flush is probably very rare.</i></td></tr>
<tr><th id="1540">1540</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="230MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="230MBB">MBB</dfn> : <a class="local col3 ref" href="#223EndPgmBlocks" title='EndPgmBlocks' data-ref="223EndPgmBlocks">EndPgmBlocks</a>) {</td></tr>
<tr><th id="1541">1541</th><td>      <em>bool</em> <dfn class="local col1 decl" id="231SeenDCacheWB" title='SeenDCacheWB' data-type='bool' data-ref="231SeenDCacheWB">SeenDCacheWB</dfn> = <b>false</b>;</td></tr>
<tr><th id="1542">1542</th><td></td></tr>
<tr><th id="1543">1543</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="232I" title='I' data-type='MachineBasicBlock::iterator' data-ref="232I">I</dfn> = <a class="local col0 ref" href="#230MBB" title='MBB' data-ref="230MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col3 decl" id="233E" title='E' data-type='MachineBasicBlock::iterator' data-ref="233E">E</dfn> = <a class="local col0 ref" href="#230MBB" title='MBB' data-ref="230MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col2 ref" href="#232I" title='I' data-ref="232I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#233E" title='E' data-ref="233E">E</a>;</td></tr>
<tr><th id="1544">1544</th><td>           <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#232I" title='I' data-ref="232I">I</a>) {</td></tr>
<tr><th id="1545">1545</th><td>        <b>if</b> (I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_DCACHE_WB&apos; in namespace &apos;llvm::AMDGPU&apos;">S_DCACHE_WB</span>)</td></tr>
<tr><th id="1546">1546</th><td>          <a class="local col1 ref" href="#231SeenDCacheWB" title='SeenDCacheWB' data-ref="231SeenDCacheWB">SeenDCacheWB</a> = <b>true</b>;</td></tr>
<tr><th id="1547">1547</th><td>        <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertWaitcnts::TII" title='(anonymous namespace)::SIInsertWaitcnts::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertWaitcnts::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isScalarStore' data-ref="_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE">isScalarStore</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#232I" title='I' data-ref="232I">I</a>))</td></tr>
<tr><th id="1548">1548</th><td>          <a class="local col1 ref" href="#231SeenDCacheWB" title='SeenDCacheWB' data-ref="231SeenDCacheWB">SeenDCacheWB</a> = <b>false</b>;</td></tr>
<tr><th id="1549">1549</th><td></td></tr>
<tr><th id="1550">1550</th><td>        <i>// FIXME: It would be better to insert this before a waitcnt if any.</i></td></tr>
<tr><th id="1551">1551</th><td>        <b>if</b> ((I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_ENDPGM&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ENDPGM</span> ||</td></tr>
<tr><th id="1552">1552</th><td>             I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_RETURN_TO_EPILOG&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_RETURN_TO_EPILOG</span>) &amp;&amp;</td></tr>
<tr><th id="1553">1553</th><td>            !SeenDCacheWB) {</td></tr>
<tr><th id="1554">1554</th><td>          <a class="local col5 ref" href="#215Modified" title='Modified' data-ref="215Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1555">1555</th><td>          BuildMI(*MBB, I, I-&gt;getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_DCACHE_WB&apos; in namespace &apos;llvm::AMDGPU&apos;">S_DCACHE_WB</span>));</td></tr>
<tr><th id="1556">1556</th><td>        }</td></tr>
<tr><th id="1557">1557</th><td>      }</td></tr>
<tr><th id="1558">1558</th><td>    }</td></tr>
<tr><th id="1559">1559</th><td>  }</td></tr>
<tr><th id="1560">1560</th><td></td></tr>
<tr><th id="1561">1561</th><td>  <b>if</b> (!<a class="local col1 ref" href="#211MFI" title='MFI' data-ref="211MFI">MFI</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="1562">1562</th><td>    <i>// Wait for any outstanding memory operations that the input registers may</i></td></tr>
<tr><th id="1563">1563</th><td><i>    // depend on. We can't track them and it's better to the wait after the</i></td></tr>
<tr><th id="1564">1564</th><td><i>    // costly call sequence.</i></td></tr>
<tr><th id="1565">1565</th><td><i></i></td></tr>
<tr><th id="1566">1566</th><td><i>    // TODO: Could insert earlier and schedule more liberally with operations</i></td></tr>
<tr><th id="1567">1567</th><td><i>    // that only use caller preserved registers.</i></td></tr>
<tr><th id="1568">1568</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="234EntryBB" title='EntryBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="234EntryBB">EntryBB</dfn> = <a class="local col0 ref" href="#210MF" title='MF' data-ref="210MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv">front</a>();</td></tr>
<tr><th id="1569">1569</th><td>    <b>if</b> (ST-&gt;hasVscnt())</td></tr>
<tr><th id="1570">1570</th><td>      BuildMI(EntryBB, EntryBB.getFirstNonPHI(), DebugLoc(),</td></tr>
<tr><th id="1571">1571</th><td>              TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT_VSCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT_VSCNT</span>))</td></tr>
<tr><th id="1572">1572</th><td>      .addReg(AMDGPU::<span class='error' title="no member named &apos;SGPR_NULL&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_NULL</span>, RegState::Undef)</td></tr>
<tr><th id="1573">1573</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="1574">1574</th><td>    BuildMI(EntryBB, EntryBB.getFirstNonPHI(), DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT</span>))</td></tr>
<tr><th id="1575">1575</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="1576">1576</th><td></td></tr>
<tr><th id="1577">1577</th><td>    <a class="local col5 ref" href="#215Modified" title='Modified' data-ref="215Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1578">1578</th><td>  }</td></tr>
<tr><th id="1579">1579</th><td></td></tr>
<tr><th id="1580">1580</th><td>  <b>return</b> <a class="local col5 ref" href="#215Modified" title='Modified' data-ref="215Modified">Modified</a>;</td></tr>
<tr><th id="1581">1581</th><td>}</td></tr>
<tr><th id="1582">1582</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
