// Seed: 3791550950
module module_0;
  wire id_1 = id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd78
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16[1 : id_13],
    id_17
);
  output tri1 id_17;
  input logic [7:0] id_16;
  inout wire id_15;
  input wire id_14;
  input wire _id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  bit id_18;
  assign id_17 = -1;
  initial $signed(80);
  ;
  assign id_1[~-1] = 1;
  module_0 modCall_1 ();
  always id_18 = id_9;
  assign id_12 = id_14;
endmodule
