{"vcs1":{"timestamp_begin":1739430674.309730271, "rt":0.28, "ut":0.13, "st":0.11}}
{"vcselab":{"timestamp_begin":1739430674.674214873, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1739430674.982529202, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739430674.082049598}
{"VCS_COMP_START_TIME": 1739430674.082049598}
{"VCS_COMP_END_TIME": 1739430675.200481844}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150348}}
