#**********************************************************************
# -->START EXCLUDE FROM EXTERNAL
#                                                                      *
#                          INTEL CONFIDENTIAL                          *
# <--END EXCLUDE FROM EXTERNAL
#                                                                      *
#  Copyright (c) 2013-2016 Intel Corporation All Rights Reserved.      *
#                                                                      *
#  No license (express or implied, by estoppel or otherwise) to any    *
#  intellectual property rights is granted by this document. Intel     *
#  disclaims all express and implied warranties, including without     *
#  limitation, the implied warranties of merchantability, fitness for  *
#  a particular purpose, and non-infringement, as well as any warranty *
#  arising from course of performance, course of dealing, or usage in  *
#  trade.                                                              *
#                                                                      *
#  This document contains information on products, services and/or     *
#  processes in development. All information provided here is subject  *
#  to change without notice. Contact your Intel representative to      *
#  obtain the latest forecast, schedule, specifications and roadmaps.  *
#  The products and services described may contain defects or errors   *
#  known as errata which may cause deviations from published           *
#  specifications. Current characterized errata are available on       *
#  request.                                                            *
#                                                                      *
# **********************************************************************

#**********************************************************************
#                                                                      *
#                      SoC Watch Configuration                         *
#                                                                      *
# **********************************************************************
# FORMAT: NAME=value
# NAME convention should follow:
# PLATFORM_FEATURE_HWMECHANISM_METRIC_SUBFEATURE
# For example, PLATFORM can be VLV, TNG, HSW...
# FEATURE can be CSTATE or PSTATE. It should be same
# as actual collection switch name in capital.
# HWMECHANISM can be MSR, CONSTANT, PCI, MMIO.

#
#
# START ALL DATA

####################################################
# Supported GPU SKUs and their corresponding IDs
####################################################
ALL_GTDeviceIDToSKUMap_GT1-Desktop_=0x102
ALL_GTDeviceIDToSKUMap_GT1-Mobile_=0x106
ALL_GTDeviceIDToSKUMap_GT1-Server_=0x10A
ALL_GTDeviceIDToSKUMap_GT1-Versatile-Acceleration_=0x10B
ALL_GTDeviceIDToSKUMap_GT2-Desktop_=0x112
ALL_GTDeviceIDToSKUMap_GT2-Mobile_=0x116
ALL_GTDeviceIDToSKUMap_GT2+-Desktop_=0x122
ALL_GTDeviceIDToSKUMap_GT2+-Mobile_=0x126
ALL_GTDeviceIDToSKUMap_GT1-Desktop_=0x152
ALL_GTDeviceIDToSKUMap_GT1-Mobile_=0x156
ALL_GTDeviceIDToSKUMap_GT1-Server_=0x15A
ALL_GTDeviceIDToSKUMap_GT1-Versatile-Acceleration_=0x15B
ALL_GTDeviceIDToSKUMap_GT2-Desktop_=0x162
ALL_GTDeviceIDToSKUMap_GT2-Mobile_=0x166
ALL_GTDeviceIDToSKUMap_GT2+-Desktop_=0x172
ALL_GTDeviceIDToSKUMap_GT2+-Mobile_=0x176
ALL_GTDeviceIDToSKUMap_GT1.6-Desktop_=0x182
ALL_GTDeviceIDToSKUMap_GT1.6-Mobile_=0x186
ALL_GTDeviceIDToSKUMap_GT1-Desktop_=0x402
ALL_GTDeviceIDToSKUMap_GT1-Mobile=0x406
ALL_GTDeviceIDToSKUMap_GT1-Server=0x40A
ALL_GTDeviceIDToSKUMap_GT1-Versatile-Acceleration_=0x40B
ALL_GTDeviceIDToSKUMap_GT2-Desktop_=0x412
ALL_GTDeviceIDToSKUMap_GT2-Mobile_=0x416
ALL_GTDeviceIDToSKUMap_GT2-Server_=0x41A
ALL_GTDeviceIDToSKUMap_GT2-Versatile-Acceleration_=0x41B
ALL_GTDeviceIDToSKUMap_GT3-Desktop_=0x422
ALL_GTDeviceIDToSKUMap_GT3-Mobile_=0x426
ALL_GTDeviceIDToSKUMap_GT3-Server_=0x42A
ALL_GTDeviceIDToSKUMap_GT3-Versatile-Acceleration_=0x42B
ALL_GTDeviceIDToSKUMap_GT3-Haswell-ULT_=0xA26
ALL_GTDeviceIDToSKUMap_GT2-Haswell-ULT_=0xA16
ALL_GTDeviceIDToSKUMap_GT1-Haswell-ULX_=0xA0E
ALL_GTDeviceIDToSKUMap_GT2-Haswell-ULX_=0xA1E
ALL_GTDeviceIDToSKUMap_GT3-Haswell-25W_=0xA2E
ALL_GTDeviceIDToSKUMap_GT1-Desktop_=0xC02
ALL_GTDeviceIDToSKUMap_GT1-Mobile_=0xC06
ALL_GTDeviceIDToSKUMap_GT1-Server_=0xC0A
ALL_GTDeviceIDToSKUMap_GT1-Versatile-Acceleration_=0xC0B
ALL_GTDeviceIDToSKUMap_GT-Valleyview_=0xF31
ALL_GTDeviceIDToSKUMap_GT1-Broadwell-ULT_=0x1606
ALL_GTDeviceIDToSKUMap_GT2-Broadwell-ULT_=0x1616
ALL_GTDeviceIDToSKUMap_GT1-Broadwell-ULX_=0x160E
ALL_GTDeviceIDToSKUMap_GT2-Broadwell-ULX_=0x161E
ALL_GTDeviceIDToSKUMap_GT3-Broadwell_=0x1622
ALL_GTDeviceIDToSKUMap_GT3-Broadwell_=0x1626
ALL_GTDeviceIDToSKUMap_GT3e-Broadwell_=0x162B
ALL_GTDeviceIDToSKUMap_GT3e-Broadwell_=0x162A
ALL_GTDeviceIDToSKUMap_GT2-Broadwell-Halo_=0x1612
ALL_GTDeviceIDToSKUMap_GT1-Broadwell-Server_=0x6F04

# -->START EXCLUDE FROM EXTERNAL
ALL_GTDeviceIDToSKUMap_GT-Cherryview_=0x22B0
ALL_GTDeviceIDToSKUMap_GT-Braswell_=0x22B1
ALL_GTDeviceIDToSKUMap_GT-Braswell_=0x22B2
#ALL_GTDeviceIDToSKUMap_HSW-Halo-ID3362_=0xD22
# <--END EXCLUDE FROM EXTERNAL

ALL_GTDeviceIDToSKUMap_GT2-SKL-ULT_=0x1904
ALL_GTDeviceIDToSKUMap_GT1.5-SKL-ULT_=0x1913
ALL_GTDeviceIDToSKUMap_GT1-SKL-ULT_=0x1906
ALL_GTDeviceIDToSKUMap_GT3-SKL-ULT_=0x1926
ALL_GTDeviceIDToSKUMap_GT2-SKL-ULT2_=0x1921
ALL_GTDeviceIDToSKUMap_GT1.5-SKL-ULX_=0x1915
ALL_GTDeviceIDToSKUMap_GT2-SKL-ULT3_=0x1916
ALL_GTDeviceIDToSKUMap_GT1-SKL-ULX_=0x190E
ALL_GTDeviceIDToSKUMap_GT2-SKL-ULX_=0x191E
ALL_GTDeviceIDToSKUMap_GT2-SKL-DT_=0x1912
ALL_GTDeviceIDToSKUMap_GT1.5-SKL-DT_=0x1917
ALL_GTDeviceIDToSKUMap_GT1-SKL-DT_=0x1902
ALL_GTDeviceIDToSKUMap_GT4-SKL-DT_=0x1932
ALL_GTDeviceIDToSKUMap_GT2-SKL-Halo_=0x191B
ALL_GTDeviceIDToSKUMap_GT4-SKL-Halo_=0x193B
ALL_GTDeviceIDToSKUMap_GT3-SKL-Halo_=0x192B
ALL_GTDeviceIDToSKUMap_GT1-SKL-Halo_=0x190B
ALL_GTDeviceIDToSKUMap_GT2-SKL-SRV_=0x191A
ALL_GTDeviceIDToSKUMap_GT3-SKL-SRV_=0x192A
ALL_GTDeviceIDToSKUMap_GT1-SKL-SRV_=0x190A
ALL_GTDeviceIDToSKUMap_GT4-SKL-SRV_=0x193A
ALL_GTDeviceIDToSKUMap_GT2-SKL-WKS_=0x191D
ALL_GTDeviceIDToSKUMap_GT4-SKL-WKS_=0x193D

#Including the KBL-Internal Only
ALL_GTDeviceIDToSKUMap_GT-KBL-1_=0x5904
ALL_GTDeviceIDToSKUMap_GT-KBL-2_=0x5913
ALL_GTDeviceIDToSKUMap_GT-KBL-3_=0x5906
ALL_GTDeviceIDToSKUMap_GT-KBL-4_=0x5926
ALL_GTDeviceIDToSKUMap_GT-KBL-5_=0x5921
ALL_GTDeviceIDToSKUMap_GT-KBL-6_=0x5915
ALL_GTDeviceIDToSKUMap_GT-KBL-7_=0x5916
ALL_GTDeviceIDToSKUMap_GT-KBL-8_=0x590E
ALL_GTDeviceIDToSKUMap_GT-KBL-9_=0x591E
ALL_GTDeviceIDToSKUMap_GT-KBL-10_=0x5912
ALL_GTDeviceIDToSKUMap_GT-KBL-11_=0x5917
ALL_GTDeviceIDToSKUMap_GT-KBL-12_=0x5902
ALL_GTDeviceIDToSKUMap_GT-KBL-13_=0x5932
ALL_GTDeviceIDToSKUMap_GT-KBL-14_=0x591B
ALL_GTDeviceIDToSKUMap_GT-KBL-15_=0x593B
ALL_GTDeviceIDToSKUMap_GT-KBL-16_=0x592B
ALL_GTDeviceIDToSKUMap_GT-KBL-17_=0x590B
ALL_GTDeviceIDToSKUMap_GT-KBL-18_=0x591A
ALL_GTDeviceIDToSKUMap_GT-KBL-19_=0x592A
ALL_GTDeviceIDToSKUMap_GT-KBL-20_=0x590A
ALL_GTDeviceIDToSKUMap_GT-KBL-21_=0x593A
ALL_GTDeviceIDToSKUMap_GT-KBL-22_=0x591D
ALL_GTDeviceIDToSKUMap_GT-KBL-23_=0x593D

# -->START EXCLUDE FROM NDA
ALL_GTDeviceIDToSKUMap_GT1-CNL-ULT_=0x5A42
ALL_GTDeviceIDToSKUMap_GT2-CNL-ULT_=0x5A52
ALL_GTDeviceIDToSKUMap_GT3-CNL-ULT_=0x5A62
ALL_GTDeviceIDToSKUMap_GT4-CNL-ULT_=0x5A72

#CNL SKU Y
ALL_GTDeviceIDToSKUMap_GT1-CNL-ULX_=0x5A41
ALL_GTDeviceIDToSKUMap_GT2-CNL-ULX_=0x5A51
ALL_GTDeviceIDToSKUMap_GT3-CNL-ULX_=0x5A61
ALL_GTDeviceIDToSKUMap_GT4-CNL-ULX_=0x5A71

#CNL Desktop
ALL_GTDeviceIDToSKUMap_GT1-CNL-DT_=0x5A45
ALL_GTDeviceIDToSKUMap_GT2-CNL-DT_=0x5A55
ALL_GTDeviceIDToSKUMap_GT3-CNL-DT_=0x5A65
ALL_GTDeviceIDToSKUMap_GT4-CNL-DT_=0x5A75

#CNL Halo
ALL_GTDeviceIDToSKUMap_GT1-CNL-Halo_=0x5A44
ALL_GTDeviceIDToSKUMap_GT2-CNL-Halo_=0x5A54
ALL_GTDeviceIDToSKUMap_GT4-CNL-Halo_=0x5A74
ALL_GTDeviceIDToSKUMap_GT3-CNL-Halo_=0x5A64

# CNL Server
ALL_GTDeviceIDToSKUMap_GT1-CNL-SRV_=0x5A47
ALL_GTDeviceIDToSKUMap_GT2-CNL-SRV_=0x5A57
ALL_GTDeviceIDToSKUMap_GT3-CNL-SRV_=0x5A67
ALL_GTDeviceIDToSKUMap_GT4-CNL-SRV_=0x5A77

# Workstation
ALL_GTDeviceIDToSKUMap_GT1-CNL-WKS_=0x5A46
ALL_GTDeviceIDToSKUMap_GT2-CNL-WKS_=0x5A56
ALL_GTDeviceIDToSKUMap_GT3-CNL-WKS_=0x5A66
ALL_GTDeviceIDToSKUMap_GT4-CNL-WKS_=0x5A76

# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM EXTERNAL
ALL_GTDeviceIDToSKUMap_GT1-BXT_=0xA84
ALL_GTDeviceIDToSKUMap_GT2-BXT_=0x1A84
ALL_GTDeviceIDToSKUMap_GT3-BXT_=0x1A85
ALL_GTDeviceIDToSKUMap_GT1-APL_=0x5A84
ALL_GTDeviceIDToSKUMap_GT2-APL_=0x5A85
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
# Config info related to SoCWatch-Powertrace data merge
ALL_POWERTRACE_TSC-INDEX_=1
ALL_POWERTRACE_NUM-COLUMNS_=69
# <--END EXCLUDE FROM NDA

# END ALL DATA

#----------------------------------------
# Nehalem
#----------------------------------------
NHM_MODEL_CPUID_FMS_=0x6.0x1a.*,0x6.0x1e.*,0x6.0x1f.*,0x6.0x25.*,0x6.0x2c.*,0x6.0x2e.*,0x6.0x2f.*
# For CPU P-state
NHM_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
NHM_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
NHM_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
NHM_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
NHM_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
NHM_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
NHM_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
NHM_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
NHM_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
NHM_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
NHM_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a
NHM_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b
NHM_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d
NHM_CPU-PSTATE_MSR_PERF-STATUS_=0x198
NHM_CPU-PSTATE_MSR_APERF_=0xe8
NHM_CPU-PSTATE_MSR_MPERF_=0xe7

# For CPU C-state
NHM_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0
NHM_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=6
NHM_CPU-CSTATE_CONSTANT_C3_TARGET-RESIDENCY=80
NHM_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=800
NHM_CPU-CSTATE_MSR_C1_CORE=0
NHM_CPU-CSTATE_MSR_C3_CORE=0x3fc
NHM_CPU-CSTATE_MSR_C6_CORE=0x3fd
NHM_CPU-CSTATE_MSR_C3_PACKAGE=0x3f8
NHM_CPU-CSTATE_MSR_C6_PACKAGE=0x3f9
NHM_CPU-CSTATE_MSR_C7_PACKAGE=0x3fa

# For Temperature
NHM_THERMAL_MSR_STATUS_=0x19c
NHM_THERMAL_MSR_INTERRUPT_=0x19b
NHM_THERMAL_MSR_CPU-TEMP_=0x1a2
NHM_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
NHM_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
NHM_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
NHM_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
NHM_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
NHM_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
NHM_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
NHM_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
NHM_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
NHM_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
NHM_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
NHM_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
NHM_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
NHM_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
NHM_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
NHM_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
NHM_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
NHM_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff

#----------------------------------------
# SandyBridge
#----------------------------------------
SNB_MODEL_CPUID_FMS=0x6.0x2a.*,0x6.0x2d.*
# For CPU P-state
SNB_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
SNB_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
SNB_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
SNB_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
SNB_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
SNB_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
SNB_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
SNB_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
SNB_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
SNB_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
SNB_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a
SNB_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b
SNB_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d
SNB_CPU-PSTATE_MSR_PERF-STATUS_=0x198
SNB_CPU-PSTATE_MSR_APERF_=0xe8
SNB_CPU-PSTATE_MSR_MPERF_=0xe7

# For CPU C-state
SNB_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0
SNB_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=2
SNB_CPU-CSTATE_CONSTANT_C3_TARGET-RESIDENCY=211
SNB_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=345
SNB_CPU-CSTATE_CONSTANT_C7_TARGET-RESIDENCY=345
SNB_CPU-CSTATE_MSR_C2_PACKAGE=0x60D
SNB_CPU-CSTATE_MSR_C3_PACKAGE=0x3f8
SNB_CPU-CSTATE_MSR_C6_PACKAGE=0x3f9
SNB_CPU-CSTATE_MSR_C7_PACKAGE=0x3fa
SNB_CPU-CSTATE_MSR_C1_CORE=0
SNB_CPU-CSTATE_MSR_C3_CORE=0x3fc
SNB_CPU-CSTATE_MSR_C6_CORE=0x3fd
SNB_CPU-CSTATE_MSR_C7_CORE=0x3fe

# For Energy
SNB_ENERGY_MSR_PACKAGE_=0x611
SNB_ENERGY_MSR_CPU-IA_=0x639
SNB_ENERGY_MSR_GPU-GT_=0x641
SNB_ENERGY_MSR_DRAM_=0x619

# For Temperature
SNB_THERMAL_MSR_STATUS_=0x19c
SNB_THERMAL_MSR_INTERRUPT_=0x19b
SNB_THERMAL_MSR_CPU-TEMP_=0x1a2
SNB_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
SNB_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
SNB_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
SNB_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
SNB_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
SNB_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
SNB_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
SNB_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
SNB_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
SNB_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
SNB_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
SNB_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
SNB_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
SNB_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
SNB_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
SNB_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
SNB_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
SNB_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff

# Memory Bandwidth
SNB_MEMBW_MMIO_GT-Requests_=0x5040
SNB_MEMBW_MMIO_IA-Requests_=0x5044
SNB_MEMBW_MMIO_IO-Requests_=0x5048
SNB_MEMBW_MMIO_DATA-Reads_=0x5050
SNB_MEMBW_MMIO_DATA-Writes_=0x5054
SNB_MEMBW_CONSTANT_BAR-MASK_=0x0007FFFFF8000
SNB_MEMBW_CONSTANT_BAR-OFFSET_=0x048
SNB_MEMBW_CONSTANT_REG-SIZE_=0x4

# For GPU C-state
SNB_GFX-CSTATE_CONSTANT_GTTMMADR-OFFSET_=0x10
SNB_GFX-CSTATE_CONSTANT_GT-BAR-MASK_=0xFFF00000
SNB_GFX-CSTATE_CONSTANT_REG-SIZE_=0x4
SNB_GFX-CSTATE_CONSTANT_RES-UNIT_=1.28
SNB_GFX-CSTATE_CONSTANT_NUM-CSTATES_=5
SNB_GFX-CSTATE_MMIO_GT_RC6=0x138108
SNB_GFX-CSTATE_MMIO_GT_RC6P=0x13810C
SNB_GFX-CSTATE_MMIO_GT_RC6PP=0x138110
SNB_GFX-CSTATE_MMIO_GT_RC6LkdToRPN=0x138104

#----------------------------------------
# IvyBridge
#----------------------------------------
IVB_MODEL_CPUID_FMS=0x6.0x3a.*
# For CPU P-state
IVB_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
IVB_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
IVB_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
IVB_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
IVB_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
IVB_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
IVB_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
IVB_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
IVB_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
IVB_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
IVB_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a
IVB_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b
IVB_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d
IVB_CPU-PSTATE_MSR_PERF-STATUS_=0x198
IVB_CPU-PSTATE_MSR_APERF_=0xe8
IVB_CPU-PSTATE_MSR_MPERF_=0xe7

# For CPU C-state
IVB_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0
IVB_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=1
IVB_CPU-CSTATE_CONSTANT_C3_TARGET-RESIDENCY=156
IVB_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=300
IVB_CPU-CSTATE_CONSTANT_C7_TARGET-RESIDENCY=300
IVB_CPU-CSTATE_MSR_C3_PACKAGE=0x3f8
IVB_CPU-CSTATE_MSR_C6_PACKAGE=0x3f9
IVB_CPU-CSTATE_MSR_C7_PACKAGE=0x3fa
IVB_CPU-CSTATE_MSR_C1_CORE=0
IVB_CPU-CSTATE_MSR_C3_CORE=0x3fc
IVB_CPU-CSTATE_MSR_C6_CORE=0x3fd
IVB_CPU-CSTATE_MSR_C7_CORE=0x3fe

# For Temperature
IVB_THERMAL_MSR_STATUS_=0x19c
IVB_THERMAL_MSR_INTERRUPT_=0x19b
IVB_THERMAL_MSR_CPU-TEMP_=0x1a2
IVB_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
IVB_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
IVB_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
IVB_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
IVB_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
IVB_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
IVB_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
IVB_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
IVB_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
IVB_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
IVB_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
IVB_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
IVB_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
IVB_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
IVB_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
IVB_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
IVB_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
IVB_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff

# Memory Bandwidth
IVB_MEMBW_MMIO_GT-Requests_=0x5040
IVB_MEMBW_MMIO_IA-Requests_=0x5044
IVB_MEMBW_MMIO_IO-Requests_=0x5048
IVB_MEMBW_MMIO_DATA-Reads_=0x5050
IVB_MEMBW_MMIO_DATA-Writes_=0x5054
IVB_MEMBW_CONSTANT_BAR-MASK_=0x0007FFFFF8000
IVB_MEMBW_CONSTANT_BAR-OFFSET_=0x048
IVB_MEMBW_CONSTANT_REG-SIZE_=0x4

# For GPU C-state
IVB_GFX-CSTATE_CONSTANT_GTTMMADR-OFFSET_=0x10
IVB_GFX-CSTATE_CONSTANT_GT-BAR-MASK_=0xFFF00000
IVB_GFX-CSTATE_CONSTANT_REG-SIZE_=0x4
IVB_GFX-CSTATE_CONSTANT_RES-UNIT_=1.28
IVB_GFX-CSTATE_CONSTANT_NUM-COMPONENTS_=1
IVB_GFX-CSTATE_MMIO_GT_RC0=0
IVB_GFX-CSTATE_MMIO_GT_RC6=0x138108
IVB_GFX-CSTATE_MMIO_GT_RC6P=0x13810C
IVB_GFX-CSTATE_MMIO_GT_RC6PP=0x138110
IVB_GFX-CSTATE_MMIO_GT_RC6LkdToRPN=0x138104

# For Energy
IVB_ENERGY_MSR_PACKAGE_=0x611
IVB_ENERGY_MSR_CPU-IA_=0x639
IVB_ENERGY_MSR_GPU-GT_=0x641
IVB_ENERGY_MSR_DRAM_=0x619

# -->START EXCLUDE FROM EXTERNAL

#GBE devices
IVB_PCIE-LPM_GBE_BUS_=0
IVB_PCIE-LPM_GBE_DEVICE_=25
IVB_PCIE-LPM_GBE_FUNCTION_=0
IVB_PCIE-LPM_GBE_DEVID-OFFSET_=0x2
IVB_PCIE-LPM_GBE_BASE-OFFSET_=0x10
IVB_PCIE-LPM_GBE_CTRL-REG-OFFSET_=0x34

# Devices LPM and Latency
IVB_PCIE-LPM___=1
IVB_PCIE-LTR___=1
IVB_SATA-LPM___=1
IVB_SATA-LAT___=1
IVB_XHCI-LPM___=1
# <--END EXCLUDE FROM EXTERNAL

#----------------------------------------
# CloverView
#----------------------------------------
CLV_MODEL_CPUID_FMS=0x6.0x27.*,0x6.0x35.*,0x6.0x36.* # 0x27 is Saltwell, 0x35 and 0x36 are Midview (0x36 is probably, in released tablets and netbooks, N2000 and D2000 series Atom processors)
# For CPU P-state
CLV_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
CLV_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
CLV_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
CLV_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
CLV_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
CLV_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
CLV_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
CLV_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
CLV_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
CLV_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
CLV_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a
CLV_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b
CLV_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d
CLV_CPU-PSTATE_MSR_PERF-STATUS_=0x198
CLV_CPU-PSTATE_MSR_APERF_=0xe8
CLV_CPU-PSTATE_MSR_MPERF_=0xe7

# For CPU C-state
CLV_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0
CLV_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=4
CLV_CPU-CSTATE_CONSTANT_C2_TARGET-RESIDENCY=80
CLV_CPU-CSTATE_CONSTANT_C4_TARGET-RESIDENCY=400
CLV_CPU-CSTATE_CONSTANT_C5_TARGET-RESIDENCY=400
CLV_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=560
CLV_CPU-CSTATE_MSR_C2_PACKAGE=0x3f8
CLV_CPU-CSTATE_MSR_C4_PACKAGE=0x3f9
CLV_CPU-CSTATE_MSR_C5_PACKAGE=0x121
CLV_CPU-CSTATE_MSR_C6_PACKAGE=0x3fa

# For SC-DSTATE
CLV_SC-DSTATE_PEP_=1

# For Temperature
CLV_THERMAL_MSR_STATUS_=0x19c
CLV_THERMAL_MSR_INTERRUPT_=0x19b
CLV_THERMAL_CONSTANT_CALIBRATION-VALUE_=0x54
CLV_THERMAL_CONSTANT_SOC-TEMP_=0xB1
CLV_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
CLV_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
CLV_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
CLV_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
CLV_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
CLV_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
CLV_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
CLV_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
CLV_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
CLV_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
CLV_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
CLV_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
CLV_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
CLV_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
CLV_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
CLV_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
CLV_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
CLV_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff

#----------------------------------------
# Haswell
#----------------------------------------
HSW_MODEL_CPUID_FMS=0x6.0x3c.*,0x6.0x3f.*,0x6.0x46.* # 0x3f is Haswell Server EX, 0x46 is Crystal Well based Haswell
# For CPU P-state
HSW_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
HSW_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
HSW_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
HSW_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
HSW_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
HSW_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
HSW_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
HSW_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
HSW_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
HSW_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
HSW_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a
HSW_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b
HSW_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d
HSW_CPU-PSTATE_MSR_PERF-STATUS_=0x198
HSW_CPU-PSTATE_MSR_APERF_=0xe8
HSW_CPU-PSTATE_MSR_MPERF_=0xe7

# For CPU C-state
HSW_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0
HSW_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=1
HSW_CPU-CSTATE_CONSTANT_C2_TARGET-RESIDENCY=40
HSW_CPU-CSTATE_CONSTANT_C3_TARGET-RESIDENCY=75
HSW_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=100
HSW_CPU-CSTATE_CONSTANT_C7_TARGET-RESIDENCY=150
HSW_CPU-CSTATE_MSR_C2_PACKAGE=0x60D
HSW_CPU-CSTATE_MSR_C3_PACKAGE=0x3f8
HSW_CPU-CSTATE_MSR_C6_PACKAGE=0x3f9
HSW_CPU-CSTATE_MSR_C7_PACKAGE=0x3fa
HSW_CPU-CSTATE_MSR_C1_CORE=0
HSW_CPU-CSTATE_MSR_C3_CORE=0x3fc
HSW_CPU-CSTATE_MSR_C6_CORE=0x3fd
HSW_CPU-CSTATE_MSR_C7_CORE=0x3fe

# Memory Bandwidth
HSW_MEMBW_MMIO_GT-Requests_=0x5040
HSW_MEMBW_MMIO_IA-Requests_=0x5044
HSW_MEMBW_MMIO_IO-Requests_=0x5048
HSW_MEMBW_MMIO_DATA-Reads_=0x5050
HSW_MEMBW_MMIO_DATA-Writes_=0x5054
HSW_MEMBW_CONSTANT_BAR-MASK_=0x0007FFFFF8000
HSW_MEMBW_CONSTANT_BAR-OFFSET_=0x048
HSW_MEMBW_CONSTANT_REG-SIZE_=0x4

# For Temperature
HSW_THERMAL_MSR_STATUS_=0x19c
HSW_THERMAL_MSR_INTERRUPT_=0x19b
HSW_THERMAL_MSR_CPU-TEMP_=0x1a2
HSW_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
HSW_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
HSW_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
HSW_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
HSW_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
HSW_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
HSW_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
HSW_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
HSW_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
HSW_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
HSW_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
HSW_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
HSW_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
HSW_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
HSW_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
HSW_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
HSW_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
HSW_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff

# For GPU C-state
HSW_GFX-CSTATE_CONSTANT_GTTMMADR-OFFSET_=0x10
HSW_GFX-CSTATE_CONSTANT_GT-BAR-MASK_=0xFFF00000
HSW_GFX-CSTATE_CONSTANT_REG-SIZE_=0x4
HSW_GFX-CSTATE_CONSTANT_RES-UNIT_=1.28
HSW_GFX-CSTATE_CONSTANT_NUM-COMPONENTS_=1
HSW_GFX-CSTATE_MMIO_GT_RC0=0
HSW_GFX-CSTATE_MMIO_GT_RC6=0x138108



# -->START EXCLUDE FROM NDA
HSW_GFX-CSTATE_CONSTANT_ACTIVE-TIME-LIMIT_=0.8
HSW_GFX-CSTATE_CONSTANT_WAKEUP-RATE-LIMIT_=0x36
HSW_GFX-CSTATE_CONSTANT_EVALUATION-INTERVAL_=160000
HSW_GFX-CSTATE_MMIO_GT_SLICE-ACTIVITY=0x138064
# <--END EXCLUDE FROM NDA

# For GPU P-state
# 50MHz is unit -> multiplied by 1000
HSW_GFX-PSTATE_CONSTANT_FREQ-UNIT_=0xC350
HSW_GFX-PSTATE_MMIO_FREQ_=0x145948
# -->START EXCLUDE FROM EXTERNAL
HSW_GFX-PSTATE_MMIO_FREQ-REQUEST_=0xA00B

#GBE devices
HSW_PCIE-LPM_GBE_BUS_=0
HSW_PCIE-LPM_GBE_DEVICE_=25
HSW_PCIE-LPM_GBE_FUNCTION_=0
HSW_PCIE-LPM_GBE_DEVID-OFFSET_=0x2
HSW_PCIE-LPM_GBE_BASE-OFFSET_=0x10
HSW_PCIE-LPM_GBE_CTRL-REG-OFFSET_=0x34

# Devices LPM and Latency
HSW_PCIE-LPM___=1
HSW_PCIE-LTR___=1
HSW_SATA-LPM___=1
HSW_SATA-LAT___=1
HSW_XHCI-LPM___=1
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
# For Energy
# Data quality not guaranteed - enable with discretion
#HSW_ENERGY_MSR_PACKAGE_=0x611
#HSW_ENERGY_MSR_CPU-IA_=0x639
#HSW_ENERGY_MSR_GPU-GT_=0x641
#HSW_ENERGY_MSR_DRAM_=0x619
# <--END EXCLUDE FROM NDA

#----------------------------------------
# Haswell-ULT
#----------------------------------------
HSW-ULT_MODEL_CPUID_FMS=0x6.0x45.*
# For CPU P-state
HSW-ULT_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
HSW-ULT_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
HSW-ULT_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
HSW-ULT_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
HSW-ULT_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
HSW-ULT_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
HSW-ULT_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
HSW-ULT_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
HSW-ULT_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
HSW-ULT_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
HSW-ULT_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a
HSW-ULT_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b
HSW-ULT_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d
HSW-ULT_CPU-PSTATE_MSR_PERF-STATUS_=0x198
HSW-ULT_CPU-PSTATE_MSR_APERF_=0xe8
HSW-ULT_CPU-PSTATE_MSR_MPERF_=0xe7


# For CPU C-state
HSW-ULT_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0
HSW-ULT_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=1
HSW-ULT_CPU-CSTATE_CONSTANT_C2_TARGET-RESIDENCY=40
HSW-ULT_CPU-CSTATE_CONSTANT_C3_TARGET-RESIDENCY=75
HSW-ULT_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=100
HSW-ULT_CPU-CSTATE_CONSTANT_C7_TARGET-RESIDENCY=150
HSW-ULT_CPU-CSTATE_CONSTANT_C8_TARGET-RESIDENCY=350
HSW-ULT_CPU-CSTATE_CONSTANT_C9_TARGET-RESIDENCY=500
HSW-ULT_CPU-CSTATE_CONSTANT_C10_TARGET-RESIDENCY=500
HSW-ULT_CPU-CSTATE_MSR_C2_PACKAGE=0x60D
HSW-ULT_CPU-CSTATE_MSR_C3_PACKAGE=0x3f8
HSW-ULT_CPU-CSTATE_MSR_C6_PACKAGE=0x3f9
HSW-ULT_CPU-CSTATE_MSR_C7_PACKAGE=0x3fa
HSW-ULT_CPU-CSTATE_MSR_C8_PACKAGE=0x630
HSW-ULT_CPU-CSTATE_MSR_C9_PACKAGE=0x631
HSW-ULT_CPU-CSTATE_MSR_C10_PACKAGE=0x632
HSW-ULT_CPU-CSTATE_MSR_C1_CORE=0
HSW-ULT_CPU-CSTATE_MSR_C3_CORE=0x3fc
HSW-ULT_CPU-CSTATE_MSR_C6_CORE=0x3fd
HSW-ULT_CPU-CSTATE_MSR_C7_CORE=0x3fe

# Memory Bandwidth
HSW-ULT_MEMBW_MMIO_GT-Requests_=0x5040
HSW-ULT_MEMBW_MMIO_IA-Requests_=0x5044
HSW-ULT_MEMBW_MMIO_IO-Requests_=0x5048
HSW-ULT_MEMBW_MMIO_DATA-Reads_=0x5050
HSW-ULT_MEMBW_MMIO_DATA-Writes_=0x5054
HSW-ULT_MEMBW_CONSTANT_BAR-MASK_=0x0007FFFFF8000
HSW-ULT_MEMBW_CONSTANT_BAR-OFFSET_=0x048
HSW-ULT_MEMBW_CONSTANT_REG-SIZE_=0x4

# For GPU C-state
HSW-ULT_GFX-CSTATE_CONSTANT_GTTMMADR-OFFSET_=0x10
HSW-ULT_GFX-CSTATE_CONSTANT_GT-BAR-MASK_=0xFFF00000
HSW-ULT_GFX-CSTATE_CONSTANT_REG-SIZE_=0x4
HSW-ULT_GFX-CSTATE_CONSTANT_RES-UNIT_=1.28
HSW-ULT_GFX-CSTATE_CONSTANT_NUM-COMPONENTS_=1
HSW-ULT_GFX-CSTATE_MMIO_GT_RC0=0
HSW-ULT_GFX-CSTATE_MMIO_GT_RC6=0x138108

# -->START EXCLUDE FROM NDA
HSW-ULT_GFX-CSTATE_MMIO_GT_SLICE-ACTIVITY=0x138064
HSW-ULT_GFX-CSTATE_CONSTANT_ACTIVE-TIME-LIMIT_=0.8
HSW-ULT_GFX-CSTATE_CONSTANT_WAKEUP-RATE-LIMIT_=0x36
HSW-ULT_GFX-CSTATE_CONSTANT_EVALUATION-INTERVAL_=160000
# <--END EXCLUDE FROM NDA

# For GPU P-state
# 50MHz is unit -> multiplied by 1000
HSW-ULT_GFX-PSTATE_CONSTANT_FREQ-UNIT_=0xC350
HSW-ULT_GFX-PSTATE_MMIO_FREQ_=0x145948
# -->START EXCLUDE FROM EXTERNAL
HSW-ULT_GFX-PSTATE_MMIO_FREQ-REQUEST_=0xA00B

#GBE devices
HSW-ULT_PCIE-LPM_GBE_BUS_=0
HSW-ULT_PCIE-LPM_GBE_DEVICE_=25
HSW-ULT_PCIE-LPM_GBE_FUNCTION_=0
HSW-ULT_PCIE-LPM_GBE_DEVID-OFFSET_=0x2
HSW-ULT_PCIE-LPM_GBE_BASE-OFFSET_=0x10
HSW-ULT_PCIE-LPM_GBE_CTRL-REG-OFFSET_=0x34

# Devices LPM and Latency
HSW-ULT_PCIE-LPM___=1
HSW-ULT_PCIE-LTR___=1
HSW-ULT_SATA-LPM___=1
HSW-ULT_SATA-LAT___=1
HSW-ULT_XHCI-LPM___=1
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA

#HSW-ULT_XHCI-LTM_TOL-CTRL_LAT_REG0=0x8150
#HSW-ULT_XHCI-LTM_TOL-CTRL_LAT_REG1=0x8150
#HSW-ULT_XHCI-LTM_TOL-CTRL_LAT_BELT-SEL=0x80000000
#HSW-ULT_XHCI-LTM_TOL-CTRL_LAT_PORT-SHIFT=0
#HSW-ULT_XHCI-LTM_TOL-CTRL_LAT_PORT-MASK=0xF
#HSW-ULT_XHCI-LTM_TOL-CTRL_LAT_BELT-MASK=0x00000FFF





# For Energy
# Data quality not guaranteed - enable with discretion
#HSW-ULT_ENERGY_MSR_PACKAGE_=0x611
#HSW-ULT_ENERGY_MSR_CPU-IA_=0x639
#HSW-ULT_ENERGY_MSR_GPU-GT_=0x641
#HSW-ULT_ENERGY_MSR_DRAM_=0x619
# <--END EXCLUDE FROM NDA

# For Temperature
HSW-ULT_THERMAL_MSR_STATUS_=0x19c
HSW-ULT_THERMAL_MSR_INTERRUPT_=0x19b
HSW-ULT_THERMAL_MSR_CPU-TEMP_=0x1a2
HSW-ULT_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
HSW-ULT_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
HSW-ULT_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
HSW-ULT_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
HSW-ULT_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
HSW-ULT_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
HSW-ULT_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
HSW-ULT_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
HSW-ULT_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
HSW-ULT_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
HSW-ULT_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
HSW-ULT_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
HSW-ULT_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
HSW-ULT_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
HSW-ULT_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
HSW-ULT_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
HSW-ULT_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
HSW-ULT_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff

# -->START EXCLUDE FROM NDA
# For IA CLIP
HSW-ULT_CPU-PSTATE_MSR_IA-CLIP_=0x690
HSW-ULT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_TURBO-TRANSITION=0x02000 # bit13
HSW-ULT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_MAX-TURBO-LIMIT=0x01000 # bit12
HSW-ULT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PBM-PL2=0x0800 # bit11
HSW-ULT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PBM-PL1=0x0400 # bit10
HSW-ULT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_IA-PL=0x0200 # bit9
HSW-ULT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_EDP-ICCMAX=0x0100 # bit8
HSW-ULT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_VR-THERMAL-ALERT=0x040 # bit6
HSW-ULT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_UTILIZATION=0x020 # bit5
HSW-ULT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_GT-DRIVER=0x010 # bit4
HSW-ULT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_THERMAL=0x02 # bit1
HSW-ULT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PROCHOT=0x01 # bit0

# For GT Clip
HSW-ULT_GFX-PSTATE_MSR_GT-CLIP_=0x6B0
HSW-ULT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PBM-PL2=0x0800 # bit11
HSW-ULT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PBM-PL1=0x0400 # bit10
HSW-ULT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PBM-GT-PL=0x0200 # bit9
HSW-ULT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_EDP-ICCMAX=0x0100 # bit8
HSW-ULT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_VR-THERMAL-ALERT=0x040 # bit6
HSW-ULT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_GT-DRIVER-STATUS=0x010 # bit4
HSW-ULT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_THERMAL=0x02 # bit1
HSW-ULT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PROCHOT=0x01 # bit0

# For PCH
HSW-ULT_PCH_CONSTANT_CONFIG-NAME_=SoCWatchPchERConfig
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA # SOFIA is internal only
#----------------------------------------
# SoFIA
#----------------------------------------
#Note. put this before VLV to avoid matching with * in VLV
SOFIA_MODEL_CPUID_FMS_=0x6.0x37.0x7,0x6.0x5d.0x0,0x6.0x65.* # 0x6.0x37.0x7 is 3G ES 1.0, 0x6.0x5d.0x0 is 3G 2.0 and LTE 1.0, 0x6.0x65.* is LTE 2.0
SOFIA_VM-SWITCH___=1

# For CPU P-state
SOFIA_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
SOFIA_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
SOFIA_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
SOFIA_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
SOFIA_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
SOFIA_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
SOFIA_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
SOFIA_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
SOFIA_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
SOFIA_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
SOFIA_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a
SOFIA_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b
SOFIA_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d
SOFIA_CPU-PSTATE_MSR_PERF-STATUS_=0x198
SOFIA_CPU-PSTATE_MSR_APERF_=0xe8
SOFIA_CPU-PSTATE_MSR_MPERF_=0xe7

# For CPU C-state
SOFIA_CPU-CSTATE_CONSTANT_CLOCKRATE_=TSC
SOFIA_CPU-CSTATE_MSR_C1_CORE=0x660
SOFIA_CPU-CSTATE_MSR_C6_CORE=0x3fd
SOFIA_CPU-CSTATE_MSR_C6_MODULE=0x664
#SOFIA_CPU-CSTATE_MSR_C2_PACKAGE=0x60d
#SOFIA_CPU-CSTATE_MSR_C6C_MODULE=0x663
#SOFIA_CPU-CSTATE_MSR_C6C_PACKAGE=0x3f9
#SOFIA_CPU-CSTATE_MSR_C6_PACKAGE=0x3fa
# <--END EXCLUDE FROM NDA

#----------------------------------------
# ValleyView
#----------------------------------------
VLV_MODEL_CPUID_FMS_=0x6.0x37.*

# For CPU P-state
VLV_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
VLV_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
VLV_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
VLV_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
VLV_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
VLV_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
VLV_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
VLV_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
VLV_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
VLV_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
VLV_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a
VLV_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b
VLV_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d
VLV_CPU-PSTATE_MSR_PERF-STATUS_=0x198
VLV_CPU-PSTATE_MSR_APERF_=0xe8
VLV_CPU-PSTATE_MSR_MPERF_=0xe7

# For CPU C-state
VLV_CPU-CSTATE_CONSTANT_CLOCKRATE_=TSC
# -->START EXCLUDE FROM NDA
#VLV_CPU-CSTATE_MSR_C0_THREAD=0xe7
# Target Residencies
#VLV_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0
VLV_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=4
#VLV_CPU-CSTATE_CONSTANT_C2_TARGET-RESIDENCY=80
#VLV_CPU-CSTATE_CONSTANT_C4_TARGET-RESIDENCY=400
VLV_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=560
VLV_CPU-CSTATE_CONSTANT_C7_TARGET-RESIDENCY=560
#VLV_CPU-CSTATE_MSR_C1_CORE=0x660
# C1 core is still not functioning properly during core snoop (C1 residency and C1 entry counter both are not counting)
# <--END EXCLUDE FROM NDA
VLV_CPU-CSTATE_MSR_C1_CORE=0
# -->START EXCLUDE FROM NDA
#VLV_CPU-CSTATE_COUNT_C1_CORE=0x3fc
#VLV_CPU-CSTATE_COUNT_C1_BIT-MASK=0xFFFFFFFF
# <--END EXCLUDE FROM NDA
VLV_CPU-CSTATE_MSR_C6_CORE=0x3fd
# -->START EXCLUDE FROM NDA
#VLV_CPU-CSTATE_MSR_C2_MODULE=0x661
#VLV_CPU-CSTATE_MSR_C4_MODULE=0x662
# <--END EXCLUDE FROM NDA
VLV_CPU-CSTATE_MSR_C6_MODULE=0x664
# -->START EXCLUDE FROM NDA
#VLV_CPU-CSTATE_MSR_C2_PACKAGE=0x60d
#VLV_CPU-CSTATE_MSR_C4_PACKAGE=0x3f8
#VLV_CPU-CSTATE_MSR_C6C_MODULE=0x663
# Module C6C counter has been reused as C0 portion that has been demoted from C6 residency
# TODO: This should be commented out for external version
VLV_CPU-CSTATE_MSR_C6Demoted_MODULE=0x663
#VLV_CPU-CSTATE_MSR_C6C_PACKAGE=0x3f9
# <--END EXCLUDE FROM NDA
VLV_CPU-CSTATE_MSR_C6_PACKAGE=0x3fa

# For Platform residency
VLV_S0IX-STATE_MMIO_S0i0_=0x90
VLV_S0IX-STATE_MMIO_S0iR_=0x80
VLV_S0IX-STATE_MMIO_S0i1_=0x84
VLV_S0IX-STATE_MMIO_S0i2_=0x88
VLV_S0IX-STATE_MMIO_S0i3_=0x8C
VLV_S0IX-STATE_CONSTANT_BUS_=0x0
VLV_S0IX-STATE_CONSTANT_DEVICE_=0x1F
VLV_S0IX-STATE_CONSTANT_FUNCTION_=0x0
VLV_S0IX-STATE_CONSTANT_BAR-OFFSET_=0x44
VLV_S0IX-STATE_CONSTANT_BAR-MASK_=0xFFFFFE00
VLV_S0IX-STATE_CONSTANT_REG-SIZE_=0x4

# -->START EXCLUDE FROM NDA
# For Energy
# Data quality not guaranteed - enable with discretion
#VLV_ENERGY_MSR_PACKAGE_=0x611
#VLV_ENERGY_MSR_CPU-IA_=0x639
#VLV_ENERGY_MSR_SOC_=0x610
# <--END EXCLUDE FROM NDA

# For GPU C-state
VLV_GFX-CSTATE_CONSTANT_GTTMMADR-OFFSET_=0x10
VLV_GFX-CSTATE_CONSTANT_GT-BAR-MASK_=0xFFF00000
VLV_GFX-CSTATE_CONSTANT_REG-SIZE_=0x4
VLV_GFX-CSTATE_CONSTANT_RES-UNIT_=0.00376
VLV_GFX-CSTATE_CONSTANT_NUM-COMPONENTS_=2
VLV_GFX-CSTATE_MMIO_MEDIA_RC0=0x13811c
VLV_GFX-CSTATE_MMIO_MEDIA_RC1=0x138114
VLV_GFX-CSTATE_MMIO_MEDIA_RC6=0x13810c
VLV_GFX-CSTATE_MMIO_RENDER_RC0=0x138118
VLV_GFX-CSTATE_MMIO_RENDER_RC1=0x138110
VLV_GFX-CSTATE_MMIO_RENDER_RC6=0x138108
VLV_GFX-CSTATE_MMIO_COUNTER-CTRL_=0x138104

# VLV CZ_Clock_freq = DramFreq / 4
VLV_GFX-CZ-CLOCK_SIDEBAND_PORT_=0x1
VLV_GFX-CZ-CLOCK_SIDEBAND_DRAM-FREQ-REGISTER-OFFSET_=0x1
VLV_GFX-CZ-CLOCK_CONSTANT_STARTING-BIT_=0
VLV_GFX-CZ-CLOCK_CONSTANT_MASK_=0x3
VLV_GFX-CZ-CLOCK_FREQ-MAP_0x0_=200
VLV_GFX-CZ-CLOCK_FREQ-MAP_0x1_=266
VLV_GFX-CZ-CLOCK_FREQ-MAP_0x2_=333
VLV_GFX-CZ-CLOCK_FREQ-MAP_0x3_=400

####################################################
# Mappings from a hex value (read from HW) to a
# frequency (MHz) for the GPU - depending on the
# value of CZ that is read from the system, we
# select a different mapping.
####################################################
# CZ = 200
VLV_GFX-PSTATE_FREQ-MAP_200_0xFF_=1440
VLV_GFX-PSTATE_FREQ-MAP_200_0xFE_=1420
VLV_GFX-PSTATE_FREQ-MAP_200_0xFD_=1400
VLV_GFX-PSTATE_FREQ-MAP_200_0xFC_=1380
VLV_GFX-PSTATE_FREQ-MAP_200_0xFB_=1360
VLV_GFX-PSTATE_FREQ-MAP_200_0xFA_=1340
VLV_GFX-PSTATE_FREQ-MAP_200_0xF9_=1320
VLV_GFX-PSTATE_FREQ-MAP_200_0xF8_=1300
VLV_GFX-PSTATE_FREQ-MAP_200_0xF7_=1280
VLV_GFX-PSTATE_FREQ-MAP_200_0xF6_=1260
VLV_GFX-PSTATE_FREQ-MAP_200_0xF5_=1240
VLV_GFX-PSTATE_FREQ-MAP_200_0xF4_=1220
VLV_GFX-PSTATE_FREQ-MAP_200_0xF3_=1200
VLV_GFX-PSTATE_FREQ-MAP_200_0xF2_=1180
VLV_GFX-PSTATE_FREQ-MAP_200_0xF1_=1160
VLV_GFX-PSTATE_FREQ-MAP_200_0xF0_=1140
VLV_GFX-PSTATE_FREQ-MAP_200_0xEF_=1120
VLV_GFX-PSTATE_FREQ-MAP_200_0xEE_=1100
VLV_GFX-PSTATE_FREQ-MAP_200_0xED_=1080
VLV_GFX-PSTATE_FREQ-MAP_200_0xEC_=1060
VLV_GFX-PSTATE_FREQ-MAP_200_0xEB_=1040
VLV_GFX-PSTATE_FREQ-MAP_200_0xEA_=1020
VLV_GFX-PSTATE_FREQ-MAP_200_0xE9_=1000
VLV_GFX-PSTATE_FREQ-MAP_200_0xE8_=980
VLV_GFX-PSTATE_FREQ-MAP_200_0xE7_=960
VLV_GFX-PSTATE_FREQ-MAP_200_0xE6_=940
VLV_GFX-PSTATE_FREQ-MAP_200_0xE5_=920
VLV_GFX-PSTATE_FREQ-MAP_200_0xE4_=900
VLV_GFX-PSTATE_FREQ-MAP_200_0xE3_=880
VLV_GFX-PSTATE_FREQ-MAP_200_0xE2_=860
VLV_GFX-PSTATE_FREQ-MAP_200_0xE1_=840
VLV_GFX-PSTATE_FREQ-MAP_200_0xE0_=820
VLV_GFX-PSTATE_FREQ-MAP_200_0xDF_=800
VLV_GFX-PSTATE_FREQ-MAP_200_0xDE_=780
VLV_GFX-PSTATE_FREQ-MAP_200_0xDD_=760
VLV_GFX-PSTATE_FREQ-MAP_200_0xDC_=740
VLV_GFX-PSTATE_FREQ-MAP_200_0xDB_=720
VLV_GFX-PSTATE_FREQ-MAP_200_0xDA_=700
VLV_GFX-PSTATE_FREQ-MAP_200_0xD9_=680
VLV_GFX-PSTATE_FREQ-MAP_200_0xD8_=660
VLV_GFX-PSTATE_FREQ-MAP_200_0xD7_=640
VLV_GFX-PSTATE_FREQ-MAP_200_0xD6_=620
VLV_GFX-PSTATE_FREQ-MAP_200_0xD5_=600
VLV_GFX-PSTATE_FREQ-MAP_200_0xD4_=580
VLV_GFX-PSTATE_FREQ-MAP_200_0xD3_=560
VLV_GFX-PSTATE_FREQ-MAP_200_0xD2_=540
VLV_GFX-PSTATE_FREQ-MAP_200_0xD1_=520
VLV_GFX-PSTATE_FREQ-MAP_200_0xD0_=500
VLV_GFX-PSTATE_FREQ-MAP_200_0xCF_=480
VLV_GFX-PSTATE_FREQ-MAP_200_0xCE_=460
VLV_GFX-PSTATE_FREQ-MAP_200_0xCD_=440
VLV_GFX-PSTATE_FREQ-MAP_200_0xCC_=420
VLV_GFX-PSTATE_FREQ-MAP_200_0xCB_=400
VLV_GFX-PSTATE_FREQ-MAP_200_0xCA_=380
VLV_GFX-PSTATE_FREQ-MAP_200_0xC9_=360
VLV_GFX-PSTATE_FREQ-MAP_200_0xC8_=340
VLV_GFX-PSTATE_FREQ-MAP_200_0xC7_=320
VLV_GFX-PSTATE_FREQ-MAP_200_0xC6_=300
VLV_GFX-PSTATE_FREQ-MAP_200_0xC5_=280
VLV_GFX-PSTATE_FREQ-MAP_200_0xC4_=260
VLV_GFX-PSTATE_FREQ-MAP_200_0xC3_=240
VLV_GFX-PSTATE_FREQ-MAP_200_0xC2_=220
VLV_GFX-PSTATE_FREQ-MAP_200_0xC1_=200
VLV_GFX-PSTATE_FREQ-MAP_200_0xC0_=180

# CZ = 266
VLV_GFX-PSTATE_FREQ-MAP_266_0xFF_=1600
VLV_GFX-PSTATE_FREQ-MAP_266_0xFE_=1578
VLV_GFX-PSTATE_FREQ-MAP_266_0xFD_=1556
VLV_GFX-PSTATE_FREQ-MAP_266_0xFC_=1533
VLV_GFX-PSTATE_FREQ-MAP_266_0xFB_=1511
VLV_GFX-PSTATE_FREQ-MAP_266_0xFA_=1489
VLV_GFX-PSTATE_FREQ-MAP_266_0xF9_=1467
VLV_GFX-PSTATE_FREQ-MAP_266_0xF8_=1444
VLV_GFX-PSTATE_FREQ-MAP_266_0xF7_=1422
VLV_GFX-PSTATE_FREQ-MAP_266_0xF6_=1400
VLV_GFX-PSTATE_FREQ-MAP_266_0xF5_=1378
VLV_GFX-PSTATE_FREQ-MAP_266_0xF4_=1356
VLV_GFX-PSTATE_FREQ-MAP_266_0xF3_=1333
VLV_GFX-PSTATE_FREQ-MAP_266_0xF2_=1311
VLV_GFX-PSTATE_FREQ-MAP_266_0xF1_=1289
VLV_GFX-PSTATE_FREQ-MAP_266_0xF0_=1267
VLV_GFX-PSTATE_FREQ-MAP_266_0xEF_=1244
VLV_GFX-PSTATE_FREQ-MAP_266_0xEE_=1222
VLV_GFX-PSTATE_FREQ-MAP_266_0xED_=1200
VLV_GFX-PSTATE_FREQ-MAP_266_0xEC_=1178
VLV_GFX-PSTATE_FREQ-MAP_266_0xEB_=1156
VLV_GFX-PSTATE_FREQ-MAP_266_0xEA_=1133
VLV_GFX-PSTATE_FREQ-MAP_266_0xE9_=1111
VLV_GFX-PSTATE_FREQ-MAP_266_0xE8_=1089
VLV_GFX-PSTATE_FREQ-MAP_266_0xE7_=1067
VLV_GFX-PSTATE_FREQ-MAP_266_0xE6_=1044
VLV_GFX-PSTATE_FREQ-MAP_266_0xE5_=1022
VLV_GFX-PSTATE_FREQ-MAP_266_0xE4_=1000
VLV_GFX-PSTATE_FREQ-MAP_266_0xE3_=978
VLV_GFX-PSTATE_FREQ-MAP_266_0xE2_=956
VLV_GFX-PSTATE_FREQ-MAP_266_0xE1_=933
VLV_GFX-PSTATE_FREQ-MAP_266_0xE0_=911
VLV_GFX-PSTATE_FREQ-MAP_266_0xDF_=889
VLV_GFX-PSTATE_FREQ-MAP_266_0xDE_=867
VLV_GFX-PSTATE_FREQ-MAP_266_0xDD_=844
VLV_GFX-PSTATE_FREQ-MAP_266_0xDC_=822
VLV_GFX-PSTATE_FREQ-MAP_266_0xDB_=800
VLV_GFX-PSTATE_FREQ-MAP_266_0xDA_=778
VLV_GFX-PSTATE_FREQ-MAP_266_0xD9_=756
VLV_GFX-PSTATE_FREQ-MAP_266_0xD8_=733
VLV_GFX-PSTATE_FREQ-MAP_266_0xD7_=711
VLV_GFX-PSTATE_FREQ-MAP_266_0xD6_=689
VLV_GFX-PSTATE_FREQ-MAP_266_0xD5_=667
VLV_GFX-PSTATE_FREQ-MAP_266_0xD4_=644
VLV_GFX-PSTATE_FREQ-MAP_266_0xD3_=622
VLV_GFX-PSTATE_FREQ-MAP_266_0xD2_=600
VLV_GFX-PSTATE_FREQ-MAP_266_0xD1_=578
VLV_GFX-PSTATE_FREQ-MAP_266_0xD0_=556
VLV_GFX-PSTATE_FREQ-MAP_266_0xCF_=533
VLV_GFX-PSTATE_FREQ-MAP_266_0xCE_=511
VLV_GFX-PSTATE_FREQ-MAP_266_0xCD_=489
VLV_GFX-PSTATE_FREQ-MAP_266_0xCC_=467
VLV_GFX-PSTATE_FREQ-MAP_266_0xCB_=444
VLV_GFX-PSTATE_FREQ-MAP_266_0xCA_=422
VLV_GFX-PSTATE_FREQ-MAP_266_0xC9_=400
VLV_GFX-PSTATE_FREQ-MAP_266_0xC8_=378
VLV_GFX-PSTATE_FREQ-MAP_266_0xC7_=356
VLV_GFX-PSTATE_FREQ-MAP_266_0xC6_=333
VLV_GFX-PSTATE_FREQ-MAP_266_0xC5_=311
VLV_GFX-PSTATE_FREQ-MAP_266_0xC4_=289
VLV_GFX-PSTATE_FREQ-MAP_266_0xC3_=267
VLV_GFX-PSTATE_FREQ-MAP_266_0xC2_=244
VLV_GFX-PSTATE_FREQ-MAP_266_0xC1_=222
VLV_GFX-PSTATE_FREQ-MAP_266_0xC0_=200

# CZ = 333
VLV_GFX-PSTATE_FREQ-MAP_333_0xFF_=1500
VLV_GFX-PSTATE_FREQ-MAP_333_0xFE_=1479
VLV_GFX-PSTATE_FREQ-MAP_333_0xFD_=1458
VLV_GFX-PSTATE_FREQ-MAP_333_0xFC_=1438
VLV_GFX-PSTATE_FREQ-MAP_333_0xFB_=1417
VLV_GFX-PSTATE_FREQ-MAP_333_0xFA_=1396
VLV_GFX-PSTATE_FREQ-MAP_333_0xF9_=1375
VLV_GFX-PSTATE_FREQ-MAP_333_0xF8_=1354
VLV_GFX-PSTATE_FREQ-MAP_333_0xF7_=1333
VLV_GFX-PSTATE_FREQ-MAP_333_0xF6_=1313
VLV_GFX-PSTATE_FREQ-MAP_333_0xF5_=1292
VLV_GFX-PSTATE_FREQ-MAP_333_0xF4_=1271
VLV_GFX-PSTATE_FREQ-MAP_333_0xF3_=1250
VLV_GFX-PSTATE_FREQ-MAP_333_0xF2_=1229
VLV_GFX-PSTATE_FREQ-MAP_333_0xF1_=1208
VLV_GFX-PSTATE_FREQ-MAP_333_0xF0_=1188
VLV_GFX-PSTATE_FREQ-MAP_333_0xEF_=1167
VLV_GFX-PSTATE_FREQ-MAP_333_0xEE_=1146
VLV_GFX-PSTATE_FREQ-MAP_333_0xED_=1125
VLV_GFX-PSTATE_FREQ-MAP_333_0xEC_=1104
VLV_GFX-PSTATE_FREQ-MAP_333_0xEB_=1083
VLV_GFX-PSTATE_FREQ-MAP_333_0xEA_=1063
VLV_GFX-PSTATE_FREQ-MAP_333_0xE9_=1042
VLV_GFX-PSTATE_FREQ-MAP_333_0xE8_=1021
VLV_GFX-PSTATE_FREQ-MAP_333_0xE7_=1000
VLV_GFX-PSTATE_FREQ-MAP_333_0xE6_=979
VLV_GFX-PSTATE_FREQ-MAP_333_0xE5_=958
VLV_GFX-PSTATE_FREQ-MAP_333_0xE4_=938
VLV_GFX-PSTATE_FREQ-MAP_333_0xE3_=917
VLV_GFX-PSTATE_FREQ-MAP_333_0xE2_=896
VLV_GFX-PSTATE_FREQ-MAP_333_0xE1_=875
VLV_GFX-PSTATE_FREQ-MAP_333_0xE0_=854
VLV_GFX-PSTATE_FREQ-MAP_333_0xDF_=833
VLV_GFX-PSTATE_FREQ-MAP_333_0xDE_=813
VLV_GFX-PSTATE_FREQ-MAP_333_0xDD_=792
VLV_GFX-PSTATE_FREQ-MAP_333_0xDC_=771
VLV_GFX-PSTATE_FREQ-MAP_333_0xDB_=750
VLV_GFX-PSTATE_FREQ-MAP_333_0xDA_=729
VLV_GFX-PSTATE_FREQ-MAP_333_0xD9_=708
VLV_GFX-PSTATE_FREQ-MAP_333_0xD8_=688
VLV_GFX-PSTATE_FREQ-MAP_333_0xD7_=667
VLV_GFX-PSTATE_FREQ-MAP_333_0xD6_=646
VLV_GFX-PSTATE_FREQ-MAP_333_0xD5_=625
VLV_GFX-PSTATE_FREQ-MAP_333_0xD4_=604
VLV_GFX-PSTATE_FREQ-MAP_333_0xD3_=583
VLV_GFX-PSTATE_FREQ-MAP_333_0xD2_=563
VLV_GFX-PSTATE_FREQ-MAP_333_0xD1_=542
VLV_GFX-PSTATE_FREQ-MAP_333_0xD0_=521
VLV_GFX-PSTATE_FREQ-MAP_333_0xCF_=500
VLV_GFX-PSTATE_FREQ-MAP_333_0xCE_=479
VLV_GFX-PSTATE_FREQ-MAP_333_0xCD_=458
VLV_GFX-PSTATE_FREQ-MAP_333_0xCC_=438
VLV_GFX-PSTATE_FREQ-MAP_333_0xCB_=417
VLV_GFX-PSTATE_FREQ-MAP_333_0xCA_=396
VLV_GFX-PSTATE_FREQ-MAP_333_0xC9_=375
VLV_GFX-PSTATE_FREQ-MAP_333_0xC8_=354
VLV_GFX-PSTATE_FREQ-MAP_333_0xC7_=333
VLV_GFX-PSTATE_FREQ-MAP_333_0xC6_=313
VLV_GFX-PSTATE_FREQ-MAP_333_0xC5_=292
VLV_GFX-PSTATE_FREQ-MAP_333_0xC4_=271
VLV_GFX-PSTATE_FREQ-MAP_333_0xC3_=250
VLV_GFX-PSTATE_FREQ-MAP_333_0xC2_=229
VLV_GFX-PSTATE_FREQ-MAP_333_0xC1_=208
VLV_GFX-PSTATE_FREQ-MAP_333_0xC0_=188

# For GPU P-state
VLV_GFX-PSTATE_IOSF_FREQ_=0xd8
VLV_GFX-PSTATE_IOSF_POWER-GATE_=0x61
VLV_GFX-PSTATE_IOSF_REQUEST-TRIGGER-READ_=0x100604f1
VLV_GFX-PSTATE_IOSF_REQUEST-TRIGGER_=0x182100
VLV_GFX-PSTATE_IOSF_ADDRESS_=0x182108
VLV_GFX-PSTATE_IOSF_DATA_=0x182104
VLV_GFX-PSTATE_CONSTANT_MEDIA_POWER-GATE-INDICATOR=0xc
VLV_GFX-PSTATE_CONSTANT_RENDER_POWER-GATE-INDICATOR=0x3

# -->START EXCLUDE FROM EXTERNAL # write-gfx-freq configs
VLV_GFX-PSTATE_IOSF_FREQ-REQUEST_=0xd4
VLV_GFX-PSTATE_IOSF_REQUEST-TRIGGER-WRITE_=0x100704f1
VLV_GFX-PSTATE_IOSF_REQUEST-DATA_=0x182104
# <--END EXCLUDE FROM EXTERNAL

# For Temperature
VLV_THERMAL_MSR_STATUS_=0x19c
VLV_THERMAL_MSR_INTERRUPT_=0x19b
VLV_THERMAL_MSR_CPU-CFG2_=0x674
VLV_THERMAL_MSR_CPU-TEMP_=0x1a2
VLV_THERMAL_CONSTANT_CALIBRATION-VALUE_=0x7F
VLV_THERMAL_CONSTANT_SOC-TEMP_=0xB1
VLV_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
VLV_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
VLV_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
VLV_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
VLV_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
VLV_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
VLV_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
VLV_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
VLV_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
VLV_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
VLV_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
VLV_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
VLV_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
VLV_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
VLV_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
VLV_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
VLV_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
VLV_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff

# For North complex D-state
VLV_NC-DSTATE_PCI_PWRGT_=0x100461f0
VLV_NC-DSTATE_PCI_VEDSSPM0_=0x100432f0
VLV_NC-DSTATE_PCI_ISPSSPM0_=0x100439f0
VLV_NC-DSTATE_CONSTANT_SUBSYSTEMS_=12
VLV_NC-DSTATE_CONSTANT_BITS-PER-DEVICE_=2
VLV_NC-DSTATE_CONSTANT_D0iX-STATES_=4

# For ddr-bw, cpu_ddr_bw, gfx_ddr_bw, disp_ddr_bw_, isp_ddr_bw, io_bw, dram_srr, all_approx_bw.
# For dynamic help purpose, the below comment is inserted.
VLV_VISA-SOCHAP___=1
# -->START EXCLUDE FROM NDA # dunit freq internal only
VLV_DRAM-SRR_SIDEBAND_PORT_=0x1
VLV_DRAM-SRR_SIDEBAND_DRAM-FREQ-REGISTER-OFFSET_=0x1
VLV_DRAM-SRR_CONSTANT_STARTING-BIT_=0
VLV_DRAM-SRR_CONSTANT_MASK_=0x3
VLV_DRAM-SRR_FREQ-MAP_0x0_=800
VLV_DRAM-SRR_FREQ-MAP_0x1_=1066
VLV_DRAM-SRR_FREQ-MAP_0x2_=1333
VLV_DRAM-SRR_FREQ-MAP_0x3_=1600
# <--END EXCLUDE FROM NDA
VLV_DRAM-SRR_CONSTANT_VISA-FREQ_=400

# -->START EXCLUDE FROM EXTERNAL
#GBE devices
VLV_PCIE-LPM_GBE_BUS_=0
VLV_PCIE-LPM_GBE_DEVICE_=25
VLV_PCIE-LPM_GBE_FUNCTION_=0
VLV_PCIE-LPM_GBE_DEVID-OFFSET_=0x2
VLV_PCIE-LPM_GBE_BASE-OFFSET_=0x10
VLV_PCIE-LPM_GBE_CTRL-REG-OFFSET_=0x34

# Devices LPM and Latency
VLV_PCIE-LPM___=1
VLV_PCIE-LTR___=1
VLV_SATA-LPM___=1
VLV_XHCI-LPM___=1
# <--END EXCLUDE FROM EXTERNAL

#----------------------------------------
# CherryView
#----------------------------------------
CHV_MODEL_CPUID_FMS_=0x6.0x4C.* # Airmont

# For CPU P-state
CHV_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
CHV_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
CHV_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
CHV_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
CHV_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
CHV_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
CHV_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
CHV_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
CHV_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
CHV_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
CHV_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a
CHV_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b
CHV_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d
CHV_CPU-PSTATE_MSR_PERF-STATUS_=0x198
CHV_CPU-PSTATE_MSR_APERF_=0xe8
CHV_CPU-PSTATE_MSR_MPERF_=0xe7

# For CPU C-state
CHV_CPU-CSTATE_CONSTANT_CLOCKRATE_=TSC
# -->START EXCLUDE FROM NDA
#CHV_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0
CHV_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=4
#CHV_CPU-CSTATE_CONSTANT_C2_TARGET-RESIDENCY=80
#CHV_CPU-CSTATE_CONSTANT_C4_TARGET-RESIDENCY=400
CHV_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=560
CHV_CPU-CSTATE_CONSTANT_C7_TARGET-RESIDENCY=560
#CHV_CPU-CSTATE_MSR_C1_CORE=0
# <--END EXCLUDE FROM NDA
CHV_CPU-CSTATE_MSR_C1_CORE=0x660
CHV_CPU-CSTATE_MSR_C6_CORE=0x3fd
CHV_CPU-CSTATE_MSR_C2_MODULE=0x661
# -->START EXCLUDE FROM NDA
#CHV_CPU-CSTATE_MSR_C4_MODULE=0x662
#CHV_CPU-CSTATE_CONSTANT_C4_MODULE=0
# <--END EXCLUDE FROM NDA
CHV_CPU-CSTATE_MSR_C6_MODULE=0x664
CHV_CPU-CSTATE_MSR_C2_PACKAGE=0x60d
# -->START EXCLUDE FROM NDA
#CHV_CPU-CSTATE_MSR_C4_PACKAGE=0x3f8
# <--END EXCLUDE FROM NDA
CHV_CPU-CSTATE_MSR_C6C_MODULE=0x663
CHV_CPU-CSTATE_MSR_C6C_PACKAGE=0x3f9
CHV_CPU-CSTATE_MSR_C6_PACKAGE=0x3fa

# For Platform residency
CHV_S0IX-STATE_MMIO_S0i0_=0x90
CHV_S0IX-STATE_MMIO_S0iR_=0x80
CHV_S0IX-STATE_MMIO_S0i1_=0x84
CHV_S0IX-STATE_MMIO_S0i2_=0x88
CHV_S0IX-STATE_MMIO_S0i3_=0x8C
CHV_S0IX-STATE_CONSTANT_BUS_=0x0
CHV_S0IX-STATE_CONSTANT_DEVICE_=0x1F
CHV_S0IX-STATE_CONSTANT_FUNCTION_=0x0
CHV_S0IX-STATE_CONSTANT_BAR-OFFSET_=0x44
CHV_S0IX-STATE_CONSTANT_BAR-MASK_=0xFFFFFE00
CHV_S0IX-STATE_CONSTANT_REG-SIZE_=0x4
# -->START EXCLUDE FROM NDA
CHV_S0IX-STATE_SIDEBAND_PORT_=0x52
CHV_S0IX-STATE_SIDEBAND_S0IX-WAKE-STS_=0x40

# For Energy
# Data quality not guaranteed - enable with discretion
#CHV_ENERGY_MSR_PACKAGE_=0x611
#CHV_ENERGY_MSR_CPU-IA_=0x639
#CHV_ENERGY_MSR_SOC_=0x610
# <--END EXCLUDE FROM NDA


# -->START EXCLUDE FROM EXTERNAL
# For GPU C-state
CHV_GFX-CSTATE_CONSTANT_GTTMMADR-OFFSET_=0x10
# <--END EXCLUDE FROM EXTERNAL
# -->START EXCLUDE FROM NDA
# GTTMMADR is in bits [35:24] in CHV rather than bits [31:24] as VLV/HSW-ULT according to Sarath's converstaion with the architect
# For A3 stepping, bit [35:32] was all zeros and no differences found
# <--END EXCLUDE FROM NDA
# -->START EXCLUDE FROM EXTERNAL
CHV_GFX-CSTATE_CONSTANT_GT-BAR-MASK_=0xFFF000000
CHV_GFX-CSTATE_CONSTANT_REG-SIZE_=0x4
CHV_GFX-CSTATE_CONSTANT_RES-UNIT_=0.00376
CHV_GFX-CSTATE_CONSTANT_NUM-COMPONENTS_=2
CHV_GFX-CSTATE_MMIO_MEDIA_RC0=0x13811c
CHV_GFX-CSTATE_MMIO_MEDIA_RC1=0x138114
CHV_GFX-CSTATE_MMIO_MEDIA_RC6=0x13810c
CHV_GFX-CSTATE_MMIO_RENDER_RC0=0x138118
CHV_GFX-CSTATE_MMIO_RENDER_RC1=0x138110
CHV_GFX-CSTATE_MMIO_RENDER_RC6=0x138108
CHV_GFX-CSTATE_MMIO_COUNTER-CTRL_=0x138104
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
#CHV_GFX-CSTATE_MMIO_GT_SLICE-0-SAMPLER-ACTIVITY-LOW=0x138130
#CHV_GFX-CSTATE_MMIO_GT_SLICE-0-SAMPLER-ACTIVITY-HIGH=0x138134
#CHV_GFX-CSTATE_MMIO_GT_SLICE-1-SAMPLER-ACTIVITY-LOW=0x138138
#CHV_GFX-CSTATE_MMIO_GT_SLICE-1-SAMPLER-ACTIVITY-HIGH=0x13813C
#CHV_GFX-CSTATE_MMIO_GT_SLICE-0-EU-ACTIVITY-LOW=0x138180
#CHV_GFX-CSTATE_MMIO_GT_SLICE-0-EU-ACTIVITY-HIGH=0x138184
#CHV_GFX-CSTATE_MMIO_GT_SLICE-1-EU-ACTIVITY-LOW=0x138188
#CHV_GFX-CSTATE_MMIO_GT_SLICE-1-EU-ACTIVITY-HIGH=0x13818C
#CHV_GFX-CSTATE_MMIO_GT_EU-CLOCK-LOW=0x138190
#CHV_GFX-CSTATE_MMIO_GT_EU-CLOCK-HIGH=0x138194
#CHV_GFX-CSTATE_MMIO_GT_EU-METRICS-CLEAR=0x138198
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM EXTERNAL
# CHV CZ_Clock_freq != DramFreq / 4
CHV_GFX-CZ-CLOCK_SIDEBAND_PORT_=0x14
CHV_GFX-CZ-CLOCK_SIDEBAND_DRAM-FREQ-REGISTER-OFFSET_=0x0C
CHV_GFX-CZ-CLOCK_CONSTANT_STARTING-BIT_=23
CHV_GFX-CZ-CLOCK_CONSTANT_MASK_=0x0F
CHV_GFX-CZ-CLOCK_FREQ-MAP_0x1_=200
CHV_GFX-CZ-CLOCK_FREQ-MAP_0x2_=267
CHV_GFX-CZ-CLOCK_FREQ-MAP_0x3_=320
CHV_GFX-CZ-CLOCK_FREQ-MAP_0x4_=333
CHV_GFX-CZ-CLOCK_FREQ-MAP_0x5_=400
CHV_GFX-CZ-CLOCK_FREQ-MAP_0x9_=200

####################################################
# Mappings from a hex value (read from HW) to a
# frequency (MHz) for the GPU - depending on the
# value of CZ that is read from the system, we
# select a different mapping.
####################################################
# CZ = 200
CHV_GFX-PSTATE_FREQ-MAP_200_0x68_=1040
CHV_GFX-PSTATE_FREQ-MAP_200_0x66_=1020
CHV_GFX-PSTATE_FREQ-MAP_200_0x64_=1000
CHV_GFX-PSTATE_FREQ-MAP_200_0x62_=980
CHV_GFX-PSTATE_FREQ-MAP_200_0x60_=960
CHV_GFX-PSTATE_FREQ-MAP_200_0x5E_=940
CHV_GFX-PSTATE_FREQ-MAP_200_0x5C_=920
CHV_GFX-PSTATE_FREQ-MAP_200_0x5A_=900
CHV_GFX-PSTATE_FREQ-MAP_200_0x58_=880
CHV_GFX-PSTATE_FREQ-MAP_200_0x56_=860
CHV_GFX-PSTATE_FREQ-MAP_200_0x54_=840
CHV_GFX-PSTATE_FREQ-MAP_200_0x52_=820
CHV_GFX-PSTATE_FREQ-MAP_200_0x50_=800
CHV_GFX-PSTATE_FREQ-MAP_200_0x4E_=780
CHV_GFX-PSTATE_FREQ-MAP_200_0x4C_=760
CHV_GFX-PSTATE_FREQ-MAP_200_0x4A_=740
CHV_GFX-PSTATE_FREQ-MAP_200_0x48_=720
CHV_GFX-PSTATE_FREQ-MAP_200_0x46_=700
CHV_GFX-PSTATE_FREQ-MAP_200_0x44_=680
CHV_GFX-PSTATE_FREQ-MAP_200_0x42_=660
CHV_GFX-PSTATE_FREQ-MAP_200_0x40_=640
CHV_GFX-PSTATE_FREQ-MAP_200_0x3E_=620
CHV_GFX-PSTATE_FREQ-MAP_200_0x3C_=600
CHV_GFX-PSTATE_FREQ-MAP_200_0x3A_=580
CHV_GFX-PSTATE_FREQ-MAP_200_0x38_=560
CHV_GFX-PSTATE_FREQ-MAP_200_0x36_=540
CHV_GFX-PSTATE_FREQ-MAP_200_0x34_=520
CHV_GFX-PSTATE_FREQ-MAP_200_0x32_=500
CHV_GFX-PSTATE_FREQ-MAP_200_0x30_=480
CHV_GFX-PSTATE_FREQ-MAP_200_0x2E_=460
CHV_GFX-PSTATE_FREQ-MAP_200_0x2C_=440
CHV_GFX-PSTATE_FREQ-MAP_200_0x2A_=420
CHV_GFX-PSTATE_FREQ-MAP_200_0x28_=400
CHV_GFX-PSTATE_FREQ-MAP_200_0x26_=380
CHV_GFX-PSTATE_FREQ-MAP_200_0x24_=360
CHV_GFX-PSTATE_FREQ-MAP_200_0x22_=340
CHV_GFX-PSTATE_FREQ-MAP_200_0x20_=320
CHV_GFX-PSTATE_FREQ-MAP_200_0x1E_=300
CHV_GFX-PSTATE_FREQ-MAP_200_0x1C_=280
CHV_GFX-PSTATE_FREQ-MAP_200_0x1A_=260
CHV_GFX-PSTATE_FREQ-MAP_200_0x18_=240
CHV_GFX-PSTATE_FREQ-MAP_200_0x16_=220
CHV_GFX-PSTATE_FREQ-MAP_200_0x14_=200
CHV_GFX-PSTATE_FREQ-MAP_200_0x12_=180
CHV_GFX-PSTATE_FREQ-MAP_200_0x10_=160
CHV_GFX-PSTATE_FREQ-MAP_200_0x0E_=140
CHV_GFX-PSTATE_FREQ-MAP_200_0x0C_=120
CHV_GFX-PSTATE_FREQ-MAP_200_0x0A_=100
CHV_GFX-PSTATE_FREQ-MAP_200_0x08_=80
CHV_GFX-PSTATE_FREQ-MAP_200_0x06_=60
CHV_GFX-PSTATE_FREQ-MAP_200_0x04_=40
CHV_GFX-PSTATE_FREQ-MAP_200_0x02_=20
CHV_GFX-PSTATE_FREQ-MAP_200_0x00_=0

# CZ = 320
CHV_GFX-PSTATE_FREQ-MAP_320_0x68_=1040
CHV_GFX-PSTATE_FREQ-MAP_320_0x66_=1020
CHV_GFX-PSTATE_FREQ-MAP_320_0x64_=1000
CHV_GFX-PSTATE_FREQ-MAP_320_0x62_=980
CHV_GFX-PSTATE_FREQ-MAP_320_0x60_=960
CHV_GFX-PSTATE_FREQ-MAP_320_0x5E_=940
CHV_GFX-PSTATE_FREQ-MAP_320_0x5C_=920
CHV_GFX-PSTATE_FREQ-MAP_320_0x5A_=900
CHV_GFX-PSTATE_FREQ-MAP_320_0x58_=880
CHV_GFX-PSTATE_FREQ-MAP_320_0x56_=860
CHV_GFX-PSTATE_FREQ-MAP_320_0x54_=840
CHV_GFX-PSTATE_FREQ-MAP_320_0x52_=820
CHV_GFX-PSTATE_FREQ-MAP_320_0x50_=800
CHV_GFX-PSTATE_FREQ-MAP_320_0x4E_=780
CHV_GFX-PSTATE_FREQ-MAP_320_0x4C_=760
CHV_GFX-PSTATE_FREQ-MAP_320_0x4A_=740
CHV_GFX-PSTATE_FREQ-MAP_320_0x48_=720
CHV_GFX-PSTATE_FREQ-MAP_320_0x46_=700
CHV_GFX-PSTATE_FREQ-MAP_320_0x44_=680
CHV_GFX-PSTATE_FREQ-MAP_320_0x42_=660
CHV_GFX-PSTATE_FREQ-MAP_320_0x40_=640
CHV_GFX-PSTATE_FREQ-MAP_320_0x3E_=620
CHV_GFX-PSTATE_FREQ-MAP_320_0x3C_=600
CHV_GFX-PSTATE_FREQ-MAP_320_0x3A_=580
CHV_GFX-PSTATE_FREQ-MAP_320_0x38_=560
CHV_GFX-PSTATE_FREQ-MAP_320_0x36_=540
CHV_GFX-PSTATE_FREQ-MAP_320_0x34_=520
CHV_GFX-PSTATE_FREQ-MAP_320_0x32_=500
CHV_GFX-PSTATE_FREQ-MAP_320_0x30_=480
CHV_GFX-PSTATE_FREQ-MAP_320_0x2E_=460
CHV_GFX-PSTATE_FREQ-MAP_320_0x2C_=440
CHV_GFX-PSTATE_FREQ-MAP_320_0x2A_=420
CHV_GFX-PSTATE_FREQ-MAP_320_0x28_=400
CHV_GFX-PSTATE_FREQ-MAP_320_0x26_=380
CHV_GFX-PSTATE_FREQ-MAP_320_0x24_=360
CHV_GFX-PSTATE_FREQ-MAP_320_0x22_=340
CHV_GFX-PSTATE_FREQ-MAP_320_0x20_=320
CHV_GFX-PSTATE_FREQ-MAP_320_0x1E_=300
CHV_GFX-PSTATE_FREQ-MAP_320_0x1C_=280
CHV_GFX-PSTATE_FREQ-MAP_320_0x1A_=260
CHV_GFX-PSTATE_FREQ-MAP_320_0x18_=240
CHV_GFX-PSTATE_FREQ-MAP_320_0x16_=220
CHV_GFX-PSTATE_FREQ-MAP_320_0x14_=200
CHV_GFX-PSTATE_FREQ-MAP_320_0x12_=180
CHV_GFX-PSTATE_FREQ-MAP_320_0x10_=160
CHV_GFX-PSTATE_FREQ-MAP_320_0x0E_=140
CHV_GFX-PSTATE_FREQ-MAP_320_0x0C_=120
CHV_GFX-PSTATE_FREQ-MAP_320_0x0A_=100
CHV_GFX-PSTATE_FREQ-MAP_320_0x08_=80
CHV_GFX-PSTATE_FREQ-MAP_320_0x06_=60
CHV_GFX-PSTATE_FREQ-MAP_320_0x04_=40
CHV_GFX-PSTATE_FREQ-MAP_320_0x02_=20
CHV_GFX-PSTATE_FREQ-MAP_320_0x00_=0

# CZ = 333
CHV_GFX-PSTATE_FREQ-MAP_333_0x68_=1083
CHV_GFX-PSTATE_FREQ-MAP_333_0x66_=1062
CHV_GFX-PSTATE_FREQ-MAP_333_0x64_=1041
CHV_GFX-PSTATE_FREQ-MAP_333_0x62_=1021
CHV_GFX-PSTATE_FREQ-MAP_333_0x60_=1000
CHV_GFX-PSTATE_FREQ-MAP_333_0x5E_=979
CHV_GFX-PSTATE_FREQ-MAP_333_0x5C_=958
CHV_GFX-PSTATE_FREQ-MAP_333_0x5A_=937
CHV_GFX-PSTATE_FREQ-MAP_333_0x58_=916
CHV_GFX-PSTATE_FREQ-MAP_333_0x56_=896
CHV_GFX-PSTATE_FREQ-MAP_333_0x54_=875
CHV_GFX-PSTATE_FREQ-MAP_333_0x52_=854
CHV_GFX-PSTATE_FREQ-MAP_333_0x50_=833
CHV_GFX-PSTATE_FREQ-MAP_333_0x4E_=812
CHV_GFX-PSTATE_FREQ-MAP_333_0x4C_=791
CHV_GFX-PSTATE_FREQ-MAP_333_0x4A_=771
CHV_GFX-PSTATE_FREQ-MAP_333_0x48_=750
CHV_GFX-PSTATE_FREQ-MAP_333_0x46_=729
CHV_GFX-PSTATE_FREQ-MAP_333_0x44_=708
CHV_GFX-PSTATE_FREQ-MAP_333_0x42_=687
CHV_GFX-PSTATE_FREQ-MAP_333_0x40_=666
CHV_GFX-PSTATE_FREQ-MAP_333_0x3E_=646
CHV_GFX-PSTATE_FREQ-MAP_333_0x3C_=625
CHV_GFX-PSTATE_FREQ-MAP_333_0x3A_=604
CHV_GFX-PSTATE_FREQ-MAP_333_0x38_=583
CHV_GFX-PSTATE_FREQ-MAP_333_0x36_=562
CHV_GFX-PSTATE_FREQ-MAP_333_0x34_=541
CHV_GFX-PSTATE_FREQ-MAP_333_0x32_=521
CHV_GFX-PSTATE_FREQ-MAP_333_0x30_=500
CHV_GFX-PSTATE_FREQ-MAP_333_0x2E_=479
CHV_GFX-PSTATE_FREQ-MAP_333_0x2C_=458
CHV_GFX-PSTATE_FREQ-MAP_333_0x2A_=437
CHV_GFX-PSTATE_FREQ-MAP_333_0x28_=416
CHV_GFX-PSTATE_FREQ-MAP_333_0x26_=396
CHV_GFX-PSTATE_FREQ-MAP_333_0x24_=375
CHV_GFX-PSTATE_FREQ-MAP_333_0x22_=354
CHV_GFX-PSTATE_FREQ-MAP_333_0x20_=333
CHV_GFX-PSTATE_FREQ-MAP_333_0x1E_=312
CHV_GFX-PSTATE_FREQ-MAP_333_0x1C_=291
CHV_GFX-PSTATE_FREQ-MAP_333_0x1A_=271
CHV_GFX-PSTATE_FREQ-MAP_333_0x18_=250
CHV_GFX-PSTATE_FREQ-MAP_333_0x16_=229
CHV_GFX-PSTATE_FREQ-MAP_333_0x14_=208
CHV_GFX-PSTATE_FREQ-MAP_333_0x12_=187
CHV_GFX-PSTATE_FREQ-MAP_333_0x10_=166
CHV_GFX-PSTATE_FREQ-MAP_333_0x0E_=146
CHV_GFX-PSTATE_FREQ-MAP_333_0x0C_=125
CHV_GFX-PSTATE_FREQ-MAP_333_0x0A_=104
CHV_GFX-PSTATE_FREQ-MAP_333_0x08_=83
CHV_GFX-PSTATE_FREQ-MAP_333_0x06_=62
CHV_GFX-PSTATE_FREQ-MAP_333_0x04_=41
CHV_GFX-PSTATE_FREQ-MAP_333_0x02_=21
CHV_GFX-PSTATE_FREQ-MAP_333_0x00_=0

# CZ = 400
CHV_GFX-PSTATE_FREQ-MAP_400_0x68_=1040
CHV_GFX-PSTATE_FREQ-MAP_400_0x66_=1020
CHV_GFX-PSTATE_FREQ-MAP_400_0x64_=1000
CHV_GFX-PSTATE_FREQ-MAP_400_0x62_=980
CHV_GFX-PSTATE_FREQ-MAP_400_0x60_=960
CHV_GFX-PSTATE_FREQ-MAP_400_0x5E_=940
CHV_GFX-PSTATE_FREQ-MAP_400_0x5C_=920
CHV_GFX-PSTATE_FREQ-MAP_400_0x5A_=900
CHV_GFX-PSTATE_FREQ-MAP_400_0x58_=880
CHV_GFX-PSTATE_FREQ-MAP_400_0x56_=860
CHV_GFX-PSTATE_FREQ-MAP_400_0x54_=840
CHV_GFX-PSTATE_FREQ-MAP_400_0x52_=820
CHV_GFX-PSTATE_FREQ-MAP_400_0x50_=800
CHV_GFX-PSTATE_FREQ-MAP_400_0x4E_=780
CHV_GFX-PSTATE_FREQ-MAP_400_0x4C_=760
CHV_GFX-PSTATE_FREQ-MAP_400_0x4A_=740
CHV_GFX-PSTATE_FREQ-MAP_400_0x48_=720
CHV_GFX-PSTATE_FREQ-MAP_400_0x46_=700
CHV_GFX-PSTATE_FREQ-MAP_400_0x44_=680
CHV_GFX-PSTATE_FREQ-MAP_400_0x42_=660
CHV_GFX-PSTATE_FREQ-MAP_400_0x40_=640
CHV_GFX-PSTATE_FREQ-MAP_400_0x3E_=620
CHV_GFX-PSTATE_FREQ-MAP_400_0x3C_=600
CHV_GFX-PSTATE_FREQ-MAP_400_0x3A_=580
CHV_GFX-PSTATE_FREQ-MAP_400_0x38_=560
CHV_GFX-PSTATE_FREQ-MAP_400_0x36_=540
CHV_GFX-PSTATE_FREQ-MAP_400_0x34_=520
CHV_GFX-PSTATE_FREQ-MAP_400_0x32_=500
CHV_GFX-PSTATE_FREQ-MAP_400_0x30_=480
CHV_GFX-PSTATE_FREQ-MAP_400_0x2E_=460
CHV_GFX-PSTATE_FREQ-MAP_400_0x2C_=440
CHV_GFX-PSTATE_FREQ-MAP_400_0x2A_=420
CHV_GFX-PSTATE_FREQ-MAP_400_0x28_=400
CHV_GFX-PSTATE_FREQ-MAP_400_0x26_=380
CHV_GFX-PSTATE_FREQ-MAP_400_0x24_=360
CHV_GFX-PSTATE_FREQ-MAP_400_0x22_=340
CHV_GFX-PSTATE_FREQ-MAP_400_0x20_=320
CHV_GFX-PSTATE_FREQ-MAP_400_0x1E_=300
CHV_GFX-PSTATE_FREQ-MAP_400_0x1C_=280
CHV_GFX-PSTATE_FREQ-MAP_400_0x1A_=260
CHV_GFX-PSTATE_FREQ-MAP_400_0x18_=240
CHV_GFX-PSTATE_FREQ-MAP_400_0x16_=220
CHV_GFX-PSTATE_FREQ-MAP_400_0x14_=200
CHV_GFX-PSTATE_FREQ-MAP_400_0x12_=180
CHV_GFX-PSTATE_FREQ-MAP_400_0x10_=160
CHV_GFX-PSTATE_FREQ-MAP_400_0x0E_=140
CHV_GFX-PSTATE_FREQ-MAP_400_0x0C_=120
CHV_GFX-PSTATE_FREQ-MAP_400_0x0A_=100
CHV_GFX-PSTATE_FREQ-MAP_400_0x08_=80
CHV_GFX-PSTATE_FREQ-MAP_400_0x06_=60
CHV_GFX-PSTATE_FREQ-MAP_400_0x04_=40
CHV_GFX-PSTATE_FREQ-MAP_400_0x02_=20
CHV_GFX-PSTATE_FREQ-MAP_400_0x00_=0

# For GPU P-state
CHV_GFX-PSTATE_IOSF_FREQ_=0xd8
CHV_GFX-PSTATE_IOSF_FREQ-REQUEST_=0xd4
CHV_GFX-PSTATE_IOSF_POWER-GATE_=0x61
CHV_GFX-PSTATE_IOSF_REQUEST-TRIGGER-READ_=0x100604f1
CHV_GFX-PSTATE_IOSF_REQUEST-TRIGGER-WRITE_=0x100704f1
CHV_GFX-PSTATE_IOSF_REQUEST-TRIGGER_=0x182100
CHV_GFX-PSTATE_IOSF_REQUEST-DATA_=0x182104
CHV_GFX-PSTATE_IOSF_ADDRESS_=0x182108
CHV_GFX-PSTATE_IOSF_DATA_=0x182104
CHV_GFX-PSTATE_CONSTANT_MEDIA_POWER-GATE-INDICATOR=0xc
CHV_GFX-PSTATE_CONSTANT_RENDER_POWER-GATE-INDICATOR=0x3
# <--END EXCLUDE FROM EXTERNAL



# For Temperature
CHV_THERMAL_MSR_STATUS_=0x19c
CHV_THERMAL_MSR_INTERRUPT_=0x19b
CHV_THERMAL_MSR_CPU-CFG2_=0x674
CHV_THERMAL_MSR_CPU-TEMP_=0x1a2
CHV_THERMAL_CONSTANT_CALIBRATION-VALUE_=0x7F
CHV_THERMAL_CONSTANT_SOC-TEMP_=0xB1
CHV_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
CHV_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
CHV_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
CHV_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
CHV_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
CHV_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
CHV_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
CHV_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
CHV_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
CHV_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
CHV_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
CHV_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
CHV_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
CHV_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
CHV_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
CHV_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
CHV_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
CHV_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff


# For North complex D-state
CHV_NC-DSTATE_PCI_PWRGT_=0x100461f0
CHV_NC-DSTATE_PCI_VEDSSPM0_=0x100432f0
CHV_NC-DSTATE_PCI_ISPSSPM0_=0x100439f0
CHV_NC-DSTATE_PCI_DSPSSPM_=0x100436f0
CHV_NC-DSTATE_PCI_GUNITSSPM_=0x10043ef0
CHV_NC-DSTATE_CONSTANT_SUBSYSTEMS_=14
CHV_NC-DSTATE_CONSTANT_BITS-PER-DEVICE_=2
CHV_NC-DSTATE_CONSTANT_D0iX-STATES_=4

# For South Complex Device D-state. Devices in an SoCs are sometimes referred to as IPs.
CHV_SC-DSTATE_SIDEBAND_PORT_=0x52
CHV_SC-DSTATE_SIDEBAND_PSS_=0x98
CHV_SC-DSTATE_SIDEBAND_D3-STS-0_=0xA0
CHV_SC-DSTATE_SIDEBAND_D3-STS-1_=0xA4


# For ddr-bw, cpu_ddr_bw, gfx_ddr_bw, disp_ddr_bw_, isp_ddr_bw, io_bw, dram_srr, all_approx_bw.
CHV_VISA-SOCHAP___=1
CHV_VISA-SOCHAP_REPLAY__=1

# -->START EXCLUDE FROM NDA
#CHV_DRAM-SRR_SIDEBAND_PORT_=0x1
#CHV_DRAM-SRR_SIDEBAND_DRAM-FREQ-REGISTER-OFFSET_=0x1
#CHV_DRAM-SRR_CONSTANT_STARTING-BIT_=8
#CHV_DRAM-SRR_CONSTANT_MASK_=0x3
#CHV_DRAM-SRR_FREQ-MAP_0x7_=800
#CHV_DRAM-SRR_FREQ-MAP_0x5_=1066
#CHV_DRAM-SRR_FREQ-MAP_0x3_=1600
CHV_DRAM-SRR_SIDEBAND_PORT_=0x14
CHV_DRAM-SRR_SIDEBAND_DRAM-FREQ-REGISTER-OFFSET_=0x61
CHV_DRAM-SRR_CONSTANT_STARTING-BIT_=8
CHV_DRAM-SRR_CONSTANT_MASK_=0x1F
CHV_DRAM-SRR_FREQ-MAP_0x7_=800
CHV_DRAM-SRR_FREQ-MAP_0x5_=1066
CHV_DRAM-SRR_FREQ-MAP_0x3_=1600
#CHV_DRAM-SRR_SIDEBAND_PORT_=0x7
#CHV_DRAM-SRR_SIDEBAND_DRAM-FREQ-REGISTER-OFFSET_=0x3
#CHV_DRAM-SRR_CONSTANT_STARTING-BIT_=20
#CHV_DRAM-SRR_CONSTANT_MASK_=0x7
#CHV_DRAM-SRR_FREQ-MAP_0x0_=800
#CHV_DRAM-SRR_FREQ-MAP_0x1_=1066
#CHV_DRAM-SRR_FREQ-MAP_0x2_=1333
#CHV_DRAM-SRR_FREQ-MAP_0x3_=1600
#CHV_DRAM-SRR_FREQ-MAP_0x4_=1867
#CHV_DRAM-SRR_FREQ-MAP_0x5_=2133
# <--END EXCLUDE FROM NDA
CHV_DRAM-SRR_CONSTANT_VISA-FREQ_=400

# -->START EXCLUDE FROM NDA
# ISP-FREQ = (HPLL-FREQ * 2) / (ISP-STAT + 1)
CHV_ISP-FREQ_SIDEBAND_PORT_=0x04
CHV_ISP-FREQ_SIDEBAND_REGISTER-OFFSET_=0x3a
CHV_ISP-FREQ_CONSTANT_STARTING-BIT_=24
CHV_ISP-FREQ_CONSTANT_MASK_=0x1F

CHV_HPLL-FREQ_SIDEBAND_PORT_=0x14
CHV_HPLL-FREQ_SIDEBAND_REGISTER-OFFSET_=0x08
CHV_HPLL-FREQ_CONSTANT_STARTING-BIT_=0
CHV_HPLL-FREQ_CONSTANT_MASK_=0x3
CHV_HPLL-FREQ_FREQ-MAP_0x0_=800
CHV_HPLL-FREQ_FREQ-MAP_0x1_=1600
CHV_HPLL-FREQ_FREQ-MAP_0x2_=2000
CHV_HPLL-FREQ_FREQ-MAP_0x3_=2400
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM EXTERNAL
#GBE devices
CHV_PCIE-LPM_GBE_BUS_=0
CHV_PCIE-LPM_GBE_DEVICE_=25
CHV_PCIE-LPM_GBE_FUNCTION_=0
CHV_PCIE-LPM_GBE_DEVID-OFFSET_=0x2
CHV_PCIE-LPM_GBE_BASE-OFFSET_=0x10
CHV_PCIE-LPM_GBE_CTRL-REG-OFFSET_=0x34

# Device LPM-LTR
#CHV_PCIE-LPM___=1
#CHV_PCIE-LTR___=1
# <--END EXCLUDE FROM EXTERNAL

#-------------------------------------------------------------------------------
# Kabylake (KBL)
# KBL and SKL CPU's have the same family and model. In order to differentiate them, KBL includes an explicit list of its stepping IDs.
# KBL must precede SKL in this list so that it matches these explicit stepping IDs before falling to SKL which will catch all other steppings (via its use of *).
# Make sure that only the configs that are enabled in SKL are uncommented for KBL.
#-------------------------------------------------------------------------------

# CPUID encoded as: family.model.stepping
KBL_MODEL_CPUID_FMS_=0x6.0x4e.0x8,0x6.0x8e.0x9,0x6.0x5e.0x8,0x6.0x9e.0x9

#----------------------------------------
# Residency Targets: copied from HSW-ULT
#----------------------------------------
KBL_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0
KBL_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=1
KBL_CPU-CSTATE_CONSTANT_C2_TARGET-RESIDENCY=40
KBL_CPU-CSTATE_CONSTANT_C3_TARGET-RESIDENCY=75
KBL_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=100
KBL_CPU-CSTATE_CONSTANT_C7_TARGET-RESIDENCY=150
KBL_CPU-CSTATE_CONSTANT_C8_TARGET-RESIDENCY=350
KBL_CPU-CSTATE_CONSTANT_C9_TARGET-RESIDENCY=500
KBL_CPU-CSTATE_CONSTANT_C10_TARGET-RESIDENCY=500

# -->START EXCLUDE FROM NDA
# For IA-Clipping
KBL_CPU-PSTATE_MSR_IA-CLIP_=0x64F
KBL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_TURBO-TRANSITION=0x02000 # bit13
KBL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_MAX-TURBO-LIMIT=0x01000 # bit12
KBL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PBM-PL2=0x0800 # bit11
KBL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PBM-PL1=0x0400 # bit10
KBL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_OTHER(ICCMAX-PL4)=0x0100 # bit8
KBL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_VR-TDC=0x0800 # bit7
KBL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_VR-THERMAL-ALERT=0x040 # bit6
KBL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_RATL=0x020 # bit5
KBL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_RSR-LIMIT=0x010 # bit4
KBL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_THERMAL=0x02 # bit1
KBL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PROCHOT=0x01 # bit0
# <--END EXCLUDE FROM NDA

#----------------------------------------
# Core C-States
#----------------------------------------
# -->START EXCLUDE FROM NDA
# ...C1 is still TBD per C-Spec
#KBL_CPU-CSTATE_MSR_C1_CORE=0x660
# <--END EXCLUDE FROM NDA
KBL_CPU-CSTATE_MSR_C1_CORE=0
KBL_CPU-CSTATE_MSR_C3_CORE=0x3fc
KBL_CPU-CSTATE_MSR_C6_CORE=0x3fd
KBL_CPU-CSTATE_MSR_C7_CORE=0x3fe

#----------------------------------------
# Package C-States
#----------------------------------------
KBL_CPU-CSTATE_MSR_C2_PACKAGE=0x60d
KBL_CPU-CSTATE_MSR_C3_PACKAGE=0x3f8
KBL_CPU-CSTATE_MSR_C6_PACKAGE=0x3f9
KBL_CPU-CSTATE_MSR_C7_PACKAGE=0x3fa
KBL_CPU-CSTATE_MSR_C8_PACKAGE=0x630
KBL_CPU-CSTATE_MSR_C9_PACKAGE=0x631
KBL_CPU-CSTATE_MSR_C10_PACKAGE=0x632

#--------------------------------------------------
# CPU GPU Concurrency
#--------------------------------------------------
# -->START EXCLUDE FROM NDA
# PKG_IA_C0_ANY_SUM     - Counter incremented by N where N is # of cores in C0
# PKG_IA_C0_ANY         - Counts any time one or more cores are active in C0
# PKG_GT_C0_ANY         - Counts any time any GT slice or unslice active & in
#                         C0 (c0 - non RC6)
# PKG_GT_AND_IA_OVERLA  - Counts any time any GT slice or unslice active & in
#                         C0 with any core in C0
# <--END EXCLUDE FROM NDA
KBL_CONCURRENCY_MSR_IA-C0-ANY-SUM_PACKAGE=0x658
KBL_CONCURRENCY_MSR_IA-C0-ANY_PACKAGE=0x659
KBL_CONCURRENCY_MSR_GT-C0-ANY_PACKAGE=0x65A
KBL_CONCURRENCY_MSR_GT-IA-OVERLAP_PACKAGE=0x65B

# -->START EXCLUDE FROM WIN7
#-------------------------------------------------------
# CPU Hardware Duty Cycling
#-------------------------------------------------------
KBL_CPU-HDC_MSR_THREAD-STALL-COUNT_THREAD=0xDB2
KBL_CPU-HDC_MSR_CORE-HDC-RES_CORE=0x653
KBL_CPU-HDC_MSR_PKG-HDC-SHALLOW-RES_PACKAGE=0x655
KBL_CPU-HDC_MSR_PKG-HDC-DEEP-RES_PACKAGE=0x656
# <--END EXCLUDE FROM WIN7

#----------------------------------------
# P-State
#----------------------------------------
KBL_CPU-PSTATE_MSR_APERF_=0xe8 # ACNT
KBL_CPU-PSTATE_MSR_MPERF_=0xe7 # MCNT
# -->START EXCLUDE FROM NDA
# TBD: KBL_CPU-PSTATE_MSR_PPERF_=0xe7 # PCNT - Similar to ACNT only counts cycles contributing to instruction execution

# NOTE: The C-spec notes for SKL differ from every other config
# <--END EXCLUDE FROM NDA
KBL_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a # unhalt core / MSR_PERF_FIX_CTR1
KBL_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b # unhalt ref / MSR_PERF_FIX_CTR1
KBL_CPU-PSTATE_MSR_PERF-STATUS_=0x198 # IA32_PERF_STATUS

# -->START EXCLUDE FROM NDA
KBL_UNCORE-PSTATE_MSR_PERF-STATUS_=0x621 # TBD: New, UNCORE_PERF_STATUS, returns the ratio of the LLC to ring

# TBD: PACKAGE_RAPL_PERF_STATUS (0x613) - Duration of powerlimit clip (throttle)
# TBD: DDR_RAPL_PERF_STATUS (0x61b)
# TBD: IA32_HWP_STATUS (0x777) - machine entered minimum performance; stickybit
# TBD: PERF_LIMIT_REASONS (0x64f) - RAPL limit reason for IA domain
# TBD: GT_PERF_LIMIT_REASONS (0x6b0) - "    " GT domain
# TBD: CLR_PERF_LIMIT_REASONS (0x6b1) - "    " CLR domain
# TBD: IA32_PACKAGE_THERM_STATUS (0x1b1) same as above?
# <--END EXCLUDE FROM NDA

# For CPU-PSTATE
KBL_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
KBL_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
KBL_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
KBL_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
KBL_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
KBL_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
KBL_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
KBL_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
KBL_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
KBL_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
KBL_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d

KBL_CPU-PSTATE_MSR_IA32-HWP-ENABLE_=0x770
KBL_CPU-PSTATE_MSR_IA32-HWP-CAPABILITIES_=0x771
KBL_CPU-PSTATE_MSR_IA32-HWP-REQUEST_=0x774
KBL_CPU-PSTATE_MSR_IA32-HWP-AUTONOMOUS-MASK_=0xFF0000
KBL_CPU-PSTATE_MSR_IA32-HWP-STATUS_=0x777
KBL_CPU-PSTATE_MSR_IA32-HWP-PKG-CTRL-BIT_=42

# For Memory Bandwidth
KBL_MEMBW_MMIO_GT-Requests_=0x5040
KBL_MEMBW_MMIO_IA-Requests_=0x5044
KBL_MEMBW_MMIO_IO-Requests_=0x5048
KBL_MEMBW_MMIO_DATA-Reads_=0x5050
KBL_MEMBW_MMIO_DATA-Writes_=0x5054
KBL_MEMBW_CONSTANT_BAR-MASK_=0x0007FFFFF8000
KBL_MEMBW_CONSTANT_BAR-OFFSET_=0x048
KBL_MEMBW_CONSTANT_REG-SIZE_=0x4

# For GPU C-state
KBL_GFX-CSTATE_CONSTANT_GTTMMADR-OFFSET_=0x10
KBL_GFX-CSTATE_CONSTANT_GT-BAR-MASK_=0xFFF00000
KBL_GFX-CSTATE_CONSTANT_REG-SIZE_=0x4
KBL_GFX-CSTATE_CONSTANT_RES-UNIT_=1.28
KBL_GFX-CSTATE_CONSTANT_NUM-COMPONENTS_=1
KBL_GFX-CSTATE_MMIO_GT_RC0=0
KBL_GFX-CSTATE_MMIO_GT_RC6=0x138108


# -->START EXCLUDE FROM NDA
KBL_GFX-CSTATE_MMIO_GT_SLICE-ACTIVITY=0x138064
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
# For GT-CLIPPING
KBL_GFX-PSTATE_MSR_GT-CLIP_=0x6B0
KBL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_INEFFICIENT-OPERATION=0x01000 # bit12
KBL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PBM-PL2=0x0800 # bit11
KBL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PBM-PL1=0x0400 # bit10
KBL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_OTHER(ICCMAX-PL4)=0x0100 # bit8
KBL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_VR-TDC=0x080 # bit7
KBL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_VR-THERMAL-ALERT=0x040 # bit6
KBL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_RATL=0x020 # bit5
KBL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_RSR-LIMIT=0x010 # bit4
KBL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_THERMAL=0x02 # bit1
KBL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PROCHOT=0x01 # bit0
# <--END EXCLUDE FROM NDA

# For GPU P-state
# 16.667MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing
KBL_GFX-PSTATE_CONSTANT_FREQ-UNIT_=16667
KBL_GFX-PSTATE_MMIO_FREQ_=0x145948

# -->START EXCLUDE FROM EXTERNAL
KBL_GFX-PSTATE_MMIO_FREQ-REQUEST_=0x13807C
# <--END EXCLUDE FROM EXTERNAL

# energy
#KBL_ENERGY_MSR_PACKAGE_=0x611
#KBL_ENERGY_MSR_CPU-IA_=0x639
#KBL_ENERGY_MSR_GPU-GT_=0x641
#KBL_ENERGY_MSR_DRAM_=0x619

# For Temperature
KBL_THERMAL_MSR_STATUS_=0x19c
KBL_THERMAL_MSR_INTERRUPT_=0x19b
KBL_THERMAL_MSR_CPU-TEMP_=0x1a2
KBL_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
KBL_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
KBL_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
KBL_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
KBL_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
KBL_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
KBL_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
KBL_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
KBL_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
KBL_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
KBL_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
KBL_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
KBL_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
KBL_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
KBL_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
KBL_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
KBL_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
KBL_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff

# -->START EXCLUDE FROM EXTERNAL
# For PCH
KBL_PCH_CONSTANT_CONFIG-NAME_=SoCWatchPchERConfig

#GBE devices
KBL_PCIE-LPM_GBE_BUS_=0
KBL_PCIE-LPM_GBE_DEVICE_=31
KBL_PCIE-LPM_GBE_FUNCTION_=6
KBL_PCIE-LPM_GBE_DEVID-OFFSET_=0x2
KBL_PCIE-LPM_GBE_BASE-OFFSET_=0x10
KBL_PCIE-LPM_GBE_CTRL-REG-OFFSET_=0x34

# Devices LPM and Latency
KBL_PCIE-LPM___=1
KBL_PCIE-LTR___=1
KBL_SATA-LPM___=1
KBL_SATA-LAT___=1
KBL_XHCI-LPM___=1
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
#KBL_XHCI-LTM_TOL-CTRL_LAT_REG0=0x8464
#KBL_XHCI-LTM_TOL-CTRL_LAT_REG1=0x8464
#KBL_XHCI-LTM_TOL-CTRL_LAT_BELT-SEL=0xC0000000
#KBL_XHCI-LTM_TOL-CTRL_LAT_PORT-SHIFT=16
#KBL_XHCI-LTM_TOL-CTRL_LAT_PORT-MASK=0xF
#KBL_XHCI-LTM_TOL-CTRL_LAT_BELT-MASK=0xFFF
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM EXTERNAL
# For LPSS LTR

KBL_LPSS-LTR_CONSTANT_DEVICE_=21
KBL_LPSS-LTR_CONSTANT_BUS_=0
KBL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
KBL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
KBL_LPSS-LTR_CONSTANT_FUNCTION_=0
KBL_LPSS-LTR_CONSTANT_HardwareId_=0

KBL_LPSS-LTR_CONSTANT_DEVICE_=21
KBL_LPSS-LTR_CONSTANT_BUS_=0
KBL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
KBL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
KBL_LPSS-LTR_CONSTANT_FUNCTION_=1
KBL_LPSS-LTR_CONSTANT_HardwareId_=0

KBL_LPSS-LTR_CONSTANT_DEVICE_=21
KBL_LPSS-LTR_CONSTANT_BUS_=0
KBL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
KBL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
KBL_LPSS-LTR_CONSTANT_FUNCTION_=2
KBL_LPSS-LTR_CONSTANT_HardwareId_=0

KBL_LPSS-LTR_CONSTANT_DEVICE_=21
KBL_LPSS-LTR_CONSTANT_BUS_=0
KBL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
KBL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
KBL_LPSS-LTR_CONSTANT_FUNCTION_=3
KBL_LPSS-LTR_CONSTANT_HardwareId_=0

KBL_LPSS-LTR_CONSTANT_DEVICE_=25
KBL_LPSS-LTR_CONSTANT_BUS_=0
KBL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
KBL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
KBL_LPSS-LTR_CONSTANT_FUNCTION_=0
KBL_LPSS-LTR_CONSTANT_HardwareId_=0

KBL_LPSS-LTR_CONSTANT_DEVICE_=25
KBL_LPSS-LTR_CONSTANT_BUS_=0
KBL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
KBL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
KBL_LPSS-LTR_CONSTANT_FUNCTION_=1
KBL_LPSS-LTR_CONSTANT_HardwareId_=0

KBL_LPSS-LTR_CONSTANT_DEVICE_=25
KBL_LPSS-LTR_CONSTANT_BUS_=0
KBL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
KBL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
KBL_LPSS-LTR_CONSTANT_FUNCTION_=2
KBL_LPSS-LTR_CONSTANT_HardwareId_=0

KBL_LPSS-LTR_CONSTANT_DEVICE_=25
KBL_LPSS-LTR_CONSTANT_BUS_=0
KBL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
KBL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
KBL_LPSS-LTR_CONSTANT_FUNCTION_=3
KBL_LPSS-LTR_CONSTANT_HardwareId_=0

KBL_LPSS-LTR_CONSTANT_DEVICE_=30
KBL_LPSS-LTR_CONSTANT_BUS_=0
KBL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
KBL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
KBL_LPSS-LTR_CONSTANT_FUNCTION_=0
KBL_LPSS-LTR_CONSTANT_HardwareId_=0

KBL_LPSS-LTR_CONSTANT_DEVICE_=30
KBL_LPSS-LTR_CONSTANT_BUS_=0
KBL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
KBL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
KBL_LPSS-LTR_CONSTANT_FUNCTION_=1
KBL_LPSS-LTR_CONSTANT_HardwareId_=0

KBL_LPSS-LTR_CONSTANT_DEVICE_=30
KBL_LPSS-LTR_CONSTANT_BUS_=0
KBL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
KBL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
KBL_LPSS-LTR_CONSTANT_FUNCTION_=2
KBL_LPSS-LTR_CONSTANT_HardwareId_=0

KBL_LPSS-LTR_CONSTANT_DEVICE_=30
KBL_LPSS-LTR_CONSTANT_BUS_=0
KBL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
KBL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
KBL_LPSS-LTR_CONSTANT_FUNCTION_=3
KBL_LPSS-LTR_CONSTANT_HardwareId_=0

# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
# These counters are not valid for Sunrisepoint (i.e. SKL PCH)
#KBL_PLAT-LTR_MMIO_EVA_=0x37c
#KBL_PLAT-LTR_MMIO_SPC_=0x380
#KBL_PLAT-LTR_MMIO_AZ_=0x384
#KBL_PLAT-LTR_MMIO_LPSS_=0x38C

# These are the ignore registers. It is a bit-vector indicating what whether the indicated
# components should be ignored or not. For every component shown above under "KBL_PLAT-LTR_MMIO_<COMPONENT_NAME>_" there should
# be corresponding "IGNORE-BIT_<COMPONENT_NAME>" where the <COMPONENT_NAME> must be identical enough for "strcmp" to return 0.
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM EXTERNAL
# -->START EXCLUDE FROM WIN7
KBL_PANEL-SRR_CONSTANT_BUS_=0
KBL_PANEL-SRR_CONSTANT_DEVICE_=2
KBL_PANEL-SRR_CONSTANT_FUNCTION_=0
KBL_PANEL-SRR_CONSTANT_BAR-OFFSET_=0x10
KBL_PANEL-SRR_CONSTANT_BAR-MASK_=0xffffff00
KBL_PANEL-SRR_MMIO_PSR-COUNT-REGISTER_=0x6f844
KBL_PANEL-SRR_MMIO_PSR-CTRL-REGISTER_=0x6f800
KBL_PANEL-SRR_CONSTANT_CTRL-ENABLE-BIT_=31
KBL_PANEL-SRR_CONSTANT_LINK-CTRL-BIT_=27
KBL_PANEL-SRR_MMIO_SRD-STATUS-REGISTER_=0x6f840
KBL_PANEL-SRR_CONSTANT_SRD-STATE-STARTING-BIT_=29
KBL_PANEL-SRR_CONSTANT_SRD-STATE-MASK_=0x7
KBL_PANEL-SRR_CONSTANT_LINK-STATUS-STARTING-BIT_=26
KBL_PANEL-SRR_CONSTANT_LINK-STATUS-MASK_=0x3
KBL_PANEL-SRR_CONSTANT_MAX-SLEEP-TIME-STARTING-BIT_=20
KBL_PANEL-SRR_CONSTANT_MAX-SLEEP-TIME-MASK_=0x1F
KBL_PANEL-SRR_CONSTANT_SRD-ENTRY-COUNT-STARTING-BIT_=16
KBL_PANEL-SRR_CONSTANT_SRD-ENTRY-COUNT-MASK_=0xF
# <--END EXCLUDE FROM WIN7
# <--END EXCLUDE FROM EXTERNAL

#-------------------------------------------------------------------------------
# SkyLake (SKL)
#-------------------------------------------------------------------------------

# CPUID encoded as: family.model.stepping
SKL_MODEL_CPUID_FMS_=0x06.0x4e.*,0x06.0x5e.*

#----------------------------------------
# Residency Targets: copied from HSW-ULT
#----------------------------------------
SKL_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0
SKL_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=1
SKL_CPU-CSTATE_CONSTANT_C2_TARGET-RESIDENCY=40
SKL_CPU-CSTATE_CONSTANT_C3_TARGET-RESIDENCY=75
SKL_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=100
SKL_CPU-CSTATE_CONSTANT_C7_TARGET-RESIDENCY=150
SKL_CPU-CSTATE_CONSTANT_C8_TARGET-RESIDENCY=350
SKL_CPU-CSTATE_CONSTANT_C9_TARGET-RESIDENCY=500
SKL_CPU-CSTATE_CONSTANT_C10_TARGET-RESIDENCY=500



# -->START EXCLUDE FROM NDA
# For IA-Clipping
SKL_CPU-PSTATE_MSR_IA-CLIP_=0x64F
SKL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_TURBO-TRANSITION=0x02000 # bit13
SKL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_MAX-TURBO-LIMIT=0x01000 # bit12
SKL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PBM-PL2=0x0800 # bit11
SKL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PBM-PL1=0x0400 # bit10
SKL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_OTHER(ICCMAX-PL4)=0x0100 # bit8
SKL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_VR-TDC=0x0800 # bit7
SKL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_VR-THERMAL-ALERT=0x040 # bit6
SKL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_RATL=0x020 # bit5
SKL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_RSR-LIMIT=0x010 # bit4
SKL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_THERMAL=0x02 # bit1
SKL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PROCHOT=0x01 # bit0
# <--END EXCLUDE FROM NDA


#----------------------------------------
# Core C-States
#----------------------------------------
# -->START EXCLUDE FROM NDA
# ...C1 is still TBD per C-Spec
#SKL_CPU-CSTATE_MSR_C1_CORE=0x660
# <--END EXCLUDE FROM NDA
SKL_CPU-CSTATE_MSR_C1_CORE=0
SKL_CPU-CSTATE_MSR_C3_CORE=0x3fc
SKL_CPU-CSTATE_MSR_C6_CORE=0x3fd
SKL_CPU-CSTATE_MSR_C7_CORE=0x3fe

#----------------------------------------
# Package C-States
#----------------------------------------
SKL_CPU-CSTATE_MSR_C2_PACKAGE=0x60d
SKL_CPU-CSTATE_MSR_C3_PACKAGE=0x3f8
SKL_CPU-CSTATE_MSR_C6_PACKAGE=0x3f9
SKL_CPU-CSTATE_MSR_C7_PACKAGE=0x3fa
SKL_CPU-CSTATE_MSR_C8_PACKAGE=0x630
SKL_CPU-CSTATE_MSR_C9_PACKAGE=0x631
SKL_CPU-CSTATE_MSR_C10_PACKAGE=0x632

#--------------------------------------------------
# CPU GPU Concurrency
#--------------------------------------------------
# -->START EXCLUDE FROM NDA
# PKG_IA_C0_ANY_SUM     - Counter incremented by N where N is # of cores in C0
# PKG_IA_C0_ANY         - Counts any time one or more cores are active in C0
# PKG_GT_C0_ANY         - Counts any time any GT slice or unslice active & in
#                         C0 (c0 - non RC6)
# PKG_GT_AND_IA_OVERLA  - Counts any time any GT slice or unslice active & in
#                         C0 with any core in C0
# <--END EXCLUDE FROM NDA
SKL_CONCURRENCY_MSR_IA-C0-ANY-SUM_PACKAGE=0x658
SKL_CONCURRENCY_MSR_IA-C0-ANY_PACKAGE=0x659
SKL_CONCURRENCY_MSR_GT-C0-ANY_PACKAGE=0x65A
SKL_CONCURRENCY_MSR_GT-IA-OVERLAP_PACKAGE=0x65B

# -->START EXCLUDE FROM WIN7
#-------------------------------------------------------
# CPU Hardware Duty Cycling
#-------------------------------------------------------
SKL_CPU-HDC_MSR_THREAD-STALL-COUNT_THREAD=0xDB2
SKL_CPU-HDC_MSR_CORE-HDC-RES_CORE=0x653
SKL_CPU-HDC_MSR_PKG-HDC-SHALLOW-RES_PACKAGE=0x655
SKL_CPU-HDC_MSR_PKG-HDC-DEEP-RES_PACKAGE=0x656
# -->END EXCLUDE FROM WIN7

#----------------------------------------
# P-State
#----------------------------------------
SKL_CPU-PSTATE_MSR_APERF_=0xe8 # ACNT
SKL_CPU-PSTATE_MSR_MPERF_=0xe7 # MCNT
# -->START EXCLUDE FROM NDA
# TBD: SKL_CPU-PSTATE_MSR_PPERF_=0xe7 # PCNT - Similar to ACNT only counts cycles contributing to instruction execution

# NOTE: The C-spec notes for SKL differ from every other config
# <--END EXCLUDE FROM NDA
SKL_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a # unhalt core / MSR_PERF_FIX_CTR1
SKL_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b # unhalt ref / MSR_PERF_FIX_CTR1
SKL_CPU-PSTATE_MSR_PERF-STATUS_=0x198 # IA32_PERF_STATUS

# -->START EXCLUDE FROM NDA
SKL_UNCORE-PSTATE_MSR_PERF-STATUS_=0x621 # TBD: New, UNCORE_PERF_STATUS, returns the ratio of the LLC to ring

# TBD: PACKAGE_RAPL_PERF_STATUS (0x613) - Duration of powerlimit clip (throttle)
# TBD: DDR_RAPL_PERF_STATUS (0x61b)
# TBD: IA32_HWP_STATUS (0x777) - machine entered minimum performance; stickybit
# TBD: PERF_LIMIT_REASONS (0x64f) - RAPL limit reason for IA domain
# TBD: GT_PERF_LIMIT_REASONS (0x6b0) - "    " GT domain
# TBD: CLR_PERF_LIMIT_REASONS (0x6b1) - "    " CLR domain
# TBD: IA32_PACKAGE_THERM_STATUS (0x1b1) same as above?
# <--END EXCLUDE FROM NDA

# For CPU-PSTATE
SKL_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
SKL_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
SKL_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
SKL_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
SKL_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
SKL_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
SKL_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
SKL_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
SKL_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
SKL_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
SKL_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d

SKL_CPU-PSTATE_MSR_IA32-HWP-ENABLE_=0x770
SKL_CPU-PSTATE_MSR_IA32-HWP-CAPABILITIES_=0x771
SKL_CPU-PSTATE_MSR_IA32-HWP-REQUEST_=0x774
SKL_CPU-PSTATE_MSR_IA32-HWP-AUTONOMOUS-MASK_=0xFF0000
SKL_CPU-PSTATE_MSR_IA32-HWP-STATUS_=0x777
SKL_CPU-PSTATE_MSR_IA32-HWP-PKG-CTRL-BIT_=42

# For Memory Bandwidth
SKL_MEMBW_MMIO_GT-Requests_=0x5040
SKL_MEMBW_MMIO_IA-Requests_=0x5044
SKL_MEMBW_MMIO_IO-Requests_=0x5048
SKL_MEMBW_MMIO_DATA-Reads_=0x5050
SKL_MEMBW_MMIO_DATA-Writes_=0x5054
SKL_MEMBW_CONSTANT_BAR-MASK_=0x0007FFFFF8000
SKL_MEMBW_CONSTANT_BAR-OFFSET_=0x048
SKL_MEMBW_CONSTANT_REG-SIZE_=0x4

# For GPU C-state
SKL_GFX-CSTATE_CONSTANT_GTTMMADR-OFFSET_=0x10
SKL_GFX-CSTATE_CONSTANT_GT-BAR-MASK_=0xFFF00000
SKL_GFX-CSTATE_CONSTANT_REG-SIZE_=0x4
SKL_GFX-CSTATE_CONSTANT_RES-UNIT_=1.28
SKL_GFX-CSTATE_CONSTANT_NUM-COMPONENTS_=1
SKL_GFX-CSTATE_MMIO_GT_RC0=0
SKL_GFX-CSTATE_MMIO_GT_RC6=0x138108

# -->START EXCLUDE FROM NDA
SKL_GFX-CSTATE_MMIO_GT_SLICE-ACTIVITY=0x138064
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
# For GT-CLIPPING
SKL_GFX-PSTATE_MSR_GT-CLIP_=0x6B0
SKL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_INEFFICIENT-OPERATION=0x01000 # bit12
SKL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PBM-PL2=0x0800 # bit11
SKL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PBM-PL1=0x0400 # bit10
SKL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_OTHER(ICCMAX-PL4)=0x0100 # bit8
SKL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_VR-TDC=0x080 # bit7
SKL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_VR-THERMAL-ALERT=0x040 # bit6
SKL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_RATL=0x020 # bit5
SKL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_RSR-LIMIT=0x010 # bit4
SKL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_THERMAL=0x02 # bit1
SKL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PROCHOT=0x01 # bit0
# <--END EXCLUDE FROM NDA


# For GPU P-state
# 16.667MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing
SKL_GFX-PSTATE_CONSTANT_FREQ-UNIT_=16667
SKL_GFX-PSTATE_MMIO_FREQ_=0x145948

# -->START EXCLUDE FROM EXTERNAL
SKL_GFX-PSTATE_MMIO_FREQ-REQUEST_=0x13807C
# <--END EXCLUDE FROM EXTERNAL

# energy
#SKL_ENERGY_MSR_PACKAGE_=0x611
#SKL_ENERGY_MSR_CPU-IA_=0x639
#SKL_ENERGY_MSR_GPU-GT_=0x641
#SKL_ENERGY_MSR_DRAM_=0x619

# For Temperature
SKL_THERMAL_MSR_STATUS_=0x19c
SKL_THERMAL_MSR_INTERRUPT_=0x19b
SKL_THERMAL_MSR_CPU-TEMP_=0x1a2
SKL_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
SKL_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
SKL_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
SKL_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
SKL_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
SKL_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
SKL_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
SKL_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
SKL_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
SKL_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
SKL_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
SKL_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
SKL_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
SKL_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
SKL_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
SKL_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
SKL_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
SKL_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff



# -->START EXCLUDE FROM EXTERNAL
# For PCH
SKL_PCH_CONSTANT_CONFIG-NAME_=SoCWatchPchERConfig

#GBE devices
SKL_PCIE-LPM_GBE_BUS_=0
SKL_PCIE-LPM_GBE_DEVICE_=31
SKL_PCIE-LPM_GBE_FUNCTION_=6
SKL_PCIE-LPM_GBE_DEVID-OFFSET_=0x2
SKL_PCIE-LPM_GBE_BASE-OFFSET_=0x10
SKL_PCIE-LPM_GBE_CTRL-REG-OFFSET_=0x34

# Devices LPM and Latency
SKL_PCIE-LPM___=1
SKL_PCIE-LTR___=1
SKL_SATA-LPM___=1
SKL_SATA-LAT___=1
SKL_XHCI-LPM___=1
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
#SKL_XHCI-LTM_TOL-CTRL_LAT_REG0=0x8464
#SKL_XHCI-LTM_TOL-CTRL_LAT_REG1=0x8464
#SKL_XHCI-LTM_TOL-CTRL_LAT_BELT-SEL=0xC0000000
#SKL_XHCI-LTM_TOL-CTRL_LAT_PORT-SHIFT=16
#SKL_XHCI-LTM_TOL-CTRL_LAT_PORT-MASK=0xF
#SKL_XHCI-LTM_TOL-CTRL_LAT_BELT-MASK=0xFFF
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM EXTERNAL
# For LPSS LTR

SKL_LPSS-LTR_CONSTANT_DEVICE_=21
SKL_LPSS-LTR_CONSTANT_BUS_=0
SKL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKL_LPSS-LTR_CONSTANT_FUNCTION_=0
SKL_LPSS-LTR_CONSTANT_HardwareId_=0 

SKL_LPSS-LTR_CONSTANT_DEVICE_=21
SKL_LPSS-LTR_CONSTANT_BUS_=0
SKL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKL_LPSS-LTR_CONSTANT_FUNCTION_=1
SKL_LPSS-LTR_CONSTANT_HardwareId_=0 

SKL_LPSS-LTR_CONSTANT_DEVICE_=21
SKL_LPSS-LTR_CONSTANT_BUS_=0
SKL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKL_LPSS-LTR_CONSTANT_FUNCTION_=2
SKL_LPSS-LTR_CONSTANT_HardwareId_=0 

SKL_LPSS-LTR_CONSTANT_DEVICE_=21
SKL_LPSS-LTR_CONSTANT_BUS_=0
SKL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKL_LPSS-LTR_CONSTANT_FUNCTION_=3
SKL_LPSS-LTR_CONSTANT_HardwareId_=0 

SKL_LPSS-LTR_CONSTANT_DEVICE_=25
SKL_LPSS-LTR_CONSTANT_BUS_=0
SKL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKL_LPSS-LTR_CONSTANT_FUNCTION_=0
SKL_LPSS-LTR_CONSTANT_HardwareId_=0 

SKL_LPSS-LTR_CONSTANT_DEVICE_=25
SKL_LPSS-LTR_CONSTANT_BUS_=0
SKL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKL_LPSS-LTR_CONSTANT_FUNCTION_=1
SKL_LPSS-LTR_CONSTANT_HardwareId_=0 

SKL_LPSS-LTR_CONSTANT_DEVICE_=25
SKL_LPSS-LTR_CONSTANT_BUS_=0
SKL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKL_LPSS-LTR_CONSTANT_FUNCTION_=2
SKL_LPSS-LTR_CONSTANT_HardwareId_=0 

SKL_LPSS-LTR_CONSTANT_DEVICE_=25
SKL_LPSS-LTR_CONSTANT_BUS_=0
SKL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKL_LPSS-LTR_CONSTANT_FUNCTION_=3
SKL_LPSS-LTR_CONSTANT_HardwareId_=0 

SKL_LPSS-LTR_CONSTANT_DEVICE_=30
SKL_LPSS-LTR_CONSTANT_BUS_=0
SKL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKL_LPSS-LTR_CONSTANT_FUNCTION_=0
SKL_LPSS-LTR_CONSTANT_HardwareId_=0 

SKL_LPSS-LTR_CONSTANT_DEVICE_=30
SKL_LPSS-LTR_CONSTANT_BUS_=0
SKL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKL_LPSS-LTR_CONSTANT_FUNCTION_=1
SKL_LPSS-LTR_CONSTANT_HardwareId_=0 

SKL_LPSS-LTR_CONSTANT_DEVICE_=30
SKL_LPSS-LTR_CONSTANT_BUS_=0
SKL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKL_LPSS-LTR_CONSTANT_FUNCTION_=2
SKL_LPSS-LTR_CONSTANT_HardwareId_=0 

SKL_LPSS-LTR_CONSTANT_DEVICE_=30
SKL_LPSS-LTR_CONSTANT_BUS_=0
SKL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKL_LPSS-LTR_CONSTANT_FUNCTION_=3
SKL_LPSS-LTR_CONSTANT_HardwareId_=0 
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
# These counters are not valid for Sunrisepoint (i.e. SKL PCH)
#SKL_PLAT-LTR_MMIO_EVA_=0x37c
#SKL_PLAT-LTR_MMIO_SPC_=0x380
#SKL_PLAT-LTR_MMIO_AZ_=0x384
#SKL_PLAT-LTR_MMIO_LPSS_=0x38C

# These are the ignore registers. It is a bit-vector indicating what whether the indicated
# components should be ignored or not. For every component shown above under "SKL_PLAT-LTR_MMIO_<COMPONENT_NAME>_" there should
# be corresponding "IGNORE-BIT_<COMPONENT_NAME>" where the <COMPONENT_NAME> must be identical enough for "strcmp" to return 0.
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM EXTERNAL
# -->START EXCLUDE FROM WIN7
SKL_PANEL-SRR_CONSTANT_BUS_=0
SKL_PANEL-SRR_CONSTANT_DEVICE_=2
SKL_PANEL-SRR_CONSTANT_FUNCTION_=0
SKL_PANEL-SRR_CONSTANT_BAR-OFFSET_=0x10
SKL_PANEL-SRR_CONSTANT_BAR-MASK_=0xffffff00
SKL_PANEL-SRR_MMIO_PSR-COUNT-REGISTER_=0x6f844
SKL_PANEL-SRR_MMIO_PSR-CTRL-REGISTER_=0x6f800
SKL_PANEL-SRR_CONSTANT_CTRL-ENABLE-BIT_=31
SKL_PANEL-SRR_CONSTANT_LINK-CTRL-BIT_=27
SKL_PANEL-SRR_MMIO_SRD-STATUS-REGISTER_=0x6f840
SKL_PANEL-SRR_CONSTANT_SRD-STATE-STARTING-BIT_=29
SKL_PANEL-SRR_CONSTANT_SRD-STATE-MASK_=0x7
SKL_PANEL-SRR_CONSTANT_LINK-STATUS-STARTING-BIT_=26
SKL_PANEL-SRR_CONSTANT_LINK-STATUS-MASK_=0x3
SKL_PANEL-SRR_CONSTANT_MAX-SLEEP-TIME-STARTING-BIT_=20
SKL_PANEL-SRR_CONSTANT_MAX-SLEEP-TIME-MASK_=0x1F
SKL_PANEL-SRR_CONSTANT_SRD-ENTRY-COUNT-STARTING-BIT_=16
SKL_PANEL-SRR_CONSTANT_SRD-ENTRY-COUNT-MASK_=0xF
# <--END EXCLUDE FROM WIN7
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM EXTERNAL
#-------------------------------------------------------------------------------
# SkyLake-Server (SKX)
#-------------------------------------------------------------------------------

# CPUID encoded as: family.model.stepping
SKX_MODEL_CPUID_FMS_=0x6.0x55.*

#----------------------------------------
# Residency Targets: copied from HSW-ULT
#----------------------------------------
SKX_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0
SKX_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=1
SKX_CPU-CSTATE_CONSTANT_C2_TARGET-RESIDENCY=40
SKX_CPU-CSTATE_CONSTANT_C3_TARGET-RESIDENCY=75
SKX_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=100
SKX_CPU-CSTATE_CONSTANT_C7_TARGET-RESIDENCY=150
SKX_CPU-CSTATE_CONSTANT_C8_TARGET-RESIDENCY=350
SKX_CPU-CSTATE_CONSTANT_C9_TARGET-RESIDENCY=500
SKX_CPU-CSTATE_CONSTANT_C10_TARGET-RESIDENCY=500
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
# For IA-Clipping
SKX_CPU-PSTATE_MSR_IA-CLIP_=0x64F
SKX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_TURBO-TRANSITION=0x02000 # bit13
SKX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_MAX-TURBO-LIMIT=0x01000 # bit12
SKX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PBM-PL2=0x0800 # bit11
SKX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PBM-PL1=0x0400 # bit10
SKX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_OTHER(ICCMAX-PL4)=0x0100 # bit8
SKX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_VR-TDC=0x0800 # bit7
SKX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_VR-THERMAL-ALERT=0x040 # bit6
SKX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_RATL=0x020 # bit5
SKX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_RSR-LIMIT=0x010 # bit4
SKX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_THERMAL=0x02 # bit1
SKX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PROCHOT=0x01 # bit0
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM EXTERNAL
#----------------------------------------
# Core C-States
#----------------------------------------
SKX_CPU-CSTATE_MSR_C1_CORE=0
SKX_CPU-CSTATE_MSR_C3_CORE=0x3fc
SKX_CPU-CSTATE_MSR_C6_CORE=0x3fd
SKX_CPU-CSTATE_MSR_C7_CORE=0x3fe

#----------------------------------------
# Package C-States
#----------------------------------------
SKX_CPU-CSTATE_MSR_C2_PACKAGE=0x60d
SKX_CPU-CSTATE_MSR_C3_PACKAGE=0x3f8
SKX_CPU-CSTATE_MSR_C6_PACKAGE=0x3f9
SKX_CPU-CSTATE_MSR_C7_PACKAGE=0x3fa

#----------------------------------------
# P-State
#----------------------------------------
SKX_CPU-PSTATE_MSR_APERF_=0xe8 # ACNT
SKX_CPU-PSTATE_MSR_MPERF_=0xe7 # MCNT
SKX_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a # unhalt core / MSR_PERF_FIX_CTR1
SKX_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b # unhalt ref / MSR_PERF_FIX_CTR1
SKX_CPU-PSTATE_MSR_PERF-STATUS_=0x198 # IA32_PERF_STATUS
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
SKX_UNCORE-PSTATE_MSR_PERF-STATUS_=0x621 # TBD: New, UNCORE_PERF_STATUS, returns the ratio of the LLC to ring
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM EXTERNAL
# For CPU-PSTATE
SKX_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
SKX_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
SKX_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
SKX_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
SKX_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
SKX_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
SKX_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
SKX_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
SKX_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
SKX_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
SKX_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d

SKX_CPU-PSTATE_MSR_IA32-HWP-ENABLE_=0x770
SKX_CPU-PSTATE_MSR_IA32-HWP-CAPABILITIES_=0x771
SKX_CPU-PSTATE_MSR_IA32-HWP-REQUEST_=0x774
SKX_CPU-PSTATE_MSR_IA32-HWP-AUTONOMOUS-MASK_=0xFF0000
SKX_CPU-PSTATE_MSR_IA32-HWP-STATUS_=0x777
SKX_CPU-PSTATE_MSR_IA32-HWP-PKG-CTRL-BIT_=42

# -->START EXCLUDE FROM EXTERNAL
# energy
#SKX_ENERGY_MSR_PACKAGE_=0x611
#SKX_ENERGY_MSR_CPU-IA_=0x639
#SKX_ENERGY_MSR_GPU-GT_=0x641
#SKX_ENERGY_MSR_DRAM_=0x619

# For Temperature
SKX_THERMAL_MSR_STATUS_=0x19c
SKX_THERMAL_MSR_INTERRUPT_=0x19b
SKX_THERMAL_MSR_CPU-TEMP_=0x1a2
SKX_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
SKX_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
SKX_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
SKX_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
SKX_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
SKX_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
SKX_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
SKX_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
SKX_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
SKX_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
SKX_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
SKX_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
SKX_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
SKX_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
SKX_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
SKX_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
SKX_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
SKX_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff

# For PCH
SKX_PCH_CONSTANT_CONFIG-NAME_=SoCWatchPchERConfig

#GBE devices
SKX_PCIE-LPM_GBE_BUS_=0
SKX_PCIE-LPM_GBE_DEVICE_=31
SKX_PCIE-LPM_GBE_FUNCTION_=6
SKX_PCIE-LPM_GBE_DEVID-OFFSET_=0x2
SKX_PCIE-LPM_GBE_BASE-OFFSET_=0x10
SKX_PCIE-LPM_GBE_CTRL-REG-OFFSET_=0x34

# Devices LPM and Latency
SKX_PCIE-LPM___=1
SKX_PCIE-LTR___=1
SKX_SATA-LPM___=1
SKX_SATA-LAT___=1
SKX_XHCI-LPM___=1
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
#SKX_XHCI-LTM_TOL-CTRL_LAT_REG0=0x8464
#SKX_XHCI-LTM_TOL-CTRL_LAT_REG1=0x8464
#SKX_XHCI-LTM_TOL-CTRL_LAT_BELT-SEL=0xC0000000
#SKX_XHCI-LTM_TOL-CTRL_LAT_PORT-SHIFT=16
#SKX_XHCI-LTM_TOL-CTRL_LAT_PORT-MASK=0xF
#SKX_XHCI-LTM_TOL-CTRL_LAT_BELT-MASK=0xFFF
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM EXTERNAL
# For LPSS LTR

SKX_LPSS-LTR_CONSTANT_DEVICE_=21
SKX_LPSS-LTR_CONSTANT_BUS_=0
SKX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKX_LPSS-LTR_CONSTANT_FUNCTION_=0
SKX_LPSS-LTR_CONSTANT_HardwareId_=0 

SKX_LPSS-LTR_CONSTANT_DEVICE_=21
SKX_LPSS-LTR_CONSTANT_BUS_=0
SKX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKX_LPSS-LTR_CONSTANT_FUNCTION_=1
SKX_LPSS-LTR_CONSTANT_HardwareId_=0 

SKX_LPSS-LTR_CONSTANT_DEVICE_=21
SKX_LPSS-LTR_CONSTANT_BUS_=0
SKX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKX_LPSS-LTR_CONSTANT_FUNCTION_=2
SKX_LPSS-LTR_CONSTANT_HardwareId_=0 

SKX_LPSS-LTR_CONSTANT_DEVICE_=21
SKX_LPSS-LTR_CONSTANT_BUS_=0
SKX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKX_LPSS-LTR_CONSTANT_FUNCTION_=3
SKX_LPSS-LTR_CONSTANT_HardwareId_=0 

SKX_LPSS-LTR_CONSTANT_DEVICE_=25
SKX_LPSS-LTR_CONSTANT_BUS_=0
SKX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKX_LPSS-LTR_CONSTANT_FUNCTION_=0
SKX_LPSS-LTR_CONSTANT_HardwareId_=0 

SKX_LPSS-LTR_CONSTANT_DEVICE_=25
SKX_LPSS-LTR_CONSTANT_BUS_=0
SKX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKX_LPSS-LTR_CONSTANT_FUNCTION_=1
SKX_LPSS-LTR_CONSTANT_HardwareId_=0 

SKX_LPSS-LTR_CONSTANT_DEVICE_=25
SKX_LPSS-LTR_CONSTANT_BUS_=0
SKX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKX_LPSS-LTR_CONSTANT_FUNCTION_=2
SKX_LPSS-LTR_CONSTANT_HardwareId_=0 

SKX_LPSS-LTR_CONSTANT_DEVICE_=25
SKX_LPSS-LTR_CONSTANT_BUS_=0
SKX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKX_LPSS-LTR_CONSTANT_FUNCTION_=3
SKX_LPSS-LTR_CONSTANT_HardwareId_=0 

SKX_LPSS-LTR_CONSTANT_DEVICE_=30
SKX_LPSS-LTR_CONSTANT_BUS_=0
SKX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKX_LPSS-LTR_CONSTANT_FUNCTION_=0
SKX_LPSS-LTR_CONSTANT_HardwareId_=0 

SKX_LPSS-LTR_CONSTANT_DEVICE_=30
SKX_LPSS-LTR_CONSTANT_BUS_=0
SKX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKX_LPSS-LTR_CONSTANT_FUNCTION_=1
SKX_LPSS-LTR_CONSTANT_HardwareId_=0 

SKX_LPSS-LTR_CONSTANT_DEVICE_=30
SKX_LPSS-LTR_CONSTANT_BUS_=0
SKX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKX_LPSS-LTR_CONSTANT_FUNCTION_=2
SKX_LPSS-LTR_CONSTANT_HardwareId_=0 

SKX_LPSS-LTR_CONSTANT_DEVICE_=30
SKX_LPSS-LTR_CONSTANT_BUS_=0
SKX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
SKX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
SKX_LPSS-LTR_CONSTANT_FUNCTION_=3
SKX_LPSS-LTR_CONSTANT_HardwareId_=0 
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM EXTERNAL
# -->START EXCLUDE FROM WIN7
SKX_PANEL-SRR_CONSTANT_BUS_=0
SKX_PANEL-SRR_CONSTANT_DEVICE_=2
SKX_PANEL-SRR_CONSTANT_FUNCTION_=0
SKX_PANEL-SRR_CONSTANT_BAR-OFFSET_=0x10
SKX_PANEL-SRR_CONSTANT_BAR-MASK_=0xffffff00
SKX_PANEL-SRR_MMIO_PSR-COUNT-REGISTER_=0x6f844
SKX_PANEL-SRR_MMIO_PSR-CTRL-REGISTER_=0x6f800
SKX_PANEL-SRR_CONSTANT_CTRL-ENABLE-BIT_=31
SKX_PANEL-SRR_CONSTANT_LINK-CTRL-BIT_=27
SKX_PANEL-SRR_MMIO_SRD-STATUS-REGISTER_=0x6f840
SKX_PANEL-SRR_CONSTANT_SRD-STATE-STARTING-BIT_=29
SKX_PANEL-SRR_CONSTANT_SRD-STATE-MASK_=0x7
SKX_PANEL-SRR_CONSTANT_LINK-STATUS-STARTING-BIT_=26
SKX_PANEL-SRR_CONSTANT_LINK-STATUS-MASK_=0x3
SKX_PANEL-SRR_CONSTANT_MAX-SLEEP-TIME-STARTING-BIT_=20
SKX_PANEL-SRR_CONSTANT_MAX-SLEEP-TIME-MASK_=0x1F
SKX_PANEL-SRR_CONSTANT_SRD-ENTRY-COUNT-STARTING-BIT_=16
SKX_PANEL-SRR_CONSTANT_SRD-ENTRY-COUNT-MASK_=0xF
# <--END EXCLUDE FROM WIN7
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM EXTERNAL
#----------------------------------------
# Broadwell-Server
#----------------------------------------
BDX_MODEL_CPUID_FMS=0x6.0x56.*,0x6.0x4f.*
# For CPU P-state
BDX_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
BDX_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
BDX_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
BDX_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
BDX_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
BDX_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
BDX_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
BDX_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
BDX_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
BDX_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
BDX_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a
BDX_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b
BDX_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d
BDX_CPU-PSTATE_MSR_PERF-STATUS_=0x198
BDX_CPU-PSTATE_MSR_APERF_=0xe8
BDX_CPU-PSTATE_MSR_MPERF_=0xe7

# For IA-Clipping
BDX_CPU-PSTATE_MSR_IA-CLIP_=0x690
BDX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_TURBO-TRANSITION=0x02000 # bit13
BDX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_MAX-TURBO-LIMIT=0x01000 # bit12
BDX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_RAPL-PL2=0x0800 # bit11
BDX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_RAPL-PL1=0x0400 # bit10
BDX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_IA-PL=0x0200 # bit9
BDX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_EDP-ICCMAX=0x0100 # bit8
BDX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_VR-THERMAL-ALERT=0x040 # bit6
BDX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_UTILIZATION=0x020 # bit5
BDX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_GT-DRIVER=0x010 # bit4
BDX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_THERMAL=0x02 # bit1
BDX_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PROCHOT=0x01 # bit0

# For CPU C-state
BDX_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0
BDX_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=1
BDX_CPU-CSTATE_CONSTANT_C2_TARGET-RESIDENCY=40
BDX_CPU-CSTATE_CONSTANT_C3_TARGET-RESIDENCY=75
BDX_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=100
BDX_CPU-CSTATE_CONSTANT_C7_TARGET-RESIDENCY=150
BDX_CPU-CSTATE_CONSTANT_C8_TARGET-RESIDENCY=350
BDX_CPU-CSTATE_CONSTANT_C9_TARGET-RESIDENCY=500
BDX_CPU-CSTATE_CONSTANT_C10_TARGET-RESIDENCY=500
BDX_CPU-CSTATE_MSR_C2_PACKAGE=0x60D
BDX_CPU-CSTATE_MSR_C3_PACKAGE=0x3f8
BDX_CPU-CSTATE_MSR_C6_PACKAGE=0x3f9
BDX_CPU-CSTATE_MSR_C7_PACKAGE=0x3fa
BDX_CPU-CSTATE_MSR_C1_CORE=0
BDX_CPU-CSTATE_MSR_C3_CORE=0x3fc
BDX_CPU-CSTATE_MSR_C6_CORE=0x3fd
BDX_CPU-CSTATE_MSR_C7_CORE=0x3fe

# LPSS LTR
BDX_LPSS-LTR_CONSTANT_DEVICE_=21
BDX_LPSS-LTR_CONSTANT_BUS_=0
BDX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BDX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BDX_LPSS-LTR_CONSTANT_FUNCTION_=1
BDX_LPSS-LTR_CONSTANT_HardwareId_=3432

BDX_LPSS-LTR_CONSTANT_DEVICE_=21
BDX_LPSS-LTR_CONSTANT_BUS_=0
BDX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BDX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BDX_LPSS-LTR_CONSTANT_FUNCTION_=2
BDX_LPSS-LTR_CONSTANT_HardwareId_=3433

BDX_LPSS-LTR_CONSTANT_DEVICE_=21
BDX_LPSS-LTR_CONSTANT_BUS_=0
BDX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BDX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BDX_LPSS-LTR_CONSTANT_FUNCTION_=3
BDX_LPSS-LTR_CONSTANT_HardwareId_=3430

BDX_LPSS-LTR_CONSTANT_DEVICE_=21
BDX_LPSS-LTR_CONSTANT_BUS_=0
BDX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BDX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BDX_LPSS-LTR_CONSTANT_FUNCTION_=4
BDX_LPSS-LTR_CONSTANT_HardwareId_=3431

BDX_LPSS-LTR_CONSTANT_DEVICE_=21
BDX_LPSS-LTR_CONSTANT_BUS_=0
BDX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BDX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BDX_LPSS-LTR_CONSTANT_FUNCTION_=5
BDX_LPSS-LTR_CONSTANT_HardwareId_=3434

BDX_LPSS-LTR_CONSTANT_DEVICE_=21
BDX_LPSS-LTR_CONSTANT_BUS_=0
BDX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BDX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BDX_LPSS-LTR_CONSTANT_FUNCTION_=6
BDX_LPSS-LTR_CONSTANT_HardwareId_=3435

BDX_LPSS-LTR_CONSTANT_DEVICE_=23
BDX_LPSS-LTR_CONSTANT_BUS_=0
BDX_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BDX_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BDX_LPSS-LTR_CONSTANT_FUNCTION_=0
BDX_LPSS-LTR_CONSTANT_HardwareId_=3436

# For Temperature
BDX_THERMAL_MSR_STATUS_=0x19c
BDX_THERMAL_MSR_INTERRUPT_=0x19b
BDX_THERMAL_MSR_CPU-TEMP_=0x1a2
BDX_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
BDX_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
BDX_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
BDX_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
BDX_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
BDX_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
BDX_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
BDX_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
BDX_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
BDX_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
BDX_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
BDX_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
BDX_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
BDX_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
BDX_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
BDX_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
BDX_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
BDX_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff


# For PCH
BDX_PCH_CONSTANT_CONFIG-NAME_=SoCWatchPchERConfig

# Platform LTR
BDX_PLAT-LTR_CONSTANT_MIN-DEVICE-ID_=0x9CC0
BDX_PLAT-LTR_CONSTANT_MAX-DEVICE-ID_=0x9CDF
BDX_PLAT-LTR_CONSTANT_BUS_=0x0
BDX_PLAT-LTR_CONSTANT_DEVICE_=0x1F
BDX_PLAT-LTR_CONSTANT_FUNCTION_=0x0
BDX_PLAT-LTR_CONSTANT_BAR_=0xF0
BDX_PLAT-LTR_CONSTANT_BASE-ADDR-MASK_=0xFFFFC000

BDX_PLAT-LTR_MMIO_SPA_=0x2B60
BDX_PLAT-LTR_MMIO_SPB_=0x2B64
BDX_PLAT-LTR_MMIO_SATA_=0x2B68
BDX_PLAT-LTR_MMIO_GbE_=0x2B6C
BDX_PLAT-LTR_MMIO_XHCI_=0x2B70
BDX_PLAT-LTR_MMIO_EHCI_=0x2B74
BDX_PLAT-LTR_MMIO_ME_=0x2B78
BDX_PLAT-LTR_MMIO_EVA_=0x2B7c
BDX_PLAT-LTR_MMIO_EHCI-ACTIVE_=0x2B10
BDX_PLAT-LTR_MMIO_XHCI-ACTIVE_=0x2B2C

BDX_PLAT-LTR_MMIO_LTR-IGN_=0x2B0C
BDX_PLAT-LTR_MMIO_AGGR-LAT_=0x2B54
BDX_PLAT-LTR_MMIO_MISC-CFG_=0x2B20


BDX_PLAT-LTR_IGNORE-BIT_SPA_=0
BDX_PLAT-LTR_IGNORE-BIT_SPB_=1
BDX_PLAT-LTR_IGNORE-BIT_SATA_=2
BDX_PLAT-LTR_IGNORE-BIT_GbE_=3
BDX_PLAT-LTR_IGNORE-BIT_XHCI_=4
BDX_PLAT-LTR_IGNORE-BIT_EHCI_=5
BDX_PLAT-LTR_IGNORE-BIT_ME_=6
BDX_PLAT-LTR_IGNORE-BIT_EVA_=7


#GBE devices
BDX_PCIE-LPM_GBE_BUS_=0
BDX_PCIE-LPM_GBE_DEVICE_=25
BDX_PCIE-LPM_GBE_FUNCTION_=0
BDX_PCIE-LPM_GBE_DEVID-OFFSET_=0x2
BDX_PCIE-LPM_GBE_BASE-OFFSET_=0x10
BDX_PCIE-LPM_GBE_CTRL-REG-OFFSET_=0x34

# Devices LPM and Latency
BDX_PCIE-LPM___=1
BDX_PCIE-LTR___=1
BDX_SATA-LPM___=1
BDX_SATA-LAT___=1
BDX_XHCI-LPM___=1

BDX_PANEL-SRR_CONSTANT_BUS_=0
BDX_PANEL-SRR_CONSTANT_DEVICE_=2
BDX_PANEL-SRR_CONSTANT_FUNCTION_=0
BDX_PANEL-SRR_CONSTANT_BAR-OFFSET_=0x10
BDX_PANEL-SRR_CONSTANT_BAR-MASK_=0xffffff00
BDX_PANEL-SRR_MMIO_PSR-COUNT-REGISTER_=0x6f844
BDX_PANEL-SRR_MMIO_PSR-CTRL-REGISTER_=0x6f800
BDX_PANEL-SRR_CONSTANT_CTRL-ENABLE-BIT_=31
BDX_PANEL-SRR_CONSTANT_LINK-CTRL-BIT_=27
BDX_PANEL-SRR_MMIO_SRD-STATUS-REGISTER_=0x6f840
BDX_PANEL-SRR_CONSTANT_SRD-STATE-STARTING-BIT_=29
BDX_PANEL-SRR_CONSTANT_SRD-STATE-MASK_=0x7
BDX_PANEL-SRR_CONSTANT_LINK-STATUS-STARTING-BIT_=26
BDX_PANEL-SRR_CONSTANT_LINK-STATUS-MASK_=0x3
BDX_PANEL-SRR_CONSTANT_MAX-SLEEP-TIME-STARTING-BIT_=20
BDX_PANEL-SRR_CONSTANT_MAX-SLEEP-TIME-MASK_=0x1F
BDX_PANEL-SRR_CONSTANT_SRD-ENTRY-COUNT-STARTING-BIT_=16
BDX_PANEL-SRR_CONSTANT_SRD-ENTRY-COUNT-MASK_=0xF
# <--END EXCLUDE FROM EXTERNAL

#----------------------------------------
# Broadwell
#----------------------------------------
BDW_MODEL_CPUID_FMS=0x6.0x3d.*,0x6.0x47.*
# For CPU P-state
BDW_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
BDW_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
BDW_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
BDW_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
BDW_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
BDW_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
BDW_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
BDW_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
BDW_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
BDW_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
BDW_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a
BDW_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b
BDW_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d
BDW_CPU-PSTATE_MSR_PERF-STATUS_=0x198
BDW_CPU-PSTATE_MSR_APERF_=0xe8
BDW_CPU-PSTATE_MSR_MPERF_=0xe7


# -->START EXCLUDE FROM NDA
# For IA-Clipping
BDW_CPU-PSTATE_MSR_IA-CLIP_=0x690
BDW_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_TURBO-TRANSITION=0x02000 # bit13
BDW_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_MAX-TURBO-LIMIT=0x01000 # bit12
BDW_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_RAPL-PL2=0x0800 # bit11
BDW_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_RAPL-PL1=0x0400 # bit10
BDW_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_IA-PL=0x0200 # bit9
BDW_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_EDP-ICCMAX=0x0100 # bit8
BDW_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_VR-THERMAL-ALERT=0x040 # bit6
BDW_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_UTILIZATION=0x020 # bit5
BDW_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_GT-DRIVER=0x010 # bit4
BDW_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_THERMAL=0x02 # bit1
BDW_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PROCHOT=0x01 # bit0
# <--END EXCLUDE FROM NDA

# For CPU C-state
BDW_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0
BDW_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=1
BDW_CPU-CSTATE_CONSTANT_C2_TARGET-RESIDENCY=40
BDW_CPU-CSTATE_CONSTANT_C3_TARGET-RESIDENCY=75
BDW_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=100
BDW_CPU-CSTATE_CONSTANT_C7_TARGET-RESIDENCY=150
BDW_CPU-CSTATE_CONSTANT_C8_TARGET-RESIDENCY=350
BDW_CPU-CSTATE_CONSTANT_C9_TARGET-RESIDENCY=500
BDW_CPU-CSTATE_CONSTANT_C10_TARGET-RESIDENCY=500
BDW_CPU-CSTATE_MSR_C2_PACKAGE=0x60D
BDW_CPU-CSTATE_MSR_C3_PACKAGE=0x3f8
BDW_CPU-CSTATE_MSR_C6_PACKAGE=0x3f9
BDW_CPU-CSTATE_MSR_C7_PACKAGE=0x3fa
BDW_CPU-CSTATE_MSR_C8_PACKAGE=0x630
BDW_CPU-CSTATE_MSR_C9_PACKAGE=0x631
BDW_CPU-CSTATE_MSR_C10_PACKAGE=0x632
BDW_CPU-CSTATE_MSR_C1_CORE=0
BDW_CPU-CSTATE_MSR_C3_CORE=0x3fc
BDW_CPU-CSTATE_MSR_C6_CORE=0x3fd
BDW_CPU-CSTATE_MSR_C7_CORE=0x3fe

# -->START EXCLUDE FROM EXTERNAL
# LPSS LTR
BDW_LPSS-LTR_CONSTANT_DEVICE_=21
BDW_LPSS-LTR_CONSTANT_BUS_=0
BDW_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BDW_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BDW_LPSS-LTR_CONSTANT_FUNCTION_=1
BDW_LPSS-LTR_CONSTANT_HardwareId_=3432

BDW_LPSS-LTR_CONSTANT_DEVICE_=21
BDW_LPSS-LTR_CONSTANT_BUS_=0
BDW_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BDW_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BDW_LPSS-LTR_CONSTANT_FUNCTION_=2
BDW_LPSS-LTR_CONSTANT_HardwareId_=3433 

BDW_LPSS-LTR_CONSTANT_DEVICE_=21
BDW_LPSS-LTR_CONSTANT_BUS_=0
BDW_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BDW_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BDW_LPSS-LTR_CONSTANT_FUNCTION_=3
BDW_LPSS-LTR_CONSTANT_HardwareId_=3430 

BDW_LPSS-LTR_CONSTANT_DEVICE_=21
BDW_LPSS-LTR_CONSTANT_BUS_=0
BDW_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BDW_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BDW_LPSS-LTR_CONSTANT_FUNCTION_=4
BDW_LPSS-LTR_CONSTANT_HardwareId_=3431 

BDW_LPSS-LTR_CONSTANT_DEVICE_=21
BDW_LPSS-LTR_CONSTANT_BUS_=0
BDW_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BDW_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BDW_LPSS-LTR_CONSTANT_FUNCTION_=5
BDW_LPSS-LTR_CONSTANT_HardwareId_=3434 

BDW_LPSS-LTR_CONSTANT_DEVICE_=21
BDW_LPSS-LTR_CONSTANT_BUS_=0
BDW_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BDW_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BDW_LPSS-LTR_CONSTANT_FUNCTION_=6
BDW_LPSS-LTR_CONSTANT_HardwareId_=3435 

BDW_LPSS-LTR_CONSTANT_DEVICE_=23
BDW_LPSS-LTR_CONSTANT_BUS_=0
BDW_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BDW_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BDW_LPSS-LTR_CONSTANT_FUNCTION_=0
BDW_LPSS-LTR_CONSTANT_HardwareId_=3436 
# <--END EXCLUDE FROM EXTERNAL

# Memory Bandwidth
BDW_MEMBW_MMIO_GT-Requests_=0x5040
BDW_MEMBW_MMIO_IA-Requests_=0x5044
BDW_MEMBW_MMIO_IO-Requests_=0x5048
BDW_MEMBW_MMIO_DATA-Reads_=0x5050
BDW_MEMBW_MMIO_DATA-Writes_=0x5054
BDW_MEMBW_CONSTANT_BAR-MASK_=0x0007FFFFF8000
BDW_MEMBW_CONSTANT_BAR-OFFSET_=0x048
BDW_MEMBW_CONSTANT_REG-SIZE_=0x4

# For GPU C-state
BDW_GFX-CSTATE_CONSTANT_GTTMMADR-OFFSET_=0x10
BDW_GFX-CSTATE_CONSTANT_GT-BAR-MASK_=0xFFF00000
BDW_GFX-CSTATE_CONSTANT_REG-SIZE_=0x4
BDW_GFX-CSTATE_CONSTANT_RES-UNIT_=1.28
BDW_GFX-CSTATE_CONSTANT_NUM-COMPONENTS_=1
BDW_GFX-CSTATE_MMIO_GT_RC0=0
BDW_GFX-CSTATE_MMIO_GT_RC6=0x138108

# -->START EXCLUDE FROM NDA
BDW_GFX-CSTATE_CONSTANT_ACTIVE-TIME-LIMIT_=0.8
BDW_GFX-CSTATE_CONSTANT_WAKEUP-RATE-LIMIT_=0x36
BDW_GFX-CSTATE_CONSTANT_EVALUATION-INTERVAL_=160000
# <--END EXCLUDE FROM NDA

# For GPU P-state
# 50MHz is unit -> multiplied by 1000 for consistency with SKL unit
BDW_GFX-PSTATE_CONSTANT_FREQ-UNIT_=0xC350
BDW_GFX-PSTATE_MMIO_FREQ_=0x145948
# -->START EXCLUDE FROM EXTERNAL
BDW_GFX-PSTATE_MMIO_FREQ-REQUEST_=0xA00B
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
# For GT-CLIPPING
BDW_GFX-PSTATE_MSR_GT-CLIP_=0x6B0
BDW_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_RAPL-PL2=0x0800 # bit11
BDW_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_RAPL-PL1=0x0400 # bit10
BDW_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_GT-PL=0x0200 # bit9
BDW_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_EDP-ICCMAX=0x0100 # bit8
BDW_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_VR-THERMAL-ALERT=0x040 # bit6
BDW_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_GT-DRIVER=0x010 # bit4
BDW_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_THERMAL=0x02 # bit1
BDW_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PROCHOT=0x01 # bit0
# <--END EXCLUDE FROM NDA

# For Temperature
BDW_THERMAL_MSR_STATUS_=0x19c
BDW_THERMAL_MSR_INTERRUPT_=0x19b
BDW_THERMAL_MSR_CPU-TEMP_=0x1a2
BDW_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
BDW_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
BDW_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
BDW_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
BDW_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
BDW_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
BDW_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
BDW_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
BDW_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
BDW_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
BDW_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
BDW_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
BDW_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
BDW_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
BDW_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
BDW_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
BDW_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
BDW_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff



# -->START EXCLUDE FROM EXTERNAL

# For PCH
BDW_PCH_CONSTANT_CONFIG-NAME_=SoCWatchPchERConfig

# Platform LTR
BDW_PLAT-LTR_CONSTANT_MIN-DEVICE-ID_=0x9CC0
BDW_PLAT-LTR_CONSTANT_MAX-DEVICE-ID_=0x9CDF
BDW_PLAT-LTR_CONSTANT_BUS_=0x0
BDW_PLAT-LTR_CONSTANT_DEVICE_=0x1F
BDW_PLAT-LTR_CONSTANT_FUNCTION_=0x0
BDW_PLAT-LTR_CONSTANT_BAR_=0xF0
BDW_PLAT-LTR_CONSTANT_BASE-ADDR-MASK_=0xFFFFC000

BDW_PLAT-LTR_MMIO_SPA_=0x2B60
BDW_PLAT-LTR_MMIO_SPB_=0x2B64
BDW_PLAT-LTR_MMIO_SATA_=0x2B68
BDW_PLAT-LTR_MMIO_GbE_=0x2B6C
BDW_PLAT-LTR_MMIO_XHCI_=0x2B70
BDW_PLAT-LTR_MMIO_EHCI_=0x2B74
BDW_PLAT-LTR_MMIO_ME_=0x2B78
BDW_PLAT-LTR_MMIO_EVA_=0x2B7c
BDW_PLAT-LTR_MMIO_EHCI-ACTIVE_=0x2B10
BDW_PLAT-LTR_MMIO_XHCI-ACTIVE_=0x2B2C

BDW_PLAT-LTR_MMIO_LTR-IGN_=0x2B0C
BDW_PLAT-LTR_MMIO_AGGR-LAT_=0x2B54
BDW_PLAT-LTR_MMIO_MISC-CFG_=0x2B20


BDW_PLAT-LTR_IGNORE-BIT_SPA_=0
BDW_PLAT-LTR_IGNORE-BIT_SPB_=1
BDW_PLAT-LTR_IGNORE-BIT_SATA_=2
BDW_PLAT-LTR_IGNORE-BIT_GbE_=3
BDW_PLAT-LTR_IGNORE-BIT_XHCI_=4
BDW_PLAT-LTR_IGNORE-BIT_EHCI_=5
BDW_PLAT-LTR_IGNORE-BIT_ME_=6
BDW_PLAT-LTR_IGNORE-BIT_EVA_=7

#GBE devices
BDW_PCIE-LPM_GBE_BUS_=0
BDW_PCIE-LPM_GBE_DEVICE_=25
BDW_PCIE-LPM_GBE_FUNCTION_=0
BDW_PCIE-LPM_GBE_DEVID-OFFSET_=0x2
BDW_PCIE-LPM_GBE_BASE-OFFSET_=0x10
BDW_PCIE-LPM_GBE_CTRL-REG-OFFSET_=0x34

# Devices LPM and Latency
BDW_PCIE-LPM___=1
BDW_PCIE-LTR___=1
BDW_SATA-LPM___=1
BDW_SATA-LAT___=1
BDW_XHCI-LPM___=1

# -->START EXCLUDE FROM WIN7
BDW_PANEL-SRR_CONSTANT_BUS_=0
BDW_PANEL-SRR_CONSTANT_DEVICE_=2
BDW_PANEL-SRR_CONSTANT_FUNCTION_=0
BDW_PANEL-SRR_CONSTANT_BAR-OFFSET_=0x10
BDW_PANEL-SRR_CONSTANT_BAR-MASK_=0xffffff00
BDW_PANEL-SRR_MMIO_PSR-COUNT-REGISTER_=0x6f844
BDW_PANEL-SRR_MMIO_PSR-CTRL-REGISTER_=0x6f800
BDW_PANEL-SRR_CONSTANT_CTRL-ENABLE-BIT_=31
BDW_PANEL-SRR_CONSTANT_LINK-CTRL-BIT_=27
BDW_PANEL-SRR_MMIO_SRD-STATUS-REGISTER_=0x6f840
BDW_PANEL-SRR_CONSTANT_SRD-STATE-STARTING-BIT_=29
BDW_PANEL-SRR_CONSTANT_SRD-STATE-MASK_=0x7
BDW_PANEL-SRR_CONSTANT_LINK-STATUS-STARTING-BIT_=26
BDW_PANEL-SRR_CONSTANT_LINK-STATUS-MASK_=0x3
BDW_PANEL-SRR_CONSTANT_MAX-SLEEP-TIME-STARTING-BIT_=20
BDW_PANEL-SRR_CONSTANT_MAX-SLEEP-TIME-MASK_=0x1F
BDW_PANEL-SRR_CONSTANT_SRD-ENTRY-COUNT-STARTING-BIT_=16
BDW_PANEL-SRR_CONSTANT_SRD-ENTRY-COUNT-MASK_=0xF
# <--END EXCLUDE FROM WIN7
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
#----------------------------------------
# Broxton
#----------------------------------------
BXT_MODEL_CPUID_FMS_=0x6.0x5C.0x00,0x6.0x5C.0x01,0x6.0x5C.0x02

# For CPU P-state
BXT_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
BXT_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
BXT_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
BXT_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
BXT_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
BXT_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
BXT_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
BXT_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
BXT_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
BXT_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
BXT_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a
BXT_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b
BXT_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d
BXT_CPU-PSTATE_MSR_PERF-STATUS_=0x198
BXT_CPU-PSTATE_MSR_APERF_=0xe8
BXT_CPU-PSTATE_MSR_MPERF_=0xe7

# For CPU C-state
BXT_CPU-CSTATE_CONSTANT_CLOCKRATE_=TSC

#BXT_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0 # (TODO)
BXT_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=4 # (TODO)
BXT_CPU-CSTATE_CONSTANT_C2_TARGET-RESIDENCY=80 # (TODO)
BXT_CPU-CSTATE_CONSTANT_C3_TARGET-RESIDENCY=400 # (TODO)
BXT_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=560 # (TODO)
BXT_CPU-CSTATE_CONSTANT_C7_TARGET-RESIDENCY=570 # (TODO)
BXT_CPU-CSTATE_CONSTANT_C8_TARGET-RESIDENCY=580 # (TODO)
BXT_CPU-CSTATE_CONSTANT_C9_TARGET-RESIDENCY=590 # (TODO)
BXT_CPU-CSTATE_CONSTANT_C10_TARGET-RESIDENCY=600 # (TODO)

BXT_CPU-CSTATE_MSR_C1_CORE=0x660
BXT_CPU-CSTATE_MSR_C3_CORE=0x3fc
BXT_CPU-CSTATE_MSR_C6_CORE=0x3fd
BXT_CPU-CSTATE_MSR_C7_CORE=0x3fe

BXT_CPU-CSTATE_MSR_C2_PACKAGE=0x60d
BXT_CPU-CSTATE_MSR_C3_PACKAGE=0x3f8
BXT_CPU-CSTATE_MSR_C6_PACKAGE=0x3f9
BXT_CPU-CSTATE_MSR_C7_PACKAGE=0x3fa
BXT_CPU-CSTATE_MSR_C9_PACKAGE=0x631
BXT_CPU-CSTATE_MSR_C10_PACKAGE=0x632
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
# For IA-Clipping
BXT_CPU-PSTATE_MSR_IA-CLIP_=0x64f
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_QOS=0x08000 # bit15
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_MAX-EFFICIENCY-FREQ=0x04000 # bit14
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_MCT=0x02000 # bit13
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_EDP=0x01000 # bit12
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_MULTI-CORE-TURBO=0x0800 # bit11
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_VR-THERMALERT=0x0400 # bit10
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_IA-UTILIZATION=0x0200 # bit9
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_DEV3=0x0100 # bit8
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_DEV2=0x0080 # bit7
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_DEV3-POWER-THERMAL=0x040 # bit6, Frequency is limited due to camera (device3) driver override, and specifically as a result of camera being power or thermal limited. IA cores are being forced to run at the camera driver requested level while camera is power or thermally performance limited.
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_DEV2-POWER-THERMAL=0x020 # bit5, Frequency is limited due to graphics (device2) driver override, and specifically as a result of graphics being power or thermal limited. IA cores are being forced to run at the graphics driver requested level while graphics is power or thermally performance limited.
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_POWER-BALANCER=0x010 # bit4, Frequency is limited due to power balancer. This means some domain is power limited and as we try to intelligently balance power across functional compute domains, IA clock frequency is constrained by that balancing.
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PL2=0x02 # bit3
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PL1=0x01 # bit2
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_THERMAL=0x02 # bit1
BXT_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PROCHOT=0x01 # bit0
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
# For Platform residency # (TODO)
#BXT_S0IX-STATE_MMIO_S0i0_=0x90
#BXT_S0IX-STATE_MMIO_S0iR_=0x80
#BXT_S0IX-STATE_MMIO_S0i1_=0x84
#BXT_S0IX-STATE_MMIO_S0i2_=0x88
#BXT_S0IX-STATE_MMIO_S0i3_=0x8C
#BXT_S0IX-STATE_CONSTANT_BUS_=0x0
#BXT_S0IX-STATE_CONSTANT_DEVICE_=0x1F
#BXT_S0IX-STATE_CONSTANT_FUNCTION_=0x0
#BXT_S0IX-STATE_CONSTANT_BAR-OFFSET_=0x44
#BXT_S0IX-STATE_CONSTANT_BAR-MASK_=0xFFFFFE00
#BXT_S0IX-STATE_CONSTANT_REG-SIZE_=0x4

#BXT_S0IX-STATE_SIDEBAND_PORT_=0x52
#BXT_S0IX-STATE_SIDEBAND_S0IX-WAKE-STS_=0x40
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
# For Energy
# Data quality not guaranteed - enable with discretion
BXT_ENERGY_MSR_PACKAGE_=0x611
BXT_ENERGY_MSR_CPU-IA_=0x639
BXT_ENERGY_MSR_GPU-GT_=0x641
BXT_ENERGY_MSR_DRAM_=0x619

# For GPU C-state
BXT_GFX-CSTATE_CONSTANT_GTTMMADR-OFFSET_=0x10
BXT_GFX-CSTATE_CONSTANT_GT-BAR-MASK_=0x7FFF000000
BXT_GFX-CSTATE_CONSTANT_REG-SIZE_=0x4
BXT_GFX-CSTATE_CONSTANT_RES-UNIT_=0.83333
BXT_GFX-CSTATE_CONSTANT_NUM-COMPONENTS_=1
BXT_GFX-CSTATE_MMIO_GT_RC0=0x70c4 # requires special handling
BXT_GFX-CSTATE_MMIO_GT_RC1=0
BXT_GFX-CSTATE_MMIO_GT_RC6=0x138108
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
#BXT_GFX-CSTATE_MMIO_GT_SLICE-ACTIVITY=0x138064 #TODO: check this value
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
# For GPU P-state
# 16.667MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing
BXT_GFX-PSTATE_CONSTANT_FREQ-UNIT_=16667
BXT_GFX-PSTATE_MMIO_FREQ_=0x147070
# <--END EXCLUDE FROM NDA
# -->START EXCLUDE FROM NDA
BXT_GFX-PSTATE_MMIO_FREQ-REQUEST_=0x13807C
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
# For GT-CLIPPING
BXT_GFX-PSTATE_MSR_GT-CLIP_=0x138184 #GTMMADR no msr 0x6B0
BXT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_QOS=0x08000 # bit15
BXT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_MAX-EFFICIENCY-FREQ=0x04000 # bit14
BXT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_EDP=0x01000 # bit12
BXT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_VR-THERMALERT=0x0400 # bit10
BXT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PL2=0x08 # bit3
BXT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PL1=0x04 # bit2
BXT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_THERMAL=0x02 # bit1
BXT_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PROCHOT=0x01 # bit0
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
# For Temperature
BXT_THERMAL_MSR_STATUS_=0x19c
BXT_THERMAL_MSR_INTERRUPT_=0x19b
BXT_THERMAL_MSR_CPU-TEMP_=0x1a2
BXT_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
BXT_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
BXT_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
BXT_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
BXT_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
BXT_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
BXT_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
BXT_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
BXT_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
BXT_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
BXT_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
BXT_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
BXT_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
BXT_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
BXT_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
BXT_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
BXT_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
BXT_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
# For North complex D-state # (TODO)
#BXT_NC-DSTATE_PCI_PWRGT_=0x100461f0
#BXT_NC-DSTATE_PCI_VEDSSPM0_=0x100432f0
#BXT_NC-DSTATE_PCI_ISPSSPM0_=0x100439f0
#BXT_NC-DSTATE_PCI_DSPSSPM_=0x100436f0
#BXT_NC-DSTATE_PCI_GUNITSSPM_=0x10043ef0
#BXT_NC-DSTATE_CONSTANT_SUBSYSTEMS_=14
#BXT_NC-DSTATE_CONSTANT_BITS-PER-DEVICE_=2
#BXT_NC-DSTATE_CONSTANT_D0iX-STATES_=4

# For South Complex Device D-state. Devices in an SoCs are sometimes referred to as IPs. # (TODO)
#BXT_SC-DSTATE_SIDEBAND_PORT_=0x52
#BXT_SC-DSTATE_SIDEBAND_PSS_=0x98
#BXT_SC-DSTATE_SIDEBAND_D3-STS-0_=0xA0
#BXT_SC-DSTATE_SIDEBAND_D3-STS-1_=0xA4

# For ddr-bw, cpu_ddr_bw, gfx_ddr_bw, disp_ddr_bw_, isp_ddr_bw, io_bw, dram_srr
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
BXT_VISA-SOCHAP___=1 # (TODO)
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
#BXT_DRAM-SRR_SIDEBAND_DRAM-FREQ-REGISTER-OFFSET_=0x61 # (TODO)
#BXT_DRAM-SRR_CONSTANT_STARTING-BIT_=8
#BXT_DRAM-SRR_CONSTANT_MASK_=0x1F
#BXT_DRAM-SRR_FREQ-MAP_0x7_=800
#BXT_DRAM-SRR_FREQ-MAP_0x5_=1066
#BXT_DRAM-SRR_FREQ-MAP_0x3_=1600
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
BXT_DRAM-SRR_CONSTANT_VISA-FREQ_=533
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
# ISP-FREQ = (HPLL-FREQ * 2) / (ISP-STAT + 1) # (TODO)
#BXT_ISP-FREQ_SIDEBAND_PORT_=0x04
#BXT_ISP-FREQ_SIDEBAND_REGISTER-OFFSET_=0x3a
#BXT_ISP-FREQ_CONSTANT_STARTING-BIT_=24
#BXT_ISP-FREQ_CONSTANT_MASK_=0x1F

#BXT_HPLL-FREQ_SIDEBAND_PORT_=0x14 # (TODO)
#BXT_HPLL-FREQ_SIDEBAND_REGISTER-OFFSET_=0x08
#BXT_HPLL-FREQ_CONSTANT_STARTING-BIT_=0
#BXT_HPLL-FREQ_CONSTANT_MASK_=0x3
#BXT_HPLL-FREQ_FREQ-MAP_0x0_=800
#BXT_HPLL-FREQ_FREQ-MAP_0x1_=1600
#BXT_HPLL-FREQ_FREQ-MAP_0x2_=2000
#BXT_HPLL-FREQ_FREQ-MAP_0x3_=2400

# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA

# For LPSS LTR
BXT_LPSS-LTR_CONSTANT_DEVICE_=22
BXT_LPSS-LTR_CONSTANT_BUS_=0
BXT_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BXT_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BXT_LPSS-LTR_CONSTANT_FUNCTION_=0
BXT_LPSS-LTR_CONSTANT_HardwareId_=0 

BXT_LPSS-LTR_CONSTANT_DEVICE_=22
BXT_LPSS-LTR_CONSTANT_BUS_=0
BXT_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BXT_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BXT_LPSS-LTR_CONSTANT_FUNCTION_=1
BXT_LPSS-LTR_CONSTANT_HardwareId_=0 

BXT_LPSS-LTR_CONSTANT_DEVICE_=22
BXT_LPSS-LTR_CONSTANT_BUS_=0
BXT_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BXT_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BXT_LPSS-LTR_CONSTANT_FUNCTION_=2
BXT_LPSS-LTR_CONSTANT_HardwareId_=0 

BXT_LPSS-LTR_CONSTANT_DEVICE_=22
BXT_LPSS-LTR_CONSTANT_BUS_=0
BXT_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BXT_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BXT_LPSS-LTR_CONSTANT_FUNCTION_=3
BXT_LPSS-LTR_CONSTANT_HardwareId_=0 

BXT_LPSS-LTR_CONSTANT_DEVICE_=30
BXT_LPSS-LTR_CONSTANT_BUS_=0
BXT_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BXT_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BXT_LPSS-LTR_CONSTANT_FUNCTION_=0
BXT_LPSS-LTR_CONSTANT_HardwareId_=0 


BXT_LPSS-LTR_CONSTANT_DEVICE_=30
BXT_LPSS-LTR_CONSTANT_BUS_=0
BXT_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BXT_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BXT_LPSS-LTR_CONSTANT_FUNCTION_=1
BXT_LPSS-LTR_CONSTANT_HardwareId_=0 

BXT_LPSS-LTR_CONSTANT_DEVICE_=30
BXT_LPSS-LTR_CONSTANT_BUS_=0
BXT_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BXT_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BXT_LPSS-LTR_CONSTANT_FUNCTION_=2
BXT_LPSS-LTR_CONSTANT_HardwareId_=0 

BXT_LPSS-LTR_CONSTANT_DEVICE_=30
BXT_LPSS-LTR_CONSTANT_BUS_=0
BXT_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
BXT_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
BXT_LPSS-LTR_CONSTANT_FUNCTION_=3
BXT_LPSS-LTR_CONSTANT_HardwareId_=0 

#GBE devices
BXT_PCIE-LPM_GBE_BUS_=0
BXT_PCIE-LPM_GBE_DEVICE_=25
BXT_PCIE-LPM_GBE_FUNCTION_=0
BXT_PCIE-LPM_GBE_DEVID-OFFSET_=0x2
BXT_PCIE-LPM_GBE_BASE-OFFSET_=0x10
BXT_PCIE-LPM_GBE_CTRL-REG-OFFSET_=0x34

# Device LPM-LTR
BXT_PCIE-LPM___=1
BXT_PCIE-LTR___=1
BXT_SATA-LPM___=1
BXT_XHCI-LPM___=1
# <--END EXCLUDE FROM NDA

#----------------------------------------
# Broxton-P (Apollo Lake)
#----------------------------------------
APL_MODEL_CPUID_FMS_=0x6.0x5C.0x08,0x6.0x5C.0x09

# For CPU P-state
APL_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
APL_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
APL_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
APL_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
APL_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
APL_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
APL_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
APL_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
APL_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
APL_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
APL_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a
APL_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b
APL_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d
APL_CPU-PSTATE_MSR_PERF-STATUS_=0x198
APL_CPU-PSTATE_MSR_APERF_=0xe8
APL_CPU-PSTATE_MSR_MPERF_=0xe7

# For CPU C-state
APL_CPU-CSTATE_CONSTANT_CLOCKRATE_=TSC

#APL_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0 # (TODO)
APL_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=4 # (TODO)
APL_CPU-CSTATE_CONSTANT_C2_TARGET-RESIDENCY=80 # (TODO)
APL_CPU-CSTATE_CONSTANT_C3_TARGET-RESIDENCY=400 # (TODO)
APL_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=560 # (TODO)
APL_CPU-CSTATE_CONSTANT_C7_TARGET-RESIDENCY=570 # (TODO)
APL_CPU-CSTATE_CONSTANT_C8_TARGET-RESIDENCY=580 # (TODO)
APL_CPU-CSTATE_CONSTANT_C9_TARGET-RESIDENCY=590 # (TODO)
APL_CPU-CSTATE_CONSTANT_C10_TARGET-RESIDENCY=600 # (TODO)

APL_CPU-CSTATE_MSR_C1_CORE=0x660

# -->START EXCLUDE FROM NDA
APL_CPU-CSTATE_MSR_C3_CORE=0x3fc
# <--END EXCLUDE FROM NDA

APL_CPU-CSTATE_MSR_C6_CORE=0x3fd

# -->START EXCLUDE FROM NDA
APL_CPU-CSTATE_MSR_C7_CORE=0x3fe
# <--END EXCLUDE FROM NDA

APL_CPU-CSTATE_MSR_C2_PACKAGE=0x60d

# -->START EXCLUDE FROM NDA
APL_CPU-CSTATE_MSR_C3_PACKAGE=0x3f8
# <--END EXCLUDE FROM NDA

APL_CPU-CSTATE_MSR_C6_PACKAGE=0x3f9
APL_CPU-CSTATE_MSR_C7_PACKAGE=0x3fa

# -->START EXCLUDE FROM NDA
APL_CPU-CSTATE_MSR_C9_PACKAGE=0x631
# <--END EXCLUDE FROM NDA

APL_CPU-CSTATE_MSR_C10_PACKAGE=0x632

# -->START EXCLUDE FROM NDA
# For IA-Clipping
APL_CPU-PSTATE_MSR_IA-CLIP_=0x64f
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_QOS=0x08000 # bit15
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_MAX-EFFICIENCY-FREQ=0x04000 # bit14
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_MCT=0x02000 # bit13
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_EDP=0x01000 # bit12
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_MULTI-CORE-TURBO=0x0800 # bit11
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_VR-THERMALERT=0x0400 # bit10
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_IA-UTILIZATION=0x0200 # bit9
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_DEV3=0x0100 # bit8
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_DEV2=0x0080 # bit7
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_DEV3-POWER-THERMAL=0x040 # bit6, Frequency is limited due to camera (device3) driver override, and specifically as a result of camera being power or thermal limited. IA cores are being forced to run at the camera driver requested level while camera is power or thermally performance limited.
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_DEV2-POWER-THERMAL=0x020 # bit5, Frequency is limited due to graphics (device2) driver override, and specifically as a result of graphics being power or thermal limited. IA cores are being forced to run at the graphics driver requested level while graphics is power or thermally performance limited.
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_POWER-BALANCER=0x010 # bit4, Frequency is limited due to power balancer. This means some domain is power limited and as we try to intelligently balance power across functional compute domains, IA clock frequency is constrained by that balancing.
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PL2=0x02 # bit3
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PL1=0x01 # bit2
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_THERMAL=0x02 # bit1
APL_CPU-PSTATE_CONSTANT_IA-CLIP-REASON_PROCHOT=0x01 # bit0
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM EXTERNAL
# For Energy
# Data quality not guaranteed - enable with discretion
APL_ENERGY_MSR_PACKAGE_=0x611
APL_ENERGY_MSR_CPU-IA_=0x639
APL_ENERGY_MSR_GPU-GT_=0x641
APL_ENERGY_MSR_DRAM_=0x619

# For GPU C-state
APL_GFX-CSTATE_CONSTANT_GTTMMADR-OFFSET_=0x10
APL_GFX-CSTATE_CONSTANT_GT-BAR-MASK_=0x7FFF000000
APL_GFX-CSTATE_CONSTANT_REG-SIZE_=0x4
APL_GFX-CSTATE_CONSTANT_RES-UNIT_=0.83333
APL_GFX-CSTATE_CONSTANT_NUM-COMPONENTS_=1
APL_GFX-CSTATE_MMIO_GT_RC0=0x70c4 # requires special handling
APL_GFX-CSTATE_MMIO_GT_RC1=0
APL_GFX-CSTATE_MMIO_GT_RC6=0x138108
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
#APL_GFX-CSTATE_MMIO_GT_SLICE-ACTIVITY=0x138064 #TODO: check this value
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM EXTERNAL
# For GPU P-state
# 16.667MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing
APL_GFX-PSTATE_CONSTANT_FREQ-UNIT_=16667
APL_GFX-PSTATE_MMIO_FREQ_=0x147070
# <--END EXCLUDE FROM EXTERNAL
# -->START EXCLUDE FROM NDA
APL_GFX-PSTATE_MMIO_FREQ-REQUEST_=0x13807C
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
# For GT-CLIPPING
APL_GFX-PSTATE_MSR_GT-CLIP_=0x138184 #GTMMADR no msr 0x6B0
APL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_QOS=0x08000 # bit15
APL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_MAX-EFFICIENCY-FREQ=0x04000 # bit14
APL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_EDP=0x01000 # bit12
APL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_VR-THERMALERT=0x0400 # bit10
APL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PL2=0x08 # bit3
APL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PL1=0x04 # bit2
APL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_THERMAL=0x02 # bit1
APL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PROCHOT=0x01 # bit0
# <--END EXCLUDE FROM NDA

# For Temperature
APL_THERMAL_MSR_STATUS_=0x19c
APL_THERMAL_MSR_INTERRUPT_=0x19b
APL_THERMAL_MSR_CPU-TEMP_=0x1a2
APL_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
APL_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
APL_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
APL_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
APL_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
APL_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
APL_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
APL_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
APL_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
APL_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
APL_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
APL_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
APL_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
APL_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
APL_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
APL_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
APL_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
APL_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff

APL_VISA-SOCHAP___=1

# -->START EXCLUDE FROM NDA
#APL_DRAM-SRR_SIDEBAND_DRAM-FREQ-REGISTER-OFFSET_=0x61 # (TODO)
#APL_DRAM-SRR_CONSTANT_STARTING-BIT_=8
#APL_DRAM-SRR_CONSTANT_MASK_=0x1F
#APL_DRAM-SRR_FREQ-MAP_0x7_=800
#APL_DRAM-SRR_FREQ-MAP_0x5_=1066
#APL_DRAM-SRR_FREQ-MAP_0x3_=1600
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM EXTERNAL
APL_DRAM-SRR_CONSTANT_VISA-FREQ_=533
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
# ISP-FREQ = (HPLL-FREQ * 2) / (ISP-STAT + 1) # (TODO)
#APL_ISP-FREQ_SIDEBAND_PORT_=0x04
#APL_ISP-FREQ_SIDEBAND_REGISTER-OFFSET_=0x3a
#APL_ISP-FREQ_CONSTANT_STARTING-BIT_=24
#APL_ISP-FREQ_CONSTANT_MASK_=0x1F

#APL_HPLL-FREQ_SIDEBAND_PORT_=0x14 # (TODO)
#APL_HPLL-FREQ_SIDEBAND_REGISTER-OFFSET_=0x08
#APL_HPLL-FREQ_CONSTANT_STARTING-BIT_=0
#APL_HPLL-FREQ_CONSTANT_MASK_=0x3
#APL_HPLL-FREQ_FREQ-MAP_0x0_=800
#APL_HPLL-FREQ_FREQ-MAP_0x1_=1600
#APL_HPLL-FREQ_FREQ-MAP_0x2_=2000
#APL_HPLL-FREQ_FREQ-MAP_0x3_=2400

# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM EXTERNAL
# For LPSS LTR
APL_LPSS-LTR_CONSTANT_DEVICE_=22
APL_LPSS-LTR_CONSTANT_BUS_=0
APL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
APL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
APL_LPSS-LTR_CONSTANT_FUNCTION_=0
APL_LPSS-LTR_CONSTANT_HardwareId_=0 

APL_LPSS-LTR_CONSTANT_DEVICE_=22
APL_LPSS-LTR_CONSTANT_BUS_=0
APL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
APL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
APL_LPSS-LTR_CONSTANT_FUNCTION_=1
APL_LPSS-LTR_CONSTANT_HardwareId_=0 

APL_LPSS-LTR_CONSTANT_DEVICE_=22
APL_LPSS-LTR_CONSTANT_BUS_=0
APL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
APL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
APL_LPSS-LTR_CONSTANT_FUNCTION_=2
APL_LPSS-LTR_CONSTANT_HardwareId_=0 

APL_LPSS-LTR_CONSTANT_DEVICE_=22
APL_LPSS-LTR_CONSTANT_BUS_=0
APL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
APL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
APL_LPSS-LTR_CONSTANT_FUNCTION_=3
APL_LPSS-LTR_CONSTANT_HardwareId_=0 

APL_LPSS-LTR_CONSTANT_DEVICE_=30
APL_LPSS-LTR_CONSTANT_BUS_=0
APL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
APL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
APL_LPSS-LTR_CONSTANT_FUNCTION_=0
APL_LPSS-LTR_CONSTANT_HardwareId_=0 


APL_LPSS-LTR_CONSTANT_DEVICE_=30
APL_LPSS-LTR_CONSTANT_BUS_=0
APL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
APL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
APL_LPSS-LTR_CONSTANT_FUNCTION_=1
APL_LPSS-LTR_CONSTANT_HardwareId_=0 

APL_LPSS-LTR_CONSTANT_DEVICE_=30
APL_LPSS-LTR_CONSTANT_BUS_=0
APL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
APL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
APL_LPSS-LTR_CONSTANT_FUNCTION_=2
APL_LPSS-LTR_CONSTANT_HardwareId_=0 

APL_LPSS-LTR_CONSTANT_DEVICE_=30
APL_LPSS-LTR_CONSTANT_BUS_=0
APL_LPSS-LTR_CONSTANT_MMIO_OFFSET_=0x0800
APL_LPSS-LTR_CONSTANT_MMIO_SIZE_=0x1000
APL_LPSS-LTR_CONSTANT_FUNCTION_=3
APL_LPSS-LTR_CONSTANT_HardwareId_=0 

#GBE devices
APL_PCIE-LPM_GBE_BUS_=0
APL_PCIE-LPM_GBE_DEVICE_=25
APL_PCIE-LPM_GBE_FUNCTION_=0
APL_PCIE-LPM_GBE_DEVID-OFFSET_=0x2
APL_PCIE-LPM_GBE_BASE-OFFSET_=0x10
APL_PCIE-LPM_GBE_CTRL-REG-OFFSET_=0x34

# Device LPM-LTR
APL_PCIE-LPM___=1
APL_PCIE-LTR___=1
APL_SATA-LPM___=1
APL_XHCI-LPM___=1
# <--END EXCLUDE FROM EXTERNAL

# -->START EXCLUDE FROM NDA
#-------------------------------------------------------------------------------
# CannonLake (CNL)
#-------------------------------------------------------------------------------

# CPUID encoded as: family.model.stepping
CNL_MODEL_CPUID_FMS_=0x06.0x66.*,0x06.0x76.*

#----------------------------------------
# Residency Targets
#----------------------------------------
CNL_CPU-CSTATE_CONSTANT_C0_TARGET-RESIDENCY=0
CNL_CPU-CSTATE_CONSTANT_C1_TARGET-RESIDENCY=1
CNL_CPU-CSTATE_CONSTANT_C2_TARGET-RESIDENCY=40
CNL_CPU-CSTATE_CONSTANT_C3_TARGET-RESIDENCY=75
CNL_CPU-CSTATE_CONSTANT_C6_TARGET-RESIDENCY=100
CNL_CPU-CSTATE_CONSTANT_C7_TARGET-RESIDENCY=150
CNL_CPU-CSTATE_CONSTANT_C8_TARGET-RESIDENCY=350
CNL_CPU-CSTATE_CONSTANT_C9_TARGET-RESIDENCY=500
CNL_CPU-CSTATE_CONSTANT_C10_TARGET-RESIDENCY=500

#----------------------------------------
# Core C-States
#----------------------------------------
# ...C1 is still TBD per C-Spec
#CNL_CPU-CSTATE_MSR_C1_CORE=0x660
CNL_CPU-CSTATE_MSR_C1_CORE=0
CNL_CPU-CSTATE_MSR_C3_CORE=0x3fc
CNL_CPU-CSTATE_MSR_C6_CORE=0x3fd
CNL_CPU-CSTATE_MSR_C7_CORE=0x3fe

#----------------------------------------
# Package C-States
#----------------------------------------
CNL_CPU-CSTATE_MSR_C2_PACKAGE=0x60d
CNL_CPU-CSTATE_MSR_C3_PACKAGE=0x3f8
CNL_CPU-CSTATE_MSR_C6_PACKAGE=0x3f9
CNL_CPU-CSTATE_MSR_C7_PACKAGE=0x3fa
CNL_CPU-CSTATE_MSR_C8_PACKAGE=0x630
CNL_CPU-CSTATE_MSR_C9_PACKAGE=0x631
CNL_CPU-CSTATE_MSR_C10_PACKAGE=0x632

# For GPU C-state
CNL_GFX-CSTATE_CONSTANT_GTTMMADR-OFFSET_=0x10
CNL_GFX-CSTATE_CONSTANT_GT-BAR-MASK_=0xFFF00000
CNL_GFX-CSTATE_CONSTANT_REG-SIZE_=0x4
CNL_GFX-CSTATE_CONSTANT_RES-UNIT_=1.28
CNL_GFX-CSTATE_CONSTANT_NUM-COMPONENTS_=1
CNL_GFX-CSTATE_MMIO_GT_RC0=0
CNL_GFX-CSTATE_MMIO_GT_RC6=0x138108

# EXCLUDE_THIS_FROM_NDA_EXTERNAL
CNL_GFX-CSTATE_MMIO_GT_SLICE-ACTIVITY=0x138064
#

# EXCLUDE_THIS_FROM_NDA_EXTERNAL
# For GT-CLIPPING
CNL_GFX-PSTATE_MSR_GT-CLIP_=0x6B0
CNL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_INEFFICIENT-OPERATION=0x01000 # bit12
CNL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PBM-PL2=0x0800 # bit11
CNL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PBM-PL1=0x0400 # bit10
CNL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_OTHER(ICCMAX-PL4)=0x0100 # bit8
CNL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_VR-TDC=0x080 # bit7
CNL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_VR-THERMAL-ALERT=0x040 # bit6
CNL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_RATL=0x020 # bit5
CNL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_RSR-LIMIT=0x010 # bit4
CNL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_THERMAL=0x02 # bit1
CNL_GFX-PSTATE_CONSTANT_GT-CLIP-REASON_PROCHOT=0x01 # bit0
# 


# For GPU P-state
# 16.667MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing
CNL_GFX-PSTATE_CONSTANT_FREQ-UNIT_=16667
CNL_GFX-PSTATE_MMIO_FREQ_=0x1381B4

# EXCLUDE_THIS_FROM_EXTERNAL
CNL_GFX-PSTATE_MMIO_FREQ-REQUEST_=0x13807C
#

#--------------------------------------------------
# Concurrency
#--------------------------------------------------
# PKG_IA_C0_ANY_SUM     - Counter incremented by N where N is # of cores in C0
CNL_CONCURRENCY_MSR_IA-C0-ANY-SUM_PACKAGE=0x658
# PKG_IA_C0_ANY         - Counts any time one or more cores are active in C0
CNL_CONCURRENCY_MSR_IA-C0-ANY_PACKAGE=0x659
# PKG_GT_C0_ANY         - Counts any time any GT slice or unslice active & in
#                         C0 (c0 - non RC6)
CNL_CONCURRENCY_MSR_GT-C0-ANY_PACKAGE=0x65A
# PKG_GT_AND_IA_OVERLA  - Counts any time any GT slice or unslice active & in
#                         C0 with any core in C0
CNL_CONCURRENCY_MSR_GT-IA-OVERLAP_PACKAGE=0x65B
# -->END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
# HDC is not supported on Windows 7. 
# When decided to expose CNL HDC for NDA, replace the "NDA" tag with the "WIN7" tag.
#-------------------------------------------------------
# CPU Hardware Duty Cycling
#-------------------------------------------------------
CNL_CPUHDC_MSR_THREAD-STALL-COUNT_THREAD=0xDB2
CNL_CPUHDC_MSR_CORE-HDC-RES_CORE=0x653
CNL_CPUHDC_MSR_PKG-HDC-DEEP-RES_PACKAGE=0x655
CNL_CPUHDC_MSR_PKG-HDC-SHALLOW-RES_PACKAGE=0x656
# -->END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
#----------------------------------------
# P-State
#----------------------------------------
# ACNT
CNL_CPU-PSTATE_MSR_APERF_=0xe8
# MCNT
CNL_CPU-PSTATE_MSR_MPERF_=0xe7
# PCNT - Similar to ACNT only counts cycles contributing to instruction execution
# TBD: CNL_CPU-PSTATE_MSR_PPERF_=0xe7

# NOTE: The C-spec notes for SKL differ from every other config
# NOTE: entry in this file : 30a and 30b are reversed
# unhalt ref / MSR_PERF_FIX_CTR1
CNL_CPU-PSTATE_MSR_IA32-FIXED-CTR2-REF_=0x30b
# unhalt core / MSR_PERF_FIX_CTR1
CNL_CPU-PSTATE_MSR_IA32-FIXED-CTR1-CORE_=0x30a
# IA32_PERF_STATUS
CNL_CPU-PSTATE_MSR_PERF-STATUS_=0x198
# TBD: New, UNCORE_PERF_STATUS, returns the ratio of the LLC to ring
CNL_UNCORE-PSTATE_MSR_PERF-STATUS_=0x621

# TBD: PACKAGE_RAPL_PERF_STATUS (0x613) - Duration of powerlimit clip (throttle)
# TBD: DDR_RAPL_PERF_STATUS (0x61b)

# TBD: IA32_HWP_STATUS (0x777) - machine entered minimum performance; stickybit
# TBD: PERF_LIMIT_REASONS (0x64f) - RAPL limit reason for IA domain
# TBD: GT_PERF_LIMIT_REASONS (0x6b0) - "    " GT domain
# TBD: CLR_PERF_LIMIT_REASONS (0x6b1) - "    " CLR domain
# TBD: IA32_PACKAGE_THERM_STATUS (0x1b1) same as above?

# For CPU-PSTATE
CNL_CPU-PSTATE_MSR_BITS-CPU3_=0x1FE0
CNL_CPU-PSTATE_MSR_BITS-CPU0_=0xff0000
CNL_CPU-PSTATE_MSR_IA32-PMC0-CORE_=0xc1
CNL_CPU-PSTATE_MSR_IA32-APMC0_=0x4c1
CNL_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL0_=0x186
CNL_CPU-PSTATE_MSR_IA32-PMC1-REF_=0xc2
CNL_CPU-PSTATE_MSR_IA32-APMC1_= 0x4c2
CNL_CPU-PSTATE_MSR_IA32-PERF-EVT-SEL1_=0x187
CNL_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-CTRL_=0x38f
CNL_CPU-PSTATE_MSR_IA32-PERF-GLOBAL-OVF-CTRL_=0x390
CNL_CPU-PSTATE_MSR_IA32-FIXED-CTR-CTRL_=0x38d

# For Memory Bandwidth
CNL_MEMBW_MMIO_GT-Requests_=0x5040
CNL_MEMBW_MMIO_IA-Requests_=0x5044
CNL_MEMBW_MMIO_IO-Requests_=0x5048
CNL_MEMBW_MMIO_DATA-Reads_=0x5050
CNL_MEMBW_MMIO_DATA-Writes_=0x5054
CNL_MEMBW_CONSTANT_BAR-MASK_=0x0007FFFFF8000
CNL_MEMBW_CONSTANT_BAR-OFFSET_=0x048
CNL_MEMBW_CONSTANT_REG-SIZE_=0x4


# For Temperature
CNL_THERMAL_MSR_STATUS_=0x19c
CNL_THERMAL_MSR_INTERRUPT_=0x19b
CNL_THERMAL_MSR_CPU-TEMP_=0x1a2
CNL_THERMAL_CONSTANT_THERMAL-VALID-RANGE_=0xF00
CNL_THERMAL_CONSTANT_THRESHOLD2_=0x3F0000
CNL_THERMAL_CONSTANT_THRESHOLD1_=0x3F00
CNL_THERMAL_CONSTANT_THRESHOLD2-INT-ENABLED_=0x400000
CNL_THERMAL_CONSTANT_THRESHOLD1-INT-ENABLED_=0x4000
CNL_THERMAL_CONSTANT_THERMAL-VALID_=0x80000000
CNL_THERMAL_CONSTANT_MEASURED-TEMP_=0x7F0000
CNL_THERMAL_CONSTANT_MONITOR-TRIPPED-NOW_=0x1
CNL_THERMAL_CONSTANT_MONITOR-TRIPPED-SINCE-LAST_=0x2
CNL_THERMAL_CONSTANT_PROC-HOT-NOW_=0x4
CNL_THERMAL_CONSTANT_PROC-HOT-SINCE-LAST_=0x8
CNL_THERMAL_CONSTANT_OUT-OF-SPEC-NOW_=0x10
CNL_THERMAL_CONSTANT_OUT-OF-SPEC-SINCE-LAST_=0x20
CNL_THERMAL_CONSTANT_THRESHOLD1-NOW_=0x40
CNL_THERMAL_CONSTANT_THERSHOLD1-SINCE-LAST_=0x80
CNL_THERMAL_CONSTANT_THERSHOLD2-NOW_=0x100
CNL_THERMAL_CONSTANT_THERSHOLD2-SINCE-LAST_=0x20
CNL_THERMAL_CONSTANT_THERMAL-CONST-OFFSET_=0xff

# For PCH
CNL_PCH_CONSTANT_CONFIG-NAME_=SoCWatchPchERConfig

CNL_PLAT-LTR_CONSTANT_MIN-DEVICE-ID_=0x9D80
CNL_PLAT-LTR_CONSTANT_MAX-DEVICE-ID_=0x9DCF
CNL_PLAT-LTR_CONSTANT_BUS_=0x0
CNL_PLAT-LTR_CONSTANT_DEVICE_=0x1F
CNL_PLAT-LTR_CONSTANT_FUNCTION_=0x2
CNL_PLAT-LTR_CONSTANT_BAR_=0x10
CNL_PLAT-LTR_CONSTANT_BASE-ADDR-MASK_=0xFFFFF000

CNL_PLAT-LTR_MMIO_PCIeSPA_=0x1B60
CNL_PLAT-LTR_MMIO_PCIeSPB_=0x1B64
CNL_PLAT-LTR_MMIO_SATA_=0x1B68
CNL_PLAT-LTR_MMIO_GbE_=0x1B6C
CNL_PLAT-LTR_MMIO_XHCI_=0x1B70
CNL_PLAT-LTR_MMIO_ME_=0x1B78
CNL_PLAT-LTR_MMIO_EVA_=0x1B7C
CNL_PLAT-LTR_MMIO_PCIeSPC_=0x1B80
CNL_PLAT-LTR_MMIO_AX_=0x1B84
CNL_PLAT-LTR_MMIO_LPSS_=0x1B8C
CNL_PLAT-LTR_MMIO_CAM_=0x1B90
CNL_PLAT-LTR_MMIO_PCIeSPD_=0x1B94
CNL_PLAT-LTR_MMIO_PCIeSPE_=0x1B98

CNL_PLAT-LTR_MMIO_ESPI_=0x1B9C
CNL_PLAT-LTR_MMIO_SCC_=0x1BA0
CNL_PLAT-LTR_MMIO_ISH_=0x1BA4

CNL_PLAT-LTR_MMIO_LTR-IGN_=0x1B0C
CNL_PLAT-LTR_MMIO_AGGR-LAT_=0x1B54
CNL_PLAT-LTR_MMIO_MISC-CFG_=

# These are the ignore registers. It is a bit-vector indicating what whether the indicated
# components should be ignored or not. For every component shown above under "CNL_PLAT-LTR_MMIO_<COMPONENT_NAME>_" there should
# be corresponding "IGNORE-BIT_<COMPONENT_NAME>" where the <COMPONENT_NAME> must be identical enough for "strcmp" to return 0.

CNL_PLAT-LTR_IGNORE-BIT_ISH_=17
CNL_PLAT-LTR_IGNORE-BIT_SCC_=16
CNL_PLAT-LTR_IGNORE-BIT_ESPI_=15
CNL_PLAT-LTR_IGNORE-BIT_CAM_=14
CNL_PLAT-LTR_IGNORE-BIT_PCIeSPE_=13
CNL_PLAT-LTR_IGNORE-BIT_PCIeSPD_=12
CNL_PLAT-LTR_IGNORE-BIT_LPSS_=11
CNL_PLAT-LTR_IGNORE-BIT_AZ_=9
CNL_PLAT-LTR_IGNORE-BIT_PCIeSPC_=8
CNL_PLAT-LTR_IGNORE-BIT_EVA_=7
CNL_PLAT-LTR_IGNORE-BIT_ME_=6
CNL_PLAT-LTR_IGNORE-BIT_XHCI_=4
CNL_PLAT-LTR_IGNORE-BIT_GbE_=3
CNL_PLAT-LTR_IGNORE-BIT_SATA_=2
CNL_PLAT-LTR_IGNORE-BIT_PCIeSPB_=1
CNL_PLAT-LTR_IGNORE-BIT_PCIeSPA_=0
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA
# PANEL-SRR is not supported on Windows 7. 
# When decided to expose CNL PANEL-SRR for NDA, replace the "NDA" tag with the "WIN7" tag.
CNL_PANEL-SRR_CONSTANT_BUS_=0
CNL_PANEL-SRR_CONSTANT_DEVICE_=2
CNL_PANEL-SRR_CONSTANT_FUNCTION_=0
CNL_PANEL-SRR_CONSTANT_BAR-OFFSET_=0x10
CNL_PANEL-SRR_CONSTANT_BAR-MASK_=0xffffff00
CNL_PANEL-SRR_MMIO_PSR-COUNT-REGISTER_=0x6f844
CNL_PANEL-SRR_MMIO_PSR-CTRL-REGISTER_=0x6f800
CNL_PANEL-SRR_CONSTANT_CTRL-ENABLE-BIT_=31
CNL_PANEL-SRR_CONSTANT_LINK-CTRL-BIT_=27
CNL_PANEL-SRR_MMIO_SRD-STATUS-REGISTER_=0x6f840
CNL_PANEL-SRR_CONSTANT_SRD-STATE-STARTING-BIT_=29
CNL_PANEL-SRR_CONSTANT_SRD-STATE-MASK_=0x7
CNL_PANEL-SRR_CONSTANT_LINK-STATUS-STARTING-BIT_=26
CNL_PANEL-SRR_CONSTANT_LINK-STATUS-MASK_=0x3
CNL_PANEL-SRR_CONSTANT_MAX-SLEEP-TIME-STARTING-BIT_=20
CNL_PANEL-SRR_CONSTANT_MAX-SLEEP-TIME-MASK_=0x1F
CNL_PANEL-SRR_CONSTANT_SRD-ENTRY-COUNT-STARTING-BIT_=16
CNL_PANEL-SRR_CONSTANT_SRD-ENTRY-COUNT-MASK_=0xF
# <--END EXCLUDE FROM NDA

# <--START EXCLUDE FROM NDA
#GBE devices
CNL_PCIE-LPM_GBE_BUS_=0
CNL_PCIE-LPM_GBE_DEVICE_=25
CNL_PCIE-LPM_GBE_FUNCTION_=0
CNL_PCIE-LPM_GBE_DEVID-OFFSET_=0x2
CNL_PCIE-LPM_GBE_BASE-OFFSET_=0x10
CNL_PCIE-LPM_GBE_CTRL-REG-OFFSET_=0x34

# Devices LPM and Latency
CNL_PCIE-LPM___=1
CNL_PCIE-LTR___=1
CNL_SATA-LPM___=1
CNL_SATA-LAT___=1
CNL_XHCI-LPM___=1
# <--END EXCLUDE FROM NDA
