#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug  3 19:56:46 2019
# Process ID: 15468
# Current directory: C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/RTL_FSM_DP.runs/synth_1
# Command line: vivado.exe -log gcd_msf_dp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gcd_msf_dp.tcl
# Log file: C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/RTL_FSM_DP.runs/synth_1/gcd_msf_dp.vds
# Journal file: C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/RTL_FSM_DP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source gcd_msf_dp.tcl -notrace
Command: synth_design -top gcd_msf_dp -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15800 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 471.504 ; gain = 172.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gcd_msf_dp' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:238]
INFO: [Synth 8-3491] module 'fsm' declared at 'C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:136' bound to instance 'TOFSM' of component 'fsm' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:287]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'fsm' (1#1) [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:143]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:17' bound to instance 'X_MUX' of component 'mux' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:290]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'mux' (2#1) [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:24]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:17' bound to instance 'Y_MUX' of component 'mux' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:291]
INFO: [Synth 8-3491] module 'regis' declared at 'C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:109' bound to instance 'X_REG' of component 'regis' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:292]
INFO: [Synth 8-638] synthesizing module 'regis' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'regis' (3#1) [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:116]
INFO: [Synth 8-3491] module 'regis' declared at 'C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:109' bound to instance 'Y_REG' of component 'regis' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:293]
INFO: [Synth 8-3491] module 'comparator' declared at 'C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:44' bound to instance 'U_COMP' of component 'comparator' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:294]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'comparator' (4#1) [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:51]
INFO: [Synth 8-3491] module 'subtractor' declared at 'C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:75' bound to instance 'X_SUB' of component 'subtractor' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:295]
INFO: [Synth 8-638] synthesizing module 'subtractor' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'subtractor' (5#1) [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:83]
INFO: [Synth 8-3491] module 'regis' declared at 'C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:109' bound to instance 'OUT_REG' of component 'regis' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'gcd_msf_dp' (6#1) [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:238]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 535.508 ; gain = 236.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 535.508 ; gain = 236.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 535.508 ; gain = 236.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'enable_reg' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:168]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nState_reg' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:154]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nState_reg' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:154]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                      s0 |                              001 |                              001
                      s1 |                              010 |                              010
                      s2 |                              011 |                              011
                      s3 |                              100 |                              100
                      s4 |                              101 |                              101
                      s5 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'sequential' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nState_reg' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:154]
WARNING: [Synth 8-327] inferring latch for variable 'xsel_reg' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:169]
WARNING: [Synth 8-327] inferring latch for variable 'ysel_reg' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:170]
WARNING: [Synth 8-327] inferring latch for variable 'xld_reg' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:171]
WARNING: [Synth 8-327] inferring latch for variable 'yld_reg' [C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/gcd_rtl_fsm_dp.vhd:172]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 535.508 ; gain = 236.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 2     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module regis 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module subtractor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 675.266 ; gain = 376.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 681.176 ; gain = 382.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 681.176 ; gain = 382.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 681.176 ; gain = 382.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 681.176 ; gain = 382.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 681.176 ; gain = 382.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 681.176 ; gain = 382.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 681.176 ; gain = 382.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 681.176 ; gain = 382.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     8|
|5     |LUT4 |     9|
|6     |LUT5 |     2|
|7     |LUT6 |    13|
|8     |FDCE |    15|
|9     |LD   |     8|
|10    |IBUF |    11|
|11    |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |    73|
|2     |  OUT_REG |regis   |     4|
|3     |  TOFSM   |fsm     |    25|
|4     |  X_REG   |regis_0 |     9|
|5     |  Y_REG   |regis_1 |    19|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 681.176 ; gain = 382.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 681.176 ; gain = 382.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 681.176 ; gain = 382.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 788.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 788.039 ; gain = 489.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 788.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Agnese/Desktop/HOMELABS/2-ArtyFPGA/workspaces/section 2/GCD/RTL_FSM_DP/RTL_FSM_DP.runs/synth_1/gcd_msf_dp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gcd_msf_dp_utilization_synth.rpt -pb gcd_msf_dp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug  3 19:57:16 2019...
