{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650340275432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650340275438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 11:51:15 2022 " "Processing started: Tue Apr 19 11:51:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650340275438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340275438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram -c ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off ram -c ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340275438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650340276898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650340276898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.v 1 1 " "Found 1 design units, including 1 entities, in source file led_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Found entity 1: led_test" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650340287054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_test " "Elaborating entity \"led_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650340287112 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "192 0 1024 led_test.v(15) " "Verilog HDL warning at led_test.v(15): number of words (192) in memory file does not match the number of elements in the address range \[0:1024\]" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1650340287128 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00005555 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00005555" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287128 "|led_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 led_test.v(16) " "Verilog HDL assignment warning at led_test.v(16): truncated value with size 32 to match size of target (5)" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650340287128 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00003333 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00003333" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287128 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00004444 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00004444" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287128 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00008888 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00008888" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287128 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00009999 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00009999" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287129 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00004444 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00004444" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287129 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00001111 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00001111" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287129 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00000000 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00000000" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287129 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00005555 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00005555" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287129 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00003333 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00003333" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287129 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00004444 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00004444" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287129 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00008888 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00008888" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287129 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00009999 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00009999" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287129 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00004444 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00004444" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287129 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00001111 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00001111" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287129 "|led_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00000000 led_test.v(17) " "Verilog HDL Display System Task info at led_test.v(17): 00000000" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340287129 "|led_test"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram led_test.v(14) " "Verilog HDL warning at led_test.v(14): initial value for variable ram should be constant" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1650340287130 "|led_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[200\]\[3..0\] 0 led_test.v(11) " "Net \"ram\[200\]\[3..0\]\" at led_test.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650340287143 "|led_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[300\]\[3..0\] 0 led_test.v(11) " "Net \"ram\[300\]\[3..0\]\" at led_test.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650340287144 "|led_test"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "led_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/ram_test_1/led_test.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650340287611 "|led_test|led[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650340287611 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650340287712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650340288195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650340288195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650340288221 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650340288221 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650340288221 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650340288221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650340288234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 11:51:28 2022 " "Processing ended: Tue Apr 19 11:51:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650340288234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650340288234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650340288234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650340288234 ""}
