

================================================================
== Vivado HLS Report for 'bias'
================================================================
* Date:           Sat Feb 15 07:56:34 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.264 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                   Pipeline                  |
    |   min   |   max   |    min    |    max    |  min |  max |                     Type                    |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |     2306|     2307| 11.530 us | 11.535 us |  2304|  2304| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pixel_filter_loop  |     2306|     2306|         4|          1|          1|  2304|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    104|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      24|      2|    -|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        0|      -|     156|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     180|    237|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Conv_0_biases_V_0_U  |bias_Conv_0_biasebkl  |        0|  24|   2|    0|     4|   24|     1|           96|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                      |        0|  24|   2|    0|     4|   24|     1|           96|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_159_p2        |     +    |      0|  0|  10|           2|           1|
    |i_fu_153_p2                |     +    |      0|  0|  12|          12|           1|
    |out_V_V_din                |     +    |      0|  0|  23|          16|          16|
    |ret_V_fu_200_p2            |     +    |      0|  0|  40|          33|          33|
    |ap_condition_72            |    and   |      0|  0|   2|           1|           1|
    |icmp_ln58_fu_165_p2        |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_pp0_stage0_01001  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 104|          78|          67|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3              |   9|          2|    1|          2|
    |ap_phi_mux_i_06_phi_fu_124_p6        |  15|          3|   12|         36|
    |ap_phi_mux_loops_0_05_phi_fu_138_p6  |  15|          3|    2|          6|
    |i_06_reg_120                         |   9|          2|   12|         24|
    |in_V_V_blk_n                         |   9|          2|    1|          2|
    |loops_0_05_reg_134                   |   9|          2|    2|          4|
    |out_V_V_blk_n                        |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  99|         21|   33|         81|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln321_reg_226              |   2|   0|    2|          0|
    |ap_CS_fsm                      |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |i_06_reg_120                   |  12|   0|   12|          0|
    |i_reg_221                      |  12|   0|   12|          0|
    |icmp_ln58_reg_231              |   1|   0|    1|          0|
    |loops_0_05_reg_134             |   2|   0|    2|          0|
    |p_Val2_127_reg_240             |  24|   0|   24|          0|
    |p_Val2_129_reg_250             |  16|   0|   16|          0|
    |tmp_402_reg_245                |   1|   0|    1|          0|
    |tmp_402_reg_245_pp0_iter2_reg  |   1|   0|    1|          0|
    |tmp_V_754_reg_235              |  16|   0|   16|          0|
    |icmp_ln58_reg_231              |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 156|  32|   93|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     bias     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     bias     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     bias     | return value |
|ap_done         | out |    1| ap_ctrl_hs |     bias     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     bias     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     bias     | return value |
|in_V_V_dout     |  in |   16|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din     | out |   16|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

