--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml HW4_top.twx HW4_top.ncd -o HW4_top.twr HW4_top.pcf

Design file:              HW4_top.ncd
Physical constraint file: HW4_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.596ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X37Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X37Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X37Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP         
"clock_divider/half_ck_signal" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 399537 paths analyzed, 4590 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.180ns.
--------------------------------------------------------------------------------

Paths for end point hostintf/Tx_data_reg_0 (SLICE_X3Y50.F3), 3865 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          hostintf/Tx_data_reg_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      22.179ns (Levels of Logic = 12)
  Clock Path Skew:      -0.001ns (0.138 - 0.139)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to hostintf/Tx_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA17    Tbcko                 2.812   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X3Y22.F3       net (fanout=1)        1.091   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<17>
    SLICE_X3Y22.X        Tilo                  0.704   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X0Y58.F2       net (fanout=71)       4.910   IMem_rd_data<17>
    SLICE_X0Y58.X        Tilo                  0.759   GPR_file/N77
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren37.SLICEM_F
    SLICE_X3Y58.G1       net (fanout=1)        0.797   GPR_file/N77
    SLICE_X3Y58.Y        Tilo                  0.704   B_reg<19>
                                                       GPR_file/GPR_data_out2<18>1
    SLICE_X17Y31.G1      net (fanout=2)        1.903   GPR_rd_data2<18>
    SLICE_X17Y31.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X17Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X17Y32.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X17Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X17Y33.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X17Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X17Y34.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X15Y18.G4      net (fanout=8)        1.485   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X15Y18.F5      Tif5                  0.875   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_71
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_0
    SLICE_X15Y18.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f51
    SLICE_X15Y18.FX      Tinafx                0.463   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X14Y19.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X14Y19.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<0>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7
    SLICE_X3Y50.G3       net (fanout=1)        2.348   hostintf/Host_RDBK_data<0>
    SLICE_X3Y50.Y        Tilo                  0.704   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>_SW0_SW0
    SLICE_X3Y50.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<0>_SW0_SW0/O
    SLICE_X3Y50.CLK      Tfck                  0.837   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>
                                                       hostintf/Tx_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     22.179ns (9.622ns logic, 12.557ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      22.019ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOPA1    Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X3Y22.F4       net (fanout=1)        0.931   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<17>
    SLICE_X3Y22.X        Tilo                  0.704   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X0Y58.F2       net (fanout=71)       4.910   IMem_rd_data<17>
    SLICE_X0Y58.X        Tilo                  0.759   GPR_file/N77
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren37.SLICEM_F
    SLICE_X3Y58.G1       net (fanout=1)        0.797   GPR_file/N77
    SLICE_X3Y58.Y        Tilo                  0.704   B_reg<19>
                                                       GPR_file/GPR_data_out2<18>1
    SLICE_X17Y31.G1      net (fanout=2)        1.903   GPR_rd_data2<18>
    SLICE_X17Y31.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X17Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X17Y32.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X17Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X17Y33.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X17Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X17Y34.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X15Y18.G4      net (fanout=8)        1.485   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X15Y18.F5      Tif5                  0.875   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_71
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_0
    SLICE_X15Y18.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f51
    SLICE_X15Y18.FX      Tinafx                0.463   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X14Y19.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X14Y19.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<0>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7
    SLICE_X3Y50.G3       net (fanout=1)        2.348   hostintf/Host_RDBK_data<0>
    SLICE_X3Y50.Y        Tilo                  0.704   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>_SW0_SW0
    SLICE_X3Y50.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<0>_SW0_SW0/O
    SLICE_X3Y50.CLK      Tfck                  0.837   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>
                                                       hostintf/Tx_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     22.019ns (9.622ns logic, 12.397ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          hostintf/Tx_data_reg_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      21.813ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.138 - 0.139)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to hostintf/Tx_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA17    Tbcko                 2.812   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X3Y22.F3       net (fanout=1)        1.091   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<17>
    SLICE_X3Y22.X        Tilo                  0.704   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X20Y67.F2      net (fanout=71)       4.542   IMem_rd_data<17>
    SLICE_X20Y67.X       Tilo                  0.759   GPR_file/N129
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren63.SLICEM_F
    SLICE_X21Y67.F1      net (fanout=1)        0.476   GPR_file/N129
    SLICE_X21Y67.X       Tilo                  0.704   B_reg<31>
                                                       GPR_file/GPR_data_out2<31>1
    SLICE_X17Y34.G1      net (fanout=2)        2.580   GPR_rd_data2<31>
    SLICE_X17Y34.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X15Y18.G4      net (fanout=8)        1.485   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X15Y18.F5      Tif5                  0.875   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_71
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_0
    SLICE_X15Y18.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f51
    SLICE_X15Y18.FX      Tinafx                0.463   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X14Y19.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X14Y19.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<0>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7
    SLICE_X3Y50.G3       net (fanout=1)        2.348   hostintf/Host_RDBK_data<0>
    SLICE_X3Y50.Y        Tilo                  0.704   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>_SW0_SW0
    SLICE_X3Y50.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<0>_SW0_SW0/O
    SLICE_X3Y50.CLK      Tfck                  0.837   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>
                                                       hostintf/Tx_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     21.813ns (9.268ns logic, 12.545ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_16 (SLICE_X32Y37.F3), 7215 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_16 (FF)
  Requirement:          30.000ns
  Data Path Delay:      21.331ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.095 - 0.116)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA17    Tbcko                 2.812   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X3Y22.F3       net (fanout=1)        1.091   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<17>
    SLICE_X3Y22.X        Tilo                  0.704   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X0Y58.F2       net (fanout=71)       4.910   IMem_rd_data<17>
    SLICE_X0Y58.X        Tilo                  0.759   GPR_file/N77
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren37.SLICEM_F
    SLICE_X3Y58.G1       net (fanout=1)        0.797   GPR_file/N77
    SLICE_X3Y58.Y        Tilo                  0.704   B_reg<19>
                                                       GPR_file/GPR_data_out2<18>1
    SLICE_X17Y31.G1      net (fanout=2)        1.903   GPR_rd_data2<18>
    SLICE_X17Y31.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X17Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X17Y32.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X17Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X17Y33.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X17Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X17Y34.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X27Y28.G4      net (fanout=8)        2.101   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X27Y28.Y       Tilo                  0.704   fetch_unit_imp/PC_reg<1>
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X32Y37.G4      net (fanout=32)       1.817   fetch_unit_imp/PC_Source<0>
    SLICE_X32Y37.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<16>
                                                       fetch_unit_imp/PC_mux_out<16>_SW0_SW0_SW0
    SLICE_X32Y37.F3      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<16>_SW0_SW0_SW0/O
    SLICE_X32Y37.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<16>
                                                       fetch_unit_imp/PC_mux_out<16>
                                                       fetch_unit_imp/PC_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     21.331ns (8.689ns logic, 12.642ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_16 (FF)
  Requirement:          30.000ns
  Data Path Delay:      21.171ns (Levels of Logic = 10)
  Clock Path Skew:      -0.007ns (0.095 - 0.102)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to fetch_unit_imp/PC_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOPA1    Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X3Y22.F4       net (fanout=1)        0.931   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<17>
    SLICE_X3Y22.X        Tilo                  0.704   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X0Y58.F2       net (fanout=71)       4.910   IMem_rd_data<17>
    SLICE_X0Y58.X        Tilo                  0.759   GPR_file/N77
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren37.SLICEM_F
    SLICE_X3Y58.G1       net (fanout=1)        0.797   GPR_file/N77
    SLICE_X3Y58.Y        Tilo                  0.704   B_reg<19>
                                                       GPR_file/GPR_data_out2<18>1
    SLICE_X17Y31.G1      net (fanout=2)        1.903   GPR_rd_data2<18>
    SLICE_X17Y31.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X17Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X17Y32.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X17Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X17Y33.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X17Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X17Y34.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X27Y28.G4      net (fanout=8)        2.101   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X27Y28.Y       Tilo                  0.704   fetch_unit_imp/PC_reg<1>
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X32Y37.G4      net (fanout=32)       1.817   fetch_unit_imp/PC_Source<0>
    SLICE_X32Y37.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<16>
                                                       fetch_unit_imp/PC_mux_out<16>_SW0_SW0_SW0
    SLICE_X32Y37.F3      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<16>_SW0_SW0_SW0/O
    SLICE_X32Y37.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<16>
                                                       fetch_unit_imp/PC_mux_out<16>
                                                       fetch_unit_imp/PC_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     21.171ns (8.689ns logic, 12.482ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_16 (FF)
  Requirement:          30.000ns
  Data Path Delay:      20.965ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.095 - 0.116)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA17    Tbcko                 2.812   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X3Y22.F3       net (fanout=1)        1.091   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<17>
    SLICE_X3Y22.X        Tilo                  0.704   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X20Y67.F2      net (fanout=71)       4.542   IMem_rd_data<17>
    SLICE_X20Y67.X       Tilo                  0.759   GPR_file/N129
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren63.SLICEM_F
    SLICE_X21Y67.F1      net (fanout=1)        0.476   GPR_file/N129
    SLICE_X21Y67.X       Tilo                  0.704   B_reg<31>
                                                       GPR_file/GPR_data_out2<31>1
    SLICE_X17Y34.G1      net (fanout=2)        2.580   GPR_rd_data2<31>
    SLICE_X17Y34.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X27Y28.G4      net (fanout=8)        2.101   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X27Y28.Y       Tilo                  0.704   fetch_unit_imp/PC_reg<1>
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X32Y37.G4      net (fanout=32)       1.817   fetch_unit_imp/PC_Source<0>
    SLICE_X32Y37.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<16>
                                                       fetch_unit_imp/PC_mux_out<16>_SW0_SW0_SW0
    SLICE_X32Y37.F3      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<16>_SW0_SW0_SW0/O
    SLICE_X32Y37.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<16>
                                                       fetch_unit_imp/PC_mux_out<16>
                                                       fetch_unit_imp/PC_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     20.965ns (8.335ns logic, 12.630ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_29 (SLICE_X32Y36.F4), 7225 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_29 (FF)
  Requirement:          30.000ns
  Data Path Delay:      21.331ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.095 - 0.116)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA17    Tbcko                 2.812   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X3Y22.F3       net (fanout=1)        1.091   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<17>
    SLICE_X3Y22.X        Tilo                  0.704   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X0Y58.F2       net (fanout=71)       4.910   IMem_rd_data<17>
    SLICE_X0Y58.X        Tilo                  0.759   GPR_file/N77
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren37.SLICEM_F
    SLICE_X3Y58.G1       net (fanout=1)        0.797   GPR_file/N77
    SLICE_X3Y58.Y        Tilo                  0.704   B_reg<19>
                                                       GPR_file/GPR_data_out2<18>1
    SLICE_X17Y31.G1      net (fanout=2)        1.903   GPR_rd_data2<18>
    SLICE_X17Y31.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X17Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X17Y32.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X17Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X17Y33.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X17Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X17Y34.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X27Y28.G4      net (fanout=8)        2.101   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X27Y28.Y       Tilo                  0.704   fetch_unit_imp/PC_reg<1>
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X32Y36.G4      net (fanout=32)       1.817   fetch_unit_imp/PC_Source<0>
    SLICE_X32Y36.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_mux_out<29>_SW0_SW0_SW0
    SLICE_X32Y36.F4      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<29>_SW0_SW0_SW0/O
    SLICE_X32Y36.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_mux_out<29>
                                                       fetch_unit_imp/PC_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     21.331ns (8.689ns logic, 12.642ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_29 (FF)
  Requirement:          30.000ns
  Data Path Delay:      21.171ns (Levels of Logic = 10)
  Clock Path Skew:      -0.007ns (0.095 - 0.102)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to fetch_unit_imp/PC_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOPA1    Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X3Y22.F4       net (fanout=1)        0.931   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<17>
    SLICE_X3Y22.X        Tilo                  0.704   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X0Y58.F2       net (fanout=71)       4.910   IMem_rd_data<17>
    SLICE_X0Y58.X        Tilo                  0.759   GPR_file/N77
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren37.SLICEM_F
    SLICE_X3Y58.G1       net (fanout=1)        0.797   GPR_file/N77
    SLICE_X3Y58.Y        Tilo                  0.704   B_reg<19>
                                                       GPR_file/GPR_data_out2<18>1
    SLICE_X17Y31.G1      net (fanout=2)        1.903   GPR_rd_data2<18>
    SLICE_X17Y31.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X17Y32.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X17Y32.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X17Y33.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X17Y33.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X17Y34.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X17Y34.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X27Y28.G4      net (fanout=8)        2.101   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X27Y28.Y       Tilo                  0.704   fetch_unit_imp/PC_reg<1>
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X32Y36.G4      net (fanout=32)       1.817   fetch_unit_imp/PC_Source<0>
    SLICE_X32Y36.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_mux_out<29>_SW0_SW0_SW0
    SLICE_X32Y36.F4      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<29>_SW0_SW0_SW0/O
    SLICE_X32Y36.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_mux_out<29>
                                                       fetch_unit_imp/PC_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     21.171ns (8.689ns logic, 12.482ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_29 (FF)
  Requirement:          30.000ns
  Data Path Delay:      20.965ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.095 - 0.116)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA17    Tbcko                 2.812   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X3Y22.F3       net (fanout=1)        1.091   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<17>
    SLICE_X3Y22.X        Tilo                  0.704   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X20Y67.F2      net (fanout=71)       4.542   IMem_rd_data<17>
    SLICE_X20Y67.X       Tilo                  0.759   GPR_file/N129
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren63.SLICEM_F
    SLICE_X21Y67.F1      net (fanout=1)        0.476   GPR_file/N129
    SLICE_X21Y67.X       Tilo                  0.704   B_reg<31>
                                                       GPR_file/GPR_data_out2<31>1
    SLICE_X17Y34.G1      net (fanout=2)        2.580   GPR_rd_data2<31>
    SLICE_X17Y34.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X27Y28.G4      net (fanout=8)        2.101   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X27Y28.Y       Tilo                  0.704   fetch_unit_imp/PC_reg<1>
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X32Y36.G4      net (fanout=32)       1.817   fetch_unit_imp/PC_Source<0>
    SLICE_X32Y36.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_mux_out<29>_SW0_SW0_SW0
    SLICE_X32Y36.F4      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<29>_SW0_SW0_SW0/O
    SLICE_X32Y36.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_mux_out<29>
                                                       fetch_unit_imp/PC_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     20.965ns (8.335ns logic, 12.630ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array15.SLICEM_G (SLICE_X20Y21.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ALUout_reg_7 (FF)
  Destination:          GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.079 - 0.060)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ALUout_reg_7 to GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.XQ      Tcko                  0.473   ALUout_reg<7>
                                                       ALUout_reg_7
    SLICE_X20Y21.BY      net (fanout=5)        0.395   ALUout_reg<7>
    SLICE_X20Y21.CLK     Tdh         (-Th)     0.127   GPR_file/N163
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.346ns logic, 0.395ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array15.SLICEM_F (SLICE_X20Y21.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ALUout_reg_7 (FF)
  Destination:          GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.079 - 0.060)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ALUout_reg_7 to GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.XQ      Tcko                  0.473   ALUout_reg<7>
                                                       ALUout_reg_7
    SLICE_X20Y21.BY      net (fanout=5)        0.395   ALUout_reg<7>
    SLICE_X20Y21.CLK     Tdh         (-Th)     0.112   GPR_file/N163
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.756ns (0.361ns logic, 0.395ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren5.SLICEM_G (SLICE_X12Y15.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ALUout_reg_2 (FF)
  Destination:          GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ALUout_reg_2 to GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y17.XQ      Tcko                  0.473   ALUout_reg<2>
                                                       ALUout_reg_2
    SLICE_X12Y15.BY      net (fanout=5)        0.406   ALUout_reg<2>
    SLICE_X12Y15.CLK     Tdh         (-Th)     0.127   GPR_file/N13
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.346ns logic, 0.406ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: hostintf/UART_TOP/transmitter_entity/busy/SR
  Logical resource: hostintf/UART_TOP/transmitter_entity/busy/SR
  Location pin: SLICE_X37Y60.SR
  Clock network: RESET_from_Host_Intf
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: hostintf/UART_TOP/transmitter_entity/busy/SR
  Logical resource: hostintf/UART_TOP/transmitter_entity/busy/SR
  Location pin: SLICE_X37Y60.SR
  Clock network: RESET_from_Host_Intf
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: RS232_Tx_OBUF/SR
  Logical resource: hostintf/UART_TOP/transmitter_entity/Out_shift_reg_0/SR
  Location pin: SLICE_X35Y53.SR
  Clock network: RESET_from_Host_Intf
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK_50MHz       |    2.226|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 399537 paths, 0 nets, and 9104 connections

Design statistics:
   Minimum period:  22.180ns{1}   (Maximum frequency:  45.086MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun  4 20:58:08 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



