#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd05)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55a18448f4f0 .scope module, "Simple_ADD_Debug_tb" "Simple_ADD_Debug_tb" 2 1;
 .timescale -9 -12;
v0x55a1844d3c80_0 .var "clk", 0 0;
v0x55a1844d3d40_0 .net "debug_reg1", 31 0, L_0x55a1844eb5b0;  1 drivers
v0x55a1844d3e30_0 .net "debug_reg2", 31 0, L_0x55a1844eb670;  1 drivers
v0x55a1844d3f30_0 .net "debug_reg3", 31 0, L_0x55a1844eb780;  1 drivers
v0x55a1844d4000_0 .net "instruction_debug", 31 0, L_0x55a1844eb370;  1 drivers
v0x55a1844d40a0_0 .net "pc_current", 31 0, L_0x55a1844ea740;  1 drivers
v0x55a1844d4170_0 .net "pipeline_state", 3 0, L_0x55a1844eb470;  1 drivers
v0x55a1844d4240_0 .var "reset", 0 0;
S_0x55a1844767b0 .scope module, "cpu" "CPU_Pipeline_Fixed" 2 12, 3 3 0, S_0x55a18448f4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc_current";
    .port_info 3 /OUTPUT 32 "instruction_debug";
    .port_info 4 /OUTPUT 4 "pipeline_state";
    .port_info 5 /OUTPUT 32 "debug_reg1";
    .port_info 6 /OUTPUT 32 "debug_reg2";
    .port_info 7 /OUTPUT 32 "debug_reg3";
L_0x55a1844d4dd0 .functor AND 1, L_0x55a1844d4f30, v0x55a1844d01e0_0, C4<1>, C4<1>;
L_0x55a1844aec30 .functor AND 1, L_0x55a1844d4f30, v0x55a1844d01e0_0, C4<1>, C4<1>;
L_0x55a1844e7390 .functor AND 1, L_0x55a1844d4f30, v0x55a1844d01e0_0, C4<1>, C4<1>;
L_0x55a1844e8cb0 .functor AND 1, L_0x55a1844d5220, v0x55a1844d2de0_0, C4<1>, C4<1>;
L_0x55a1844ea740 .functor BUFZ 32, v0x55a1844d3100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a1844eb370 .functor BUFZ 32, v0x55a1844d2460_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a1844cd540_1 .array/port v0x55a1844cd540, 1;
L_0x55a1844eb5b0 .functor BUFZ 32, v0x55a1844cd540_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a1844cd540_2 .array/port v0x55a1844cd540, 2;
L_0x55a1844eb670 .functor BUFZ 32, v0x55a1844cd540_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a1844cd540_3 .array/port v0x55a1844cd540, 3;
L_0x55a1844eb780 .functor BUFZ 32, v0x55a1844cd540_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a1844ce1f0_0 .net *"_ivl_101", 0 0, L_0x55a1844e9ca0;  1 drivers
v0x55a1844ce2f0_0 .net *"_ivl_105", 0 0, L_0x55a1844ea000;  1 drivers
v0x55a1844ce3d0_0 .net *"_ivl_113", 29 0, L_0x55a1844eacb0;  1 drivers
L_0x7fdc1a0719f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a1844ce4c0_0 .net/2u *"_ivl_114", 1 0, L_0x7fdc1a0719f0;  1 drivers
v0x55a1844ce5a0_0 .net *"_ivl_52", 0 0, L_0x55a1844e7390;  1 drivers
L_0x7fdc1a071570 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a1844ce680_0 .net/2u *"_ivl_54", 31 0, L_0x7fdc1a071570;  1 drivers
v0x55a1844ce760_0 .net *"_ivl_56", 31 0, L_0x55a1844e7490;  1 drivers
v0x55a1844ce840_0 .net *"_ivl_58", 31 0, L_0x55a1844d53e0;  1 drivers
v0x55a1844ce920_0 .net *"_ivl_63", 29 0, L_0x55a1844e7c60;  1 drivers
L_0x7fdc1a071600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a1844cea00_0 .net/2u *"_ivl_64", 1 0, L_0x7fdc1a071600;  1 drivers
L_0x7fdc1a0717f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55a1844ceae0_0 .net/2u *"_ivl_76", 1 0, L_0x7fdc1a0717f8;  1 drivers
v0x55a1844cebc0_0 .net *"_ivl_78", 0 0, L_0x55a1844e8ef0;  1 drivers
L_0x7fdc1a071840 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55a1844cec80_0 .net/2u *"_ivl_80", 1 0, L_0x7fdc1a071840;  1 drivers
v0x55a1844ced60_0 .net *"_ivl_82", 0 0, L_0x55a1844e9080;  1 drivers
v0x55a1844cee20_0 .net *"_ivl_84", 31 0, L_0x55a1844e91b0;  1 drivers
L_0x7fdc1a071888 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55a1844cef00_0 .net/2u *"_ivl_88", 1 0, L_0x7fdc1a071888;  1 drivers
v0x55a1844cefe0_0 .net *"_ivl_90", 0 0, L_0x55a1844e95d0;  1 drivers
L_0x7fdc1a0718d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55a1844cf1b0_0 .net/2u *"_ivl_92", 1 0, L_0x7fdc1a0718d0;  1 drivers
v0x55a1844cf290_0 .net *"_ivl_94", 0 0, L_0x55a1844e97d0;  1 drivers
v0x55a1844cf350_0 .net *"_ivl_96", 31 0, L_0x55a1844e9900;  1 drivers
v0x55a1844cf430_0 .net "alu_control", 3 0, v0x55a18448eea0_0;  1 drivers
v0x55a1844cf4f0_0 .net "alu_operand_a", 31 0, L_0x55a1844e9ec0;  1 drivers
v0x55a1844cf5b0_0 .net "alu_operand_b", 31 0, L_0x55a1844ea1e0;  1 drivers
v0x55a1844cf650_0 .net "alu_result", 31 0, v0x55a1844a9dd0_0;  1 drivers
v0x55a1844cf720_0 .net "alu_zero", 0 0, L_0x55a1844ea320;  1 drivers
v0x55a1844cf7f0_0 .net "branch_taken", 0 0, v0x55a1844c6f50_0;  1 drivers
v0x55a1844cf8c0_0 .net "branch_target", 31 0, L_0x55a1844ea6a0;  1 drivers
v0x55a1844cf960_0 .net "clk", 0 0, v0x55a1844d3c80_0;  1 drivers
v0x55a1844cfa50_0 .net "control_signals", 11 0, v0x55a1844c7a20_0;  1 drivers
v0x55a1844cfaf0_0 .net "debug_reg1", 31 0, L_0x55a1844eb5b0;  alias, 1 drivers
v0x55a1844cfbb0_0 .net "debug_reg2", 31 0, L_0x55a1844eb670;  alias, 1 drivers
v0x55a1844cfc90_0 .net "debug_reg3", 31 0, L_0x55a1844eb780;  alias, 1 drivers
v0x55a1844cfd70_0 .net "ex_branch", 0 0, L_0x55a1844d4f30;  1 drivers
v0x55a1844d0040_0 .net "ex_jump", 0 0, L_0x55a1844d5050;  1 drivers
v0x55a1844d0100_0 .var "ex_mem_alu_result", 31 0;
v0x55a1844d01e0_0 .var "ex_mem_branch_taken", 0 0;
v0x55a1844d02a0_0 .var "ex_mem_branch_target", 31 0;
v0x55a1844d0380_0 .var "ex_mem_control", 7 0;
v0x55a1844d0460_0 .var "ex_mem_rd_addr", 4 0;
v0x55a1844d0550_0 .net "ex_mem_read", 0 0, L_0x55a1844d4ce0;  1 drivers
v0x55a1844d0620_0 .net "ex_mem_to_reg", 0 0, L_0x55a1844d4c10;  1 drivers
v0x55a1844d06c0_0 .var "ex_mem_valid", 0 0;
v0x55a1844d0760_0 .net "ex_mem_write", 0 0, L_0x55a1844d4e40;  1 drivers
v0x55a1844d0830_0 .var "ex_mem_write_data", 31 0;
v0x55a1844d0900_0 .net "ex_pc_src", 1 0, L_0x55a1844d50f0;  1 drivers
v0x55a1844d09c0_0 .net "ex_reg_write", 0 0, L_0x55a1844d4ac0;  1 drivers
v0x55a1844d0a90_0 .net "flush_ex", 0 0, L_0x55a1844aec30;  1 drivers
v0x55a1844d0b30_0 .net "flush_id", 0 0, L_0x55a1844d4dd0;  1 drivers
L_0x7fdc1a071138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1844d0bf0_0 .net "flush_mem", 0 0, L_0x7fdc1a071138;  1 drivers
v0x55a1844d0cb0_0 .net "forward_a", 1 0, L_0x55a1844e61e0;  1 drivers
v0x55a1844d0da0_0 .net "forward_b", 1 0, L_0x55a1844e7120;  1 drivers
v0x55a1844d0e70_0 .net "forwarded_rs1_data", 31 0, L_0x55a1844e93f0;  1 drivers
v0x55a1844d0f40_0 .net "forwarded_rs2_data", 31 0, L_0x55a1844e9b10;  1 drivers
v0x55a1844d1010_0 .net "id_alu_op", 1 0, L_0x55a1844d48e0;  1 drivers
v0x55a1844d10e0_0 .net "id_alu_src", 1 0, L_0x55a1844d4840;  1 drivers
v0x55a1844d11a0_0 .net "id_branch", 0 0, L_0x55a1844d46c0;  1 drivers
v0x55a1844d1270_0 .var "id_ex_control", 11 0;
v0x55a1844d1330_0 .var "id_ex_funct3", 2 0;
v0x55a1844d1440_0 .var "id_ex_funct7", 6 0;
v0x55a1844d1520_0 .var "id_ex_immediate", 31 0;
v0x55a1844d1600_0 .var "id_ex_pc", 31 0;
v0x55a1844d16e0_0 .var "id_ex_rd_addr", 4 0;
v0x55a1844d17c0_0 .var "id_ex_rs1_addr", 4 0;
v0x55a1844d1880_0 .var "id_ex_rs1_data", 31 0;
v0x55a1844d1940_0 .var "id_ex_rs2_addr", 4 0;
v0x55a1844d1e40_0 .var "id_ex_rs2_data", 31 0;
v0x55a1844d1f00_0 .var "id_ex_valid", 0 0;
v0x55a1844d1fc0_0 .net "id_jump", 0 0, L_0x55a1844d4760;  1 drivers
v0x55a1844d2080_0 .net "id_mem_read", 0 0, L_0x55a1844d4520;  1 drivers
v0x55a1844d2140_0 .net "id_mem_to_reg", 0 0, L_0x55a1844d4400;  1 drivers
v0x55a1844d2200_0 .net "id_mem_write", 0 0, L_0x55a1844d45c0;  1 drivers
v0x55a1844d22c0_0 .net "id_pc_src", 1 0, L_0x55a1844d4a20;  1 drivers
v0x55a1844d23a0_0 .net "id_reg_write", 0 0, L_0x55a1844d4330;  1 drivers
v0x55a1844d2460_0 .var "if_id_instruction", 31 0;
v0x55a1844d2550_0 .var "if_id_pc", 31 0;
v0x55a1844d2610_0 .var "if_id_pc_plus_4", 31 0;
v0x55a1844d26f0_0 .var "if_id_valid", 0 0;
v0x55a1844d27b0_0 .net "immediate", 31 0, v0x55a1844cc3f0_0;  1 drivers
v0x55a1844d28a0_0 .net "instruction_debug", 31 0, L_0x55a1844eb370;  alias, 1 drivers
v0x55a1844d2960_0 .net "instruction_fetch", 31 0, L_0x55a1844e7530;  1 drivers
v0x55a1844d2a50_0 .var "mem_wb_alu_result", 31 0;
v0x55a1844d2b10_0 .var "mem_wb_control", 3 0;
v0x55a1844d2bf0_0 .var "mem_wb_rd_addr", 4 0;
v0x55a1844d2d00_0 .var "mem_wb_read_data", 31 0;
v0x55a1844d2de0_0 .var "mem_wb_valid", 0 0;
v0x55a1844d2ea0_0 .net "memory_read_data", 31 0, L_0x55a1844eab20;  1 drivers
v0x55a1844d2f60_0 .net "pc_current", 31 0, L_0x55a1844ea740;  alias, 1 drivers
v0x55a1844d3020_0 .net "pc_next", 31 0, L_0x55a1844e76f0;  1 drivers
v0x55a1844d3100_0 .var "pc_reg", 31 0;
v0x55a1844d31e0_0 .net "pipeline_state", 3 0, L_0x55a1844eb470;  alias, 1 drivers
v0x55a1844d32c0_0 .net "reset", 0 0, v0x55a1844d4240_0;  1 drivers
v0x55a1844d3390_0 .net "rs1_data", 31 0, L_0x55a1844e82d0;  1 drivers
v0x55a1844d3460_0 .net "rs2_data", 31 0, L_0x55a1844e8810;  1 drivers
L_0x7fdc1a0710a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1844d3530_0 .net "stall_ex", 0 0, L_0x7fdc1a0710a8;  1 drivers
L_0x7fdc1a071060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1844d35d0_0 .net "stall_id", 0 0, L_0x7fdc1a071060;  1 drivers
L_0x7fdc1a071018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1844d3690_0 .net "stall_if", 0 0, L_0x7fdc1a071018;  1 drivers
L_0x7fdc1a0710f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1844d3750_0 .net "stall_mem", 0 0, L_0x7fdc1a0710f0;  1 drivers
v0x55a1844d3810_0 .net "wb_mem_to_reg", 0 0, L_0x55a1844d52c0;  1 drivers
v0x55a1844d38d0_0 .net "wb_reg_src", 1 0, L_0x55a1844d5480;  1 drivers
v0x55a1844d39b0_0 .net "wb_reg_write", 0 0, L_0x55a1844d5220;  1 drivers
v0x55a1844d3a80_0 .net "write_back_data", 31 0, L_0x55a1844eb080;  1 drivers
E_0x55a184414cc0 .event posedge, v0x55a1844cd9e0_0, v0x55a1844c8550_0;
L_0x55a1844d4330 .part v0x55a1844d1270_0, 11, 1;
L_0x55a1844d4400 .part v0x55a1844d1270_0, 10, 1;
L_0x55a1844d4520 .part v0x55a1844d1270_0, 9, 1;
L_0x55a1844d45c0 .part v0x55a1844d1270_0, 8, 1;
L_0x55a1844d46c0 .part v0x55a1844d1270_0, 7, 1;
L_0x55a1844d4760 .part v0x55a1844d1270_0, 6, 1;
L_0x55a1844d4840 .part v0x55a1844d1270_0, 4, 2;
L_0x55a1844d48e0 .part v0x55a1844d1270_0, 2, 2;
L_0x55a1844d4a20 .part v0x55a1844d1270_0, 0, 2;
L_0x55a1844d4ac0 .part v0x55a1844d0380_0, 7, 1;
L_0x55a1844d4c10 .part v0x55a1844d0380_0, 6, 1;
L_0x55a1844d4ce0 .part v0x55a1844d0380_0, 5, 1;
L_0x55a1844d4e40 .part v0x55a1844d0380_0, 4, 1;
L_0x55a1844d4f30 .part v0x55a1844d0380_0, 3, 1;
L_0x55a1844d5050 .part v0x55a1844d0380_0, 2, 1;
L_0x55a1844d50f0 .part v0x55a1844d0380_0, 0, 2;
L_0x55a1844d5220 .part v0x55a1844d2b10_0, 3, 1;
L_0x55a1844d52c0 .part v0x55a1844d2b10_0, 2, 1;
L_0x55a1844d5480 .part v0x55a1844d2b10_0, 0, 2;
L_0x55a1844e7490 .arith/sum 32, v0x55a1844d3100_0, L_0x7fdc1a071570;
L_0x55a1844d53e0 .functor MUXZ 32, L_0x55a1844e7490, v0x55a1844d0100_0, L_0x55a1844d5050, C4<>;
L_0x55a1844e76f0 .functor MUXZ 32, L_0x55a1844d53e0, v0x55a1844d02a0_0, L_0x55a1844e7390, C4<>;
L_0x55a1844e7c60 .part v0x55a1844d3100_0, 2, 30;
L_0x55a1844e7d50 .concat [ 2 30 0 0], L_0x7fdc1a071600, L_0x55a1844e7c60;
L_0x55a1844e8a40 .part v0x55a1844d2460_0, 15, 5;
L_0x55a1844e8b30 .part v0x55a1844d2460_0, 20, 5;
L_0x55a1844e8e50 .part v0x55a1844d2460_0, 0, 7;
L_0x55a1844e8ef0 .cmp/eq 2, L_0x55a1844e61e0, L_0x7fdc1a0717f8;
L_0x55a1844e9080 .cmp/eq 2, L_0x55a1844e61e0, L_0x7fdc1a071840;
L_0x55a1844e91b0 .functor MUXZ 32, v0x55a1844d1880_0, L_0x55a1844eb080, L_0x55a1844e9080, C4<>;
L_0x55a1844e93f0 .functor MUXZ 32, L_0x55a1844e91b0, v0x55a1844d0100_0, L_0x55a1844e8ef0, C4<>;
L_0x55a1844e95d0 .cmp/eq 2, L_0x55a1844e7120, L_0x7fdc1a071888;
L_0x55a1844e97d0 .cmp/eq 2, L_0x55a1844e7120, L_0x7fdc1a0718d0;
L_0x55a1844e9900 .functor MUXZ 32, v0x55a1844d1e40_0, L_0x55a1844eb080, L_0x55a1844e97d0, C4<>;
L_0x55a1844e9b10 .functor MUXZ 32, L_0x55a1844e9900, v0x55a1844d0100_0, L_0x55a1844e95d0, C4<>;
L_0x55a1844e9ca0 .part L_0x55a1844d4840, 1, 1;
L_0x55a1844e9ec0 .functor MUXZ 32, L_0x55a1844e93f0, v0x55a1844d1600_0, L_0x55a1844e9ca0, C4<>;
L_0x55a1844ea000 .part L_0x55a1844d4840, 0, 1;
L_0x55a1844ea1e0 .functor MUXZ 32, L_0x55a1844e9b10, v0x55a1844d1520_0, L_0x55a1844ea000, C4<>;
L_0x55a1844ea4b0 .part v0x55a1844d1440_0, 5, 1;
L_0x55a1844ea6a0 .arith/sum 32, v0x55a1844d1600_0, v0x55a1844d1520_0;
L_0x55a1844eacb0 .part v0x55a1844d0100_0, 2, 30;
L_0x55a1844eaf40 .concat [ 2 30 0 0], L_0x7fdc1a0719f0, L_0x55a1844eacb0;
L_0x55a1844eb080 .functor MUXZ 32, v0x55a1844d2a50_0, v0x55a1844d2d00_0, L_0x55a1844d52c0, C4<>;
L_0x55a1844eb470 .concat [ 1 1 1 1], v0x55a1844d2de0_0, v0x55a1844d06c0_0, v0x55a1844d1f00_0, v0x55a1844d26f0_0;
S_0x55a1844744b0 .scope module, "alu" "FastALU" 3 245, 4 5 0, S_0x55a1844767b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0x55a1844aba40 .param/l "ALU_ADD" 1 4 16, C4<0010>;
P_0x55a1844aba80 .param/l "ALU_AND" 1 4 23, C4<1001>;
P_0x55a1844abac0 .param/l "ALU_OR" 1 4 14, C4<0000>;
P_0x55a1844abb00 .param/l "ALU_SLL" 1 4 18, C4<0100>;
P_0x55a1844abb40 .param/l "ALU_SLT" 1 4 21, C4<0111>;
P_0x55a1844abb80 .param/l "ALU_SLTU" 1 4 22, C4<1000>;
P_0x55a1844abbc0 .param/l "ALU_SRA" 1 4 19, C4<0101>;
P_0x55a1844abc00 .param/l "ALU_SRL" 1 4 17, C4<0011>;
P_0x55a1844abc40 .param/l "ALU_SUB" 1 4 20, C4<0110>;
P_0x55a1844abc80 .param/l "ALU_XOR" 1 4 15, C4<0001>;
L_0x7fdc1a071918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1844a62b0_0 .net/2u *"_ivl_0", 31 0, L_0x7fdc1a071918;  1 drivers
v0x55a1844a6380_0 .net "alu_control", 3 0, v0x55a18448eea0_0;  alias, 1 drivers
v0x55a1844a87d0_0 .net "operand_a", 31 0, L_0x55a1844e9ec0;  alias, 1 drivers
v0x55a1844a8870_0 .net "operand_b", 31 0, L_0x55a1844ea1e0;  alias, 1 drivers
v0x55a1844a9dd0_0 .var "result", 31 0;
v0x55a1844a9e70_0 .net "zero", 0 0, L_0x55a1844ea320;  alias, 1 drivers
E_0x55a184414140 .event anyedge, v0x55a1844a6380_0, v0x55a1844a87d0_0, v0x55a1844a8870_0;
L_0x55a1844ea320 .cmp/eq 32, v0x55a1844a9dd0_0, L_0x7fdc1a071918;
S_0x55a1844c66b0 .scope module, "alu_ctrl" "ALUControl_Fast" 3 254, 5 3 0, S_0x55a1844767b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_bit30";
    .port_info 3 /OUTPUT 4 "alu_control";
v0x55a18448eea0_0 .var "alu_control", 3 0;
v0x55a1844c68c0_0 .net "alu_op", 1 0, L_0x55a1844d48e0;  alias, 1 drivers
v0x55a1844c6980_0 .net "funct3", 2 0, v0x55a1844d1330_0;  1 drivers
v0x55a1844c6a40_0 .net "funct7_bit30", 0 0, L_0x55a1844ea4b0;  1 drivers
E_0x55a1844145f0 .event anyedge, v0x55a1844c68c0_0, v0x55a1844c6980_0, v0x55a1844c6a40_0;
S_0x55a1844c6b80 .scope module, "branch_unit" "BranchUnit" 3 262, 6 3 0, S_0x55a1844767b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 1 "branch_enable";
    .port_info 4 /OUTPUT 1 "branch_taken";
v0x55a1844c6e70_0 .net "branch_enable", 0 0, L_0x55a1844d46c0;  alias, 1 drivers
v0x55a1844c6f50_0 .var "branch_taken", 0 0;
v0x55a1844c7010_0 .net "funct3", 2 0, v0x55a1844d1330_0;  alias, 1 drivers
v0x55a1844c7110_0 .net "rs1_data", 31 0, L_0x55a1844e93f0;  alias, 1 drivers
v0x55a1844c71d0_0 .net "rs2_data", 31 0, L_0x55a1844e9b10;  alias, 1 drivers
E_0x55a1844148a0 .event anyedge, v0x55a1844c6e70_0, v0x55a1844c6980_0, v0x55a1844c7110_0, v0x55a1844c71d0_0;
S_0x55a1844c73a0 .scope module, "control_unit" "ControlUnit_Fast" 3 193, 7 5 0, S_0x55a1844767b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 12 "control_signals";
P_0x55a1844afba0 .param/l "OP_AUIPC" 1 7 23, C4<0010111>;
P_0x55a1844afbe0 .param/l "OP_BRANCH" 1 7 26, C4<1100011>;
P_0x55a1844afc20 .param/l "OP_IMM" 1 7 29, C4<0010011>;
P_0x55a1844afc60 .param/l "OP_JAL" 1 7 24, C4<1101111>;
P_0x55a1844afca0 .param/l "OP_JALR" 1 7 25, C4<1100111>;
P_0x55a1844afce0 .param/l "OP_LOAD" 1 7 27, C4<0000011>;
P_0x55a1844afd20 .param/l "OP_LUI" 1 7 22, C4<0110111>;
P_0x55a1844afd60 .param/l "OP_REG" 1 7 30, C4<0110011>;
P_0x55a1844afda0 .param/l "OP_STORE" 1 7 28, C4<0100011>;
v0x55a1844c7a20_0 .var "control_signals", 11 0;
v0x55a1844c7b20_0 .net "opcode", 6 0, L_0x55a1844e8e50;  1 drivers
E_0x55a1844000d0 .event anyedge, v0x55a1844c7b20_0;
S_0x55a1844c7c60 .scope module, "dmem" "DataMemory" 3 297, 8 1 0, S_0x55a1844767b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /OUTPUT 32 "read_data";
v0x55a1844c7fc0_0 .net *"_ivl_0", 31 0, L_0x55a1844ea850;  1 drivers
v0x55a1844c80c0_0 .net *"_ivl_3", 9 0, L_0x55a1844ea8f0;  1 drivers
v0x55a1844c81a0_0 .net *"_ivl_4", 11 0, L_0x55a1844ea990;  1 drivers
L_0x7fdc1a071960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a1844c8260_0 .net *"_ivl_7", 1 0, L_0x7fdc1a071960;  1 drivers
L_0x7fdc1a0719a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1844c8340_0 .net/2u *"_ivl_8", 31 0, L_0x7fdc1a0719a8;  1 drivers
v0x55a1844c8470_0 .net "address", 31 0, L_0x55a1844eaf40;  1 drivers
v0x55a1844c8550_0 .net "clk", 0 0, v0x55a1844d3c80_0;  alias, 1 drivers
v0x55a1844c8610 .array "dmem", 1023 0, 31 0;
v0x55a1844c86d0_0 .net "mem_read", 0 0, L_0x55a1844d4ce0;  alias, 1 drivers
v0x55a1844c8820_0 .net "mem_write", 0 0, L_0x55a1844d4e40;  alias, 1 drivers
v0x55a1844c88e0_0 .net "read_data", 31 0, L_0x55a1844eab20;  alias, 1 drivers
v0x55a1844c89c0_0 .net "write_data", 31 0, v0x55a1844d0830_0;  1 drivers
E_0x55a1844c7f60 .event posedge, v0x55a1844c8550_0;
L_0x55a1844ea850 .array/port v0x55a1844c8610, L_0x55a1844ea990;
L_0x55a1844ea8f0 .part L_0x55a1844eaf40, 2, 10;
L_0x55a1844ea990 .concat [ 10 2 0 0], L_0x55a1844ea8f0, L_0x7fdc1a071960;
L_0x55a1844eab20 .functor MUXZ 32, L_0x7fdc1a0719a8, L_0x55a1844ea850, L_0x55a1844d4ce0, C4<>;
S_0x55a1844c8ba0 .scope module, "forwarding_unit" "ForwardingUnit" 3 120, 9 1 0, S_0x55a1844767b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs1_ex";
    .port_info 1 /INPUT 5 "rs2_ex";
    .port_info 2 /INPUT 5 "rd_mem";
    .port_info 3 /INPUT 5 "rd_wb";
    .port_info 4 /INPUT 1 "reg_write_mem";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
L_0x55a1844a5140 .functor AND 1, L_0x55a1844d4ac0, L_0x55a1844e5880, C4<1>, C4<1>;
L_0x55a1844a61a0 .functor AND 1, L_0x55a1844a5140, L_0x55a1844e5a40, C4<1>, C4<1>;
L_0x55a1844a86c0 .functor AND 1, L_0x55a1844d5220, L_0x55a1844e5cf0, C4<1>, C4<1>;
L_0x55a1844a9cc0 .functor AND 1, L_0x55a1844a86c0, L_0x55a1844e5e60, C4<1>, C4<1>;
L_0x55a18448ed90 .functor AND 1, L_0x55a1844d4ac0, L_0x55a1844e6540, C4<1>, C4<1>;
L_0x55a1844e6810 .functor AND 1, L_0x55a18448ed90, L_0x55a1844e6770, C4<1>, C4<1>;
L_0x55a1844e6d10 .functor AND 1, L_0x55a1844d5220, L_0x55a1844e6bd0, C4<1>, C4<1>;
L_0x55a1844e6a00 .functor AND 1, L_0x55a1844e6d10, L_0x55a1844e6d80, C4<1>, C4<1>;
v0x55a1844c8e90_0 .net *"_ivl_0", 31 0, L_0x55a1844d5700;  1 drivers
v0x55a1844c8f90_0 .net *"_ivl_10", 0 0, L_0x55a1844e5a40;  1 drivers
v0x55a1844c9050_0 .net *"_ivl_12", 0 0, L_0x55a1844a61a0;  1 drivers
L_0x7fdc1a071210 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55a1844c9110_0 .net/2u *"_ivl_14", 1 0, L_0x7fdc1a071210;  1 drivers
v0x55a1844c91f0_0 .net *"_ivl_16", 31 0, L_0x55a1844e5bd0;  1 drivers
L_0x7fdc1a071258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1844c9320_0 .net *"_ivl_19", 26 0, L_0x7fdc1a071258;  1 drivers
L_0x7fdc1a0712a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1844c9400_0 .net/2u *"_ivl_20", 31 0, L_0x7fdc1a0712a0;  1 drivers
v0x55a1844c94e0_0 .net *"_ivl_22", 0 0, L_0x55a1844e5cf0;  1 drivers
v0x55a1844c95a0_0 .net *"_ivl_24", 0 0, L_0x55a1844a86c0;  1 drivers
v0x55a1844c9710_0 .net *"_ivl_26", 0 0, L_0x55a1844e5e60;  1 drivers
v0x55a1844c97d0_0 .net *"_ivl_28", 0 0, L_0x55a1844a9cc0;  1 drivers
L_0x7fdc1a071180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1844c98b0_0 .net *"_ivl_3", 26 0, L_0x7fdc1a071180;  1 drivers
L_0x7fdc1a0712e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55a1844c9990_0 .net/2u *"_ivl_30", 1 0, L_0x7fdc1a0712e8;  1 drivers
L_0x7fdc1a071330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a1844c9a70_0 .net/2u *"_ivl_32", 1 0, L_0x7fdc1a071330;  1 drivers
v0x55a1844c9b50_0 .net *"_ivl_34", 1 0, L_0x55a1844e6050;  1 drivers
v0x55a1844c9c30_0 .net *"_ivl_38", 31 0, L_0x55a1844e6410;  1 drivers
L_0x7fdc1a0711c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1844c9d10_0 .net/2u *"_ivl_4", 31 0, L_0x7fdc1a0711c8;  1 drivers
L_0x7fdc1a071378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1844c9f00_0 .net *"_ivl_41", 26 0, L_0x7fdc1a071378;  1 drivers
L_0x7fdc1a0713c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1844c9fe0_0 .net/2u *"_ivl_42", 31 0, L_0x7fdc1a0713c0;  1 drivers
v0x55a1844ca0c0_0 .net *"_ivl_44", 0 0, L_0x55a1844e6540;  1 drivers
v0x55a1844ca180_0 .net *"_ivl_46", 0 0, L_0x55a18448ed90;  1 drivers
v0x55a1844ca260_0 .net *"_ivl_48", 0 0, L_0x55a1844e6770;  1 drivers
v0x55a1844ca320_0 .net *"_ivl_50", 0 0, L_0x55a1844e6810;  1 drivers
L_0x7fdc1a071408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55a1844ca400_0 .net/2u *"_ivl_52", 1 0, L_0x7fdc1a071408;  1 drivers
v0x55a1844ca4e0_0 .net *"_ivl_54", 31 0, L_0x55a1844e6960;  1 drivers
L_0x7fdc1a071450 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1844ca5c0_0 .net *"_ivl_57", 26 0, L_0x7fdc1a071450;  1 drivers
L_0x7fdc1a071498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1844ca6a0_0 .net/2u *"_ivl_58", 31 0, L_0x7fdc1a071498;  1 drivers
v0x55a1844ca780_0 .net *"_ivl_6", 0 0, L_0x55a1844e5880;  1 drivers
v0x55a1844ca840_0 .net *"_ivl_60", 0 0, L_0x55a1844e6bd0;  1 drivers
v0x55a1844ca900_0 .net *"_ivl_62", 0 0, L_0x55a1844e6d10;  1 drivers
v0x55a1844ca9e0_0 .net *"_ivl_64", 0 0, L_0x55a1844e6d80;  1 drivers
v0x55a1844caaa0_0 .net *"_ivl_66", 0 0, L_0x55a1844e6a00;  1 drivers
L_0x7fdc1a0714e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55a1844cab80_0 .net/2u *"_ivl_68", 1 0, L_0x7fdc1a0714e0;  1 drivers
L_0x7fdc1a071528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a1844cae70_0 .net/2u *"_ivl_70", 1 0, L_0x7fdc1a071528;  1 drivers
v0x55a1844caf50_0 .net *"_ivl_72", 1 0, L_0x55a1844e6f90;  1 drivers
v0x55a1844cb030_0 .net *"_ivl_8", 0 0, L_0x55a1844a5140;  1 drivers
v0x55a1844cb110_0 .net "forward_a", 1 0, L_0x55a1844e61e0;  alias, 1 drivers
v0x55a1844cb1f0_0 .net "forward_b", 1 0, L_0x55a1844e7120;  alias, 1 drivers
v0x55a1844cb2d0_0 .net "rd_mem", 4 0, v0x55a1844d0460_0;  1 drivers
v0x55a1844cb3b0_0 .net "rd_wb", 4 0, v0x55a1844d2bf0_0;  1 drivers
v0x55a1844cb490_0 .net "reg_write_mem", 0 0, L_0x55a1844d4ac0;  alias, 1 drivers
v0x55a1844cb550_0 .net "reg_write_wb", 0 0, L_0x55a1844d5220;  alias, 1 drivers
v0x55a1844cb610_0 .net "rs1_ex", 4 0, v0x55a1844d17c0_0;  1 drivers
v0x55a1844cb6f0_0 .net "rs2_ex", 4 0, v0x55a1844d1940_0;  1 drivers
L_0x55a1844d5700 .concat [ 5 27 0 0], v0x55a1844d0460_0, L_0x7fdc1a071180;
L_0x55a1844e5880 .cmp/ne 32, L_0x55a1844d5700, L_0x7fdc1a0711c8;
L_0x55a1844e5a40 .cmp/eq 5, v0x55a1844d0460_0, v0x55a1844d17c0_0;
L_0x55a1844e5bd0 .concat [ 5 27 0 0], v0x55a1844d2bf0_0, L_0x7fdc1a071258;
L_0x55a1844e5cf0 .cmp/ne 32, L_0x55a1844e5bd0, L_0x7fdc1a0712a0;
L_0x55a1844e5e60 .cmp/eq 5, v0x55a1844d2bf0_0, v0x55a1844d17c0_0;
L_0x55a1844e6050 .functor MUXZ 2, L_0x7fdc1a071330, L_0x7fdc1a0712e8, L_0x55a1844a9cc0, C4<>;
L_0x55a1844e61e0 .functor MUXZ 2, L_0x55a1844e6050, L_0x7fdc1a071210, L_0x55a1844a61a0, C4<>;
L_0x55a1844e6410 .concat [ 5 27 0 0], v0x55a1844d0460_0, L_0x7fdc1a071378;
L_0x55a1844e6540 .cmp/ne 32, L_0x55a1844e6410, L_0x7fdc1a0713c0;
L_0x55a1844e6770 .cmp/eq 5, v0x55a1844d0460_0, v0x55a1844d1940_0;
L_0x55a1844e6960 .concat [ 5 27 0 0], v0x55a1844d2bf0_0, L_0x7fdc1a071450;
L_0x55a1844e6bd0 .cmp/ne 32, L_0x55a1844e6960, L_0x7fdc1a071498;
L_0x55a1844e6d80 .cmp/eq 5, v0x55a1844d2bf0_0, v0x55a1844d1940_0;
L_0x55a1844e6f90 .functor MUXZ 2, L_0x7fdc1a071528, L_0x7fdc1a0714e0, L_0x55a1844e6a00, C4<>;
L_0x55a1844e7120 .functor MUXZ 2, L_0x55a1844e6f90, L_0x7fdc1a071408, L_0x55a1844e6810, C4<>;
S_0x55a1844cb8d0 .scope module, "imem" "InstructionMemory" 3 151, 10 1 0, S_0x55a1844767b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x55a1844e7530 .functor BUFZ 32, L_0x55a1844e78f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a1844cbad0_0 .net *"_ivl_0", 31 0, L_0x55a1844e78f0;  1 drivers
v0x55a1844cbbd0_0 .net *"_ivl_3", 9 0, L_0x55a1844e7990;  1 drivers
v0x55a1844cbcb0_0 .net *"_ivl_4", 11 0, L_0x55a1844e7a30;  1 drivers
L_0x7fdc1a0715b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a1844cbd70_0 .net *"_ivl_7", 1 0, L_0x7fdc1a0715b8;  1 drivers
v0x55a1844cbe50_0 .net "address", 31 0, L_0x55a1844e7d50;  1 drivers
v0x55a1844cbf80 .array "imem", 1023 0, 31 0;
v0x55a1844cc040_0 .net "instruction", 31 0, L_0x55a1844e7530;  alias, 1 drivers
L_0x55a1844e78f0 .array/port v0x55a1844cbf80, L_0x55a1844e7a30;
L_0x55a1844e7990 .part L_0x55a1844e7d50, 2, 10;
L_0x55a1844e7a30 .concat [ 10 2 0 0], L_0x55a1844e7990, L_0x7fdc1a0715b8;
S_0x55a1844cc180 .scope module, "imm_gen" "ImmediateGenerator_Fast" 3 187, 11 3 0, S_0x55a1844767b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
v0x55a1844cc3f0_0 .var "immediate", 31 0;
v0x55a1844cc4f0_0 .net "instruction", 31 0, v0x55a1844d2460_0;  1 drivers
v0x55a1844cc5d0_0 .net "opcode", 6 0, L_0x55a1844e8d20;  1 drivers
E_0x55a1844b2c20 .event anyedge, v0x55a1844cc5d0_0, v0x55a1844cc4f0_0;
L_0x55a1844e8d20 .part v0x55a1844d2460_0, 0, 7;
S_0x55a1844cc6f0 .scope module, "register_file" "RegisterFile_Optimized" 3 174, 12 5 0, S_0x55a1844767b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
L_0x7fdc1a071648 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55a1844cc8d0_0 .net/2u *"_ivl_0", 4 0, L_0x7fdc1a071648;  1 drivers
L_0x7fdc1a0716d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a1844cc9b0_0 .net *"_ivl_11", 1 0, L_0x7fdc1a0716d8;  1 drivers
L_0x7fdc1a071720 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55a1844cca90_0 .net/2u *"_ivl_14", 4 0, L_0x7fdc1a071720;  1 drivers
v0x55a1844ccb50_0 .net *"_ivl_16", 0 0, L_0x55a1844e84b0;  1 drivers
L_0x7fdc1a071768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1844ccc10_0 .net/2u *"_ivl_18", 31 0, L_0x7fdc1a071768;  1 drivers
v0x55a1844ccd40_0 .net *"_ivl_2", 0 0, L_0x55a1844e7fb0;  1 drivers
v0x55a1844cce00_0 .net *"_ivl_20", 31 0, L_0x55a1844e85a0;  1 drivers
v0x55a1844ccee0_0 .net *"_ivl_22", 6 0, L_0x55a1844e8680;  1 drivers
L_0x7fdc1a0717b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a1844ccfc0_0 .net *"_ivl_25", 1 0, L_0x7fdc1a0717b0;  1 drivers
L_0x7fdc1a071690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1844cd130_0 .net/2u *"_ivl_4", 31 0, L_0x7fdc1a071690;  1 drivers
v0x55a1844cd210_0 .net *"_ivl_6", 31 0, L_0x55a1844e80a0;  1 drivers
v0x55a1844cd2f0_0 .net *"_ivl_8", 6 0, L_0x55a1844e8140;  1 drivers
v0x55a1844cd3d0_0 .net "clk", 0 0, v0x55a1844d3c80_0;  alias, 1 drivers
v0x55a1844cd470_0 .net "rd_addr", 4 0, v0x55a1844d2bf0_0;  alias, 1 drivers
v0x55a1844cd540 .array "registers", 31 0, 31 0;
v0x55a1844cd9e0_0 .net "reset", 0 0, v0x55a1844d4240_0;  alias, 1 drivers
v0x55a1844cdaa0_0 .net "rs1_addr", 4 0, L_0x55a1844e8a40;  1 drivers
v0x55a1844cdc90_0 .net "rs1_data", 31 0, L_0x55a1844e82d0;  alias, 1 drivers
v0x55a1844cdd70_0 .net "rs2_addr", 4 0, L_0x55a1844e8b30;  1 drivers
v0x55a1844cde50_0 .net "rs2_data", 31 0, L_0x55a1844e8810;  alias, 1 drivers
v0x55a1844cdf30_0 .net "write_data", 31 0, L_0x55a1844eb080;  alias, 1 drivers
v0x55a1844ce010_0 .net "write_enable", 0 0, L_0x55a1844e8cb0;  1 drivers
L_0x55a1844e7fb0 .cmp/eq 5, L_0x55a1844e8a40, L_0x7fdc1a071648;
L_0x55a1844e80a0 .array/port v0x55a1844cd540, L_0x55a1844e8140;
L_0x55a1844e8140 .concat [ 5 2 0 0], L_0x55a1844e8a40, L_0x7fdc1a0716d8;
L_0x55a1844e82d0 .functor MUXZ 32, L_0x55a1844e80a0, L_0x7fdc1a071690, L_0x55a1844e7fb0, C4<>;
L_0x55a1844e84b0 .cmp/eq 5, L_0x55a1844e8b30, L_0x7fdc1a071720;
L_0x55a1844e85a0 .array/port v0x55a1844cd540, L_0x55a1844e8680;
L_0x55a1844e8680 .concat [ 5 2 0 0], L_0x55a1844e8b30, L_0x7fdc1a0717b0;
L_0x55a1844e8810 .functor MUXZ 32, L_0x55a1844e85a0, L_0x7fdc1a071768, L_0x55a1844e84b0, C4<>;
    .scope S_0x55a1844cc6f0;
T_0 ;
    %wait E_0x55a1844c7f60;
    %load/vec4 v0x55a1844cd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55a1844ce010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x55a1844cd470_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55a1844cdf30_0;
    %load/vec4 v0x55a1844cd470_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844cd540, 0, 4;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a1844cc180;
T_1 ;
    %wait E_0x55a1844b2c20;
    %load/vec4 v0x55a1844cc5d0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1844cc3f0_0, 0, 32;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a1844cc3f0_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a1844cc3f0_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a1844cc3f0_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a1844cc3f0_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55a1844cc3f0_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x55a1844cc3f0_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x55a1844cc3f0_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1844cc4f0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55a1844cc3f0_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55a1844c73a0;
T_2 ;
    %wait E_0x55a1844000d0;
    %load/vec4 v0x55a1844c7b20_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a1844c7a20_0, 0, 12;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 2061, 0, 12;
    %store/vec4 v0x55a1844c7a20_0, 0, 12;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 2109, 0, 12;
    %store/vec4 v0x55a1844c7a20_0, 0, 12;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 2114, 0, 12;
    %store/vec4 v0x55a1844c7a20_0, 0, 12;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 2130, 0, 12;
    %store/vec4 v0x55a1844c7a20_0, 0, 12;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 148, 0, 12;
    %store/vec4 v0x55a1844c7a20_0, 0, 12;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 3344, 0, 12;
    %store/vec4 v0x55a1844c7a20_0, 0, 12;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 80, 0, 12;
    %store/vec4 v0x55a1844c7a20_0, 0, 12;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 2073, 0, 12;
    %store/vec4 v0x55a1844c7a20_0, 0, 12;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 2056, 0, 12;
    %store/vec4 v0x55a1844c7a20_0, 0, 12;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55a1844744b0;
T_3 ;
    %wait E_0x55a184414140;
    %load/vec4 v0x55a1844a6380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1844a9dd0_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0x55a1844a87d0_0;
    %load/vec4 v0x55a1844a8870_0;
    %or;
    %store/vec4 v0x55a1844a9dd0_0, 0, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v0x55a1844a87d0_0;
    %load/vec4 v0x55a1844a8870_0;
    %xor;
    %store/vec4 v0x55a1844a9dd0_0, 0, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0x55a1844a87d0_0;
    %load/vec4 v0x55a1844a8870_0;
    %add;
    %store/vec4 v0x55a1844a9dd0_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0x55a1844a87d0_0;
    %load/vec4 v0x55a1844a8870_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a1844a9dd0_0, 0, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0x55a1844a87d0_0;
    %load/vec4 v0x55a1844a8870_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55a1844a9dd0_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x55a1844a87d0_0;
    %load/vec4 v0x55a1844a8870_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55a1844a9dd0_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x55a1844a87d0_0;
    %load/vec4 v0x55a1844a8870_0;
    %sub;
    %store/vec4 v0x55a1844a9dd0_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x55a1844a87d0_0;
    %load/vec4 v0x55a1844a8870_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0x55a1844a9dd0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x55a1844a87d0_0;
    %load/vec4 v0x55a1844a8870_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v0x55a1844a9dd0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x55a1844a87d0_0;
    %load/vec4 v0x55a1844a8870_0;
    %and;
    %store/vec4 v0x55a1844a9dd0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a1844c66b0;
T_4 ;
    %wait E_0x55a1844145f0;
    %load/vec4 v0x55a1844c68c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a18448eea0_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a18448eea0_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55a1844c6980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.5 ;
    %load/vec4 v0x55a1844c6a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v0x55a18448eea0_0, 0, 4;
    %jmp T_4.13;
T_4.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55a18448eea0_0, 0, 4;
    %jmp T_4.13;
T_4.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55a18448eea0_0, 0, 4;
    %jmp T_4.13;
T_4.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a18448eea0_0, 0, 4;
    %jmp T_4.13;
T_4.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55a18448eea0_0, 0, 4;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x55a1844c6a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0x55a18448eea0_0, 0, 4;
    %jmp T_4.13;
T_4.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a18448eea0_0, 0, 4;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55a18448eea0_0, 0, 4;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a18448eea0_0, 0, 4;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a1844c6b80;
T_5 ;
    %wait E_0x55a1844148a0;
    %load/vec4 v0x55a1844c6e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55a1844c7010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1844c6f50_0, 0, 1;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x55a1844c7110_0;
    %load/vec4 v0x55a1844c71d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55a1844c6f50_0, 0, 1;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x55a1844c7110_0;
    %load/vec4 v0x55a1844c71d0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55a1844c6f50_0, 0, 1;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x55a1844c7110_0;
    %load/vec4 v0x55a1844c71d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x55a1844c6f50_0, 0, 1;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x55a1844c71d0_0;
    %load/vec4 v0x55a1844c7110_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x55a1844c6f50_0, 0, 1;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x55a1844c7110_0;
    %load/vec4 v0x55a1844c71d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x55a1844c6f50_0, 0, 1;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x55a1844c71d0_0;
    %load/vec4 v0x55a1844c7110_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x55a1844c6f50_0, 0, 1;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1844c6f50_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55a1844c7c60;
T_6 ;
    %wait E_0x55a1844c7f60;
    %load/vec4 v0x55a1844c8820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55a1844c89c0_0;
    %load/vec4 v0x55a1844c8470_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1844c8610, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a1844767b0;
T_7 ;
    %wait E_0x55a184414cc0;
    %load/vec4 v0x55a1844d32c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1844d3100_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a1844d3690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55a1844d3020_0;
    %assign/vec4 v0x55a1844d3100_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a1844767b0;
T_8 ;
    %wait E_0x55a184414cc0;
    %load/vec4 v0x55a1844d32c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.2, 8;
    %load/vec4 v0x55a1844d0b30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x55a1844d2460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1844d2550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1844d2610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1844d26f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55a1844d35d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %load/vec4 v0x55a1844d2960_0;
    %assign/vec4 v0x55a1844d2460_0, 0;
    %load/vec4 v0x55a1844d3100_0;
    %assign/vec4 v0x55a1844d2550_0, 0;
    %load/vec4 v0x55a1844d3100_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55a1844d2610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1844d26f0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a1844767b0;
T_9 ;
    %wait E_0x55a184414cc0;
    %load/vec4 v0x55a1844d32c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.2, 8;
    %load/vec4 v0x55a1844d0a90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.2;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1844d1600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1844d1880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1844d1e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1844d1520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a1844d17c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a1844d1940_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a1844d16e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a1844d1330_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55a1844d1440_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55a1844d1270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1844d1f00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55a1844d3530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.3, 8;
    %load/vec4 v0x55a1844d2550_0;
    %assign/vec4 v0x55a1844d1600_0, 0;
    %load/vec4 v0x55a1844d3390_0;
    %assign/vec4 v0x55a1844d1880_0, 0;
    %load/vec4 v0x55a1844d3460_0;
    %assign/vec4 v0x55a1844d1e40_0, 0;
    %load/vec4 v0x55a1844d27b0_0;
    %assign/vec4 v0x55a1844d1520_0, 0;
    %load/vec4 v0x55a1844d2460_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x55a1844d17c0_0, 0;
    %load/vec4 v0x55a1844d2460_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x55a1844d1940_0, 0;
    %load/vec4 v0x55a1844d2460_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x55a1844d16e0_0, 0;
    %load/vec4 v0x55a1844d2460_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0x55a1844d1330_0, 0;
    %load/vec4 v0x55a1844d2460_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_9.5, 8;
    %load/vec4 v0x55a1844d2460_0;
    %parti/s 7, 25, 6;
    %jmp/1 T_9.6, 8;
T_9.5 ; End of true expr.
    %pushi/vec4 0, 0, 7;
    %jmp/0 T_9.6, 8;
 ; End of false expr.
    %blend;
T_9.6;
    %assign/vec4 v0x55a1844d1440_0, 0;
    %load/vec4 v0x55a1844cfa50_0;
    %assign/vec4 v0x55a1844d1270_0, 0;
    %load/vec4 v0x55a1844d26f0_0;
    %assign/vec4 v0x55a1844d1f00_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55a1844767b0;
T_10 ;
    %wait E_0x55a184414cc0;
    %load/vec4 v0x55a1844d32c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.2, 8;
    %load/vec4 v0x55a1844d0bf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.2;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1844d0100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1844d0830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1844d02a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a1844d0460_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a1844d0380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1844d01e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1844d06c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55a1844d3750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.3, 8;
    %load/vec4 v0x55a1844cf650_0;
    %assign/vec4 v0x55a1844d0100_0, 0;
    %load/vec4 v0x55a1844d0f40_0;
    %assign/vec4 v0x55a1844d0830_0, 0;
    %load/vec4 v0x55a1844cf8c0_0;
    %assign/vec4 v0x55a1844d02a0_0, 0;
    %load/vec4 v0x55a1844d16e0_0;
    %assign/vec4 v0x55a1844d0460_0, 0;
    %load/vec4 v0x55a1844d23a0_0;
    %load/vec4 v0x55a1844d2140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1844d2080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1844d2200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1844d11a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1844d1fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1844d22c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a1844d0380_0, 0;
    %load/vec4 v0x55a1844cf7f0_0;
    %assign/vec4 v0x55a1844d01e0_0, 0;
    %load/vec4 v0x55a1844d1f00_0;
    %assign/vec4 v0x55a1844d06c0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a1844767b0;
T_11 ;
    %wait E_0x55a184414cc0;
    %load/vec4 v0x55a1844d32c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1844d2a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1844d2d00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a1844d2bf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a1844d2b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1844d2de0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55a1844d3750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55a1844d0100_0;
    %assign/vec4 v0x55a1844d2a50_0, 0;
    %load/vec4 v0x55a1844d2ea0_0;
    %assign/vec4 v0x55a1844d2d00_0, 0;
    %load/vec4 v0x55a1844d0460_0;
    %assign/vec4 v0x55a1844d2bf0_0, 0;
    %load/vec4 v0x55a1844d09c0_0;
    %load/vec4 v0x55a1844d0620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1844d0900_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a1844d2b10_0, 0;
    %load/vec4 v0x55a1844d06c0_0;
    %assign/vec4 v0x55a1844d2de0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55a18448f4f0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1844d3c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1844d4240_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x55a18448f4f0;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x55a1844d3c80_0;
    %inv;
    %store/vec4 v0x55a1844d3c80_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55a18448f4f0;
T_14 ;
    %vpi_call 2 27 "$dumpfile", "simple_add_debug.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a18448f4f0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1844d4240_0, 0, 1;
    %pushi/vec4 10485907, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1844cbf80, 4, 0;
    %pushi/vec4 5243155, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1844cbf80, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1844cbf80, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1844cbf80, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1844cbf80, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1844cbf80, 4, 0;
    %vpi_call 2 49 "$display", "========================================" {0 0 0};
    %vpi_call 2 50 "$display", "SIMPLE ADD INSTRUCTION DEBUG" {0 0 0};
    %vpi_call 2 51 "$display", "========================================" {0 0 0};
    %vpi_call 2 52 "$display", "Test: ADDI x1,x0,10; ADDI x2,x0,5; ADD x3,x1,x2" {0 0 0};
    %vpi_call 2 53 "$display", "Expected: x1=10, x2=5, x3=15" {0 0 0};
    %vpi_call 2 54 "$display", "========================================" {0 0 0};
    %pushi/vec4 15, 0, 32;
T_14.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %subi 1, 0, 32;
    %wait E_0x55a1844c7f60;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %vpi_func 2 60 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 2 60 "$display", "Cycle %0d Results:", S<0,vec4,u64> {1 0 0};
    %vpi_call 2 61 "$display", "x1 = %h (expected: %h)", &A<v0x55a1844cd540, 1>, 32'b00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 62 "$display", "x2 = %h (expected: %h)", &A<v0x55a1844cd540, 2>, 32'b00000000000000000000000000000101 {0 0 0};
    %vpi_call 2 63 "$display", "x3 = %h (expected: %h)", &A<v0x55a1844cd540, 3>, 32'b00000000000000000000000000001111 {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a1844cd540, 4;
    %cmpi/e 10, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_14.5, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a1844cd540, 4;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a1844cd540, 4;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %vpi_call 2 69 "$display", "\342\234\205 ADD TEST PASSED!" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call 2 71 "$display", "\342\235\214 ADD TEST FAILED!" {0 0 0};
    %vpi_call 2 72 "$display", "  Problem detected in register-register ADD operation" {0 0 0};
T_14.3 ;
    %vpi_call 2 75 "$display", "========================================" {0 0 0};
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench/Simple_ADD_Debug_tb.v";
    "cpu_core/CPU_Pipeline_Fixed.v";
    "cpu_core/FastALU.v";
    "cpu_core/ALUControl_Fast.v";
    "cpu_core/BranchUnit.v";
    "cpu_core/ControlUnit_Fast.v";
    "cpu_core/DataMemory.v";
    "cpu_core/ForwardingUnit.v";
    "cpu_core/InstructionMemory.v";
    "cpu_core/ImmediateGenerator_Fast.v";
    "cpu_core/RegisterFile_Optimized.v";
