vhdl work "D:\Documents\Studies\Semester 5\Honours project\FPGA codes\cell\ipcore_dir\sub3.vhd"
vhdl work "D:\Documents\Studies\Semester 5\Honours project\FPGA codes\cell\ipcore_dir\Inc.vhd"
vhdl work "D:\Documents\Studies\Semester 5\Honours project\FPGA codes\cell\ipcore_dir\Add3.vhd"
vhdl work "D:\Documents\Studies\Semester 5\Honours project\FPGA codes\cell\comp5.vhd"
vhdl work "D:\Documents\Studies\Semester 5\Honours project\FPGA codes\cell\max.vhd"
vhdl work "D:\Documents\Studies\Semester 5\Honours project\FPGA codes\cell\add_sub.vhd"
vhdl work "D:\Documents\Studies\Semester 5\Honours project\FPGA codes\cell\cell_top.vhd"
