
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity Yongru_Pan_clock_wrapper is
Port ( enable : in std_logic;
reset : in std_logic;
clk : in std_logic;
en_out : out std_logic);
end Yongru_Pan_clock_wrapper ;



l i b r a r y IEEE;
us e IEEE.STD_LOGIC_1164.ALL;
us e IEEE.NUMERIC_STD.ALL;
e n t i t y firstname_lastname_wrapper i s
Port ( enable : i n s t d_l o g i c ;
reset : i n s t d_l o g i c ;
clk : i n s t d_l o g i c ;
HEX0 : out s t d_l o g i c_v e c t o r (6 downto 0));
end firstname_lastname_wrapper ;