--Library
library ieee;
use ieee.std_logic_1164.all;

--Entity
entity OR3bit is
	port (
		A,B,C: in std_logic_vector(3 downto 0);
		Q2,Q1,Q0 : out std_logic);
end OR3bit;

--Architecture
architecture solve of OR3bit is
begin
		Q2<=A(2) or B(2) or C(2);
		Q1<=A(1) or B(1) or C(1);
		Q0<=A(0) or B(0) or C(0);
end solve;