\hypertarget{structEXTI__RegDef__t}{}\doxysection{EXTI\+\_\+\+Reg\+Def\+\_\+t Struct Reference}
\label{structEXTI__RegDef__t}\index{EXTI\_RegDef\_t@{EXTI\_RegDef\_t}}


EXTI peripheral register definition structure.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__RegDef__t_a1dd326f66cbc371ceb1d47467e3a1af8}{IMR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__RegDef__t_acd0022f52f9e40d8f593c2895134aced}{EMR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__RegDef__t_a7fdf529d9aa75ec3cc31db43f1230dbc}{RTSR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__RegDef__t_abc30e97ebd7c29867aac96ab7cc5ad33}{FTSR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__RegDef__t_a42b9635e3f1cf6bd5bf40ee96b1fa1be}{SWIER}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__RegDef__t_ad16a0795361068981ed4aefefc9eb7ca}{PR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
EXTI peripheral register definition structure. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structEXTI__RegDef__t_acd0022f52f9e40d8f593c2895134aced}\label{structEXTI__RegDef__t_acd0022f52f9e40d8f593c2895134aced}} 
\index{EXTI\_RegDef\_t@{EXTI\_RegDef\_t}!EMR@{EMR}}
\index{EMR@{EMR}!EXTI\_RegDef\_t@{EXTI\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{EMR}{EMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t EXTI\+\_\+\+Reg\+Def\+\_\+t\+::\+EMR}

EXTI event mask register \mbox{\Hypertarget{structEXTI__RegDef__t_abc30e97ebd7c29867aac96ab7cc5ad33}\label{structEXTI__RegDef__t_abc30e97ebd7c29867aac96ab7cc5ad33}} 
\index{EXTI\_RegDef\_t@{EXTI\_RegDef\_t}!FTSR@{FTSR}}
\index{FTSR@{FTSR}!EXTI\_RegDef\_t@{EXTI\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{FTSR}{FTSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t EXTI\+\_\+\+Reg\+Def\+\_\+t\+::\+FTSR}

EXTI falling trigger selection register \mbox{\Hypertarget{structEXTI__RegDef__t_a1dd326f66cbc371ceb1d47467e3a1af8}\label{structEXTI__RegDef__t_a1dd326f66cbc371ceb1d47467e3a1af8}} 
\index{EXTI\_RegDef\_t@{EXTI\_RegDef\_t}!IMR@{IMR}}
\index{IMR@{IMR}!EXTI\_RegDef\_t@{EXTI\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{IMR}{IMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t EXTI\+\_\+\+Reg\+Def\+\_\+t\+::\+IMR}

EXTI interrupt mask register \mbox{\Hypertarget{structEXTI__RegDef__t_ad16a0795361068981ed4aefefc9eb7ca}\label{structEXTI__RegDef__t_ad16a0795361068981ed4aefefc9eb7ca}} 
\index{EXTI\_RegDef\_t@{EXTI\_RegDef\_t}!PR@{PR}}
\index{PR@{PR}!EXTI\_RegDef\_t@{EXTI\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{PR}{PR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t EXTI\+\_\+\+Reg\+Def\+\_\+t\+::\+PR}

EXTI pending register \mbox{\Hypertarget{structEXTI__RegDef__t_a7fdf529d9aa75ec3cc31db43f1230dbc}\label{structEXTI__RegDef__t_a7fdf529d9aa75ec3cc31db43f1230dbc}} 
\index{EXTI\_RegDef\_t@{EXTI\_RegDef\_t}!RTSR@{RTSR}}
\index{RTSR@{RTSR}!EXTI\_RegDef\_t@{EXTI\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{RTSR}{RTSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t EXTI\+\_\+\+Reg\+Def\+\_\+t\+::\+RTSR}

EXTI rising trigger selection register \mbox{\Hypertarget{structEXTI__RegDef__t_a42b9635e3f1cf6bd5bf40ee96b1fa1be}\label{structEXTI__RegDef__t_a42b9635e3f1cf6bd5bf40ee96b1fa1be}} 
\index{EXTI\_RegDef\_t@{EXTI\_RegDef\_t}!SWIER@{SWIER}}
\index{SWIER@{SWIER}!EXTI\_RegDef\_t@{EXTI\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{SWIER}{SWIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t EXTI\+\_\+\+Reg\+Def\+\_\+t\+::\+SWIER}

EXTI software interrupt event register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
drivers/\+Inc/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
