$date
	Sat May  3 11:53:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module integrated $end
$var wire 8 ! byte_in [7:0] $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ valid_in $end
$var wire 1 % cancel_packet_invalid $end
$var wire 64 & cancel_order_ref [63:0] $end
$var wire 1 ' cancel_internal_valid $end
$var wire 32 ( cancel_canceled_shares [31:0] $end
$var wire 64 ) add_stock_symbol [63:0] $end
$var wire 1 * add_side $end
$var wire 32 + add_shares [31:0] $end
$var wire 32 , add_price [31:0] $end
$var wire 1 - add_packet_invalid $end
$var wire 64 . add_order_ref [63:0] $end
$var wire 1 / add_internal_valid $end
$scope module u_add $end
$var wire 8 0 byte_in [7:0] $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ valid_in $end
$var wire 1 1 decoder_enabled $end
$var reg 1 / add_internal_valid $end
$var reg 64 2 add_order_ref [63:0] $end
$var reg 1 - add_packet_invalid $end
$var reg 32 3 add_price [31:0] $end
$var reg 32 4 add_shares [31:0] $end
$var reg 1 * add_side $end
$var reg 64 5 add_stock_symbol [63:0] $end
$var reg 6 6 byte_index [5:0] $end
$var reg 1 7 is_add_order $end
$var reg 6 8 suppress_count [5:0] $end
$scope function itch_length $end
$upscope $end
$upscope $end
$scope module u_cancel $end
$var wire 8 9 byte_in [7:0] $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ valid_in $end
$var wire 1 : decoder_enabled $end
$var reg 6 ; byte_index [5:0] $end
$var reg 32 < cancel_canceled_shares [31:0] $end
$var reg 1 ' cancel_internal_valid $end
$var reg 64 = cancel_order_ref [63:0] $end
$var reg 1 % cancel_packet_invalid $end
$var reg 1 > is_cancel_order $end
$var reg 6 ? suppress_count [5:0] $end
$scope function itch_length $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ?
0>
b0 =
b0 <
b0 ;
1:
b0 9
b0 8
07
b0 6
b0 5
b0 4
b0 3
b0 2
11
b0 0
0/
b0 .
0-
b0 ,
b0 +
0*
b0 )
b0 (
0'
b0 &
0%
0$
1#
1"
b0 !
$end
#5000
0"
#10000
1"
#15000
0"
#20000
1"
#20001
