// Seed: 703995001
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  tri   id_4
);
  wand id_6, id_7;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_6 = 1;
  wire id_7;
  bit id_8, id_9, id_10;
  genvar id_11;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6
  );
  id_12(
      .id_0(id_1), .id_1(""), .id_2(id_7.id_6)
  ); id_13(
      .id_0(id_12), .id_1(1), .id_2(-1)
  );
  initial id_9 <= id_5;
  assign id_3 = 1;
  always
    if ("") id_1 <= id_7 < -1;
    else id_10 <= id_11;
  assign id_1 = ~1;
endmodule
