head	4.2;
access;
symbols
	Debugger-2_02-1:4.2
	Debugger-2_02:4.2
	Debugger-2_01:4.2
	Debugger-2_00:4.2
	Debugger-1_99:4.2
	Debugger-1_98:4.2
	Debugger-1_97:4.2
	Debugger-1_96:4.2
	Debugger-1_95:4.2
	Debugger-1_94:4.2
	Debugger-1_93:4.2
	Debugger-1_92:4.2
	Debugger-1_91:4.2
	Debugger-1_90:4.2
	Debugger-1_89:4.2
	Debugger-1_88:4.2
	Debugger-1_87:4.2
	Debugger-1_86:4.2
	Debugger-1_85:4.2
	Debugger-1_84:4.2
	Debugger-1_83:4.2
	Debugger-1_82:4.2
	Debugger-1_81:4.2
	Debugger-1_80:4.2
	Debugger-1_79:4.2
	Debugger-1_78:4.2
	RO_5_07:4.2
	Debugger-1_77:4.2
	Debugger-1_76:4.2
	Debugger-1_75:4.2
	Debugger-1_74:4.2
	Debugger-1_73:4.2
	Debugger-1_72:4.1
	Debugger-1_71:4.1
	Debugger-1_70:4.1
	Debugger-1_68:4.1
	Debugger-1_67:4.1
	Debugger-1_66:4.1
	Debugger-1_65:4.1
	Debugger-1_64:4.1
	Debugger-1_63:4.1
	dellis_autobuild_BaseSW:4.1
	Debugger-1_62:4.1
	Debugger-1_61:4.1
	dcotton_autobuild_BaseSW:4.2
	Debugger-1_60:4.1;
locks; strict;
comment	@# @;


4.2
date	2001.05.09.09.32.24;	author kbracey;	state Exp;
branches;
next	4.1;

4.1
date	2000.05.02.15.58.40;	author kbracey;	state Exp;
branches;
next	;


desc
@@


4.2
log
@Utterly insignificant fix to an insignificant text file.
@
text
@cccc 00x1 0xx0 xxxx xxxx xxxx xxxx xxxx

cccc 0001 0r00 1111 dddd 0000 0000 0000  MRS
cccc 0001 0r10 fsxc 1111 0000 0000 mmmm  MSR reg
cccc 0001 0110 1111 dddd 1111 0001 mmmm  CLZ
cccc 0001 0010 1111 1111 1111 00x1 mmmm  BX

cccc 0001 0000 nnnn dddd 0000 0101 mmmm  QADD
cccc 0001 0010 nnnn dddd 0000 0101 mmmm  QSUB
cccc 0001 0100 nnnn dddd 0000 0101 mmmm  QDADD
cccc 0001 0110 nnnn dddd 0000 0101 mmmm  QDSUB

cccc 0001 0010 nnnn nnnn nnnn 0111 nnnn  BKPT

cccc 0001 0110 dddd 0000 ssss 1yx0 mmmm  SMULxy
cccc 0001 0010 dddd 0000 ssss 1y10 mmmm  SMULWy
cccc 0001 0000 dddd nnnn ssss 1yx0 mmmm  SMLAxy
cccc 0001 0010 dddd nnnn ssss 1y00 mmmm  SMLAWy
cccc 0001 0100 hhhh llll ssss 1yx0 mmmm  SMLALxy

cccc 0011 0r10 fsxc 1111 rrrr iiii iiii  MSR imm
@


4.1
log
@* 32-bit compatibility added.
* New *ShowFPRegs command.
* Added ARMv5 instructions (BLX, CLZ, BKPT, CDP2 et al)
* Handling of instruction extension space adjusted as per ARMv4.
* Fixed some Thumb instructions.
* Added "info" form of LDC and STC.
* NV condition code is now undefined, except for the new instructions using
  it.

Version 1.60. Tagged as 'Debugger-1_60'
@
text
@d8 4
a11 4
cccc 0001 0000 mmmm dddd 0000 0101 nnnn  QADD
cccc 0001 0010 mmmm dddd 0000 0101 nnnn  QSUB
cccc 0001 0100 mmmm dddd 0000 0101 nnnn  QDADD
cccc 0001 0110 mmmm dddd 0000 0101 nnnn  QDSUB
@

