0.6
2018.3
Dec  7 2018
00:33:28
E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sim_1/imports/new/four_conv_out.v,1648727740,verilog,,,,four_conv_out,,,,,,,,
E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/imports/new/ROM_Control.v,1648644905,verilog,,E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/new/compress_result_top.v,,ROM_Control,,,,,,,,
E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/imports/new/four_way_out.v,1648641400,verilog,,E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/new/result_out_abs.v,,four_way_out,,,,,,,,
E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/imports/new/rom_fir_connect.v,1648642063,verilog,,E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sim_1/imports/new/four_conv_out.v,,rom_fir_connect,,,,,,,,
E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/ip/Conv_Si_Hi/sim/Conv_Si_Hi.vhd,1648645472,vhdl,,,,conv_si_hi,,,,,,,,
E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/ip/Conv_Si_Hq/sim/Conv_Si_Hq.vhd,1648645590,vhdl,,,,conv_si_hq,,,,,,,,
E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/ip/Conv_Sq_Hi/sim/Conv_Sq_Hi.vhd,1648645739,vhdl,,,,conv_sq_hi,,,,,,,,
E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/ip/Conv_Sq_Hq/sim/Conv_Sq_Hq.vhd,1648646159,vhdl,,,,conv_sq_hq,,,,,,,,
E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/ip/ROM_320x16_S_I/sim/ROM_320x16_S_I.v,1648644868,verilog,,E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/imports/new/ROM_Control.v,,ROM_320x16_S_I,,,,,,,,
E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/ip/ROM_320x16_S_Q/sim/ROM_320x16_S_Q.v,1648645000,verilog,,E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/ip/ROM_320x16_S_I/sim/ROM_320x16_S_I.v,,ROM_320x16_S_Q,,,,,,,,
E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd,1648648767,vhdl,,,,cordic_0,,,,,,,,
E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/new/compress_result_top.v,1648887941,verilog,,E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/imports/new/four_way_out.v,,compress_result_top,,,,,,,,
E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/new/result_out_abs.v,1648649445,verilog,,E:/Project/plus_compress/Plus_Compress_Wave_Out/Plus_Compress_Wave_Out.srcs/sources_1/imports/new/rom_fir_connect.v,,result_out_abs,,,,,,,,
