#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000164d55c3780 .scope module, "PL_CPU_mod" "PL_CPU_mod" 2 34;
 .timescale 0 0;
v00000164d563ced0_0 .net "PC", 31 0, L_00000164d569a4c0;  1 drivers
v00000164d563e230_0 .net "cycles_consumed", 31 0, v00000164d563db50_0;  1 drivers
v00000164d563cc50_0 .var "input_clk", 0 0;
v00000164d563cf70_0 .var "rst", 0 0;
S_00000164d55c8e10 .scope module, "cpu" "CPU5STAGE" 2 39, 3 2 0, S_00000164d55c3780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_00000164d55a7680 .param/l "handler_addr" 0 3 9, C4<00000000000000000000001111101000>;
L_00000164d55be520 .functor NOR 1, v00000164d563cc50_0, v00000164d563bfd0_0, C4<0>, C4<0>;
L_00000164d569a4c0 .functor BUFZ 32, v00000164d5632960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000164d563af90_0 .net "EX_FLUSH", 0 0, L_00000164d5571fa0;  1 drivers
v00000164d563ad10_0 .net "EX_INST", 31 0, v00000164d5620520_0;  1 drivers
v00000164d563a9f0_0 .net "EX_Immed", 31 0, v00000164d5621ba0_0;  1 drivers
v00000164d563a950_0 .net "EX_PC", 31 0, v00000164d5621c40_0;  1 drivers
v00000164d563a810_0 .net "EX_PFC", 31 0, v00000164d5620de0_0;  1 drivers
v00000164d563c750_0 .net "EX_PFC_to_IF", 31 0, L_00000164d5686fb0;  1 drivers
v00000164d563c7f0_0 .net "EX_memread", 0 0, v00000164d5621d80_0;  1 drivers
v00000164d563c110_0 .net "EX_memwrite", 0 0, v00000164d5621e20_0;  1 drivers
v00000164d563a3b0_0 .net "EX_opcode", 6 0, v00000164d5622000_0;  1 drivers
v00000164d563a450_0 .net "EX_rd_ind", 4 0, v00000164d5621ec0_0;  1 drivers
v00000164d563aa90_0 .net "EX_regwrite", 0 0, v00000164d5620160_0;  1 drivers
v00000164d563b3f0_0 .net "EX_rs1", 31 0, v00000164d56202a0_0;  1 drivers
v00000164d563b170_0 .net "EX_rs1_ind", 4 0, v00000164d56203e0_0;  1 drivers
v00000164d563a590_0 .net "EX_rs2", 31 0, v00000164d56205c0_0;  1 drivers
v00000164d563c890_0 .net "EX_rs2_ind", 4 0, v00000164d56207a0_0;  1 drivers
v00000164d563cb10_0 .net "ID_FLUSH_buf", 0 0, L_00000164d569a5a0;  1 drivers
v00000164d563a4f0_0 .net "ID_INST", 31 0, v00000164d5634440_0;  1 drivers
v00000164d563b8f0_0 .net "ID_Immed", 31 0, v00000164d562ec50_0;  1 drivers
v00000164d563c250_0 .net "ID_PC", 31 0, v00000164d5634080_0;  1 drivers
v00000164d563ab30_0 .net "ID_PFC", 31 0, L_00000164d5686970;  1 drivers
v00000164d563c1b0_0 .net "ID_memread", 0 0, L_00000164d56865b0;  1 drivers
v00000164d563a770_0 .net "ID_memwrite", 0 0, L_00000164d5686ab0;  1 drivers
v00000164d563c930_0 .net "ID_opcode", 6 0, v00000164d5634da0_0;  1 drivers
v00000164d563bad0_0 .net "ID_rd_ind", 4 0, v00000164d5634120_0;  1 drivers
v00000164d563b7b0_0 .net "ID_regwrite", 0 0, L_00000164d5687690;  1 drivers
v00000164d563c2f0_0 .net "ID_rs1", 31 0, L_00000164d569a6f0;  1 drivers
v00000164d563a630_0 .net "ID_rs1_ind", 4 0, v00000164d5634620_0;  1 drivers
v00000164d563b210_0 .net "ID_rs2", 31 0, L_00000164d569aed0;  1 drivers
v00000164d563b350_0 .net "ID_rs2_ind", 4 0, v00000164d5634e40_0;  1 drivers
v00000164d563b530_0 .net "IF_FLUSH", 0 0, v00000164d562e110_0;  1 drivers
v00000164d563a6d0_0 .net "IF_INST", 31 0, L_00000164d569b100;  1 drivers
v00000164d563c430_0 .net "IF_pc", 31 0, v00000164d5632960_0;  1 drivers
v00000164d563c9d0_0 .net "MEM_ALU_OUT", 31 0, v00000164d56140d0_0;  1 drivers
v00000164d563bb70_0 .net "MEM_Data_mem_out", 31 0, v00000164d5631ba0_0;  1 drivers
v00000164d563c390_0 .net "MEM_FLUSH", 0 0, L_00000164d546a080;  1 drivers
v00000164d563bdf0_0 .net "MEM_INST", 31 0, v00000164d5614fd0_0;  1 drivers
v00000164d563abd0_0 .net "MEM_PC", 31 0, v00000164d5613e50_0;  1 drivers
v00000164d563c4d0_0 .net "MEM_memread", 0 0, v00000164d5615430_0;  1 drivers
v00000164d563c570_0 .net "MEM_memwrite", 0 0, v00000164d5614e90_0;  1 drivers
v00000164d563ac70_0 .net "MEM_opcode", 6 0, v00000164d56136d0_0;  1 drivers
v00000164d563adb0_0 .net "MEM_rd_ind", 4 0, v00000164d5614f30_0;  1 drivers
v00000164d563b5d0_0 .net "MEM_regwrite", 0 0, v00000164d5614210_0;  1 drivers
v00000164d563bc10_0 .net "MEM_rs1_ind", 4 0, v00000164d56154d0_0;  1 drivers
v00000164d563bd50_0 .net "MEM_rs2", 31 0, v00000164d5613810_0;  1 drivers
v00000164d563be90_0 .net "MEM_rs2_ind", 4 0, v00000164d5613ef0_0;  1 drivers
v00000164d563d0b0_0 .net "PC", 31 0, L_00000164d569a4c0;  alias, 1 drivers
v00000164d563d510_0 .net "WB_ALU_OUT", 31 0, v00000164d5632320_0;  1 drivers
v00000164d563d650_0 .net "WB_Data_mem_out", 31 0, v00000164d56323c0_0;  1 drivers
v00000164d563d290_0 .net "WB_INST", 31 0, v00000164d56325a0_0;  1 drivers
v00000164d563dc90_0 .net "WB_PC", 31 0, v00000164d5632640_0;  1 drivers
v00000164d563ce30_0 .net "WB_memread", 0 0, v00000164d563b030_0;  1 drivers
v00000164d563da10_0 .net "WB_memwrite", 0 0, v00000164d563ae50_0;  1 drivers
v00000164d563ccf0_0 .net "WB_opcode", 6 0, v00000164d563ca70_0;  1 drivers
v00000164d563d830_0 .net "WB_rd_ind", 4 0, v00000164d563c6b0_0;  1 drivers
v00000164d563d5b0_0 .net "WB_regwrite", 0 0, v00000164d563bf30_0;  1 drivers
v00000164d563d6f0_0 .net "WB_rs1_ind", 4 0, v00000164d563ba30_0;  1 drivers
v00000164d563cd90_0 .net "WB_rs2", 31 0, v00000164d563b990_0;  1 drivers
v00000164d563dab0_0 .net "WB_rs2_ind", 4 0, v00000164d563c610_0;  1 drivers
v00000164d563d3d0_0 .net "Wrong_prediction", 0 0, L_00000164d569b090;  1 drivers
v00000164d563d790_0 .net "alu_out", 31 0, v00000164d561f1b0_0;  1 drivers
v00000164d563cbb0_0 .net "alu_selA", 1 0, v00000164d5620480_0;  1 drivers
v00000164d563dfb0_0 .net "alu_selB", 2 0, v00000164d5621ce0_0;  1 drivers
v00000164d563d8d0_0 .net "clk", 0 0, L_00000164d55be520;  1 drivers
v00000164d563db50_0 .var "cycles_consumed", 31 0;
v00000164d563dd30_0 .net "exception_flag", 0 0, L_00000164d56888b0;  1 drivers
o00000164d55cda48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000164d563e050_0 .net "forwarded_data", 31 0, o00000164d55cda48;  0 drivers
v00000164d563dbf0_0 .net "hlt", 0 0, v00000164d563bfd0_0;  1 drivers
v00000164d563ddd0_0 .net "id_flush", 0 0, L_00000164d5571d00;  1 drivers
v00000164d563d970_0 .net "if_id_write", 0 0, v00000164d5623250_0;  1 drivers
v00000164d563de70_0 .net "input_clk", 0 0, v00000164d563cc50_0;  1 drivers
v00000164d563df10_0 .net "pc_src", 2 0, L_00000164d5686510;  1 drivers
v00000164d563d330_0 .net "pc_write", 0 0, v00000164d5624a10_0;  1 drivers
v00000164d563e0f0_0 .net "rs2_out", 31 0, v00000164d561f430_0;  1 drivers
v00000164d563d150_0 .net "rst", 0 0, v00000164d563cf70_0;  1 drivers
v00000164d563e190_0 .net "store_rs2_forward", 1 0, v00000164d5620d40_0;  1 drivers
v00000164d563d1f0_0 .net "wdata_to_reg_file", 31 0, v00000164d563b2b0_0;  1 drivers
S_00000164d55c8fa0 .scope module, "EDU" "exception_detect_unit" 3 37, 4 3 0, S_00000164d55c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_00000164d547bb10 .param/l "add" 0 5 6, C4<0100000>;
P_00000164d547bb48 .param/l "addi" 0 5 10, C4<1001000>;
P_00000164d547bb80 .param/l "addu" 0 5 6, C4<0100001>;
P_00000164d547bbb8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000164d547bbf0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000164d547bc28 .param/l "beq" 0 5 10, C4<1000100>;
P_00000164d547bc60 .param/l "bne" 0 5 10, C4<1000101>;
P_00000164d547bc98 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000164d547bcd0 .param/l "j" 0 5 12, C4<1000010>;
P_00000164d547bd08 .param/l "jal" 0 5 12, C4<1000011>;
P_00000164d547bd40 .param/l "jr" 0 5 8, C4<0001000>;
P_00000164d547bd78 .param/l "lw" 0 5 10, C4<1100011>;
P_00000164d547bdb0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000164d547bde8 .param/l "numofinst" 0 4 11, +C4<00000000000000000000000000011000>;
P_00000164d547be20 .param/l "opcodes" 0 4 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_00000164d547be58 .param/l "or_" 0 5 6, C4<0100101>;
P_00000164d547be90 .param/l "ori" 0 5 10, C4<1001101>;
P_00000164d547bec8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000164d547bf00 .param/l "sll" 0 5 7, C4<0000000>;
P_00000164d547bf38 .param/l "slt" 0 5 8, C4<0101010>;
P_00000164d547bf70 .param/l "slti" 0 5 10, C4<1101010>;
P_00000164d547bfa8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000164d547bfe0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000164d547c018 .param/l "subu" 0 5 6, C4<0100011>;
P_00000164d547c050 .param/l "sw" 0 5 10, C4<1101011>;
P_00000164d547c088 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000164d547c0c0 .param/l "xori" 0 5 10, C4<1001110>;
L_00000164d55be210 .functor OR 1, L_00000164d563d010, L_00000164d563d470, C4<0>, C4<0>;
L_00000164d55be980 .functor OR 1, L_00000164d55be210, L_00000164d56886d0, C4<0>, C4<0>;
L_00000164d55be2f0 .functor OR 1, L_00000164d55be980, L_00000164d5687b90, C4<0>, C4<0>;
L_00000164d55be360 .functor OR 1, L_00000164d55be2f0, L_00000164d5686790, C4<0>, C4<0>;
L_00000164d55bebb0 .functor OR 1, L_00000164d55be360, L_00000164d5687eb0, C4<0>, C4<0>;
L_00000164d55be7c0 .functor OR 1, L_00000164d55bebb0, L_00000164d5688770, C4<0>, C4<0>;
L_00000164d55be3d0 .functor OR 1, L_00000164d55be7c0, L_00000164d56881d0, C4<0>, C4<0>;
L_00000164d55bdf00 .functor OR 1, L_00000164d55be3d0, L_00000164d5688810, C4<0>, C4<0>;
L_00000164d55bdd40 .functor OR 1, L_00000164d55bdf00, L_00000164d5688270, C4<0>, C4<0>;
L_00000164d55be590 .functor OR 1, L_00000164d55bdd40, L_00000164d5688310, C4<0>, C4<0>;
L_00000164d55be600 .functor OR 1, L_00000164d55be590, L_00000164d5688a90, C4<0>, C4<0>;
L_00000164d55be9f0 .functor OR 1, L_00000164d55be600, L_00000164d5687870, C4<0>, C4<0>;
L_00000164d55bdf70 .functor OR 1, L_00000164d55be9f0, L_00000164d56883b0, C4<0>, C4<0>;
L_00000164d55be670 .functor OR 1, L_00000164d55bdf70, L_00000164d5688630, C4<0>, C4<0>;
L_00000164d55be8a0 .functor OR 1, L_00000164d55be670, L_00000164d5687f50, C4<0>, C4<0>;
L_00000164d55bead0 .functor OR 1, L_00000164d55be8a0, L_00000164d5687ff0, C4<0>, C4<0>;
L_00000164d55be910 .functor OR 1, L_00000164d55bead0, L_00000164d5688090, C4<0>, C4<0>;
L_00000164d55bea60 .functor OR 1, L_00000164d55be910, L_00000164d56874b0, C4<0>, C4<0>;
L_00000164d55beb40 .functor OR 1, L_00000164d55bea60, L_00000164d5687cd0, C4<0>, C4<0>;
L_00000164d55bddb0 .functor OR 1, L_00000164d55beb40, L_00000164d5688130, C4<0>, C4<0>;
L_00000164d55bde20 .functor OR 1, L_00000164d55bddb0, L_00000164d5688450, C4<0>, C4<0>;
L_00000164d55bdfe0 .functor OR 1, L_00000164d55bde20, L_00000164d56884f0, C4<0>, C4<0>;
L_00000164d55be050 .functor OR 1, L_00000164d55bdfe0, L_00000164d5688590, C4<0>, C4<0>;
L_00000164d5572860 .functor OR 1, L_00000164d55be050, L_00000164d5686d30, C4<0>, C4<0>;
L_00000164d5571d00 .functor BUFZ 1, L_00000164d56888b0, C4<0>, C4<0>, C4<0>;
L_00000164d5571fa0 .functor BUFZ 1, L_00000164d56888b0, C4<0>, C4<0>, C4<0>;
L_00000164d546a080 .functor BUFZ 1, L_00000164d56888b0, C4<0>, C4<0>, C4<0>;
v00000164d55a00a0_0 .net "EX_FLUSH", 0 0, L_00000164d5571fa0;  alias, 1 drivers
v00000164d55a0140_0 .net "ID_PC", 31 0, v00000164d5634080_0;  alias, 1 drivers
v00000164d559f7e0_0 .net "ID_opcode", 6 0, v00000164d5634da0_0;  alias, 1 drivers
v00000164d55a0820_0 .net "MEM_FLUSH", 0 0, L_00000164d546a080;  alias, 1 drivers
L_00000164d563e368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000164d559fba0_0 .net/2u *"_ivl_0", 0 0, L_00000164d563e368;  1 drivers
v00000164d55a01e0_0 .net *"_ivl_101", 0 0, L_00000164d55bead0;  1 drivers
L_00000164d563e878 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000164d559f9c0_0 .net/2u *"_ivl_102", 6 0, L_00000164d563e878;  1 drivers
v00000164d559fe20_0 .net *"_ivl_104", 0 0, L_00000164d5688090;  1 drivers
v00000164d559ff60_0 .net *"_ivl_107", 0 0, L_00000164d55be910;  1 drivers
L_00000164d563e8c0 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v00000164d5573b10_0 .net/2u *"_ivl_108", 6 0, L_00000164d563e8c0;  1 drivers
v00000164d5572c10_0 .net *"_ivl_11", 0 0, L_00000164d55be210;  1 drivers
v00000164d55739d0_0 .net *"_ivl_110", 0 0, L_00000164d56874b0;  1 drivers
v00000164d55731b0_0 .net *"_ivl_113", 0 0, L_00000164d55bea60;  1 drivers
L_00000164d563e908 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v00000164d5612840_0 .net/2u *"_ivl_114", 6 0, L_00000164d563e908;  1 drivers
v00000164d5612d40_0 .net *"_ivl_116", 0 0, L_00000164d5687cd0;  1 drivers
v00000164d5611b20_0 .net *"_ivl_119", 0 0, L_00000164d55beb40;  1 drivers
L_00000164d563e440 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v00000164d56120c0_0 .net/2u *"_ivl_12", 6 0, L_00000164d563e440;  1 drivers
L_00000164d563e950 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000164d5612b60_0 .net/2u *"_ivl_120", 6 0, L_00000164d563e950;  1 drivers
v00000164d5612480_0 .net *"_ivl_122", 0 0, L_00000164d5688130;  1 drivers
v00000164d5611800_0 .net *"_ivl_125", 0 0, L_00000164d55bddb0;  1 drivers
L_00000164d563e998 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v00000164d56118a0_0 .net/2u *"_ivl_126", 6 0, L_00000164d563e998;  1 drivers
v00000164d5612ac0_0 .net *"_ivl_128", 0 0, L_00000164d5688450;  1 drivers
v00000164d5613100_0 .net *"_ivl_131", 0 0, L_00000164d55bde20;  1 drivers
L_00000164d563e9e0 .functor BUFT 1, C4<0101011>, C4<0>, C4<0>, C4<0>;
v00000164d56116c0_0 .net/2u *"_ivl_132", 6 0, L_00000164d563e9e0;  1 drivers
v00000164d5612700_0 .net *"_ivl_134", 0 0, L_00000164d56884f0;  1 drivers
v00000164d56127a0_0 .net *"_ivl_137", 0 0, L_00000164d55bdfe0;  1 drivers
L_00000164d563ea28 .functor BUFT 1, C4<1101010>, C4<0>, C4<0>, C4<0>;
v00000164d5612ca0_0 .net/2u *"_ivl_138", 6 0, L_00000164d563ea28;  1 drivers
v00000164d5612520_0 .net *"_ivl_14", 0 0, L_00000164d56886d0;  1 drivers
v00000164d5612a20_0 .net *"_ivl_140", 0 0, L_00000164d5688590;  1 drivers
v00000164d5612de0_0 .net *"_ivl_143", 0 0, L_00000164d55be050;  1 drivers
L_00000164d563ea70 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v00000164d5611940_0 .net/2u *"_ivl_144", 6 0, L_00000164d563ea70;  1 drivers
v00000164d5612e80_0 .net *"_ivl_146", 0 0, L_00000164d5686d30;  1 drivers
v00000164d56128e0_0 .net *"_ivl_149", 0 0, L_00000164d5572860;  1 drivers
L_00000164d563eab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000164d5612f20_0 .net/2u *"_ivl_150", 0 0, L_00000164d563eab8;  1 drivers
L_00000164d563eb00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000164d5611a80_0 .net/2u *"_ivl_152", 0 0, L_00000164d563eb00;  1 drivers
v00000164d5611620_0 .net *"_ivl_154", 0 0, L_00000164d5686830;  1 drivers
v00000164d5612980_0 .net *"_ivl_17", 0 0, L_00000164d55be980;  1 drivers
L_00000164d563e488 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000164d5612fc0_0 .net/2u *"_ivl_18", 6 0, L_00000164d563e488;  1 drivers
L_00000164d563e3b0 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v00000164d56119e0_0 .net/2u *"_ivl_2", 6 0, L_00000164d563e3b0;  1 drivers
v00000164d5613240_0 .net *"_ivl_20", 0 0, L_00000164d5687b90;  1 drivers
v00000164d5612c00_0 .net *"_ivl_23", 0 0, L_00000164d55be2f0;  1 drivers
L_00000164d563e4d0 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v00000164d56131a0_0 .net/2u *"_ivl_24", 6 0, L_00000164d563e4d0;  1 drivers
v00000164d5613060_0 .net *"_ivl_26", 0 0, L_00000164d5686790;  1 drivers
v00000164d5611bc0_0 .net *"_ivl_29", 0 0, L_00000164d55be360;  1 drivers
L_00000164d563e518 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v00000164d5612660_0 .net/2u *"_ivl_30", 6 0, L_00000164d563e518;  1 drivers
v00000164d5613380_0 .net *"_ivl_32", 0 0, L_00000164d5687eb0;  1 drivers
v00000164d56132e0_0 .net *"_ivl_35", 0 0, L_00000164d55bebb0;  1 drivers
L_00000164d563e560 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v00000164d5611da0_0 .net/2u *"_ivl_36", 6 0, L_00000164d563e560;  1 drivers
v00000164d5613420_0 .net *"_ivl_38", 0 0, L_00000164d5688770;  1 drivers
v00000164d5612020_0 .net *"_ivl_4", 0 0, L_00000164d563d010;  1 drivers
v00000164d5611760_0 .net *"_ivl_41", 0 0, L_00000164d55be7c0;  1 drivers
L_00000164d563e5a8 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v00000164d5612340_0 .net/2u *"_ivl_42", 6 0, L_00000164d563e5a8;  1 drivers
v00000164d5611c60_0 .net *"_ivl_44", 0 0, L_00000164d56881d0;  1 drivers
v00000164d5611d00_0 .net *"_ivl_47", 0 0, L_00000164d55be3d0;  1 drivers
L_00000164d563e5f0 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v00000164d5611e40_0 .net/2u *"_ivl_48", 6 0, L_00000164d563e5f0;  1 drivers
v00000164d56134c0_0 .net *"_ivl_50", 0 0, L_00000164d5688810;  1 drivers
v00000164d5611ee0_0 .net *"_ivl_53", 0 0, L_00000164d55bdf00;  1 drivers
L_00000164d563e638 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v00000164d5611f80_0 .net/2u *"_ivl_54", 6 0, L_00000164d563e638;  1 drivers
v00000164d5612160_0 .net *"_ivl_56", 0 0, L_00000164d5688270;  1 drivers
v00000164d5612200_0 .net *"_ivl_59", 0 0, L_00000164d55bdd40;  1 drivers
L_00000164d563e3f8 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v00000164d56122a0_0 .net/2u *"_ivl_6", 6 0, L_00000164d563e3f8;  1 drivers
L_00000164d563e680 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v00000164d56123e0_0 .net/2u *"_ivl_60", 6 0, L_00000164d563e680;  1 drivers
v00000164d56125c0_0 .net *"_ivl_62", 0 0, L_00000164d5688310;  1 drivers
v00000164d5613d10_0 .net *"_ivl_65", 0 0, L_00000164d55be590;  1 drivers
L_00000164d563e6c8 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v00000164d56151b0_0 .net/2u *"_ivl_66", 6 0, L_00000164d563e6c8;  1 drivers
v00000164d5615070_0 .net *"_ivl_68", 0 0, L_00000164d5688a90;  1 drivers
v00000164d5614670_0 .net *"_ivl_71", 0 0, L_00000164d55be600;  1 drivers
L_00000164d563e710 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000164d5614710_0 .net/2u *"_ivl_72", 6 0, L_00000164d563e710;  1 drivers
v00000164d5614350_0 .net *"_ivl_74", 0 0, L_00000164d5687870;  1 drivers
v00000164d5614490_0 .net *"_ivl_77", 0 0, L_00000164d55be9f0;  1 drivers
L_00000164d563e758 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v00000164d5613f90_0 .net/2u *"_ivl_78", 6 0, L_00000164d563e758;  1 drivers
v00000164d5613bd0_0 .net *"_ivl_8", 0 0, L_00000164d563d470;  1 drivers
v00000164d5614c10_0 .net *"_ivl_80", 0 0, L_00000164d56883b0;  1 drivers
v00000164d5613770_0 .net *"_ivl_83", 0 0, L_00000164d55bdf70;  1 drivers
L_00000164d563e7a0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000164d5614030_0 .net/2u *"_ivl_84", 6 0, L_00000164d563e7a0;  1 drivers
v00000164d56147b0_0 .net *"_ivl_86", 0 0, L_00000164d5688630;  1 drivers
v00000164d5614ad0_0 .net *"_ivl_89", 0 0, L_00000164d55be670;  1 drivers
L_00000164d563e7e8 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v00000164d56143f0_0 .net/2u *"_ivl_90", 6 0, L_00000164d563e7e8;  1 drivers
v00000164d5613db0_0 .net *"_ivl_92", 0 0, L_00000164d5687f50;  1 drivers
v00000164d56139f0_0 .net *"_ivl_95", 0 0, L_00000164d55be8a0;  1 drivers
L_00000164d563e830 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000164d56142b0_0 .net/2u *"_ivl_96", 6 0, L_00000164d563e830;  1 drivers
v00000164d5614b70_0 .net *"_ivl_98", 0 0, L_00000164d5687ff0;  1 drivers
v00000164d5614cb0_0 .net "clk", 0 0, L_00000164d55be520;  alias, 1 drivers
v00000164d5613630_0 .net "excep_flag", 0 0, L_00000164d56888b0;  alias, 1 drivers
v00000164d5615110_0 .net "id_flush", 0 0, L_00000164d5571d00;  alias, 1 drivers
v00000164d5614530_0 .net "rst", 0 0, v00000164d563cf70_0;  alias, 1 drivers
L_00000164d563d010 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e3b0;
L_00000164d563d470 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e3f8;
L_00000164d56886d0 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e440;
L_00000164d5687b90 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e488;
L_00000164d5686790 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e4d0;
L_00000164d5687eb0 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e518;
L_00000164d5688770 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e560;
L_00000164d56881d0 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e5a8;
L_00000164d5688810 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e5f0;
L_00000164d5688270 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e638;
L_00000164d5688310 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e680;
L_00000164d5688a90 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e6c8;
L_00000164d5687870 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e710;
L_00000164d56883b0 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e758;
L_00000164d5688630 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e7a0;
L_00000164d5687f50 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e7e8;
L_00000164d5687ff0 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e830;
L_00000164d5688090 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e878;
L_00000164d56874b0 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e8c0;
L_00000164d5687cd0 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e908;
L_00000164d5688130 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e950;
L_00000164d5688450 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e998;
L_00000164d56884f0 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563e9e0;
L_00000164d5688590 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563ea28;
L_00000164d5686d30 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563ea70;
L_00000164d5686830 .functor MUXZ 1, L_00000164d563eb00, L_00000164d563eab8, L_00000164d5572860, C4<>;
L_00000164d56888b0 .functor MUXZ 1, L_00000164d5686830, L_00000164d563e368, v00000164d563cf70_0, C4<>;
S_00000164d547c100 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 88, 6 2 0, S_00000164d55c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v00000164d5615250_0 .net "EX_ALU_OUT", 31 0, v00000164d561f1b0_0;  alias, 1 drivers
v00000164d56152f0_0 .net "EX_FLUSH", 0 0, L_00000164d5571fa0;  alias, 1 drivers
v00000164d56145d0_0 .net "EX_INST", 31 0, v00000164d5620520_0;  alias, 1 drivers
v00000164d5614170_0 .net "EX_PC", 31 0, v00000164d5621c40_0;  alias, 1 drivers
v00000164d5614850_0 .net "EX_memread", 0 0, v00000164d5621d80_0;  alias, 1 drivers
v00000164d5614990_0 .net "EX_memwrite", 0 0, v00000164d5621e20_0;  alias, 1 drivers
v00000164d5614d50_0 .net "EX_opcode", 6 0, v00000164d5622000_0;  alias, 1 drivers
v00000164d5615390_0 .net "EX_rd_ind", 4 0, v00000164d5621ec0_0;  alias, 1 drivers
v00000164d5613b30_0 .net "EX_regwrite", 0 0, v00000164d5620160_0;  alias, 1 drivers
v00000164d56148f0_0 .net "EX_rs1_ind", 4 0, v00000164d56203e0_0;  alias, 1 drivers
v00000164d5614a30_0 .net "EX_rs2", 31 0, v00000164d561f430_0;  alias, 1 drivers
v00000164d5614df0_0 .net "EX_rs2_ind", 4 0, v00000164d56207a0_0;  alias, 1 drivers
v00000164d56140d0_0 .var "MEM_ALU_OUT", 31 0;
v00000164d5614fd0_0 .var "MEM_INST", 31 0;
v00000164d5613e50_0 .var "MEM_PC", 31 0;
v00000164d5615430_0 .var "MEM_memread", 0 0;
v00000164d5614e90_0 .var "MEM_memwrite", 0 0;
v00000164d56136d0_0 .var "MEM_opcode", 6 0;
v00000164d5614f30_0 .var "MEM_rd_ind", 4 0;
v00000164d5614210_0 .var "MEM_regwrite", 0 0;
v00000164d56154d0_0 .var "MEM_rs1_ind", 4 0;
v00000164d5613810_0 .var "MEM_rs2", 31 0;
v00000164d5613ef0_0 .var "MEM_rs2_ind", 4 0;
v00000164d56138b0_0 .net "clk", 0 0, L_00000164d55be520;  alias, 1 drivers
v00000164d5613950_0 .net "rst", 0 0, v00000164d563cf70_0;  alias, 1 drivers
E_00000164d55a7a40/0 .event negedge, v00000164d5614cb0_0;
E_00000164d55a7a40/1 .event posedge, v00000164d5614530_0;
E_00000164d55a7a40 .event/or E_00000164d55a7a40/0, E_00000164d55a7a40/1;
S_00000164d54ae8d0 .scope module, "ex_stage" "EX_stage" 3 79, 7 3 0, S_00000164d55c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /OUTPUT 32 "EX_PFC_to_IF";
    .port_info 3 /INPUT 7 "opcode";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "rs1";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 2 "alu_selA";
    .port_info 11 /INPUT 3 "alu_selB";
    .port_info 12 /INPUT 2 "store_rs2_forward";
    .port_info 13 /INOUT 1 "reg_write";
    .port_info 14 /INOUT 1 "mem_read";
    .port_info 15 /INOUT 1 "mem_write";
    .port_info 16 /INPUT 32 "rs2_in";
    .port_info 17 /OUTPUT 32 "rs2_out";
    .port_info 18 /OUTPUT 32 "alu_out";
    .port_info 19 /OUTPUT 1 "Wrong_prediction";
P_00000164d561d600 .param/l "add" 0 5 6, C4<0100000>;
P_00000164d561d638 .param/l "addi" 0 5 10, C4<1001000>;
P_00000164d561d670 .param/l "addu" 0 5 6, C4<0100001>;
P_00000164d561d6a8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000164d561d6e0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000164d561d718 .param/l "beq" 0 5 10, C4<1000100>;
P_00000164d561d750 .param/l "bne" 0 5 10, C4<1000101>;
P_00000164d561d788 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000164d561d7c0 .param/l "j" 0 5 12, C4<1000010>;
P_00000164d561d7f8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000164d561d830 .param/l "jr" 0 5 8, C4<0001000>;
P_00000164d561d868 .param/l "lw" 0 5 10, C4<1100011>;
P_00000164d561d8a0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000164d561d8d8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000164d561d910 .param/l "ori" 0 5 10, C4<1001101>;
P_00000164d561d948 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000164d561d980 .param/l "sll" 0 5 7, C4<0000000>;
P_00000164d561d9b8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000164d561d9f0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000164d561da28 .param/l "srl" 0 5 7, C4<0000010>;
P_00000164d561da60 .param/l "sub" 0 5 6, C4<0100010>;
P_00000164d561da98 .param/l "subu" 0 5 6, C4<0100011>;
P_00000164d561dad0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000164d561db08 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000164d561db40 .param/l "xori" 0 5 10, C4<1001110>;
L_00000164d569b2c0 .functor AND 1, L_00000164d56879b0, L_00000164d56870f0, C4<1>, C4<1>;
L_00000164d569a450 .functor AND 1, L_00000164d5687190, L_00000164d5687230, C4<1>, C4<1>;
L_00000164d569a840 .functor OR 1, L_00000164d569b2c0, L_00000164d569a450, C4<0>, C4<0>;
L_00000164d569b090 .functor OR 1, L_00000164d569a840, L_00000164d5687910, C4<0>, C4<0>;
v00000164d561e670_0 .net "CF", 0 0, v00000164d561ea30_0;  1 drivers
v00000164d561eb70_0 .net "EX_PFC", 31 0, v00000164d5620de0_0;  alias, 1 drivers
v00000164d561fa70_0 .net "EX_PFC_to_IF", 31 0, L_00000164d5686fb0;  alias, 1 drivers
v00000164d561f6b0_0 .net "Wrong_prediction", 0 0, L_00000164d569b090;  alias, 1 drivers
v00000164d561f570_0 .net "ZF", 0 0, L_00000164d569ab50;  1 drivers
v00000164d561f610_0 .net *"_ivl_10", 0 0, L_00000164d5686f10;  1 drivers
L_00000164d563f328 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000164d561f750_0 .net/2u *"_ivl_16", 6 0, L_00000164d563f328;  1 drivers
v00000164d561f890_0 .net *"_ivl_18", 0 0, L_00000164d56879b0;  1 drivers
v00000164d561e0d0_0 .net *"_ivl_20", 0 0, L_00000164d56870f0;  1 drivers
v00000164d561ecb0_0 .net *"_ivl_23", 0 0, L_00000164d569b2c0;  1 drivers
L_00000164d563f370 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000164d561ef30_0 .net/2u *"_ivl_24", 6 0, L_00000164d563f370;  1 drivers
v00000164d561ed50_0 .net *"_ivl_26", 0 0, L_00000164d5687190;  1 drivers
v00000164d561e490_0 .net *"_ivl_28", 0 0, L_00000164d5687230;  1 drivers
v00000164d561f930_0 .net *"_ivl_31", 0 0, L_00000164d569a450;  1 drivers
v00000164d561dc70_0 .net *"_ivl_33", 0 0, L_00000164d569a840;  1 drivers
L_00000164d563f3b8 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000164d561dd10_0 .net/2u *"_ivl_34", 6 0, L_00000164d563f3b8;  1 drivers
v00000164d561ddb0_0 .net *"_ivl_36", 0 0, L_00000164d5687910;  1 drivers
L_00000164d563f298 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000164d561de50_0 .net/2u *"_ivl_8", 6 0, L_00000164d563f298;  1 drivers
v00000164d561df90_0 .net "alu_op", 3 0, v00000164d561f2f0_0;  1 drivers
v00000164d561e030_0 .net "alu_out", 31 0, v00000164d561f1b0_0;  alias, 1 drivers
v00000164d561e210_0 .net "alu_selA", 1 0, v00000164d5620480_0;  alias, 1 drivers
v00000164d56211a0_0 .net "alu_selB", 2 0, v00000164d5621ce0_0;  alias, 1 drivers
v00000164d56212e0_0 .net "ex_haz", 31 0, v00000164d56140d0_0;  alias, 1 drivers
v00000164d56216a0_0 .net "imm", 31 0, v00000164d5621ba0_0;  alias, 1 drivers
v00000164d5620660_0 .net "mem_haz", 31 0, v00000164d563b2b0_0;  alias, 1 drivers
v00000164d5620980_0 .net "mem_read", 0 0, v00000164d5621d80_0;  alias, 1 drivers
v00000164d5620e80_0 .net "mem_write", 0 0, v00000164d5621e20_0;  alias, 1 drivers
v00000164d5620a20_0 .net "opcode", 6 0, v00000164d5622000_0;  alias, 1 drivers
v00000164d5621740_0 .net "oper1", 31 0, v00000164d561def0_0;  1 drivers
v00000164d5620fc0_0 .net "oper2", 31 0, v00000164d561ead0_0;  1 drivers
v00000164d56217e0_0 .net "pc", 31 0, v00000164d5621c40_0;  alias, 1 drivers
v00000164d56219c0_0 .net "reg_write", 0 0, v00000164d5620160_0;  alias, 1 drivers
v00000164d5621600_0 .net "rs1", 31 0, v00000164d56202a0_0;  alias, 1 drivers
v00000164d5620200_0 .net "rs1_ind", 4 0, v00000164d56203e0_0;  alias, 1 drivers
v00000164d5621240_0 .net "rs2_in", 31 0, v00000164d56205c0_0;  alias, 1 drivers
v00000164d5620b60_0 .net "rs2_ind", 4 0, v00000164d56207a0_0;  alias, 1 drivers
v00000164d5621920_0 .net "rs2_out", 31 0, v00000164d561f430_0;  alias, 1 drivers
v00000164d5621880_0 .net "store_rs2_forward", 1 0, v00000164d5620d40_0;  alias, 1 drivers
L_00000164d5686f10 .cmp/eq 7, v00000164d5622000_0, L_00000164d563f298;
L_00000164d5686fb0 .functor MUXZ 32, v00000164d5620de0_0, v00000164d561def0_0, L_00000164d5686f10, C4<>;
L_00000164d56879b0 .cmp/eq 7, v00000164d5622000_0, L_00000164d563f328;
L_00000164d56870f0 .cmp/ne 32, v00000164d561def0_0, v00000164d561ead0_0;
L_00000164d5687190 .cmp/eq 7, v00000164d5622000_0, L_00000164d563f370;
L_00000164d5687230 .cmp/eq 32, v00000164d561def0_0, v00000164d561ead0_0;
L_00000164d5687910 .cmp/eq 7, v00000164d5622000_0, L_00000164d563f3b8;
S_00000164d54aba10 .scope module, "alu" "ALU" 7 29, 8 1 0, S_00000164d54ae8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000164d55a7d00 .param/l "bit_width" 0 8 3, +C4<00000000000000000000000000100000>;
L_00000164d569ab50 .functor NOT 1, L_00000164d5686e70, C4<0>, C4<0>, C4<0>;
v00000164d5613a90_0 .net "A", 31 0, v00000164d561def0_0;  alias, 1 drivers
v00000164d5613c70_0 .net "ALUOP", 3 0, v00000164d561f2f0_0;  alias, 1 drivers
v00000164d561ee90_0 .net "B", 31 0, v00000164d561ead0_0;  alias, 1 drivers
v00000164d561ea30_0 .var "CF", 0 0;
v00000164d561e530_0 .net "ZF", 0 0, L_00000164d569ab50;  alias, 1 drivers
v00000164d561e170_0 .net *"_ivl_1", 0 0, L_00000164d5686e70;  1 drivers
v00000164d561f1b0_0 .var "res", 31 0;
E_00000164d55a6f00 .event anyedge, v00000164d5613c70_0, v00000164d5613a90_0, v00000164d561ee90_0, v00000164d561ea30_0;
L_00000164d5686e70 .reduce/or v00000164d561f1b0_0;
S_00000164d54abba0 .scope module, "alu_oper" "ALU_OPER" 7 31, 9 15 0, S_00000164d54ae8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000164d561fb90 .param/l "add" 0 5 6, C4<0100000>;
P_00000164d561fbc8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000164d561fc00 .param/l "addu" 0 5 6, C4<0100001>;
P_00000164d561fc38 .param/l "and_" 0 5 6, C4<0100100>;
P_00000164d561fc70 .param/l "andi" 0 5 10, C4<1001100>;
P_00000164d561fca8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000164d561fce0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000164d561fd18 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000164d561fd50 .param/l "j" 0 5 12, C4<1000010>;
P_00000164d561fd88 .param/l "jal" 0 5 12, C4<1000011>;
P_00000164d561fdc0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000164d561fdf8 .param/l "lw" 0 5 10, C4<1100011>;
P_00000164d561fe30 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000164d561fe68 .param/l "or_" 0 5 6, C4<0100101>;
P_00000164d561fea0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000164d561fed8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000164d561ff10 .param/l "sll" 0 5 7, C4<0000000>;
P_00000164d561ff48 .param/l "slt" 0 5 8, C4<0101010>;
P_00000164d561ff80 .param/l "slti" 0 5 10, C4<1101010>;
P_00000164d561ffb8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000164d561fff0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000164d5620028 .param/l "subu" 0 5 6, C4<0100011>;
P_00000164d5620060 .param/l "sw" 0 5 10, C4<1101011>;
P_00000164d5620098 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000164d56200d0 .param/l "xori" 0 5 10, C4<1001110>;
v00000164d561f2f0_0 .var "ALU_OP", 3 0;
v00000164d561e710_0 .net "opcode", 6 0, v00000164d5622000_0;  alias, 1 drivers
E_00000164d55a7400 .event anyedge, v00000164d5614d50_0;
S_00000164d54ab510 .scope module, "alu_oper1" "MUX_4x1" 7 25, 10 1 0, S_00000164d54ae8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000164d55a7c00 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000164d561ec10_0 .net "ina", 31 0, v00000164d5621c40_0;  alias, 1 drivers
v00000164d561e7b0_0 .net "inb", 31 0, v00000164d56140d0_0;  alias, 1 drivers
v00000164d561e850_0 .net "inc", 31 0, v00000164d563b2b0_0;  alias, 1 drivers
v00000164d561f7f0_0 .net "ind", 31 0, v00000164d56202a0_0;  alias, 1 drivers
v00000164d561def0_0 .var "out", 31 0;
v00000164d561efd0_0 .net "sel", 1 0, v00000164d5620480_0;  alias, 1 drivers
E_00000164d55a70c0/0 .event anyedge, v00000164d561efd0_0, v00000164d5614170_0, v00000164d56140d0_0, v00000164d561e850_0;
E_00000164d55a70c0/1 .event anyedge, v00000164d561f7f0_0;
E_00000164d55a70c0 .event/or E_00000164d55a70c0/0, E_00000164d55a70c0/1;
S_00000164d54ab6a0 .scope module, "alu_oper2" "MUX_8x1" 7 27, 11 3 0, S_00000164d54ae8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000164d55a7a80 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v00000164d561f070_0 .net "ina", 31 0, v00000164d5621ba0_0;  alias, 1 drivers
L_00000164d563f178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000164d561f110_0 .net "inb", 31 0, L_00000164d563f178;  1 drivers
v00000164d561f9d0_0 .net "inc", 31 0, v00000164d56140d0_0;  alias, 1 drivers
v00000164d561e3f0_0 .net "ind", 31 0, v00000164d563b2b0_0;  alias, 1 drivers
v00000164d561e990_0 .net "ine", 31 0, v00000164d56205c0_0;  alias, 1 drivers
L_00000164d563f1c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164d561dbd0_0 .net "inf", 31 0, L_00000164d563f1c0;  1 drivers
L_00000164d563f208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164d561edf0_0 .net "ing", 31 0, L_00000164d563f208;  1 drivers
L_00000164d563f250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164d561e350_0 .net "inh", 31 0, L_00000164d563f250;  1 drivers
v00000164d561ead0_0 .var "out", 31 0;
v00000164d561e5d0_0 .net "sel", 2 0, v00000164d5621ce0_0;  alias, 1 drivers
E_00000164d55a7440/0 .event anyedge, v00000164d561e5d0_0, v00000164d561f070_0, v00000164d561f110_0, v00000164d56140d0_0;
E_00000164d55a7440/1 .event anyedge, v00000164d561e850_0, v00000164d561e990_0, v00000164d561dbd0_0, v00000164d561edf0_0;
E_00000164d55a7440/2 .event anyedge, v00000164d561e350_0;
E_00000164d55a7440 .event/or E_00000164d55a7440/0, E_00000164d55a7440/1, E_00000164d55a7440/2;
S_00000164d5478250 .scope module, "store_rs2_mux" "MUX_4x1" 7 35, 10 1 0, S_00000164d54ae8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000164d55a7480 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000164d561e8f0_0 .net "ina", 31 0, v00000164d56205c0_0;  alias, 1 drivers
v00000164d561f250_0 .net "inb", 31 0, v00000164d56140d0_0;  alias, 1 drivers
v00000164d561e2b0_0 .net "inc", 31 0, v00000164d563b2b0_0;  alias, 1 drivers
L_00000164d563f2e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164d561f390_0 .net "ind", 31 0, L_00000164d563f2e0;  1 drivers
v00000164d561f430_0 .var "out", 31 0;
v00000164d561f4d0_0 .net "sel", 1 0, v00000164d5620d40_0;  alias, 1 drivers
E_00000164d55a7380/0 .event anyedge, v00000164d561f4d0_0, v00000164d561e990_0, v00000164d56140d0_0, v00000164d561e850_0;
E_00000164d55a7380/1 .event anyedge, v00000164d561f390_0;
E_00000164d55a7380 .event/or E_00000164d55a7380/0, E_00000164d55a7380/1;
S_00000164d549e230 .scope module, "fu" "forward_unit" 3 39, 12 2 0, S_00000164d55c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "if_id_opcode";
    .port_info 1 /INPUT 5 "if_id_rs1";
    .port_info 2 /INPUT 5 "if_id_rs2";
    .port_info 3 /INPUT 7 "id_ex_opcode";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_wr";
    .port_info 8 /INPUT 5 "ex_mem_rd";
    .port_info 9 /INPUT 1 "ex_mem_wr";
    .port_info 10 /INPUT 5 "mem_wb_rd";
    .port_info 11 /INPUT 1 "mem_wb_wr";
    .port_info 12 /OUTPUT 2 "forwardA";
    .port_info 13 /OUTPUT 3 "forwardB";
    .port_info 14 /OUTPUT 2 "store_rs2_forward";
P_00000164d5622120 .param/l "add" 0 5 6, C4<0100000>;
P_00000164d5622158 .param/l "addi" 0 5 10, C4<1001000>;
P_00000164d5622190 .param/l "addu" 0 5 6, C4<0100001>;
P_00000164d56221c8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000164d5622200 .param/l "andi" 0 5 10, C4<1001100>;
P_00000164d5622238 .param/l "beq" 0 5 10, C4<1000100>;
P_00000164d5622270 .param/l "bit_width" 0 12 8, +C4<00000000000000000000000000100000>;
P_00000164d56222a8 .param/l "bne" 0 5 10, C4<1000101>;
P_00000164d56222e0 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000164d5622318 .param/l "j" 0 5 12, C4<1000010>;
P_00000164d5622350 .param/l "jal" 0 5 12, C4<1000011>;
P_00000164d5622388 .param/l "jr" 0 5 8, C4<0001000>;
P_00000164d56223c0 .param/l "lw" 0 5 10, C4<1100011>;
P_00000164d56223f8 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000164d5622430 .param/l "or_" 0 5 6, C4<0100101>;
P_00000164d5622468 .param/l "ori" 0 5 10, C4<1001101>;
P_00000164d56224a0 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000164d56224d8 .param/l "sll" 0 5 7, C4<0000000>;
P_00000164d5622510 .param/l "slt" 0 5 8, C4<0101010>;
P_00000164d5622548 .param/l "slti" 0 5 10, C4<1101010>;
P_00000164d5622580 .param/l "srl" 0 5 7, C4<0000010>;
P_00000164d56225b8 .param/l "sub" 0 5 6, C4<0100010>;
P_00000164d56225f0 .param/l "subu" 0 5 6, C4<0100011>;
P_00000164d5622628 .param/l "sw" 0 5 10, C4<1101011>;
P_00000164d5622660 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000164d5622698 .param/l "xori" 0 5 10, C4<1001110>;
v00000164d5621560_0 .var "comparator_mux_selA", 1 0;
v00000164d5621a60_0 .var "comparator_mux_selB", 1 0;
v00000164d5621f60_0 .net "ex_mem_rd", 4 0, v00000164d5614f30_0;  alias, 1 drivers
v00000164d5620ac0_0 .net "ex_mem_wr", 0 0, v00000164d5614210_0;  alias, 1 drivers
v00000164d5620480_0 .var "forwardA", 1 0;
v00000164d5621ce0_0 .var "forwardB", 2 0;
v00000164d5620c00_0 .net "id_ex_opcode", 6 0, v00000164d5622000_0;  alias, 1 drivers
v00000164d5620340_0 .net "id_ex_rd", 4 0, v00000164d5621ec0_0;  alias, 1 drivers
v00000164d5621420_0 .net "id_ex_rs1", 4 0, v00000164d56203e0_0;  alias, 1 drivers
v00000164d5621060_0 .net "id_ex_rs2", 4 0, v00000164d56207a0_0;  alias, 1 drivers
v00000164d5620f20_0 .net "id_ex_wr", 0 0, v00000164d5620160_0;  alias, 1 drivers
v00000164d5620700_0 .net "if_id_opcode", 6 0, v00000164d5634da0_0;  alias, 1 drivers
v00000164d5621b00_0 .net "if_id_rs1", 4 0, v00000164d5634620_0;  alias, 1 drivers
v00000164d5620ca0_0 .net "if_id_rs2", 4 0, v00000164d5634e40_0;  alias, 1 drivers
v00000164d5621380_0 .net "mem_wb_rd", 4 0, v00000164d563c6b0_0;  alias, 1 drivers
v00000164d5621100_0 .net "mem_wb_wr", 0 0, v00000164d563bf30_0;  alias, 1 drivers
v00000164d56214c0_0 .var "sel_target_address_adder_mux_InDecodeStage", 2 0;
v00000164d5620d40_0 .var "store_rs2_forward", 1 0;
E_00000164d55a7640/0 .event anyedge, v00000164d5614d50_0, v00000164d5614210_0, v00000164d5614f30_0, v00000164d56148f0_0;
E_00000164d55a7640/1 .event anyedge, v00000164d5621100_0, v00000164d5621380_0, v00000164d5614df0_0;
E_00000164d55a7640 .event/or E_00000164d55a7640/0, E_00000164d55a7640/1;
S_00000164d549e3c0 .scope module, "id_ex_buffer" "ID_EX_buffer" 3 71, 13 2 0, S_00000164d55c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /INPUT 32 "ID_PFC";
    .port_info 15 /OUTPUT 7 "EX_opcode";
    .port_info 16 /OUTPUT 5 "EX_rs1_ind";
    .port_info 17 /OUTPUT 5 "EX_rs2_ind";
    .port_info 18 /OUTPUT 5 "EX_rd_ind";
    .port_info 19 /OUTPUT 32 "EX_PC";
    .port_info 20 /OUTPUT 32 "EX_INST";
    .port_info 21 /OUTPUT 32 "EX_Immed";
    .port_info 22 /OUTPUT 32 "EX_rs1";
    .port_info 23 /OUTPUT 32 "EX_rs2";
    .port_info 24 /OUTPUT 1 "EX_regwrite";
    .port_info 25 /OUTPUT 1 "EX_memread";
    .port_info 26 /OUTPUT 1 "EX_memwrite";
    .port_info 27 /OUTPUT 32 "EX_PFC";
    .port_info 28 /INPUT 1 "rst";
P_00000164d56226e0 .param/l "add" 0 5 6, C4<0100000>;
P_00000164d5622718 .param/l "addi" 0 5 10, C4<1001000>;
P_00000164d5622750 .param/l "addu" 0 5 6, C4<0100001>;
P_00000164d5622788 .param/l "and_" 0 5 6, C4<0100100>;
P_00000164d56227c0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000164d56227f8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000164d5622830 .param/l "bne" 0 5 10, C4<1000101>;
P_00000164d5622868 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000164d56228a0 .param/l "j" 0 5 12, C4<1000010>;
P_00000164d56228d8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000164d5622910 .param/l "jr" 0 5 8, C4<0001000>;
P_00000164d5622948 .param/l "lw" 0 5 10, C4<1100011>;
P_00000164d5622980 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000164d56229b8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000164d56229f0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000164d5622a28 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000164d5622a60 .param/l "sll" 0 5 7, C4<0000000>;
P_00000164d5622a98 .param/l "slt" 0 5 8, C4<0101010>;
P_00000164d5622ad0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000164d5622b08 .param/l "srl" 0 5 7, C4<0000010>;
P_00000164d5622b40 .param/l "sub" 0 5 6, C4<0100010>;
P_00000164d5622b78 .param/l "subu" 0 5 6, C4<0100011>;
P_00000164d5622bb0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000164d5622be8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000164d5622c20 .param/l "xori" 0 5 10, C4<1001110>;
v00000164d5620520_0 .var "EX_INST", 31 0;
v00000164d5621ba0_0 .var "EX_Immed", 31 0;
v00000164d5621c40_0 .var "EX_PC", 31 0;
v00000164d5620de0_0 .var "EX_PFC", 31 0;
v00000164d5621d80_0 .var "EX_memread", 0 0;
v00000164d5621e20_0 .var "EX_memwrite", 0 0;
v00000164d5622000_0 .var "EX_opcode", 6 0;
v00000164d5621ec0_0 .var "EX_rd_ind", 4 0;
v00000164d5620160_0 .var "EX_regwrite", 0 0;
v00000164d56202a0_0 .var "EX_rs1", 31 0;
v00000164d56203e0_0 .var "EX_rs1_ind", 4 0;
v00000164d56205c0_0 .var "EX_rs2", 31 0;
v00000164d56207a0_0 .var "EX_rs2_ind", 4 0;
v00000164d5620840_0 .net "ID_FLUSH", 0 0, L_00000164d569a5a0;  alias, 1 drivers
v00000164d56208e0_0 .net "ID_INST", 31 0, v00000164d5634440_0;  alias, 1 drivers
v00000164d5623c50_0 .net "ID_Immed", 31 0, v00000164d562ec50_0;  alias, 1 drivers
v00000164d5623cf0_0 .net "ID_PC", 31 0, v00000164d5634080_0;  alias, 1 drivers
v00000164d5623750_0 .net "ID_PFC", 31 0, L_00000164d5686970;  alias, 1 drivers
v00000164d5622e90_0 .net "ID_memread", 0 0, L_00000164d56865b0;  alias, 1 drivers
v00000164d5623390_0 .net "ID_memwrite", 0 0, L_00000164d5686ab0;  alias, 1 drivers
v00000164d5622cb0_0 .net "ID_opcode", 6 0, v00000164d5634da0_0;  alias, 1 drivers
v00000164d5623bb0_0 .net "ID_rd_ind", 4 0, v00000164d5634120_0;  alias, 1 drivers
v00000164d5623a70_0 .net "ID_regwrite", 0 0, L_00000164d5687690;  alias, 1 drivers
v00000164d56232f0_0 .net "ID_rs1", 31 0, L_00000164d569a6f0;  alias, 1 drivers
v00000164d56241f0_0 .net "ID_rs1_ind", 4 0, v00000164d5634620_0;  alias, 1 drivers
v00000164d56236b0_0 .net "ID_rs2", 31 0, L_00000164d569aed0;  alias, 1 drivers
v00000164d5623e30_0 .net "ID_rs2_ind", 4 0, v00000164d5634e40_0;  alias, 1 drivers
v00000164d5623b10_0 .net "clk", 0 0, L_00000164d55be520;  alias, 1 drivers
v00000164d5623d90_0 .net "rst", 0 0, v00000164d563cf70_0;  alias, 1 drivers
S_00000164d54cf4e0 .scope module, "id_stage" "ID_stage" 3 59, 14 2 0, S_00000164d55c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "EX_memread";
    .port_info 4 /INPUT 32 "id_haz";
    .port_info 5 /INPUT 32 "ex_haz";
    .port_info 6 /INPUT 32 "mem_haz";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 5 "id_ex_rd_ind";
    .port_info 11 /INPUT 5 "wr_reg_from_wb";
    .port_info 12 /INPUT 1 "id_flush";
    .port_info 13 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 14 /INPUT 1 "Wrong_prediction";
    .port_info 15 /INPUT 1 "exception_flag";
    .port_info 16 /INPUT 1 "clk";
    .port_info 17 /OUTPUT 32 "pfc";
    .port_info 18 /OUTPUT 32 "rs1";
    .port_info 19 /OUTPUT 32 "rs2";
    .port_info 20 /OUTPUT 3 "pc_src";
    .port_info 21 /OUTPUT 1 "pc_write";
    .port_info 22 /OUTPUT 1 "if_id_write";
    .port_info 23 /OUTPUT 1 "if_id_flush";
    .port_info 24 /OUTPUT 32 "imm";
    .port_info 25 /INPUT 1 "reg_write_from_wb";
    .port_info 26 /OUTPUT 1 "reg_write";
    .port_info 27 /OUTPUT 1 "mem_read";
    .port_info 28 /OUTPUT 1 "mem_write";
    .port_info 29 /INPUT 1 "rst";
P_00000164d5624c70 .param/l "add" 0 5 6, C4<0100000>;
P_00000164d5624ca8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000164d5624ce0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000164d5624d18 .param/l "and_" 0 5 6, C4<0100100>;
P_00000164d5624d50 .param/l "andi" 0 5 10, C4<1001100>;
P_00000164d5624d88 .param/l "beq" 0 5 10, C4<1000100>;
P_00000164d5624dc0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000164d5624df8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000164d5624e30 .param/l "j" 0 5 12, C4<1000010>;
P_00000164d5624e68 .param/l "jal" 0 5 12, C4<1000011>;
P_00000164d5624ea0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000164d5624ed8 .param/l "lw" 0 5 10, C4<1100011>;
P_00000164d5624f10 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000164d5624f48 .param/l "or_" 0 5 6, C4<0100101>;
P_00000164d5624f80 .param/l "ori" 0 5 10, C4<1001101>;
P_00000164d5624fb8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000164d5624ff0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000164d5625028 .param/l "slt" 0 5 8, C4<0101010>;
P_00000164d5625060 .param/l "slti" 0 5 10, C4<1101010>;
P_00000164d5625098 .param/l "srl" 0 5 7, C4<0000010>;
P_00000164d56250d0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000164d5625108 .param/l "subu" 0 5 6, C4<0100011>;
P_00000164d5625140 .param/l "sw" 0 5 10, C4<1101011>;
P_00000164d5625178 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000164d56251b0 .param/l "xori" 0 5 10, C4<1001110>;
L_00000164d569a3e0 .functor OR 1, L_00000164d5688b30, L_00000164d56866f0, C4<0>, C4<0>;
L_00000164d569a5a0 .functor OR 1, L_00000164d5571d00, v00000164d5622f30_0, C4<0>, C4<0>;
v00000164d562eed0_0 .net "EX_memread", 0 0, v00000164d5621d80_0;  alias, 1 drivers
v00000164d562f0b0_0 .net "Wrong_prediction", 0 0, L_00000164d569b090;  alias, 1 drivers
L_00000164d563ed88 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000164d562ea70_0 .net/2u *"_ivl_0", 6 0, L_00000164d563ed88;  1 drivers
v00000164d562e390_0 .net *"_ivl_10", 31 0, L_00000164d5687550;  1 drivers
L_00000164d563f130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000164d562e430_0 .net/2u *"_ivl_18", 2 0, L_00000164d563f130;  1 drivers
v00000164d562f510_0 .net *"_ivl_2", 0 0, L_00000164d5688b30;  1 drivers
v00000164d562f5b0_0 .net *"_ivl_20", 2 0, L_00000164d5686b50;  1 drivers
v00000164d562e930_0 .net *"_ivl_22", 2 0, L_00000164d5686bf0;  1 drivers
L_00000164d563edd0 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000164d562e250_0 .net/2u *"_ivl_4", 6 0, L_00000164d563edd0;  1 drivers
v00000164d562f650_0 .net *"_ivl_6", 0 0, L_00000164d56866f0;  1 drivers
v00000164d562de90_0 .net *"_ivl_9", 0 0, L_00000164d569a3e0;  1 drivers
v00000164d562f150_0 .net "clk", 0 0, L_00000164d55be520;  alias, 1 drivers
v00000164d562e070_0 .net "ex_haz", 31 0, o00000164d55cda48;  alias, 0 drivers
v00000164d562ed90_0 .net "exception_flag", 0 0, L_00000164d56888b0;  alias, 1 drivers
v00000164d562ebb0_0 .net "id_ex_rd_ind", 4 0, v00000164d5621ec0_0;  alias, 1 drivers
v00000164d562e1b0_0 .net "id_ex_stall", 0 0, v00000164d5622f30_0;  1 drivers
v00000164d562f1f0_0 .net "id_flush", 0 0, L_00000164d5571d00;  alias, 1 drivers
v00000164d562e2f0_0 .net "id_flush_mux_sel", 0 0, L_00000164d569a5a0;  alias, 1 drivers
v00000164d562ee30_0 .net "id_haz", 31 0, v00000164d561f1b0_0;  alias, 1 drivers
v00000164d562ef70_0 .net "if_id_flush", 0 0, v00000164d562e110_0;  alias, 1 drivers
v00000164d5634300_0 .net "if_id_write", 0 0, v00000164d5623250_0;  alias, 1 drivers
v00000164d56350c0_0 .net "imm", 31 0, v00000164d562ec50_0;  alias, 1 drivers
v00000164d5635520_0 .net "inst", 31 0, v00000164d5634440_0;  alias, 1 drivers
v00000164d5635020_0 .net "mem_haz", 31 0, v00000164d563b2b0_0;  alias, 1 drivers
v00000164d5634a80_0 .net "mem_read", 0 0, L_00000164d56865b0;  alias, 1 drivers
v00000164d5635160_0 .net "mem_read_wire", 0 0, v00000164d562fbf0_0;  1 drivers
v00000164d5634260_0 .net "mem_write", 0 0, L_00000164d5686ab0;  alias, 1 drivers
v00000164d56348a0_0 .net "mem_write_wire", 0 0, v00000164d562f330_0;  1 drivers
v00000164d56343a0_0 .net "opcode", 6 0, v00000164d5634da0_0;  alias, 1 drivers
v00000164d5634940_0 .net "pc", 31 0, v00000164d5634080_0;  alias, 1 drivers
v00000164d5634f80_0 .net "pc_src", 2 0, L_00000164d5686510;  alias, 1 drivers
v00000164d56344e0_0 .net "pc_write", 0 0, v00000164d5624a10_0;  alias, 1 drivers
v00000164d5634c60_0 .net "pfc", 31 0, L_00000164d5686970;  alias, 1 drivers
v00000164d56349e0_0 .net "reg_write", 0 0, L_00000164d5687690;  alias, 1 drivers
v00000164d5635200_0 .net "reg_write_from_wb", 0 0, v00000164d563bf30_0;  alias, 1 drivers
v00000164d56352a0_0 .net "reg_write_wire", 0 0, v00000164d562f8d0_0;  1 drivers
v00000164d5634ee0_0 .net "rs1", 31 0, L_00000164d569a6f0;  alias, 1 drivers
v00000164d5634b20_0 .net "rs1_ind", 4 0, v00000164d5634620_0;  alias, 1 drivers
v00000164d5635340_0 .net "rs2", 31 0, L_00000164d569aed0;  alias, 1 drivers
v00000164d56355c0_0 .net "rs2_ind", 4 0, v00000164d5634e40_0;  alias, 1 drivers
v00000164d56353e0_0 .net "rst", 0 0, v00000164d563cf70_0;  alias, 1 drivers
v00000164d5634bc0_0 .net "wr_reg_data", 31 0, v00000164d563b2b0_0;  alias, 1 drivers
v00000164d5634d00_0 .net "wr_reg_from_wb", 4 0, v00000164d563c6b0_0;  alias, 1 drivers
L_00000164d5688b30 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563ed88;
L_00000164d56866f0 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563edd0;
L_00000164d5687550 .arith/sum 32, v00000164d5634080_0, v00000164d562ec50_0;
L_00000164d5686970 .functor MUXZ 32, v00000164d562ec50_0, L_00000164d5687550, L_00000164d569a3e0, C4<>;
L_00000164d5687690 .part L_00000164d5686bf0, 2, 1;
L_00000164d56865b0 .part L_00000164d5686bf0, 1, 1;
L_00000164d5686ab0 .part L_00000164d5686bf0, 0, 1;
L_00000164d5686b50 .concat [ 1 1 1 0], v00000164d562f330_0, v00000164d562fbf0_0, v00000164d562f8d0_0;
L_00000164d5686bf0 .functor MUXZ 3, L_00000164d5686b50, L_00000164d563f130, L_00000164d569a5a0, C4<>;
S_00000164d545e630 .scope module, "BR" "BranchResolver" 14 41, 15 2 0, S_00000164d54cf4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 1 "exception_flag";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "Wrong_prediction";
    .port_info 4 /INPUT 1 "rst";
P_00000164d562d200 .param/l "add" 0 5 6, C4<0100000>;
P_00000164d562d238 .param/l "addi" 0 5 10, C4<1001000>;
P_00000164d562d270 .param/l "addu" 0 5 6, C4<0100001>;
P_00000164d562d2a8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000164d562d2e0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000164d562d318 .param/l "beq" 0 5 10, C4<1000100>;
P_00000164d562d350 .param/l "bne" 0 5 10, C4<1000101>;
P_00000164d562d388 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000164d562d3c0 .param/l "j" 0 5 12, C4<1000010>;
P_00000164d562d3f8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000164d562d430 .param/l "jr" 0 5 8, C4<0001000>;
P_00000164d562d468 .param/l "lw" 0 5 10, C4<1100011>;
P_00000164d562d4a0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000164d562d4d8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000164d562d510 .param/l "ori" 0 5 10, C4<1001101>;
P_00000164d562d548 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000164d562d580 .param/l "sll" 0 5 7, C4<0000000>;
P_00000164d562d5b8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000164d562d5f0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000164d562d628 .param/l "srl" 0 5 7, C4<0000010>;
P_00000164d562d660 .param/l "sub" 0 5 6, C4<0100010>;
P_00000164d562d698 .param/l "subu" 0 5 6, C4<0100011>;
P_00000164d562d6d0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000164d562d708 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000164d562d740 .param/l "xori" 0 5 10, C4<1001110>;
L_00000164d569ae60 .functor OR 1, L_00000164d5686a10, L_00000164d56872d0, C4<0>, C4<0>;
L_00000164d569b170 .functor OR 1, L_00000164d569ae60, L_00000164d5687e10, C4<0>, C4<0>;
L_00000164d569b1e0 .functor OR 1, L_00000164d569b170, L_00000164d5687730, C4<0>, C4<0>;
L_00000164d569aae0 .functor OR 1, L_00000164d569b1e0, L_00000164d56877d0, C4<0>, C4<0>;
v00000164d56245b0_0 .net "PC_src", 2 0, L_00000164d5686510;  alias, 1 drivers
v00000164d5624ab0_0 .net "Wrong_prediction", 0 0, L_00000164d569b090;  alias, 1 drivers
L_00000164d563ee18 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000164d56246f0_0 .net/2u *"_ivl_0", 2 0, L_00000164d563ee18;  1 drivers
L_00000164d563ef38 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000164d5623610_0 .net/2u *"_ivl_10", 6 0, L_00000164d563ef38;  1 drivers
v00000164d5623ed0_0 .net *"_ivl_12", 0 0, L_00000164d5686a10;  1 drivers
L_00000164d563ef80 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000164d5623930_0 .net/2u *"_ivl_14", 6 0, L_00000164d563ef80;  1 drivers
v00000164d5624010_0 .net *"_ivl_16", 0 0, L_00000164d56872d0;  1 drivers
v00000164d5624330_0 .net *"_ivl_19", 0 0, L_00000164d569ae60;  1 drivers
L_00000164d563ee60 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000164d5624790_0 .net/2u *"_ivl_2", 2 0, L_00000164d563ee60;  1 drivers
L_00000164d563efc8 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v00000164d56231b0_0 .net/2u *"_ivl_20", 6 0, L_00000164d563efc8;  1 drivers
v00000164d5623f70_0 .net *"_ivl_22", 0 0, L_00000164d5687e10;  1 drivers
v00000164d56240b0_0 .net *"_ivl_25", 0 0, L_00000164d569b170;  1 drivers
L_00000164d563f010 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v00000164d5624150_0 .net/2u *"_ivl_26", 6 0, L_00000164d563f010;  1 drivers
v00000164d56234d0_0 .net *"_ivl_28", 0 0, L_00000164d5687730;  1 drivers
v00000164d5624830_0 .net *"_ivl_31", 0 0, L_00000164d569b1e0;  1 drivers
L_00000164d563f058 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000164d5622d50_0 .net/2u *"_ivl_32", 6 0, L_00000164d563f058;  1 drivers
v00000164d5623570_0 .net *"_ivl_34", 0 0, L_00000164d56877d0;  1 drivers
v00000164d5623110_0 .net *"_ivl_37", 0 0, L_00000164d569aae0;  1 drivers
L_00000164d563f0a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000164d56237f0_0 .net/2u *"_ivl_38", 2 0, L_00000164d563f0a0;  1 drivers
L_00000164d563eea8 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v00000164d56248d0_0 .net/2u *"_ivl_4", 6 0, L_00000164d563eea8;  1 drivers
L_00000164d563f0e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000164d5624290_0 .net/2u *"_ivl_40", 2 0, L_00000164d563f0e8;  1 drivers
v00000164d5624650_0 .net *"_ivl_42", 2 0, L_00000164d5686470;  1 drivers
v00000164d56243d0_0 .net *"_ivl_44", 2 0, L_00000164d56875f0;  1 drivers
v00000164d5623890_0 .net *"_ivl_46", 2 0, L_00000164d5687050;  1 drivers
v00000164d56239d0_0 .net *"_ivl_6", 0 0, L_00000164d56863d0;  1 drivers
L_00000164d563eef0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000164d5624470_0 .net/2u *"_ivl_8", 2 0, L_00000164d563eef0;  1 drivers
v00000164d5624510_0 .net "exception_flag", 0 0, L_00000164d56888b0;  alias, 1 drivers
v00000164d5623430_0 .net "opcode", 6 0, v00000164d5634da0_0;  alias, 1 drivers
v00000164d5624970_0 .net "rst", 0 0, v00000164d563cf70_0;  alias, 1 drivers
L_00000164d56863d0 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563eea8;
L_00000164d5686a10 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563ef38;
L_00000164d56872d0 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563ef80;
L_00000164d5687e10 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563efc8;
L_00000164d5687730 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563f010;
L_00000164d56877d0 .cmp/eq 7, v00000164d5634da0_0, L_00000164d563f058;
L_00000164d5686470 .functor MUXZ 3, L_00000164d563f0e8, L_00000164d563f0a0, L_00000164d569aae0, C4<>;
L_00000164d56875f0 .functor MUXZ 3, L_00000164d5686470, L_00000164d563eef0, L_00000164d56863d0, C4<>;
L_00000164d5687050 .functor MUXZ 3, L_00000164d56875f0, L_00000164d563ee60, L_00000164d569b090, C4<>;
L_00000164d5686510 .functor MUXZ 3, L_00000164d5687050, L_00000164d563ee18, L_00000164d56888b0, C4<>;
S_00000164d54616c0 .scope module, "SDU" "StallDetectionUnit" 14 45, 16 5 0, S_00000164d54cf4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 1 "EX_memread";
    .port_info 3 /INPUT 5 "if_id_rs1";
    .port_info 4 /INPUT 5 "if_id_rs2";
    .port_info 5 /INPUT 5 "id_ex_rd";
    .port_info 6 /OUTPUT 1 "PC_Write";
    .port_info 7 /OUTPUT 1 "if_id_Write";
    .port_info 8 /OUTPUT 1 "if_id_flush";
    .port_info 9 /OUTPUT 1 "id_ex_flush";
P_00000164d562d780 .param/l "add" 0 5 6, C4<0100000>;
P_00000164d562d7b8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000164d562d7f0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000164d562d828 .param/l "and_" 0 5 6, C4<0100100>;
P_00000164d562d860 .param/l "andi" 0 5 10, C4<1001100>;
P_00000164d562d898 .param/l "beq" 0 5 10, C4<1000100>;
P_00000164d562d8d0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000164d562d908 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000164d562d940 .param/l "j" 0 5 12, C4<1000010>;
P_00000164d562d978 .param/l "jal" 0 5 12, C4<1000011>;
P_00000164d562d9b0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000164d562d9e8 .param/l "lw" 0 5 10, C4<1100011>;
P_00000164d562da20 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000164d562da58 .param/l "or_" 0 5 6, C4<0100101>;
P_00000164d562da90 .param/l "ori" 0 5 10, C4<1001101>;
P_00000164d562dac8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000164d562db00 .param/l "sll" 0 5 7, C4<0000000>;
P_00000164d562db38 .param/l "slt" 0 5 8, C4<0101010>;
P_00000164d562db70 .param/l "slti" 0 5 10, C4<1101010>;
P_00000164d562dba8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000164d562dbe0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000164d562dc18 .param/l "subu" 0 5 6, C4<0100011>;
P_00000164d562dc50 .param/l "sw" 0 5 10, C4<1101011>;
P_00000164d562dc88 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000164d562dcc0 .param/l "xori" 0 5 10, C4<1001110>;
v00000164d5622df0_0 .net "EX_memread", 0 0, v00000164d5621d80_0;  alias, 1 drivers
v00000164d5624a10_0 .var "PC_Write", 0 0;
v00000164d5624b50_0 .net "Wrong_prediction", 0 0, L_00000164d569b090;  alias, 1 drivers
v00000164d5622f30_0 .var "id_ex_flush", 0 0;
v00000164d5622fd0_0 .net "id_ex_rd", 4 0, v00000164d5621ec0_0;  alias, 1 drivers
o00000164d55cd118 .functor BUFZ 1, C4<z>; HiZ drive
v00000164d5623070_0 .net "id_ex_wr", 0 0, o00000164d55cd118;  0 drivers
v00000164d5623250_0 .var "if_id_Write", 0 0;
v00000164d562e110_0 .var "if_id_flush", 0 0;
v00000164d562f830_0 .net "if_id_opcode", 6 0, v00000164d5634da0_0;  alias, 1 drivers
v00000164d562fb50_0 .net "if_id_rs1", 4 0, v00000164d5634620_0;  alias, 1 drivers
v00000164d562f290_0 .net "if_id_rs2", 4 0, v00000164d5634e40_0;  alias, 1 drivers
E_00000164d55a7300/0 .event anyedge, v00000164d561f6b0_0, v00000164d5614850_0, v00000164d5621b00_0, v00000164d5615390_0;
E_00000164d55a7300/1 .event anyedge, v00000164d5620ca0_0, v00000164d559f7e0_0;
E_00000164d55a7300 .event/or E_00000164d55a7300/0, E_00000164d55a7300/1;
S_00000164d5461850 .scope module, "cu" "control_unit" 14 44, 17 2 0, S_00000164d54cf4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_00000164d562fd10 .param/l "add" 0 5 6, C4<0100000>;
P_00000164d562fd48 .param/l "addi" 0 5 10, C4<1001000>;
P_00000164d562fd80 .param/l "addu" 0 5 6, C4<0100001>;
P_00000164d562fdb8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000164d562fdf0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000164d562fe28 .param/l "beq" 0 5 10, C4<1000100>;
P_00000164d562fe60 .param/l "bne" 0 5 10, C4<1000101>;
P_00000164d562fe98 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000164d562fed0 .param/l "j" 0 5 12, C4<1000010>;
P_00000164d562ff08 .param/l "jal" 0 5 12, C4<1000011>;
P_00000164d562ff40 .param/l "jr" 0 5 8, C4<0001000>;
P_00000164d562ff78 .param/l "lw" 0 5 10, C4<1100011>;
P_00000164d562ffb0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000164d562ffe8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000164d5630020 .param/l "ori" 0 5 10, C4<1001101>;
P_00000164d5630058 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000164d5630090 .param/l "sll" 0 5 7, C4<0000000>;
P_00000164d56300c8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000164d5630100 .param/l "slti" 0 5 10, C4<1101010>;
P_00000164d5630138 .param/l "srl" 0 5 7, C4<0000010>;
P_00000164d5630170 .param/l "sub" 0 5 6, C4<0100010>;
P_00000164d56301a8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000164d56301e0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000164d5630218 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000164d5630250 .param/l "xori" 0 5 10, C4<1001110>;
v00000164d562fbf0_0 .var "memread", 0 0;
v00000164d562f330_0 .var "memwrite", 0 0;
v00000164d562dfd0_0 .net "opcode", 6 0, v00000164d5634da0_0;  alias, 1 drivers
v00000164d562f8d0_0 .var "regwrite", 0 0;
E_00000164d55a7c80 .event anyedge, v00000164d559f7e0_0;
S_00000164d5630470 .scope module, "immed_gen" "Immed_Gen_unit" 14 30, 18 2 0, S_00000164d54cf4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000164d56312a0 .param/l "add" 0 5 6, C4<0100000>;
P_00000164d56312d8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000164d5631310 .param/l "addu" 0 5 6, C4<0100001>;
P_00000164d5631348 .param/l "and_" 0 5 6, C4<0100100>;
P_00000164d5631380 .param/l "andi" 0 5 10, C4<1001100>;
P_00000164d56313b8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000164d56313f0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000164d5631428 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000164d5631460 .param/l "j" 0 5 12, C4<1000010>;
P_00000164d5631498 .param/l "jal" 0 5 12, C4<1000011>;
P_00000164d56314d0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000164d5631508 .param/l "lw" 0 5 10, C4<1100011>;
P_00000164d5631540 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000164d5631578 .param/l "or_" 0 5 6, C4<0100101>;
P_00000164d56315b0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000164d56315e8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000164d5631620 .param/l "sll" 0 5 7, C4<0000000>;
P_00000164d5631658 .param/l "slt" 0 5 8, C4<0101010>;
P_00000164d5631690 .param/l "slti" 0 5 10, C4<1101010>;
P_00000164d56316c8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000164d5631700 .param/l "sub" 0 5 6, C4<0100010>;
P_00000164d5631738 .param/l "subu" 0 5 6, C4<0100011>;
P_00000164d5631770 .param/l "sw" 0 5 10, C4<1101011>;
P_00000164d56317a8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000164d56317e0 .param/l "xori" 0 5 10, C4<1001110>;
v00000164d562ec50_0 .var "Immed", 31 0;
v00000164d562e570_0 .net "Inst", 31 0, v00000164d5634440_0;  alias, 1 drivers
v00000164d562e890_0 .net "opcode", 6 0, v00000164d5634da0_0;  alias, 1 drivers
E_00000164d55a7840 .event anyedge, v00000164d559f7e0_0, v00000164d56208e0_0;
S_00000164d5630600 .scope module, "reg_file" "REG_FILE" 14 28, 19 2 0, S_00000164d54cf4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_00000164d55a7740 .param/l "bit_width" 0 19 3, +C4<00000000000000000000000000100000>;
L_00000164d569a6f0 .functor BUFZ 32, L_00000164d5688950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000164d569aed0 .functor BUFZ 32, L_00000164d5687c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000164d562f6f0_0 .net *"_ivl_0", 31 0, L_00000164d5688950;  1 drivers
v00000164d562f970_0 .net *"_ivl_10", 6 0, L_00000164d5686650;  1 drivers
L_00000164d563ed40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000164d562e610_0 .net *"_ivl_13", 1 0, L_00000164d563ed40;  1 drivers
v00000164d562fa10_0 .net *"_ivl_2", 6 0, L_00000164d56889f0;  1 drivers
L_00000164d563ecf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000164d562e9d0_0 .net *"_ivl_5", 1 0, L_00000164d563ecf8;  1 drivers
v00000164d562f3d0_0 .net *"_ivl_8", 31 0, L_00000164d5687c30;  1 drivers
v00000164d562fab0_0 .net "clk", 0 0, L_00000164d55be520;  alias, 1 drivers
v00000164d562f470_0 .var/i "i", 31 0;
v00000164d562eb10_0 .net "rd_data1", 31 0, L_00000164d569a6f0;  alias, 1 drivers
v00000164d562f010_0 .net "rd_data2", 31 0, L_00000164d569aed0;  alias, 1 drivers
v00000164d562e6b0_0 .net "rd_reg1", 4 0, v00000164d5634620_0;  alias, 1 drivers
v00000164d562e4d0_0 .net "rd_reg2", 4 0, v00000164d5634e40_0;  alias, 1 drivers
v00000164d562dd50 .array "reg_file", 0 31, 31 0;
v00000164d562ddf0_0 .net "reg_wr", 0 0, v00000164d563bf30_0;  alias, 1 drivers
v00000164d562e750_0 .net "rst", 0 0, v00000164d563cf70_0;  alias, 1 drivers
v00000164d562df30_0 .net "wr_data", 31 0, v00000164d563b2b0_0;  alias, 1 drivers
v00000164d562e7f0_0 .net "wr_reg", 4 0, v00000164d563c6b0_0;  alias, 1 drivers
E_00000164d55a7ac0 .event posedge, v00000164d5614530_0, v00000164d5614cb0_0;
L_00000164d5688950 .array/port v00000164d562dd50, L_00000164d56889f0;
L_00000164d56889f0 .concat [ 5 2 0 0], v00000164d5634620_0, L_00000164d563ecf8;
L_00000164d5687c30 .array/port v00000164d562dd50, L_00000164d5686650;
L_00000164d5686650 .concat [ 5 2 0 0], v00000164d5634e40_0, L_00000164d563ed40;
S_00000164d56302e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 44, 19 44 0, S_00000164d5630600;
 .timescale 0 0;
v00000164d562ecf0_0 .var/i "i", 31 0;
S_00000164d5630790 .scope module, "if_id_buffer" "IF_ID_buffer" 3 56, 20 1 0, S_00000164d55c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000164d5635830 .param/l "add" 0 5 6, C4<0100000>;
P_00000164d5635868 .param/l "addi" 0 5 10, C4<1001000>;
P_00000164d56358a0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000164d56358d8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000164d5635910 .param/l "andi" 0 5 10, C4<1001100>;
P_00000164d5635948 .param/l "beq" 0 5 10, C4<1000100>;
P_00000164d5635980 .param/l "bne" 0 5 10, C4<1000101>;
P_00000164d56359b8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000164d56359f0 .param/l "j" 0 5 12, C4<1000010>;
P_00000164d5635a28 .param/l "jal" 0 5 12, C4<1000011>;
P_00000164d5635a60 .param/l "jr" 0 5 8, C4<0001000>;
P_00000164d5635a98 .param/l "lw" 0 5 10, C4<1100011>;
P_00000164d5635ad0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000164d5635b08 .param/l "or_" 0 5 6, C4<0100101>;
P_00000164d5635b40 .param/l "ori" 0 5 10, C4<1001101>;
P_00000164d5635b78 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000164d5635bb0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000164d5635be8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000164d5635c20 .param/l "slti" 0 5 10, C4<1101010>;
P_00000164d5635c58 .param/l "srl" 0 5 7, C4<0000010>;
P_00000164d5635c90 .param/l "sub" 0 5 6, C4<0100010>;
P_00000164d5635cc8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000164d5635d00 .param/l "sw" 0 5 10, C4<1101011>;
P_00000164d5635d38 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000164d5635d70 .param/l "xori" 0 5 10, C4<1001110>;
v00000164d5634440_0 .var "ID_INST", 31 0;
v00000164d5634080_0 .var "ID_PC", 31 0;
v00000164d5634da0_0 .var "ID_opcode", 6 0;
v00000164d5634120_0 .var "ID_rd_ind", 4 0;
v00000164d5634620_0 .var "ID_rs1_ind", 4 0;
v00000164d5634e40_0 .var "ID_rs2_ind", 4 0;
v00000164d5635480_0 .net "IF_FLUSH", 0 0, v00000164d562e110_0;  alias, 1 drivers
v00000164d5635660_0 .net "IF_INST", 31 0, L_00000164d569b100;  alias, 1 drivers
v00000164d5634580_0 .net "IF_PC", 31 0, v00000164d5632960_0;  alias, 1 drivers
v00000164d5635700_0 .net "clk", 0 0, L_00000164d55be520;  alias, 1 drivers
v00000164d56341c0_0 .net "if_id_Write", 0 0, v00000164d5623250_0;  alias, 1 drivers
v00000164d56346c0_0 .net "rst", 0 0, v00000164d563cf70_0;  alias, 1 drivers
S_00000164d5630920 .scope module, "if_stage" "IF_stage" 3 51, 21 1 0, S_00000164d55c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /INPUT 3 "pc_src";
    .port_info 3 /INOUT 32 "inst_mem_in";
    .port_info 4 /INPUT 1 "pc_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "inst";
    .port_info 7 /INPUT 1 "rst";
P_00000164d55a7b00 .param/l "handler_addr" 0 21 2, C4<00000000000000000000001111101000>;
v00000164d5633680_0 .net "EX_PFC", 31 0, L_00000164d5686fb0;  alias, 1 drivers
v00000164d5633400_0 .net "ID_PFC", 31 0, L_00000164d5686970;  alias, 1 drivers
v00000164d5632aa0_0 .net "clk", 0 0, L_00000164d55be520;  alias, 1 drivers
v00000164d5632b40_0 .net "inst", 31 0, L_00000164d569b100;  alias, 1 drivers
v00000164d5632be0_0 .net "inst_mem_in", 31 0, v00000164d5632960_0;  alias, 1 drivers
v00000164d5633040_0 .net "pc_next", 31 0, L_00000164d5686dd0;  1 drivers
v00000164d5633ae0_0 .net "pc_reg_in", 31 0, v00000164d5633e00_0;  1 drivers
v00000164d5633860_0 .net "pc_src", 2 0, L_00000164d5686510;  alias, 1 drivers
v00000164d5632280_0 .net "pc_write", 0 0, v00000164d5624a10_0;  alias, 1 drivers
v00000164d56339a0_0 .net "rst", 0 0, v00000164d563cf70_0;  alias, 1 drivers
S_00000164d56310f0 .scope module, "inst_mem" "IM" 21 20, 22 1 0, S_00000164d5630920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000164d55a7800 .param/l "bit_width" 0 22 3, +C4<00000000000000000000000000100000>;
L_00000164d569b100 .functor BUFZ 32, L_00000164d5687d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000164d5634760_0 .net "Data_Out", 31 0, L_00000164d569b100;  alias, 1 drivers
v00000164d5634800 .array "InstMem", 0 1023, 31 0;
v00000164d56337c0_0 .net *"_ivl_0", 31 0, L_00000164d5687d70;  1 drivers
v00000164d5631c40_0 .net *"_ivl_3", 9 0, L_00000164d5686c90;  1 drivers
v00000164d5633900_0 .net *"_ivl_4", 11 0, L_00000164d56868d0;  1 drivers
L_00000164d563ec68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000164d5633cc0_0 .net *"_ivl_7", 1 0, L_00000164d563ec68;  1 drivers
v00000164d56321e0_0 .net "addr", 31 0, v00000164d5632960_0;  alias, 1 drivers
L_00000164d5687d70 .array/port v00000164d5634800, L_00000164d56868d0;
L_00000164d5686c90 .part v00000164d5632960_0, 0, 10;
L_00000164d56868d0 .concat [ 10 2 0 0], L_00000164d5686c90, L_00000164d563ec68;
S_00000164d5630ab0 .scope module, "new_PC" "Branch_or_Jump_TargGen" 21 22, 23 2 0, S_00000164d5630920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_00000164d55a7880 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
L_00000164d563ecb0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000164d5632140_0 .net "Immed", 31 0, L_00000164d563ecb0;  1 drivers
v00000164d5632500_0 .net "PC", 31 0, v00000164d5632960_0;  alias, 1 drivers
v00000164d5633720_0 .net "targ_addr", 31 0, L_00000164d5686dd0;  alias, 1 drivers
L_00000164d5686dd0 .arith/sum 32, v00000164d5632960_0, L_00000164d563ecb0;
S_00000164d5630c40 .scope module, "pc_reg" "PC_register" 21 18, 24 2 0, S_00000164d5630920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000164d55a7780 .param/l "initialaddr" 0 24 11, +C4<11111111111111111111111111111111>;
v00000164d56330e0_0 .net "PC_Write", 0 0, v00000164d5624a10_0;  alias, 1 drivers
v00000164d5633540_0 .net "addr_in", 31 0, v00000164d5633e00_0;  alias, 1 drivers
v00000164d5632960_0 .var "addr_out", 31 0;
v00000164d5632460_0 .net "clk", 0 0, L_00000164d55be520;  alias, 1 drivers
v00000164d5632c80_0 .net "rst", 0 0, v00000164d563cf70_0;  alias, 1 drivers
S_00000164d5630dd0 .scope module, "pc_src_mux" "MUX_8x1" 21 16, 11 3 0, S_00000164d5630920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000164d55a7940 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v00000164d5631d80_0 .net "ina", 31 0, L_00000164d5686dd0;  alias, 1 drivers
L_00000164d563eb48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000164d5632d20_0 .net "inb", 31 0, L_00000164d563eb48;  1 drivers
v00000164d56320a0_0 .net "inc", 31 0, L_00000164d5686970;  alias, 1 drivers
v00000164d5633180_0 .net "ind", 31 0, v00000164d5632960_0;  alias, 1 drivers
v00000164d56335e0_0 .net "ine", 31 0, L_00000164d5686fb0;  alias, 1 drivers
L_00000164d563eb90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164d5633220_0 .net "inf", 31 0, L_00000164d563eb90;  1 drivers
L_00000164d563ebd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164d5632a00_0 .net "ing", 31 0, L_00000164d563ebd8;  1 drivers
L_00000164d563ec20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164d56332c0_0 .net "inh", 31 0, L_00000164d563ec20;  1 drivers
v00000164d5633e00_0 .var "out", 31 0;
v00000164d56328c0_0 .net "sel", 2 0, L_00000164d5686510;  alias, 1 drivers
E_00000164d55a71c0/0 .event anyedge, v00000164d56245b0_0, v00000164d5633720_0, v00000164d5632d20_0, v00000164d5623750_0;
E_00000164d55a71c0/1 .event anyedge, v00000164d5634580_0, v00000164d561fa70_0, v00000164d5633220_0, v00000164d5632a00_0;
E_00000164d55a71c0/2 .event anyedge, v00000164d56332c0_0;
E_00000164d55a71c0 .event/or E_00000164d55a71c0/0, E_00000164d55a71c0/1, E_00000164d55a71c0/2;
S_00000164d5630f60 .scope module, "mem_stage" "MEM_stage" 3 93, 25 3 0, S_00000164d55c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /INPUT 1 "clk";
v00000164d5633ea0_0 .net "addr", 31 0, v00000164d56140d0_0;  alias, 1 drivers
v00000164d5631e20_0 .net "clk", 0 0, L_00000164d55be520;  alias, 1 drivers
v00000164d5633d60_0 .net "mem_out", 31 0, v00000164d5631ba0_0;  alias, 1 drivers
v00000164d5633a40_0 .net "mem_read", 0 0, v00000164d5615430_0;  alias, 1 drivers
v00000164d56326e0_0 .net "mem_write", 0 0, v00000164d5614e90_0;  alias, 1 drivers
v00000164d5632f00_0 .net "reg_write", 0 0, v00000164d5614210_0;  alias, 1 drivers
v00000164d5631880_0 .net "wdata", 31 0, v00000164d5613810_0;  alias, 1 drivers
S_00000164d56368f0 .scope module, "data_mem" "DM" 25 13, 26 1 0, S_00000164d5630f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_00000164d55a7b80 .param/l "bit_width" 0 26 3, +C4<00000000000000000000000000100000>;
v00000164d5632dc0_0 .net "Data_In", 31 0, v00000164d5613810_0;  alias, 1 drivers
v00000164d5631ba0_0 .var "Data_Out", 31 0;
v00000164d56334a0_0 .net "WR", 0 0, v00000164d5614e90_0;  alias, 1 drivers
v00000164d56319c0_0 .net "addr", 31 0, v00000164d56140d0_0;  alias, 1 drivers
v00000164d5631ce0_0 .net "clk", 0 0, L_00000164d55be520;  alias, 1 drivers
v00000164d5632e60 .array "data_mem", 0 1023, 31 0;
E_00000164d55a7980 .event posedge, v00000164d5614cb0_0;
S_00000164d5636a80 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 26 28, 26 28 0, S_00000164d56368f0;
 .timescale 0 0;
v00000164d5633360_0 .var/i "i", 31 0;
S_00000164d5637890 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 100, 27 2 0, S_00000164d55c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
P_00000164d5639dd0 .param/l "add" 0 5 6, C4<0100000>;
P_00000164d5639e08 .param/l "addi" 0 5 10, C4<1001000>;
P_00000164d5639e40 .param/l "addu" 0 5 6, C4<0100001>;
P_00000164d5639e78 .param/l "and_" 0 5 6, C4<0100100>;
P_00000164d5639eb0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000164d5639ee8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000164d5639f20 .param/l "bne" 0 5 10, C4<1000101>;
P_00000164d5639f58 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000164d5639f90 .param/l "j" 0 5 12, C4<1000010>;
P_00000164d5639fc8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000164d563a000 .param/l "jr" 0 5 8, C4<0001000>;
P_00000164d563a038 .param/l "lw" 0 5 10, C4<1100011>;
P_00000164d563a070 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000164d563a0a8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000164d563a0e0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000164d563a118 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000164d563a150 .param/l "sll" 0 5 7, C4<0000000>;
P_00000164d563a188 .param/l "slt" 0 5 8, C4<0101010>;
P_00000164d563a1c0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000164d563a1f8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000164d563a230 .param/l "sub" 0 5 6, C4<0100010>;
P_00000164d563a268 .param/l "subu" 0 5 6, C4<0100011>;
P_00000164d563a2a0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000164d563a2d8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000164d563a310 .param/l "xori" 0 5 10, C4<1001110>;
v00000164d5632820_0 .net "MEM_ALU_OUT", 31 0, v00000164d56140d0_0;  alias, 1 drivers
v00000164d5633b80_0 .net "MEM_Data_mem_out", 31 0, v00000164d5631ba0_0;  alias, 1 drivers
v00000164d5632780_0 .net "MEM_FLUSH", 0 0, L_00000164d546a080;  alias, 1 drivers
v00000164d5632fa0_0 .net "MEM_INST", 31 0, v00000164d5614fd0_0;  alias, 1 drivers
v00000164d5631a60_0 .net "MEM_PC", 31 0, v00000164d5613e50_0;  alias, 1 drivers
v00000164d5633c20_0 .net "MEM_memread", 0 0, v00000164d5615430_0;  alias, 1 drivers
v00000164d5633fe0_0 .net "MEM_memwrite", 0 0, v00000164d5614e90_0;  alias, 1 drivers
v00000164d5631ec0_0 .net "MEM_opcode", 6 0, v00000164d56136d0_0;  alias, 1 drivers
v00000164d5633f40_0 .net "MEM_rd_ind", 4 0, v00000164d5614f30_0;  alias, 1 drivers
v00000164d5631920_0 .net "MEM_regwrite", 0 0, v00000164d5614210_0;  alias, 1 drivers
v00000164d5631b00_0 .net "MEM_rs1_ind", 4 0, v00000164d56154d0_0;  alias, 1 drivers
v00000164d5631f60_0 .net "MEM_rs2", 31 0, v00000164d5613810_0;  alias, 1 drivers
v00000164d5632000_0 .net "MEM_rs2_ind", 4 0, v00000164d5613ef0_0;  alias, 1 drivers
v00000164d5632320_0 .var "WB_ALU_OUT", 31 0;
v00000164d56323c0_0 .var "WB_Data_mem_out", 31 0;
v00000164d56325a0_0 .var "WB_INST", 31 0;
v00000164d5632640_0 .var "WB_PC", 31 0;
v00000164d563b030_0 .var "WB_memread", 0 0;
v00000164d563ae50_0 .var "WB_memwrite", 0 0;
v00000164d563ca70_0 .var "WB_opcode", 6 0;
v00000164d563c6b0_0 .var "WB_rd_ind", 4 0;
v00000164d563bf30_0 .var "WB_regwrite", 0 0;
v00000164d563ba30_0 .var "WB_rs1_ind", 4 0;
v00000164d563b990_0 .var "WB_rs2", 31 0;
v00000164d563c610_0 .var "WB_rs2_ind", 4 0;
v00000164d563b0d0_0 .net "clk", 0 0, L_00000164d55be520;  alias, 1 drivers
v00000164d563bfd0_0 .var "hlt", 0 0;
v00000164d563a8b0_0 .net "rst", 0 0, v00000164d563cf70_0;  alias, 1 drivers
S_00000164d5636da0 .scope module, "wb_stage" "WB_stage" 3 105, 28 3 0, S_00000164d55c8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v00000164d563b670_0 .net "alu_out", 31 0, v00000164d5632320_0;  alias, 1 drivers
v00000164d563c070_0 .net "mem_out", 31 0, v00000164d56323c0_0;  alias, 1 drivers
v00000164d563bcb0_0 .net "mem_read", 0 0, v00000164d563b030_0;  alias, 1 drivers
v00000164d563b490_0 .net "wdata_to_reg_file", 31 0, v00000164d563b2b0_0;  alias, 1 drivers
S_00000164d5635f90 .scope module, "wb_mux" "MUX_2x1" 28 13, 29 1 0, S_00000164d5636da0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000164d563b710_0 .net "ina", 31 0, v00000164d5632320_0;  alias, 1 drivers
v00000164d563aef0_0 .net "inb", 31 0, v00000164d56323c0_0;  alias, 1 drivers
v00000164d563b2b0_0 .var "out", 31 0;
v00000164d563b850_0 .net "sel", 0 0, v00000164d563b030_0;  alias, 1 drivers
E_00000164d55a7bc0 .event anyedge, v00000164d563b030_0, v00000164d5632320_0, v00000164d56323c0_0;
    .scope S_00000164d549e230;
T_0 ;
    %wait E_00000164d55a7640;
    %load/vec4 v00000164d5620c00_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000164d5620480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000164d5620ac0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v00000164d5621f60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000164d5621f60_0;
    %load/vec4 v00000164d5621420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000164d5620480_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000164d5621100_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v00000164d5621380_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v00000164d5621380_0;
    %load/vec4 v00000164d5621420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000164d5620480_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000164d5620480_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v00000164d5620c00_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_0.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d5620c00_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_0.19;
    %jmp/1 T_0.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d5620c00_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_0.18;
    %jmp/1 T_0.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d5620c00_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_0.17;
    %jmp/1 T_0.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d5620c00_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_0.16;
    %jmp/1 T_0.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d5620c00_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_0.15;
    %jmp/1 T_0.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d5620c00_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_0.14;
    %jmp/1 T_0.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d5620c00_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_0.13;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d5620c00_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_0.12;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000164d5621ce0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v00000164d5620c00_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000164d5621ce0_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v00000164d5620ac0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.25, 10;
    %load/vec4 v00000164d5621f60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.24, 9;
    %load/vec4 v00000164d5621f60_0;
    %load/vec4 v00000164d5621060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000164d5621ce0_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v00000164d5621100_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.29, 10;
    %load/vec4 v00000164d5621380_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.28, 9;
    %load/vec4 v00000164d5621380_0;
    %load/vec4 v00000164d5621060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000164d5621ce0_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000164d5621ce0_0, 0;
T_0.27 ;
T_0.23 ;
T_0.21 ;
T_0.11 ;
    %load/vec4 v00000164d5620ac0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.33, 10;
    %load/vec4 v00000164d5621f60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.33;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.32, 9;
    %load/vec4 v00000164d5621f60_0;
    %load/vec4 v00000164d5621060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000164d5620d40_0, 0;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v00000164d5621100_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.37, 10;
    %load/vec4 v00000164d5621380_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.37;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.36, 9;
    %load/vec4 v00000164d5621380_0;
    %load/vec4 v00000164d5621060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.34, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000164d5620d40_0, 0;
    %jmp T_0.35;
T_0.34 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000164d5620d40_0, 0;
T_0.35 ;
T_0.31 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000164d5630dd0;
T_1 ;
    %wait E_00000164d55a71c0;
    %load/vec4 v00000164d56328c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v00000164d5631d80_0;
    %store/vec4 v00000164d5633e00_0, 0, 32;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v00000164d5632d20_0;
    %store/vec4 v00000164d5633e00_0, 0, 32;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v00000164d56320a0_0;
    %store/vec4 v00000164d5633e00_0, 0, 32;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v00000164d5633180_0;
    %store/vec4 v00000164d5633e00_0, 0, 32;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v00000164d56335e0_0;
    %store/vec4 v00000164d5633e00_0, 0, 32;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v00000164d5633220_0;
    %store/vec4 v00000164d5633e00_0, 0, 32;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v00000164d5632a00_0;
    %store/vec4 v00000164d5633e00_0, 0, 32;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v00000164d56332c0_0;
    %store/vec4 v00000164d5633e00_0, 0, 32;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000164d5630c40;
T_2 ;
    %wait E_00000164d55a7ac0;
    %load/vec4 v00000164d5632c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000164d5632960_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000164d56330e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000164d5633540_0;
    %assign/vec4 v00000164d5632960_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000164d56310f0;
T_3 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 385220610, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 134217768, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d5634800, 0, 4;
    %end;
    .thread T_3;
    .scope S_00000164d5630790;
T_4 ;
    %wait E_00000164d55a7a40;
    %load/vec4 v00000164d56346c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000164d5634da0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000164d5634620_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000164d5634e40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000164d5634120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000164d5634440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000164d5634080_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000164d56341c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000164d5635480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000164d5635660_0;
    %assign/vec4 v00000164d5634440_0, 0;
    %load/vec4 v00000164d5634580_0;
    %assign/vec4 v00000164d5634080_0, 0;
    %load/vec4 v00000164d5635660_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000164d5635660_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000164d5634da0_0, 0;
    %load/vec4 v00000164d5635660_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000164d5634e40_0, 0;
    %load/vec4 v00000164d5635660_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000164d5634120_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000164d5635660_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_4.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000164d5635660_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_4.10;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v00000164d5635660_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000164d5634620_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v00000164d5635660_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000164d5634620_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000164d5635660_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000164d5634da0_0, 0;
    %load/vec4 v00000164d5635660_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000164d5634620_0, 0;
    %load/vec4 v00000164d5635660_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000164d5634e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000164d5635660_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000164d5634120_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v00000164d5635660_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000164d5634120_0, 0;
T_4.12 ;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000164d5634da0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000164d5634620_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000164d5634e40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000164d5634120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000164d5634440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000164d5634080_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000164d5630600;
T_5 ;
    %wait E_00000164d55a7ac0;
    %load/vec4 v00000164d562e750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000164d562f470_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000164d562f470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000164d562f470_0;
    %store/vec4a v00000164d562dd50, 4, 0;
    %load/vec4 v00000164d562f470_0;
    %addi 1, 0, 32;
    %store/vec4 v00000164d562f470_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000164d562e7f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.6, 4;
    %load/vec4 v00000164d562ddf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v00000164d562df30_0;
    %load/vec4 v00000164d562e7f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d562dd50, 0, 4;
T_5.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164d562dd50, 0, 4;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000164d5630600;
T_6 ;
    %delay 20005, 0;
    %vpi_call 19 43 "$display", "Reading Register File : " {0 0 0};
    %fork t_1, S_00000164d56302e0;
    %jmp t_0;
    .scope S_00000164d56302e0;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000164d562ecf0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000164d562ecf0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_6.1, 5;
    %ix/getv/s 4, v00000164d562ecf0_0;
    %load/vec4a v00000164d562dd50, 4;
    %ix/getv/s 4, v00000164d562ecf0_0;
    %load/vec4a v00000164d562dd50, 4;
    %vpi_call 19 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v00000164d562ecf0_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v00000164d562ecf0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000164d562ecf0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000164d5630600;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000164d5630470;
T_7 ;
    %wait E_00000164d55a7840;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000164d562ec50_0, 0, 32;
    %load/vec4 v00000164d562e890_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d562e890_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000164d562e570_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000164d562ec50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000164d562e890_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.3, 4;
    %load/vec4 v00000164d562e890_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_7.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d562e890_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_7.8;
    %jmp/1 T_7.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d562e890_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_7.7;
    %jmp/0xz  T_7.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000164d562e570_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000164d562ec50_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v00000164d562e890_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d562e890_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_7.11;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000164d562e570_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000164d562ec50_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v00000164d562e890_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_7.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d562e890_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_7.18;
    %jmp/1 T_7.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d562e890_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_7.17;
    %jmp/1 T_7.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d562e890_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_7.16;
    %jmp/1 T_7.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d562e890_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_7.15;
    %jmp/1 T_7.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d562e890_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_7.14;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v00000164d562e570_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000164d562e570_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000164d562ec50_0, 0;
T_7.12 ;
T_7.10 ;
T_7.6 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000164d5461850;
T_8 ;
    %wait E_00000164d55a7c80;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v00000164d562f330_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d562fbf0_0, 0;
    %assign/vec4 v00000164d562f8d0_0, 0;
    %load/vec4 v00000164d562dfd0_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_8.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000164d562dfd0_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_8.5;
    %jmp/1 T_8.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000164d562dfd0_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_8.4;
    %jmp/1 T_8.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000164d562dfd0_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_8.3;
    %flag_get/vec4 4;
    %jmp/1 T_8.2, 4;
    %load/vec4 v00000164d562dfd0_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_8.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164d562f8d0_0, 0;
T_8.0 ;
    %load/vec4 v00000164d562dfd0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164d562fbf0_0, 0;
T_8.6 ;
    %load/vec4 v00000164d562dfd0_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164d562f330_0, 0;
T_8.8 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000164d54616c0;
T_9 ;
    %wait E_00000164d55a7300;
    %load/vec4 v00000164d5624b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164d5624a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164d5623250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000164d562e110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164d5622f30_0, 0;
T_9.0 ;
    %load/vec4 v00000164d5622df0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v00000164d562fb50_0;
    %load/vec4 v00000164d5622fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_9.5, 4;
    %load/vec4 v00000164d562f290_0;
    %load/vec4 v00000164d5622fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_9.5;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000164d5624a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000164d5623250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000164d562e110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164d5622f30_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000164d562f830_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000164d5624a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164d5623250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164d562e110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000164d5622f30_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v00000164d562f830_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_9.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000164d562f830_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.10;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164d5624a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164d5623250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000164d562e110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000164d5622f30_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164d5624a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164d5623250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000164d562e110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000164d5622f30_0, 0;
T_9.9 ;
T_9.7 ;
T_9.3 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000164d549e3c0;
T_10 ;
    %wait E_00000164d55a7a40;
    %load/vec4 v00000164d5623d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v00000164d5621e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d5621d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d5620160_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d56205c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d56202a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d5621ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d5620520_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d5621c40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d5621ec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d56207a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d56203e0_0, 0;
    %assign/vec4 v00000164d5622000_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000164d5620840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000164d5622cb0_0;
    %assign/vec4 v00000164d5622000_0, 0;
    %load/vec4 v00000164d56241f0_0;
    %assign/vec4 v00000164d56203e0_0, 0;
    %load/vec4 v00000164d5623e30_0;
    %assign/vec4 v00000164d56207a0_0, 0;
    %load/vec4 v00000164d5623bb0_0;
    %assign/vec4 v00000164d5621ec0_0, 0;
    %load/vec4 v00000164d5623cf0_0;
    %assign/vec4 v00000164d5621c40_0, 0;
    %load/vec4 v00000164d56208e0_0;
    %assign/vec4 v00000164d5620520_0, 0;
    %load/vec4 v00000164d5623c50_0;
    %assign/vec4 v00000164d5621ba0_0, 0;
    %load/vec4 v00000164d56232f0_0;
    %assign/vec4 v00000164d56202a0_0, 0;
    %load/vec4 v00000164d56236b0_0;
    %assign/vec4 v00000164d56205c0_0, 0;
    %load/vec4 v00000164d5623a70_0;
    %assign/vec4 v00000164d5620160_0, 0;
    %load/vec4 v00000164d5622e90_0;
    %assign/vec4 v00000164d5621d80_0, 0;
    %load/vec4 v00000164d5623390_0;
    %assign/vec4 v00000164d5621e20_0, 0;
    %load/vec4 v00000164d5623cf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000164d5620de0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 217;
    %split/vec4 32;
    %assign/vec4 v00000164d5620de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d5621e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d5621d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d5620160_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d56205c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d56202a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d5621ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d5620520_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d5621c40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d5621ec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d56207a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d56203e0_0, 0;
    %assign/vec4 v00000164d5622000_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000164d54ab510;
T_11 ;
    %wait E_00000164d55a70c0;
    %load/vec4 v00000164d561efd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v00000164d561ec10_0;
    %store/vec4 v00000164d561def0_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v00000164d561e7b0_0;
    %store/vec4 v00000164d561def0_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v00000164d561e850_0;
    %store/vec4 v00000164d561def0_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v00000164d561f7f0_0;
    %store/vec4 v00000164d561def0_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000164d54ab6a0;
T_12 ;
    %wait E_00000164d55a7440;
    %load/vec4 v00000164d561e5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v00000164d561f070_0;
    %store/vec4 v00000164d561ead0_0, 0, 32;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v00000164d561f110_0;
    %store/vec4 v00000164d561ead0_0, 0, 32;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v00000164d561f9d0_0;
    %store/vec4 v00000164d561ead0_0, 0, 32;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v00000164d561e3f0_0;
    %store/vec4 v00000164d561ead0_0, 0, 32;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v00000164d561e990_0;
    %store/vec4 v00000164d561ead0_0, 0, 32;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v00000164d561dbd0_0;
    %store/vec4 v00000164d561ead0_0, 0, 32;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v00000164d561edf0_0;
    %store/vec4 v00000164d561ead0_0, 0, 32;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v00000164d561e350_0;
    %store/vec4 v00000164d561ead0_0, 0, 32;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000164d54aba10;
T_13 ;
    %wait E_00000164d55a6f00;
    %load/vec4 v00000164d5613c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.0 ;
    %load/vec4 v00000164d5613a90_0;
    %pad/u 33;
    %load/vec4 v00000164d561ee90_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000164d561f1b0_0, 0, 32;
    %store/vec4 v00000164d561ea30_0, 0, 1;
    %jmp T_13.10;
T_13.1 ;
    %load/vec4 v00000164d5613a90_0;
    %pad/u 33;
    %load/vec4 v00000164d561ee90_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v00000164d561f1b0_0, 0, 32;
    %store/vec4 v00000164d561ea30_0, 0, 1;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v00000164d5613a90_0;
    %pad/u 33;
    %load/vec4 v00000164d561ee90_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v00000164d561f1b0_0, 0, 32;
    %store/vec4 v00000164d561ea30_0, 0, 1;
    %jmp T_13.10;
T_13.3 ;
    %load/vec4 v00000164d5613a90_0;
    %pad/u 33;
    %load/vec4 v00000164d561ee90_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %store/vec4 v00000164d561f1b0_0, 0, 32;
    %store/vec4 v00000164d561ea30_0, 0, 1;
    %jmp T_13.10;
T_13.4 ;
    %load/vec4 v00000164d5613a90_0;
    %pad/u 33;
    %load/vec4 v00000164d561ee90_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v00000164d561f1b0_0, 0, 32;
    %store/vec4 v00000164d561ea30_0, 0, 1;
    %jmp T_13.10;
T_13.5 ;
    %load/vec4 v00000164d5613a90_0;
    %pad/u 33;
    %load/vec4 v00000164d561ee90_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %store/vec4 v00000164d561f1b0_0, 0, 32;
    %store/vec4 v00000164d561ea30_0, 0, 1;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v00000164d561ee90_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_13.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.12, 8;
T_13.11 ; End of true expr.
    %load/vec4 v00000164d561ea30_0;
    %load/vec4 v00000164d561ee90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000164d5613a90_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000164d561ee90_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000164d561ee90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_13.12, 8;
 ; End of false expr.
    %blend;
T_13.12;
    %store/vec4 v00000164d561ea30_0, 0, 1;
    %load/vec4 v00000164d5613a90_0;
    %ix/getv 4, v00000164d561ee90_0;
    %shiftl 4;
    %store/vec4 v00000164d561f1b0_0, 0, 32;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v00000164d561ee90_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_13.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.14, 8;
T_13.13 ; End of true expr.
    %load/vec4 v00000164d561ea30_0;
    %load/vec4 v00000164d561ee90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000164d5613a90_0;
    %load/vec4 v00000164d561ee90_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000164d561ee90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_13.14, 8;
 ; End of false expr.
    %blend;
T_13.14;
    %store/vec4 v00000164d561ea30_0, 0, 1;
    %load/vec4 v00000164d5613a90_0;
    %ix/getv 4, v00000164d561ee90_0;
    %shiftr 4;
    %store/vec4 v00000164d561f1b0_0, 0, 32;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000164d561ea30_0, 0, 1;
    %load/vec4 v00000164d5613a90_0;
    %load/vec4 v00000164d561ee90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_13.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.16, 8;
T_13.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.16, 8;
 ; End of false expr.
    %blend;
T_13.16;
    %store/vec4 v00000164d561f1b0_0, 0, 32;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000164d561ea30_0, 0, 1;
    %load/vec4 v00000164d561ee90_0;
    %load/vec4 v00000164d5613a90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_13.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.18, 8;
T_13.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.18, 8;
 ; End of false expr.
    %blend;
T_13.18;
    %store/vec4 v00000164d561f1b0_0, 0, 32;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000164d54abba0;
T_14 ;
    %wait E_00000164d55a7400;
    %load/vec4 v00000164d561e710_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 7;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %jmp T_14.22;
T_14.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000164d561f2f0_0, 0;
    %jmp T_14.22;
T_14.22 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000164d5478250;
T_15 ;
    %wait E_00000164d55a7380;
    %load/vec4 v00000164d561f4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v00000164d561e8f0_0;
    %store/vec4 v00000164d561f430_0, 0, 32;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v00000164d561f250_0;
    %store/vec4 v00000164d561f430_0, 0, 32;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v00000164d561e2b0_0;
    %store/vec4 v00000164d561f430_0, 0, 32;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v00000164d561f390_0;
    %store/vec4 v00000164d561f430_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000164d547c100;
T_16 ;
    %wait E_00000164d55a7a40;
    %load/vec4 v00000164d5613950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v00000164d5614210_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d5614e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d5615430_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000164d56136d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d5614f30_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d5613ef0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d56154d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d5613810_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d5614fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d5613e50_0, 0;
    %assign/vec4 v00000164d56140d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000164d56152f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000164d5615250_0;
    %assign/vec4 v00000164d56140d0_0, 0;
    %load/vec4 v00000164d5614a30_0;
    %assign/vec4 v00000164d5613810_0, 0;
    %load/vec4 v00000164d56148f0_0;
    %assign/vec4 v00000164d56154d0_0, 0;
    %load/vec4 v00000164d5614df0_0;
    %assign/vec4 v00000164d5613ef0_0, 0;
    %load/vec4 v00000164d5615390_0;
    %assign/vec4 v00000164d5614f30_0, 0;
    %load/vec4 v00000164d5614d50_0;
    %assign/vec4 v00000164d56136d0_0, 0;
    %load/vec4 v00000164d5614850_0;
    %assign/vec4 v00000164d5615430_0, 0;
    %load/vec4 v00000164d5614990_0;
    %assign/vec4 v00000164d5614e90_0, 0;
    %load/vec4 v00000164d5613b30_0;
    %assign/vec4 v00000164d5614210_0, 0;
    %load/vec4 v00000164d5614170_0;
    %assign/vec4 v00000164d5613e50_0, 0;
    %load/vec4 v00000164d56145d0_0;
    %assign/vec4 v00000164d5614fd0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v00000164d5614210_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d5614e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d5615430_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000164d56136d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d5614f30_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d5613ef0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d56154d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d5613810_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d5614fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d5613e50_0, 0;
    %assign/vec4 v00000164d56140d0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000164d56368f0;
T_17 ;
    %wait E_00000164d55a7980;
    %load/vec4 v00000164d56334a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v00000164d5632dc0_0;
    %ix/getv 4, v00000164d56319c0_0;
    %store/vec4a v00000164d5632e60, 4, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000164d56368f0;
T_18 ;
    %wait E_00000164d55a7980;
    %ix/getv 4, v00000164d56319c0_0;
    %load/vec4a v00000164d5632e60, 4;
    %assign/vec4 v00000164d5631ba0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_00000164d56368f0;
T_19 ;
    %delay 20004, 0;
    %vpi_call 26 27 "$display", "Reading Data Memory Content : " {0 0 0};
    %fork t_3, S_00000164d5636a80;
    %jmp t_2;
    .scope S_00000164d5636a80;
t_3 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v00000164d5633360_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000164d5633360_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000164d5633360_0;
    %load/vec4a v00000164d5632e60, 4;
    %vpi_call 26 29 "$display", "addr = %d , Mem[addr] = %d", v00000164d5633360_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000164d5633360_0;
    %subi 1, 0, 32;
    %store/vec4 v00000164d5633360_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .scope S_00000164d56368f0;
t_2 %join;
    %end;
    .thread T_19;
    .scope S_00000164d5637890;
T_20 ;
    %wait E_00000164d55a7a40;
    %load/vec4 v00000164d563a8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v00000164d563bfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d563bf30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d563ae50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d563b030_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000164d563ca70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d563c6b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d563c610_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d563ba30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d56323c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d563b990_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d56325a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d5632640_0, 0;
    %assign/vec4 v00000164d5632320_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000164d5632780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v00000164d5632820_0;
    %assign/vec4 v00000164d5632320_0, 0;
    %load/vec4 v00000164d5631f60_0;
    %assign/vec4 v00000164d563b990_0, 0;
    %load/vec4 v00000164d5633b80_0;
    %assign/vec4 v00000164d56323c0_0, 0;
    %load/vec4 v00000164d5631b00_0;
    %assign/vec4 v00000164d563ba30_0, 0;
    %load/vec4 v00000164d5632000_0;
    %assign/vec4 v00000164d563c610_0, 0;
    %load/vec4 v00000164d5633f40_0;
    %assign/vec4 v00000164d563c6b0_0, 0;
    %load/vec4 v00000164d5631ec0_0;
    %assign/vec4 v00000164d563ca70_0, 0;
    %load/vec4 v00000164d5633c20_0;
    %assign/vec4 v00000164d563b030_0, 0;
    %load/vec4 v00000164d5633fe0_0;
    %assign/vec4 v00000164d563ae50_0, 0;
    %load/vec4 v00000164d5631920_0;
    %assign/vec4 v00000164d563bf30_0, 0;
    %load/vec4 v00000164d5631a60_0;
    %assign/vec4 v00000164d5632640_0, 0;
    %load/vec4 v00000164d5632fa0_0;
    %assign/vec4 v00000164d56325a0_0, 0;
    %load/vec4 v00000164d5631ec0_0;
    %cmpi/e 127, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.5, 8;
T_20.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.5, 8;
 ; End of false expr.
    %blend;
T_20.5;
    %assign/vec4 v00000164d563bfd0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v00000164d563bfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d563bf30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d563ae50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164d563b030_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000164d563ca70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d563c6b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d563c610_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000164d563ba30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d56323c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d563b990_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d56325a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000164d5632640_0, 0;
    %assign/vec4 v00000164d5632320_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000164d5635f90;
T_21 ;
    %wait E_00000164d55a7bc0;
    %load/vec4 v00000164d563b850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %load/vec4 v00000164d563b710_0;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v00000164d563aef0_0;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v00000164d563b2b0_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000164d55c8e10;
T_22 ;
    %wait E_00000164d55a7a40;
    %load/vec4 v00000164d563d150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000164d563db50_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000164d563db50_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000164d563db50_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000164d55c3780;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000164d563cf70_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_00000164d55c3780;
T_24 ;
    %delay 1, 0;
    %load/vec4 v00000164d563cc50_0;
    %inv;
    %assign/vec4 v00000164d563cc50_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_00000164d55c3780;
T_25 ;
    %vpi_call 2 43 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000164d563cc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164d563cf70_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000164d563cf70_0, 0, 1;
    %vpi_call 2 50 "$display", "Executing..." {0 0 0};
    %delay 20001, 0;
    %load/vec4 v00000164d563e230_0;
    %addi 1, 0, 32;
    %vpi_call 2 54 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    ".\PL_CPU_vscode_sim.v";
    "./CPU5STAGE.v";
    "./exception_detect_unit.v";
    "./opcodes.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./MUX_4x1.v";
    "./MUX_8x1.v";
    "./forward_unit.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./BranchResolver.v";
    "./StallDetectionUnit.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./Branch_or_Jump_TargGen.v";
    "./PC_register.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
    "./MUX_2x1.v";
