#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jan 23 01:46:43 2026
# Process ID: 270437
# Current directory: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate
# Command line: vivado -mode batch -source tcl/ML_3be_11_kaledgeLite.tcl
# Log file: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/vivado.log
# Journal file: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/vivado.jou
# Running On: mareKaleido, OS: Linux, CPU Frequency: 2300.000 MHz, CPU Physical cores: 8, Host memory: 67110 MB
#-----------------------------------------------------------
source tcl/ML_3be_11_kaledgeLite.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2022.2
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xczu3eg-sfvc784-1-e
#    set_property BOARD_PART ictp.it:hyperfpga_3be11:part0:1.0 [current_project]
# }
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.027 ; gain = 0.023 ; free physical = 33875 ; free virtual = 55365
# variable design_name
# set design_name ML_3be_11
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 1 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2003] Currently there is no design <ML_3be_11> in project, so creating one...
Wrote  : </home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.srcs/sources_1/bd/ML_3be_11/ML_3be_11.bd> 
INFO: [BD::TCL 103-2004] Making design <ML_3be_11> as current_bd_design.
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "ML_3be_11".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set_property ip_repo_paths /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/ip [current_project]
# update_ip_catalog	
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/ip'.
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# www.ictp.it:user:comblock:2.0\
# xilinx.com:hls:myproject_bincls_axilite:1.0\
# xilinx.com:ip:proc_sys_reset:5.0\
# xilinx.com:ip:xlconstant:1.1\
# xilinx.com:ip:zynq_ultra_ps_e:3.4\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
www.ictp.it:user:comblock:2.0 xilinx.com:hls:myproject_bincls_axilite:1.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:xlconstant:1.1 xilinx.com:ip:zynq_ultra_ps_e:3.4  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
# 
#   # Create ports
# 
#   # Create instance: comblock_0, and set properties
#   set comblock_0 [ create_bd_cell -type ip -vlnv www.ictp.it:user:comblock:2.0 comblock_0 ]
#   set_property -dict [list \
#     CONFIG.DRAM_IO_ENA {false} \
#     CONFIG.FIFO_OUT_DWIDTH {32} \
#     CONFIG.FIFO_OUT_ENA {true} \
#   ] $comblock_0
# 
# 
#   # Create instance: myproject_bincls_axi_0, and set properties
#   set myproject_bincls_axi_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:myproject_bincls_axilite:1.0 myproject_bincls_axi_0 ]
# 
#   # Create instance: ps8_0_axi_periph, and set properties
#   set ps8_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps8_0_axi_periph ]
#   set_property CONFIG.NUM_MI {1} $ps8_0_axi_periph
# 
# 
#   # Create instance: rst_ps8_0_299M, and set properties
#   set rst_ps8_0_299M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps8_0_299M ]
# 
#   # Create instance: xlconstant_0, and set properties
#   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
#   set_property CONFIG.CONST_VAL {0} $xlconstant_0
# 
# 
#   # Create instance: zynq_ultra_ps_e_0, and set properties
#   set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.4 zynq_ultra_ps_e_0 ]
#   set_property -dict [list \
#     CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
#     CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
#     CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
#     CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS18} \
#     CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
#     CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
#     CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
#     CONFIG.PSU_MIO_0_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_0_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_0_SLEW {fast} \
#     CONFIG.PSU_MIO_10_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_10_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_10_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_10_SLEW {fast} \
#     CONFIG.PSU_MIO_11_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_11_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_11_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_11_SLEW {fast} \
#     CONFIG.PSU_MIO_12_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_12_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_12_SLEW {fast} \
#     CONFIG.PSU_MIO_13_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_13_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_13_POLARITY {Default} \
#     CONFIG.PSU_MIO_13_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_13_SLEW {fast} \
#     CONFIG.PSU_MIO_14_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_14_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_14_POLARITY {Default} \
#     CONFIG.PSU_MIO_14_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_14_SLEW {fast} \
#     CONFIG.PSU_MIO_15_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_15_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_15_POLARITY {Default} \
#     CONFIG.PSU_MIO_15_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_15_SLEW {fast} \
#     CONFIG.PSU_MIO_16_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_16_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_16_POLARITY {Default} \
#     CONFIG.PSU_MIO_16_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_16_SLEW {fast} \
#     CONFIG.PSU_MIO_17_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_17_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_17_POLARITY {Default} \
#     CONFIG.PSU_MIO_17_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_17_SLEW {fast} \
#     CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_18_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_18_POLARITY {Default} \
#     CONFIG.PSU_MIO_18_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_18_SLEW {fast} \
#     CONFIG.PSU_MIO_19_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_19_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_19_POLARITY {Default} \
#     CONFIG.PSU_MIO_19_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_19_SLEW {fast} \
#     CONFIG.PSU_MIO_1_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_1_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_1_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_1_SLEW {fast} \
#     CONFIG.PSU_MIO_20_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_20_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_20_POLARITY {Default} \
#     CONFIG.PSU_MIO_20_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_20_SLEW {fast} \
#     CONFIG.PSU_MIO_21_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_21_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_21_POLARITY {Default} \
#     CONFIG.PSU_MIO_21_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_21_SLEW {fast} \
#     CONFIG.PSU_MIO_22_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_22_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_22_POLARITY {Default} \
#     CONFIG.PSU_MIO_22_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_22_SLEW {fast} \
#     CONFIG.PSU_MIO_23_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_23_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_23_POLARITY {Default} \
#     CONFIG.PSU_MIO_23_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_23_SLEW {fast} \
#     CONFIG.PSU_MIO_24_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_24_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_24_POLARITY {Default} \
#     CONFIG.PSU_MIO_24_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_24_SLEW {fast} \
#     CONFIG.PSU_MIO_25_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_25_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_25_POLARITY {Default} \
#     CONFIG.PSU_MIO_25_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_25_SLEW {fast} \
#     CONFIG.PSU_MIO_26_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_26_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_26_POLARITY {Default} \
#     CONFIG.PSU_MIO_26_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_26_SLEW {fast} \
#     CONFIG.PSU_MIO_27_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_27_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_27_POLARITY {Default} \
#     CONFIG.PSU_MIO_27_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_27_SLEW {fast} \
#     CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_28_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_28_POLARITY {Default} \
#     CONFIG.PSU_MIO_28_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_28_SLEW {fast} \
#     CONFIG.PSU_MIO_29_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_29_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_29_POLARITY {Default} \
#     CONFIG.PSU_MIO_29_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_29_SLEW {fast} \
#     CONFIG.PSU_MIO_2_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_2_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_2_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_2_SLEW {fast} \
#     CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_30_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_30_POLARITY {Default} \
#     CONFIG.PSU_MIO_30_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_30_SLEW {fast} \
#     CONFIG.PSU_MIO_31_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_31_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_31_POLARITY {Default} \
#     CONFIG.PSU_MIO_31_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_31_SLEW {fast} \
#     CONFIG.PSU_MIO_32_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_32_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_32_POLARITY {Default} \
#     CONFIG.PSU_MIO_32_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_32_SLEW {fast} \
#     CONFIG.PSU_MIO_33_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_33_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_33_POLARITY {Default} \
#     CONFIG.PSU_MIO_33_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_33_SLEW {fast} \
#     CONFIG.PSU_MIO_34_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_34_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_34_POLARITY {Default} \
#     CONFIG.PSU_MIO_34_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_34_SLEW {fast} \
#     CONFIG.PSU_MIO_35_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_35_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_35_POLARITY {Default} \
#     CONFIG.PSU_MIO_35_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_35_SLEW {fast} \
#     CONFIG.PSU_MIO_36_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_36_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_36_POLARITY {Default} \
#     CONFIG.PSU_MIO_36_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_36_SLEW {fast} \
#     CONFIG.PSU_MIO_37_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_37_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_38_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_38_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_38_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_38_SLEW {fast} \
#     CONFIG.PSU_MIO_39_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_39_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_39_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_39_SLEW {fast} \
#     CONFIG.PSU_MIO_3_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_3_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_3_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_3_SLEW {fast} \
#     CONFIG.PSU_MIO_40_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_40_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_40_POLARITY {Default} \
#     CONFIG.PSU_MIO_40_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_40_SLEW {fast} \
#     CONFIG.PSU_MIO_41_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_41_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_41_POLARITY {Default} \
#     CONFIG.PSU_MIO_41_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_41_SLEW {fast} \
#     CONFIG.PSU_MIO_42_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_42_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_43_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_43_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_43_SLEW {fast} \
#     CONFIG.PSU_MIO_44_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_44_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_44_POLARITY {Default} \
#     CONFIG.PSU_MIO_44_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_44_SLEW {fast} \
#     CONFIG.PSU_MIO_45_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_45_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_46_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_46_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_46_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_46_SLEW {fast} \
#     CONFIG.PSU_MIO_47_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_47_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_47_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_47_SLEW {fast} \
#     CONFIG.PSU_MIO_48_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_48_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_48_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_48_SLEW {fast} \
#     CONFIG.PSU_MIO_49_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_49_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_49_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_49_SLEW {fast} \
#     CONFIG.PSU_MIO_4_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_4_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_4_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_4_SLEW {fast} \
#     CONFIG.PSU_MIO_50_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_50_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_50_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_50_SLEW {fast} \
#     CONFIG.PSU_MIO_51_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_51_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_51_SLEW {fast} \
#     CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_52_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_52_SLEW {fast} \
#     CONFIG.PSU_MIO_53_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_53_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_54_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_54_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_54_POLARITY {Default} \
#     CONFIG.PSU_MIO_54_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_54_SLEW {fast} \
#     CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_55_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_55_POLARITY {Default} \
#     CONFIG.PSU_MIO_55_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_55_SLEW {fast} \
#     CONFIG.PSU_MIO_56_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_56_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_56_POLARITY {Default} \
#     CONFIG.PSU_MIO_56_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_56_SLEW {fast} \
#     CONFIG.PSU_MIO_57_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_57_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_57_POLARITY {Default} \
#     CONFIG.PSU_MIO_57_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_57_SLEW {fast} \
#     CONFIG.PSU_MIO_58_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_58_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_58_POLARITY {Default} \
#     CONFIG.PSU_MIO_58_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_58_SLEW {fast} \
#     CONFIG.PSU_MIO_59_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_59_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_59_POLARITY {Default} \
#     CONFIG.PSU_MIO_59_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_59_SLEW {fast} \
#     CONFIG.PSU_MIO_5_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_5_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_5_SLEW {fast} \
#     CONFIG.PSU_MIO_60_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_60_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_60_POLARITY {Default} \
#     CONFIG.PSU_MIO_60_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_60_SLEW {fast} \
#     CONFIG.PSU_MIO_61_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_61_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_61_POLARITY {Default} \
#     CONFIG.PSU_MIO_61_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_61_SLEW {fast} \
#     CONFIG.PSU_MIO_62_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_62_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_62_POLARITY {Default} \
#     CONFIG.PSU_MIO_62_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_62_SLEW {fast} \
#     CONFIG.PSU_MIO_63_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_63_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_63_POLARITY {Default} \
#     CONFIG.PSU_MIO_63_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_63_SLEW {fast} \
#     CONFIG.PSU_MIO_64_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_64_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_64_SLEW {fast} \
#     CONFIG.PSU_MIO_65_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_65_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_65_SLEW {fast} \
#     CONFIG.PSU_MIO_66_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_66_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_66_SLEW {fast} \
#     CONFIG.PSU_MIO_67_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_67_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_67_SLEW {fast} \
#     CONFIG.PSU_MIO_68_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_68_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_68_SLEW {fast} \
#     CONFIG.PSU_MIO_69_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_69_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_69_SLEW {fast} \
#     CONFIG.PSU_MIO_6_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_6_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_6_SLEW {fast} \
#     CONFIG.PSU_MIO_70_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_70_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_71_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_71_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_72_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_72_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_73_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_73_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_74_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_74_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_75_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_75_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_76_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_76_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_76_SLEW {fast} \
#     CONFIG.PSU_MIO_77_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_77_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_77_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_77_SLEW {fast} \
#     CONFIG.PSU_MIO_7_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_7_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_7_SLEW {fast} \
#     CONFIG.PSU_MIO_8_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_8_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_8_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_8_SLEW {fast} \
#     CONFIG.PSU_MIO_9_DRIVE_STRENGTH {12} \
#     CONFIG.PSU_MIO_9_INPUT_TYPE {cmos} \
#     CONFIG.PSU_MIO_9_PULLUPDOWN {pullup} \
#     CONFIG.PSU_MIO_9_SLEW {fast} \
#     CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad\
# SPI Flash#Quad SPI Flash#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1\
# MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#PCIE#I2C 0#I2C 0#GPIO1 MIO#GPIO1 MIO#UART 0#UART 0#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#CAN 1#CAN 1#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2\
# MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \
#     CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#gpio0[14]#gpio0[15]#gpio0[16]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#gpio1[27]#gpio1[28]#gpio1[29]#gpio1[30]#gpio1[31]#gpio1[32]#gpio1[33]#gpio1[34]#gpio1[35]#gpio1[36]#reset_n#scl_out#sda_out#gpio1[40]#gpio1[41]#rxd#txd#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#phy_tx#phy_rx#gpio2[54]#gpio2[55]#gpio2[56]#gpio2[57]#gpio2[58]#gpio2[59]#gpio2[60]#gpio2[61]#gpio2[62]#gpio2[63]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out}\
# \
#     CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {4} \
#     CONFIG.PSU__ACT_DDR_FREQ_MHZ {1199.999756} \
#     CONFIG.PSU__CAN0_LOOP_CAN1__ENABLE {0} \
#     CONFIG.PSU__CAN0__PERIPHERAL__ENABLE {0} \
#     CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
#     CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__CAN1__PERIPHERAL__IO {MIO 52 .. 53} \
#     CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1316.666504} \
#     CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.999954} \
#     CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.999954} \
#     CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {599.999878} \
#     CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1200} \
#     CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.999878} \
#     CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {VPLL} \
#     CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {VPLL} \
#     CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {DPLL} \
#     CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.999878} \
#     CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {599.999878} \
#     CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ {249.999954} \
#     CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
#     CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
#     CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999985} \
#     CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {524.999939} \
#     CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {VPLL} \
#     CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.999908} \
#     CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
#     CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999992} \
#     CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL {IOPLL} \
#     CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ {99.999985} \
#     CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
#     CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.999908} \
#     CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
#     CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.999954} \
#     CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.999756} \
#     CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.999977} \
#     CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.999954} \
#     CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
#     CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999985} \
#     CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {266.666626} \
#     CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {RPLL} \
#     CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999985} \
#     CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.999908} \
#     CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
#     CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.499969} \
#     CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999985} \
#     CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
#     CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
#     CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {299.999939} \
#     CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {RPLL} \
#     CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {199.999969} \
#     CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {RPLL} \
#     CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {33.333328} \
#     CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999985} \
#     CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
#     CONFIG.PSU__DDRC__CL {17} \
#     CONFIG.PSU__DDRC__CWL {16} \
#     CONFIG.PSU__DDRC__DDR4_T_REF_MODE {1} \
#     CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \
#     CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
#     CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
#     CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2400P} \
#     CONFIG.PSU__DDRC__T_FAW {30.0} \
#     CONFIG.PSU__DDRC__T_RAS_MIN {32.0} \
#     CONFIG.PSU__DDRC__T_RC {50} \
#     CONFIG.PSU__DDRC__T_RCD {17} \
#     CONFIG.PSU__DDRC__T_RP {17} \
#     CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
#     CONFIG.PSU__DDR__INTERFACE__FREQMHZ {600.000} \
#     CONFIG.PSU__DLL__ISUSED {1} \
#     CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
#     CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
#     CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} \
#     CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \
#     CONFIG.PSU__ENET3__PTP__ENABLE {0} \
#     CONFIG.PSU__ENET3__TSU__ENABLE {0} \
#     CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
#     CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999985} \
#     CONFIG.PSU__FPGA_PL0_ENABLE {1} \
#     CONFIG.PSU__GEM3_COHERENCY {0} \
#     CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD {0} \
#     CONFIG.PSU__GEM__TSU__ENABLE {0} \
#     CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
#     CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
#     CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__GPIO2_MIO__IO {MIO 52 .. 77} \
#     CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__I2C0_LOOP_I2C1__ENABLE {0} \
#     CONFIG.PSU__I2C0__GRP_INT__ENABLE {0} \
#     CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 38 .. 39} \
#     CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {0} \
#     CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
#     CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
#     CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
#     CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
#     CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999985} \
#     CONFIG.PSU__PCIE__BAR0_64BIT {0} \
#     CONFIG.PSU__PCIE__BAR0_ENABLE {1} \
#     CONFIG.PSU__PCIE__BAR0_PREFETCHABLE {0} \
#     CONFIG.PSU__PCIE__BAR0_SCALE {Megabytes} \
#     CONFIG.PSU__PCIE__BAR0_SIZE {1} \
#     CONFIG.PSU__PCIE__BAR0_TYPE {Memory} \
#     CONFIG.PSU__PCIE__BAR0_VAL {0xfff00000} \
#     CONFIG.PSU__PCIE__BAR1_ENABLE {0} \
#     CONFIG.PSU__PCIE__BAR1_VAL {0x0} \
#     CONFIG.PSU__PCIE__BAR2_ENABLE {0} \
#     CONFIG.PSU__PCIE__BAR2_VAL {0x0} \
#     CONFIG.PSU__PCIE__BAR3_ENABLE {0} \
#     CONFIG.PSU__PCIE__BAR3_VAL {0x0} \
#     CONFIG.PSU__PCIE__BAR4_ENABLE {0} \
#     CONFIG.PSU__PCIE__BAR4_VAL {0x0} \
#     CONFIG.PSU__PCIE__BAR5_ENABLE {0} \
#     CONFIG.PSU__PCIE__BAR5_VAL {0x0} \
#     CONFIG.PSU__PCIE__BRIDGE_BAR_INDICATOR {BAR 0} \
#     CONFIG.PSU__PCIE__CLASS_CODE_BASE {0x05} \
#     CONFIG.PSU__PCIE__CLASS_CODE_INTERFACE {0x0} \
#     CONFIG.PSU__PCIE__CLASS_CODE_SUB {0x04} \
#     CONFIG.PSU__PCIE__CLASS_CODE_VALUE {0x50400} \
#     CONFIG.PSU__PCIE__DEVICE_ID {0xD021} \
#     CONFIG.PSU__PCIE__DEVICE_PORT_TYPE {Endpoint Device} \
#     CONFIG.PSU__PCIE__EROM_ENABLE {0} \
#     CONFIG.PSU__PCIE__EROM_VAL {0x0} \
#     CONFIG.PSU__PCIE__INTX_GENERATION {1} \
#     CONFIG.PSU__PCIE__INTX_PIN {INTA} \
#     CONFIG.PSU__PCIE__LANE0__ENABLE {1} \
#     CONFIG.PSU__PCIE__LANE0__IO {GT Lane0} \
#     CONFIG.PSU__PCIE__LANE1__ENABLE {1} \
#     CONFIG.PSU__PCIE__LANE1__IO {GT Lane1} \
#     CONFIG.PSU__PCIE__LANE2__ENABLE {1} \
#     CONFIG.PSU__PCIE__LANE2__IO {GT Lane2} \
#     CONFIG.PSU__PCIE__LANE3__ENABLE {1} \
#     CONFIG.PSU__PCIE__LANE3__IO {GT Lane3} \
#     CONFIG.PSU__PCIE__LINK_SPEED {5.0 Gb/s} \
#     CONFIG.PSU__PCIE__MAXIMUM_LINK_WIDTH {x4} \
#     CONFIG.PSU__PCIE__MAX_PAYLOAD_SIZE {256 bytes} \
#     CONFIG.PSU__PCIE__MSIX_BAR_INDICATOR {BAR 0} \
#     CONFIG.PSU__PCIE__MSIX_PBA_BAR_INDICATOR {BAR 0} \
#     CONFIG.PSU__PCIE__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE {1} \
#     CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_IO {MIO 37} \
#     CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE {0} \
#     CONFIG.PSU__PCIE__REF_CLK_FREQ {100} \
#     CONFIG.PSU__PCIE__REF_CLK_SEL {Ref Clk0} \
#     CONFIG.PSU__PCIE__RESET__POLARITY {Active Low} \
#     CONFIG.PSU__PCIE__REVISION_ID {0x0} \
#     CONFIG.PSU__PCIE__SUBSYSTEM_ID {0x7} \
#     CONFIG.PSU__PCIE__SUBSYSTEM_VENDOR_ID {0x10EE} \
#     CONFIG.PSU__PCIE__VENDOR_ID {0x10EE} \
#     CONFIG.PSU__PL_CLK0_BUF {TRUE} \
#     CONFIG.PSU__PRESET_APPLIED {1} \
#     CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;1|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1}\
# \
#     CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;1|FPD;PCIE_LOW;E0000000;EFFFFFFF;1|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;1|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;1|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;1|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;1|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display\
# Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1}\
# \
#     CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.33333} \
#     CONFIG.PSU__QSPI_COHERENCY {0} \
#     CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0} \
#     CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
#     CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \
#     CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
#     CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \
#     CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \
#     CONFIG.PSU__SD1_COHERENCY {0} \
#     CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0} \
#     CONFIG.PSU__SD1__CLK_50_SDR_ITAP_DLY {0x15} \
#     CONFIG.PSU__SD1__CLK_50_SDR_OTAP_DLY {0x5} \
#     CONFIG.PSU__SD1__DATA_TRANSFER_MODE {4Bit} \
#     CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
#     CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
#     CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
#     CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
#     CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 46 .. 51} \
#     CONFIG.PSU__SD1__SLOT_TYPE {SD 2.0} \
#     CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
#     CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
#     CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
#     CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
#     CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
#     CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
#     CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
#     CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
#     CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
#     CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
#     CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
#     CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
#     CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
#     CONFIG.PSU__UART0__BAUD_RATE {115200} \
#     CONFIG.PSU__UART0__MODEM__ENABLE {0} \
#     CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
#     CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 42 .. 43} \
#     CONFIG.PSU__USB0__PERIPHERAL__ENABLE {0} \
#     CONFIG.PSU__USB0__RESET__ENABLE {0} \
#   ] $zynq_ultra_ps_e_0
# 
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net ps8_0_axi_periph_M00_AXI [get_bd_intf_pins comblock_0/AXIL] [get_bd_intf_pins ps8_0_axi_periph/M00_AXI]
#   connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_LPD [get_bd_intf_pins ps8_0_axi_periph/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_LPD]
# 
#   # Create port connections
#   connect_bd_net -net comblock_0_fifo_data_o [get_bd_pins comblock_0/fifo_data_o] [get_bd_pins myproject_bincls_axi_0/s_axis_in_TDATA]
#   connect_bd_net -net comblock_0_fifo_valid_o [get_bd_pins comblock_0/fifo_valid_o] [get_bd_pins comblock_0/fifo_we_i] [get_bd_pins myproject_bincls_axi_0/s_axis_in_TVALID]
#   connect_bd_net -net comblock_0_reg0_o [get_bd_pins comblock_0/reg0_o] [get_bd_pins myproject_bincls_axi_0/ap_start]
#   connect_bd_net -net comblock_0_reg1_o [get_bd_pins comblock_0/fifo_re_i] [get_bd_pins comblock_0/reg1_o]
#   connect_bd_net -net myproject_bincls_axi_0_result [get_bd_pins comblock_0/reg0_i] [get_bd_pins myproject_bincls_axi_0/result]
#   connect_bd_net -net myproject_bincls_axi_0_result_ap_vld [get_bd_pins comblock_0/reg1_i] [get_bd_pins myproject_bincls_axi_0/result_ap_vld]
#   connect_bd_net -net rst_ps8_0_299M_peripheral_aresetn [get_bd_pins comblock_0/axil_aresetn] [get_bd_pins myproject_bincls_axi_0/ap_rst_n] [get_bd_pins ps8_0_axi_periph/ARESETN] [get_bd_pins ps8_0_axi_periph/M00_ARESETN] [get_bd_pins ps8_0_axi_periph/S00_ARESETN] [get_bd_pins rst_ps8_0_299M/peripheral_aresetn]
#   connect_bd_net -net xlconstant_0_dout [get_bd_pins comblock_0/fifo_clear_i] [get_bd_pins xlconstant_0/dout]
#   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins comblock_0/axil_aclk] [get_bd_pins comblock_0/fifo_clk_i] [get_bd_pins myproject_bincls_axi_0/ap_clk] [get_bd_pins ps8_0_axi_periph/ACLK] [get_bd_pins ps8_0_axi_periph/M00_ACLK] [get_bd_pins ps8_0_axi_periph/S00_ACLK] [get_bd_pins rst_ps8_0_299M/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_lpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
#   connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins rst_ps8_0_299M/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
# 
#   # Create address segments
#   assign_bd_address -offset 0x80000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs comblock_0/AXIL/AXIL] -force
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1306] The connection to interface pin </comblock_0/fifo_data_o> is being overridden by the user with net <comblock_0_fifo_data_o>. This pin will not be connected as a part of interface connection <OUT_FIFO>.
WARNING: [BD 41-1306] The connection to interface pin </myproject_bincls_axi_0/s_axis_in_TDATA> is being overridden by the user with net <comblock_0_fifo_data_o>. This pin will not be connected as a part of interface connection <s_axis_in>.
WARNING: [BD 41-1306] The connection to interface pin </comblock_0/fifo_valid_o> is being overridden by the user with net <comblock_0_fifo_valid_o>. This pin will not be connected as a part of interface connection <OUT_FIFO>.
WARNING: [BD 41-1306] The connection to interface pin </comblock_0/fifo_we_i> is being overridden by the user with net <comblock_0_fifo_valid_o>. This pin will not be connected as a part of interface connection <IN_FIFO>.
WARNING: [BD 41-1306] The connection to interface pin </myproject_bincls_axi_0/s_axis_in_TVALID> is being overridden by the user with net <comblock_0_fifo_valid_o>. This pin will not be connected as a part of interface connection <s_axis_in>.
WARNING: [BD 41-1306] The connection to interface pin </comblock_0/reg0_o> is being overridden by the user with net <comblock_0_reg0_o>. This pin will not be connected as a part of interface connection <OUT_REGS>.
WARNING: [BD 41-1306] The connection to interface pin </myproject_bincls_axi_0/ap_start> is being overridden by the user with net <comblock_0_reg0_o>. This pin will not be connected as a part of interface connection <ap_ctrl>.
WARNING: [BD 41-1306] The connection to interface pin </comblock_0/fifo_re_i> is being overridden by the user with net <comblock_0_reg1_o>. This pin will not be connected as a part of interface connection <OUT_FIFO>.
WARNING: [BD 41-1306] The connection to interface pin </comblock_0/reg1_o> is being overridden by the user with net <comblock_0_reg1_o>. This pin will not be connected as a part of interface connection <OUT_REGS>.
WARNING: [BD 41-1306] The connection to interface pin </comblock_0/reg0_i> is being overridden by the user with net <myproject_bincls_axi_0_result>. This pin will not be connected as a part of interface connection <IN_REGS>.
WARNING: [BD 41-1306] The connection to interface pin </comblock_0/reg1_i> is being overridden by the user with net <myproject_bincls_axi_0_result_ap_vld>. This pin will not be connected as a part of interface connection <IN_REGS>.
Slave segment '/comblock_0/AXIL/AXIL' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8000_0000 [ 64K ]>.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
Wrote  : </home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.srcs/sources_1/bd/ML_3be_11/ML_3be_11.bd> 
# generate_target all [get_files ML_3be_11.bd]
INFO: [BD 41-1662] The design 'ML_3be_11.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v
Verilog Output written to : /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/sim/ML_3be_11.v
Verilog Output written to : /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/hdl/ML_3be_11_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block comblock_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_bincls_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_auto_pc_0/ML_3be_11_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_299M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.4-0] ML_3be_11_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
Exporting to file /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/hw_handoff/ML_3be_11.hwh
Generated Hardware Definition File /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1790.668 ; gain = 220.156 ; free physical = 33404 ; free virtual = 54995
# regenerate_bd_layout
# validate_bd_design
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
# save_bd_design
# make_wrapper -files [get_files ${design_name}.bd] -top
# set wrapper_glob [glob -nocomplain "myproj/project_1.gen/sources_1/bd/${design_name}/hdl/${design_name}_wrapper.v"]
# if {[llength $wrapper_glob] == 0} {
#     set wrapper_glob [glob -nocomplain "**/${design_name}_wrapper.v"]
# }
# puts "DEBUG: wrapper candidates = $wrapper_glob"
DEBUG: wrapper candidates = myproj/project_1.gen/sources_1/bd/ML_3be_11/hdl/ML_3be_11_wrapper.v
# if {[llength $wrapper_glob] == 0} {
#     puts "ERROR: No se genero ${design_name}_wrapper.v. Revisar salida de make_wrapper/generate_target."
#     return
# }
# set wrapper_v [lindex $wrapper_glob 0]
# puts "INFO: Using wrapper: $wrapper_v"
INFO: Using wrapper: myproj/project_1.gen/sources_1/bd/ML_3be_11/hdl/ML_3be_11_wrapper.v
# add_files -norecurse $wrapper_v
# update_compile_order -fileset sources_1
# set_property top ${design_name}_wrapper [current_fileset]
# reset_run synth_1
# reset_run impl_1
# launch_runs synth_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ML_3be_11_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ML_3be_11_comblock_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ML_3be_11_myproject_bincls_axi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ML_3be_11_rst_ps8_0_299M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ML_3be_11_zynq_ultra_ps_e_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ML_3be_11_rst_ps8_0_299M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ML_3be_11_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ML_3be_11_comblock_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ML_3be_11_myproject_bincls_axi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ML_3be_11_zynq_ultra_ps_e_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Jan 23 01:47:21 2026] Launched ML_3be_11_zynq_ultra_ps_e_0_0_synth_1, ML_3be_11_comblock_0_0_synth_1, ML_3be_11_myproject_bincls_axi_0_0_synth_1, ML_3be_11_auto_pc_0_synth_1, ML_3be_11_rst_ps8_0_299M_0_synth_1...
Run output will be captured here:
ML_3be_11_zynq_ultra_ps_e_0_0_synth_1: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/ML_3be_11_zynq_ultra_ps_e_0_0_synth_1/runme.log
ML_3be_11_comblock_0_0_synth_1: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/ML_3be_11_comblock_0_0_synth_1/runme.log
ML_3be_11_myproject_bincls_axi_0_0_synth_1: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/ML_3be_11_myproject_bincls_axi_0_0_synth_1/runme.log
ML_3be_11_auto_pc_0_synth_1: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/ML_3be_11_auto_pc_0_synth_1/runme.log
ML_3be_11_rst_ps8_0_299M_0_synth_1: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/ML_3be_11_rst_ps8_0_299M_0_synth_1/runme.log
[Fri Jan 23 01:47:21 2026] Launched synth_1...
Run output will be captured here: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Jan 23 01:47:21 2026] Waiting for synth_1 to finish...

*** Running vivado
    with args -log ML_3be_11_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ML_3be_11_wrapper.tcl

/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)
/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)
/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ML_3be_11_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1275.934 ; gain = 0.023 ; free physical = 32316 ; free virtual = 54116
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/XilinxUnified_2022/Vivado/2022.2/data/ip'.
Command: synth_design -top ML_3be_11_wrapper -part xczu3eg-sfvc784-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 280796
/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)
/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)
/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/XilinxUnified_2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2412.953 ; gain = 232.832 ; free physical = 31091 ; free virtual = 52892
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.093; parent = 1602.224; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.223; parent = 2415.926; children = 992.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ML_3be_11_wrapper' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/hdl/ML_3be_11_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ML_3be_11' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:12]
INFO: [Synth 8-6157] synthesizing module 'ML_3be_11_comblock_0_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-280563-mareKaleido/realtime/ML_3be_11_comblock_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ML_3be_11_comblock_0_0' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-280563-mareKaleido/realtime/ML_3be_11_comblock_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'reg2_o' of module 'ML_3be_11_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:83]
WARNING: [Synth 8-7071] port 'reg3_o' of module 'ML_3be_11_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:83]
WARNING: [Synth 8-7071] port 'fifo_full_o' of module 'ML_3be_11_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:83]
WARNING: [Synth 8-7071] port 'fifo_afull_o' of module 'ML_3be_11_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:83]
WARNING: [Synth 8-7071] port 'fifo_overflow_o' of module 'ML_3be_11_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:83]
WARNING: [Synth 8-7071] port 'fifo_empty_o' of module 'ML_3be_11_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:83]
WARNING: [Synth 8-7071] port 'fifo_aempty_o' of module 'ML_3be_11_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:83]
WARNING: [Synth 8-7071] port 'fifo_underflow_o' of module 'ML_3be_11_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:83]
WARNING: [Synth 8-7023] instance 'comblock_0' of module 'ML_3be_11_comblock_0_0' has 42 connections declared, but only 34 given [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:83]
INFO: [Synth 8-6157] synthesizing module 'ML_3be_11_myproject_bincls_axi_0_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-280563-mareKaleido/realtime/ML_3be_11_myproject_bincls_axi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ML_3be_11_myproject_bincls_axi_0_0' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-280563-mareKaleido/realtime/ML_3be_11_myproject_bincls_axi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ap_done' of module 'ML_3be_11_myproject_bincls_axi_0_0' is unconnected for instance 'myproject_bincls_axi_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:118]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'ML_3be_11_myproject_bincls_axi_0_0' is unconnected for instance 'myproject_bincls_axi_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:118]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'ML_3be_11_myproject_bincls_axi_0_0' is unconnected for instance 'myproject_bincls_axi_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:118]
WARNING: [Synth 8-7071] port 's_axis_in_TREADY' of module 'ML_3be_11_myproject_bincls_axi_0_0' is unconnected for instance 'myproject_bincls_axi_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:118]
WARNING: [Synth 8-7023] instance 'myproject_bincls_axi_0' of module 'ML_3be_11_myproject_bincls_axi_0_0' has 17 connections declared, but only 13 given [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:118]
INFO: [Synth 8-6157] synthesizing module 'ML_3be_11_ps8_0_axi_periph_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:247]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_8Y9BEE' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:557]
INFO: [Synth 8-6157] synthesizing module 'ML_3be_11_auto_pc_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-280563-mareKaleido/realtime/ML_3be_11_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ML_3be_11_auto_pc_0' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-280563-mareKaleido/realtime/ML_3be_11_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_8Y9BEE' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:557]
INFO: [Synth 8-6155] done synthesizing module 'ML_3be_11_ps8_0_axi_periph_0' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:247]
INFO: [Synth 8-6157] synthesizing module 'ML_3be_11_rst_ps8_0_299M_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-280563-mareKaleido/realtime/ML_3be_11_rst_ps8_0_299M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ML_3be_11_rst_ps8_0_299M_0' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-280563-mareKaleido/realtime/ML_3be_11_rst_ps8_0_299M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ML_3be_11_rst_ps8_0_299M_0' is unconnected for instance 'rst_ps8_0_299M' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:195]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ML_3be_11_rst_ps8_0_299M_0' is unconnected for instance 'rst_ps8_0_299M' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:195]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ML_3be_11_rst_ps8_0_299M_0' is unconnected for instance 'rst_ps8_0_299M' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:195]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ML_3be_11_rst_ps8_0_299M_0' is unconnected for instance 'rst_ps8_0_299M' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:195]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_299M' of module 'ML_3be_11_rst_ps8_0_299M_0' has 10 connections declared, but only 6 given [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:195]
INFO: [Synth 8-6157] synthesizing module 'ML_3be_11_xlconstant_0_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_xlconstant_0_0/synth/ML_3be_11_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ML_3be_11_xlconstant_0_0' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_xlconstant_0_0/synth/ML_3be_11_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ML_3be_11_zynq_ultra_ps_e_0_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-280563-mareKaleido/realtime/ML_3be_11_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ML_3be_11_zynq_ultra_ps_e_0_0' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-280563-mareKaleido/realtime/ML_3be_11_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'ML_3be_11_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:204]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'ML_3be_11_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:204]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'ML_3be_11_zynq_ultra_ps_e_0_0' has 42 connections declared, but only 40 given [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:204]
INFO: [Synth 8-6155] done synthesizing module 'ML_3be_11' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/synth/ML_3be_11.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ML_3be_11_wrapper' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/hdl/ML_3be_11_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_8Y9BEE is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_8Y9BEE is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module ML_3be_11_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module ML_3be_11_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2484.891 ; gain = 304.770 ; free physical = 31170 ; free virtual = 52972
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.093; parent = 1602.224; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3477.191; parent = 2484.895; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2502.703 ; gain = 322.582 ; free physical = 31169 ; free virtual = 52971
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.093; parent = 1602.224; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3495.004; parent = 2502.707; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2502.703 ; gain = 322.582 ; free physical = 31168 ; free virtual = 52970
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.093; parent = 1602.224; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3495.004; parent = 2502.707; children = 992.297
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.703 ; gain = 0.000 ; free physical = 31168 ; free virtual = 52969
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_comblock_0_0/ML_3be_11_comblock_0_0/ML_3be_11_comblock_0_0_in_context.xdc] for cell 'ML_3be_11_i/comblock_0'
Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_comblock_0_0/ML_3be_11_comblock_0_0/ML_3be_11_comblock_0_0_in_context.xdc] for cell 'ML_3be_11_i/comblock_0'
Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_myproject_bincls_axi_0_0/ML_3be_11_myproject_bincls_axi_0_0/ML_3be_11_myproject_bincls_axi_0_0_in_context.xdc] for cell 'ML_3be_11_i/myproject_bincls_axi_0'
Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_myproject_bincls_axi_0_0/ML_3be_11_myproject_bincls_axi_0_0/ML_3be_11_myproject_bincls_axi_0_0_in_context.xdc] for cell 'ML_3be_11_i/myproject_bincls_axi_0'
Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_auto_pc_0/ML_3be_11_auto_pc_0/ML_3be_11_auto_pc_0_in_context.xdc] for cell 'ML_3be_11_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_auto_pc_0/ML_3be_11_auto_pc_0/ML_3be_11_auto_pc_0_in_context.xdc] for cell 'ML_3be_11_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_rst_ps8_0_299M_0/ML_3be_11_rst_ps8_0_299M_0/ML_3be_11_rst_ps8_0_299M_0_in_context.xdc] for cell 'ML_3be_11_i/rst_ps8_0_299M'
Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_rst_ps8_0_299M_0/ML_3be_11_rst_ps8_0_299M_0/ML_3be_11_rst_ps8_0_299M_0_in_context.xdc] for cell 'ML_3be_11_i/rst_ps8_0_299M'
Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_zynq_ultra_ps_e_0_0/ML_3be_11_zynq_ultra_ps_e_0_0/ML_3be_11_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ML_3be_11_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2581.578 ; gain = 0.000 ; free physical = 31086 ; free virtual = 52880
Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_zynq_ultra_ps_e_0_0/ML_3be_11_zynq_ultra_ps_e_0_0/ML_3be_11_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ML_3be_11_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2581.578 ; gain = 0.000 ; free physical = 31086 ; free virtual = 52880
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2581.578 ; gain = 0.000 ; free physical = 31086 ; free virtual = 52880
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/XilinxUnified_2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2581.578 ; gain = 401.457 ; free physical = 31127 ; free virtual = 52924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.093; parent = 1602.312; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3573.879; parent = 2581.582; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2581.578 ; gain = 401.457 ; free physical = 31127 ; free virtual = 52924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.093; parent = 1602.312; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3573.879; parent = 2581.582; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ML_3be_11_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ML_3be_11_i/comblock_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ML_3be_11_i/myproject_bincls_axi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ML_3be_11_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ML_3be_11_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ML_3be_11_i/rst_ps8_0_299M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ML_3be_11_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ML_3be_11_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2581.578 ; gain = 401.457 ; free physical = 31127 ; free virtual = 52923
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.093; parent = 1602.312; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3573.879; parent = 2581.582; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2581.578 ; gain = 401.457 ; free physical = 31128 ; free virtual = 52925
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.093; parent = 1602.312; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3573.879; parent = 2581.582; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module ML_3be_11_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module ML_3be_11_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module ML_3be_11_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module ML_3be_11_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2581.578 ; gain = 401.457 ; free physical = 31123 ; free virtual = 52923
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.093; parent = 1602.312; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3573.879; parent = 2581.582; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3037.914 ; gain = 857.793 ; free physical = 30565 ; free virtual = 52365
Synthesis current peak Physical Memory [PSS] (MB): peak = 2344.142; parent = 2157.759; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4030.215; parent = 3037.918; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3037.914 ; gain = 857.793 ; free physical = 30564 ; free virtual = 52365
Synthesis current peak Physical Memory [PSS] (MB): peak = 2344.254; parent = 2157.871; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4030.215; parent = 3037.918; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3056.945 ; gain = 876.824 ; free physical = 30556 ; free virtual = 52357
Synthesis current peak Physical Memory [PSS] (MB): peak = 2344.906; parent = 2158.523; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4049.246; parent = 3056.949; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3062.883 ; gain = 882.762 ; free physical = 30563 ; free virtual = 52362
Synthesis current peak Physical Memory [PSS] (MB): peak = 2345.194; parent = 2158.812; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4055.184; parent = 3062.887; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3062.883 ; gain = 882.762 ; free physical = 30563 ; free virtual = 52362
Synthesis current peak Physical Memory [PSS] (MB): peak = 2345.194; parent = 2158.812; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4055.184; parent = 3062.887; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3062.883 ; gain = 882.762 ; free physical = 30563 ; free virtual = 52362
Synthesis current peak Physical Memory [PSS] (MB): peak = 2345.315; parent = 2158.933; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4055.184; parent = 3062.887; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3062.883 ; gain = 882.762 ; free physical = 30563 ; free virtual = 52362
Synthesis current peak Physical Memory [PSS] (MB): peak = 2345.319; parent = 2158.937; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4055.184; parent = 3062.887; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3062.883 ; gain = 882.762 ; free physical = 30563 ; free virtual = 52362
Synthesis current peak Physical Memory [PSS] (MB): peak = 2345.319; parent = 2158.937; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4055.184; parent = 3062.887; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3062.883 ; gain = 882.762 ; free physical = 30563 ; free virtual = 52364
Synthesis current peak Physical Memory [PSS] (MB): peak = 2345.335; parent = 2158.952; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4055.184; parent = 3062.887; children = 992.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |ML_3be_11_auto_pc_0                |         1|
|2     |ML_3be_11_comblock_0_0             |         1|
|3     |ML_3be_11_myproject_bincls_axi_0_0 |         1|
|4     |ML_3be_11_rst_ps8_0_299M_0         |         1|
|5     |ML_3be_11_zynq_ultra_ps_e_0_0      |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |ML_3be_11_auto_pc                |     1|
|2     |ML_3be_11_comblock_0             |     1|
|3     |ML_3be_11_myproject_bincls_axi_0 |     1|
|4     |ML_3be_11_rst_ps8_0_299M         |     1|
|5     |ML_3be_11_zynq_ultra_ps_e_0      |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3062.883 ; gain = 882.762 ; free physical = 30562 ; free virtual = 52363
Synthesis current peak Physical Memory [PSS] (MB): peak = 2345.366; parent = 2158.983; children = 186.869
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4055.184; parent = 3062.887; children = 992.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3062.883 ; gain = 803.887 ; free physical = 30594 ; free virtual = 52395
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3062.891 ; gain = 882.762 ; free physical = 30594 ; free virtual = 52395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3062.891 ; gain = 0.000 ; free physical = 30593 ; free virtual = 52393
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.570 ; gain = 0.000 ; free physical = 30641 ; free virtual = 52442
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ee91374d
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 3110.508 ; gain = 1766.879 ; free physical = 30844 ; free virtual = 52647
INFO: [Common 17-1381] The checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/synth_1/ML_3be_11_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ML_3be_11_wrapper_utilization_synth.rpt -pb ML_3be_11_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 23 02:01:43 2026...
[Fri Jan 23 02:01:47 2026] synth_1 finished
wait_on_runs: Time (s): cpu = 00:13:02 ; elapsed = 00:14:26 . Memory (MB): peak = 1942.742 ; gain = 0.000 ; free physical = 32682 ; free virtual = 54484
# if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {
#     puts "ERROR: Sintesis fallida. Revisa los logs."
#     return
# }
# launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jan 23 02:01:50 2026] Launched impl_1...
Run output will be captured here: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Jan 23 02:01:50 2026] Waiting for impl_1 to finish...

*** Running vivado
    with args -log ML_3be_11_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ML_3be_11_wrapper.tcl -notrace

/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)
/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)
/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ML_3be_11_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1276.934 ; gain = 0.023 ; free physical = 32300 ; free virtual = 54102
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/XilinxUnified_2022/Vivado/2022.2/data/ip'.
Command: link_design -top ML_3be_11_wrapper -part xczu3eg-sfvc784-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_comblock_0_0/ML_3be_11_comblock_0_0.dcp' for cell 'ML_3be_11_i/comblock_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_myproject_bincls_axi_0_0/ML_3be_11_myproject_bincls_axi_0_0.dcp' for cell 'ML_3be_11_i/myproject_bincls_axi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_rst_ps8_0_299M_0/ML_3be_11_rst_ps8_0_299M_0.dcp' for cell 'ML_3be_11_i/rst_ps8_0_299M'
INFO: [Project 1-454] Reading design checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_zynq_ultra_ps_e_0_0/ML_3be_11_zynq_ultra_ps_e_0_0.dcp' for cell 'ML_3be_11_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_auto_pc_0/ML_3be_11_auto_pc_0.dcp' for cell 'ML_3be_11_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2184.020 ; gain = 0.000 ; free physical = 31470 ; free virtual = 53239
INFO: [Netlist 29-17] Analyzing 2386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_rst_ps8_0_299M_0/ML_3be_11_rst_ps8_0_299M_0_board.xdc] for cell 'ML_3be_11_i/rst_ps8_0_299M/U0'
Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_rst_ps8_0_299M_0/ML_3be_11_rst_ps8_0_299M_0_board.xdc] for cell 'ML_3be_11_i/rst_ps8_0_299M/U0'
Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_rst_ps8_0_299M_0/ML_3be_11_rst_ps8_0_299M_0.xdc] for cell 'ML_3be_11_i/rst_ps8_0_299M/U0'
Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_rst_ps8_0_299M_0/ML_3be_11_rst_ps8_0_299M_0.xdc] for cell 'ML_3be_11_i/rst_ps8_0_299M/U0'
Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_zynq_ultra_ps_e_0_0/ML_3be_11_zynq_ultra_ps_e_0_0.xdc] for cell 'ML_3be_11_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.gen/sources_1/bd/ML_3be_11/ip/ML_3be_11_zynq_ultra_ps_e_0_0/ML_3be_11_zynq_ultra_ps_e_0_0.xdc] for cell 'ML_3be_11_i/zynq_ultra_ps_e_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ML_3be_11_i/comblock_0/U0/comblock_i/fifo_in_g.fifo_in_i/i_memory/ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ML_3be_11_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2468.324 ; gain = 0.000 ; free physical = 31450 ; free virtual = 53213
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 86 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 86 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2468.324 ; gain = 1125.766 ; free physical = 31450 ; free virtual = 53213
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2468.324 ; gain = 0.000 ; free physical = 31424 ; free virtual = 53188

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ea9c36db

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2827.625 ; gain = 359.301 ; free physical = 31195 ; free virtual = 52959

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter ML_3be_11_i/myproject_bincls_axi_0/inst/add_ln813_714_reg_134248[15]_i_10 into driver instance ML_3be_11_i/myproject_bincls_axi_0/inst/add_ln813_714_reg_134248[15]_i_22, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/add_ln813_1157_reg_136222[15]_i_26 into driver instance ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/add_ln813_1157_reg_136222[15]_i_56, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/add_ln813_1318_reg_135478[15]_i_22 into driver instance ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/add_ln813_1318_reg_135478[15]_i_52, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_25_1_1_U61/dout_i_3__27 into driver instance ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U64/dout_i_25__29, which resulted in an inversion of 36 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 133 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12b19056e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.477 ; gain = 0.000 ; free physical = 30996 ; free virtual = 52787
INFO: [Opt 31-389] Phase Retarget created 34 cells and removed 310 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1927197d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3104.477 ; gain = 0.000 ; free physical = 31015 ; free virtual = 52796
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 19 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1de5b2219

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3104.477 ; gain = 0.000 ; free physical = 31007 ; free virtual = 52786
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 311 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1de5b2219

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.492 ; gain = 32.016 ; free physical = 31004 ; free virtual = 52783
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1de5b2219

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.492 ; gain = 32.016 ; free physical = 31004 ; free virtual = 52783
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1195ee243

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.492 ; gain = 32.016 ; free physical = 30996 ; free virtual = 52783
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              34  |             310  |                                              0  |
|  Constant propagation         |               0  |              19  |                                              0  |
|  Sweep                        |               0  |             311  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3136.492 ; gain = 0.000 ; free physical = 30998 ; free virtual = 52787
Ending Logic Optimization Task | Checksum: db713965

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3136.492 ; gain = 32.016 ; free physical = 30998 ; free virtual = 52787

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 15faf1eed

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3833.969 ; gain = 0.000 ; free physical = 30557 ; free virtual = 52332
Ending Power Optimization Task | Checksum: 15faf1eed

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3833.969 ; gain = 697.477 ; free physical = 30601 ; free virtual = 52376

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15faf1eed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3833.969 ; gain = 0.000 ; free physical = 30601 ; free virtual = 52376

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3833.969 ; gain = 0.000 ; free physical = 30601 ; free virtual = 52376
Ending Netlist Obfuscation Task | Checksum: 108530e9b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3833.969 ; gain = 0.000 ; free physical = 30601 ; free virtual = 52376
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 3833.969 ; gain = 1365.645 ; free physical = 30601 ; free virtual = 52376
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/impl_1/ML_3be_11_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ML_3be_11_wrapper_drc_opted.rpt -pb ML_3be_11_wrapper_drc_opted.pb -rpx ML_3be_11_wrapper_drc_opted.rpx
Command: report_drc -file ML_3be_11_wrapper_drc_opted.rpt -pb ML_3be_11_wrapper_drc_opted.pb -rpx ML_3be_11_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/impl_1/ML_3be_11_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3841.973 ; gain = 0.000 ; free physical = 30553 ; free virtual = 52334
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8ae29ea9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3841.973 ; gain = 0.000 ; free physical = 30553 ; free virtual = 52334
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3841.973 ; gain = 0.000 ; free physical = 30553 ; free virtual = 52334

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 121057e61

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 4221.090 ; gain = 379.117 ; free physical = 30030 ; free virtual = 51815

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1681a399f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 4253.105 ; gain = 411.133 ; free physical = 29936 ; free virtual = 51730

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1681a399f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 4253.105 ; gain = 411.133 ; free physical = 29936 ; free virtual = 51730
Phase 1 Placer Initialization | Checksum: 1681a399f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 4253.105 ; gain = 411.133 ; free physical = 29930 ; free virtual = 51724

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 162bf7453

Time (s): cpu = 00:01:31 ; elapsed = 00:00:44 . Memory (MB): peak = 4261.109 ; gain = 419.137 ; free physical = 29719 ; free virtual = 51609

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 162bf7453

Time (s): cpu = 00:01:32 ; elapsed = 00:00:45 . Memory (MB): peak = 4261.109 ; gain = 419.137 ; free physical = 29700 ; free virtual = 51595

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 162bf7453

Time (s): cpu = 00:01:34 ; elapsed = 00:00:45 . Memory (MB): peak = 4297.469 ; gain = 455.496 ; free physical = 29696 ; free virtual = 51592

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 151873d21

Time (s): cpu = 00:01:38 ; elapsed = 00:00:46 . Memory (MB): peak = 4329.484 ; gain = 487.512 ; free physical = 29740 ; free virtual = 51585

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 151873d21

Time (s): cpu = 00:01:38 ; elapsed = 00:00:47 . Memory (MB): peak = 4329.484 ; gain = 487.512 ; free physical = 29740 ; free virtual = 51585
Phase 2.1.1 Partition Driven Placement | Checksum: 151873d21

Time (s): cpu = 00:01:38 ; elapsed = 00:00:47 . Memory (MB): peak = 4329.484 ; gain = 487.512 ; free physical = 29745 ; free virtual = 51590
Phase 2.1 Floorplanning | Checksum: 13ea0123e

Time (s): cpu = 00:01:38 ; elapsed = 00:00:47 . Memory (MB): peak = 4329.484 ; gain = 487.512 ; free physical = 29745 ; free virtual = 51590

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13ea0123e

Time (s): cpu = 00:01:38 ; elapsed = 00:00:47 . Memory (MB): peak = 4329.484 ; gain = 487.512 ; free physical = 29745 ; free virtual = 51590

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13c43ce26

Time (s): cpu = 00:01:39 ; elapsed = 00:00:47 . Memory (MB): peak = 4329.484 ; gain = 487.512 ; free physical = 29744 ; free virtual = 51589

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 20e59dfe2

Time (s): cpu = 00:03:14 ; elapsed = 00:01:16 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 29232 ; free virtual = 51209

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 103 LUTNM shape to break, 1852 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 43, two critical 60, total 103, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 890 nets or LUTs. Breaked 103 LUTs, combined 787 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 6 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 26 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 26 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4337.488 ; gain = 0.000 ; free physical = 29248 ; free virtual = 51230
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state5. Replicated 11 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state6. Replicated 14 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state4. Replicated 8 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state2. Replicated 16 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state8. Replicated 8 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state7. Replicated 11 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state3. Replicated 14 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state9. Replicated 14 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state10. Replicated 11 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state11. Replicated 13 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state12. Replicated 15 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 86 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 86 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4337.488 ; gain = 0.000 ; free physical = 29484 ; free virtual = 51426
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4337.488 ; gain = 0.000 ; free physical = 29482 ; free virtual = 51424
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state5_repN. Replicated 8 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state4_repN. Replicated 10 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state9_repN. Replicated 6 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state8_repN. Replicated 8 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state6_repN_2. Replicated 10 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state11_repN_5. Replicated 9 times.
INFO: [Physopt 32-81] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state10_repN_2. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4337.488 ; gain = 0.000 ; free physical = 29592 ; free virtual = 51531
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4337.488 ; gain = 0.000 ; free physical = 29592 ; free virtual = 51531

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          103  |            787  |                   890  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     4  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |           86  |              0  |                    11  |           0  |           1  |  00:00:14  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            8  |              0  |                     7  |           0  |           1  |  00:00:11  |
|  Total                                            |          197  |            787  |                   912  |           0  |          11  |  00:00:29  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: b9441a20

Time (s): cpu = 00:03:50 ; elapsed = 00:01:50 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 29573 ; free virtual = 51511
Phase 2.4 Global Placement Core | Checksum: e03ca9e2

Time (s): cpu = 00:04:17 ; elapsed = 00:01:57 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 29524 ; free virtual = 51467
Phase 2 Global Placement | Checksum: e03ca9e2

Time (s): cpu = 00:04:17 ; elapsed = 00:01:57 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 29533 ; free virtual = 51477

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 120035fc1

Time (s): cpu = 00:04:23 ; elapsed = 00:01:59 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 29351 ; free virtual = 51339

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19670c6a4

Time (s): cpu = 00:04:36 ; elapsed = 00:02:05 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 29301 ; free virtual = 51263

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 167c6ff10

Time (s): cpu = 00:05:13 ; elapsed = 00:02:12 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 29266 ; free virtual = 51222

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1ce0b27b4

Time (s): cpu = 00:05:13 ; elapsed = 00:02:13 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 29228 ; free virtual = 51192

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1ae4c832f

Time (s): cpu = 00:05:19 ; elapsed = 00:02:17 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 29081 ; free virtual = 51119
Phase 3.3.3 Slice Area Swap | Checksum: 1ae4c832f

Time (s): cpu = 00:05:20 ; elapsed = 00:02:18 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 29060 ; free virtual = 51096
Phase 3.3 Small Shape DP | Checksum: ac3d86a6

Time (s): cpu = 00:05:29 ; elapsed = 00:02:20 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 29073 ; free virtual = 51111

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 116d70449

Time (s): cpu = 00:05:32 ; elapsed = 00:02:24 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 28931 ; free virtual = 51049

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 162684c62

Time (s): cpu = 00:05:33 ; elapsed = 00:02:24 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 28995 ; free virtual = 51049
Phase 3 Detail Placement | Checksum: 162684c62

Time (s): cpu = 00:05:33 ; elapsed = 00:02:25 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 28994 ; free virtual = 51049

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f0a7560c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.268 | TNS=-1.155 |
Phase 1 Physical Synthesis Initialization | Checksum: 246ebecb6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4337.488 ; gain = 0.000 ; free physical = 29127 ; free virtual = 51162
INFO: [Place 46-35] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_NS_fsm1, inserted BUFG to drive 1952 loads.
INFO: [Place 46-35] Processed net ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_state1, inserted BUFG to drive 1320 loads.
INFO: [Place 46-45] Replicated bufg driver ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/ap_CS_fsm_reg[0]_replica
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19fc3cebf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4337.488 ; gain = 0.000 ; free physical = 29141 ; free virtual = 51177
Phase 4.1.1.1 BUFG Insertion | Checksum: 18bc0ab49

Time (s): cpu = 00:06:16 ; elapsed = 00:02:37 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 29141 ; free virtual = 51175

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.500. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 176cf9a93

Time (s): cpu = 00:06:51 ; elapsed = 00:03:04 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 28739 ; free virtual = 51034

Time (s): cpu = 00:06:51 ; elapsed = 00:03:04 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 28739 ; free virtual = 51034
Phase 4.1 Post Commit Optimization | Checksum: 176cf9a93

Time (s): cpu = 00:06:51 ; elapsed = 00:03:04 . Memory (MB): peak = 4337.488 ; gain = 495.516 ; free physical = 28739 ; free virtual = 51034
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4343.109 ; gain = 0.000 ; free physical = 28951 ; free virtual = 51017

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 240926a5d

Time (s): cpu = 00:06:56 ; elapsed = 00:03:07 . Memory (MB): peak = 4343.109 ; gain = 501.137 ; free physical = 28928 ; free virtual = 51012

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|                8x8|              16x16|
|___________|___________________|___________________|___________________|
|      South|              16x16|              32x32|              32x32|
|___________|___________________|___________________|___________________|
|       East|                4x4|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       West|              16x16|                2x2|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 240926a5d

Time (s): cpu = 00:06:56 ; elapsed = 00:03:08 . Memory (MB): peak = 4343.109 ; gain = 501.137 ; free physical = 28931 ; free virtual = 51014
Phase 4.3 Placer Reporting | Checksum: 240926a5d

Time (s): cpu = 00:06:57 ; elapsed = 00:03:08 . Memory (MB): peak = 4343.109 ; gain = 501.137 ; free physical = 28931 ; free virtual = 51014

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4343.109 ; gain = 0.000 ; free physical = 28931 ; free virtual = 51014

Time (s): cpu = 00:06:57 ; elapsed = 00:03:08 . Memory (MB): peak = 4343.109 ; gain = 501.137 ; free physical = 28931 ; free virtual = 51014
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f734ee2e

Time (s): cpu = 00:06:57 ; elapsed = 00:03:08 . Memory (MB): peak = 4343.109 ; gain = 501.137 ; free physical = 28929 ; free virtual = 51012
Ending Placer Task | Checksum: 1d1615cd6

Time (s): cpu = 00:06:57 ; elapsed = 00:03:09 . Memory (MB): peak = 4343.109 ; gain = 501.137 ; free physical = 28933 ; free virtual = 51016
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:03 ; elapsed = 00:03:10 . Memory (MB): peak = 4343.109 ; gain = 501.137 ; free physical = 29021 ; free virtual = 51105
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4343.109 ; gain = 0.000 ; free physical = 28952 ; free virtual = 51112
INFO: [Common 17-1381] The checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/impl_1/ML_3be_11_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 4343.109 ; gain = 0.000 ; free physical = 28728 ; free virtual = 50915
INFO: [runtcl-4] Executing : report_io -file ML_3be_11_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4343.109 ; gain = 0.000 ; free physical = 28723 ; free virtual = 50899
INFO: [runtcl-4] Executing : report_utilization -file ML_3be_11_wrapper_utilization_placed.rpt -pb ML_3be_11_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ML_3be_11_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4343.109 ; gain = 0.000 ; free physical = 28715 ; free virtual = 50881
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:31 ; elapsed = 00:00:06 . Memory (MB): peak = 4343.109 ; gain = 0.000 ; free physical = 28364 ; free virtual = 50637
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 4343.109 ; gain = 0.000 ; free physical = 28364 ; free virtual = 50637
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4343.109 ; gain = 0.000 ; free physical = 28231 ; free virtual = 50619
INFO: [Common 17-1381] The checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/impl_1/ML_3be_11_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4343.109 ; gain = 0.000 ; free physical = 28259 ; free virtual = 50546
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c26f365e ConstDB: 0 ShapeSum: 452f56ae RouteDB: c9c2cfca
Nodegraph reading from file.  Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4407.125 ; gain = 0.000 ; free physical = 28167 ; free virtual = 50424
Post Restoration Checksum: NetGraph: 4bee1abc NumContArr: d5655c37 Constraints: 75cd779 Timing: 0
Phase 1 Build RT Design | Checksum: 128b04e6c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 4407.125 ; gain = 0.000 ; free physical = 28261 ; free virtual = 50466

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 128b04e6c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 4407.125 ; gain = 0.000 ; free physical = 28226 ; free virtual = 50425

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 128b04e6c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 4407.125 ; gain = 0.000 ; free physical = 28227 ; free virtual = 50423

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 12aac2018

Time (s): cpu = 00:00:38 ; elapsed = 00:00:11 . Memory (MB): peak = 4421.781 ; gain = 14.656 ; free physical = 28246 ; free virtual = 50444

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14c123131

Time (s): cpu = 00:00:57 ; elapsed = 00:00:20 . Memory (MB): peak = 4421.781 ; gain = 14.656 ; free physical = 28366 ; free virtual = 50547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.721  | TNS=0.000  | WHS=-0.035 | THS=-0.448 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00019866 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 44965
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 35228
  Number of Partially Routed Nets     = 9737
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1be7113c6

Time (s): cpu = 00:01:33 ; elapsed = 00:00:30 . Memory (MB): peak = 4449.773 ; gain = 42.648 ; free physical = 28482 ; free virtual = 50625

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1be7113c6

Time (s): cpu = 00:01:33 ; elapsed = 00:00:30 . Memory (MB): peak = 4449.773 ; gain = 42.648 ; free physical = 28482 ; free virtual = 50625

Phase 3.2 Update Timing
Phase 3.2 Update Timing | Checksum: 17516d837

Time (s): cpu = 00:02:25 ; elapsed = 00:00:45 . Memory (MB): peak = 4486.773 ; gain = 79.648 ; free physical = 28257 ; free virtual = 50467
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.

Phase 3.3 Fast Budgeting
Phase 3.3 Fast Budgeting | Checksum: 1512f1151

Time (s): cpu = 00:02:28 ; elapsed = 00:00:47 . Memory (MB): peak = 4486.773 ; gain = 79.648 ; free physical = 28238 ; free virtual = 50456
Phase 3 Initial Routing | Checksum: 13a7e9b5a

Time (s): cpu = 00:02:30 ; elapsed = 00:00:49 . Memory (MB): peak = 4486.773 ; gain = 79.648 ; free physical = 28162 ; free virtual = 50438

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   16x16|      4.18|   16x16|      5.27|   16x16|      5.07|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   64x64|     26.35|   64x64|     31.08|   32x32|     14.02|
|___________|________|__________|________|__________|________|__________|
|       EAST|   32x32|      7.53|   16x16|      5.88|   32x32|     12.19|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      1.80|     4x4|      1.75|   16x16|      6.26|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X9Y17->INT_X24Y40 (CLEM_X9Y17->INT_X24Y40)
	INT_X8Y20->INT_X23Y35 (BRAM_X8Y20->CLEL_R_X23Y35)
	INT_X8Y19->INT_X23Y34 (BRAM_X8Y15->CLEL_R_X23Y34)
	INT_X8Y18->INT_X23Y33 (BRAM_X8Y15->CLEL_R_X23Y33)
	INT_X8Y17->INT_X23Y32 (BRAM_X8Y15->CLEL_R_X23Y32)
SOUTH
	INT_X0Y18->INT_X31Y81 (PSS_ALTO_X0Y0->CLEL_R_X31Y81)
	INT_X0Y20->INT_X31Y51 (PSS_ALTO_X0Y0->CLEL_R_X31Y51)
	INT_X0Y19->INT_X31Y50 (PSS_ALTO_X0Y0->CLEL_R_X31Y50)
	INT_X0Y18->INT_X31Y49 (PSS_ALTO_X0Y0->CLEL_R_X31Y49)
	INT_X0Y45->INT_X31Y76 (PSS_ALTO_X0Y0->CLEL_R_X31Y76)
EAST
	INT_X8Y12->INT_X23Y43 (BRAM_X8Y10->CLEL_R_X23Y43)
	INT_X7Y20->INT_X22Y35 (CLEL_L_X7Y20->CLEL_R_X22Y35)
	INT_X7Y19->INT_X22Y34 (CLEL_L_X7Y19->CLEL_R_X22Y34)
	INT_X7Y18->INT_X22Y33 (CLEL_L_X7Y18->CLEL_R_X22Y33)
	INT_X7Y17->INT_X22Y32 (CLEL_L_X7Y17->CLEL_R_X22Y32)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X9Y20->INT_X24Y43 (CLEM_X9Y20->HDIO_TOP_RIGHT_X24Y30)
	INT_X7Y20->INT_X22Y35 (CLEL_L_X7Y20->CLEL_R_X22Y35)
	INT_X8Y20->INT_X23Y35 (BRAM_X8Y20->CLEL_R_X23Y35)
	INT_X8Y19->INT_X23Y34 (BRAM_X8Y15->CLEL_R_X23Y34)
	INT_X8Y18->INT_X23Y33 (BRAM_X8Y15->CLEL_R_X23Y33)
SOUTH
	INT_X0Y11->INT_X31Y106 (PSS_ALTO_X0Y0->CLEL_R_X31Y106)
	INT_X0Y52->INT_X31Y83 (PSS_ALTO_X0Y0->CLEL_R_X31Y83)
	INT_X32Y52->INT_X32Y83 (CLEM_R_X32Y52->CMT_RIGHT_X32Y60)
	INT_X0Y20->INT_X31Y51 (PSS_ALTO_X0Y0->CLEL_R_X31Y51)
	INT_X0Y51->INT_X31Y82 (PSS_ALTO_X0Y0->CLEL_R_X31Y82)
EAST
	INT_X9Y20->INT_X24Y35 (CLEM_X9Y20->HDIO_TOP_RIGHT_X24Y30)
	INT_X9Y19->INT_X24Y34 (CLEM_X9Y19->HDIO_TOP_RIGHT_X24Y30)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X16Y16->INT_X31Y31 (CLEM_X16Y16->CLEL_R_X31Y31)
	INT_X16Y15->INT_X31Y30 (CLEM_X16Y15->CLEL_R_X31Y30)
	INT_X16Y14->INT_X31Y29 (CLEM_X16Y14->CLEL_R_X31Y29)
	INT_X8Y19->INT_X23Y34 (BRAM_X8Y15->CLEL_R_X23Y34)
SOUTH
	INT_X14Y12->INT_X29Y83 (CLEM_X14Y12->CLEL_R_X29Y83)
	INT_X16Y20->INT_X31Y35 (CLEM_X16Y20->CLEL_R_X31Y35)
	INT_X16Y19->INT_X31Y34 (CLEM_X16Y19->CLEL_R_X31Y34)
	INT_X16Y18->INT_X31Y33 (CLEM_X16Y18->CLEL_R_X31Y33)
	INT_X16Y17->INT_X31Y32 (CLEM_X16Y17->CLEL_R_X31Y32)
EAST
	INT_X8Y10->INT_X31Y49 (BRAM_X8Y10->CLEL_R_X31Y49)
	INT_X32Y100->INT_X32Y115 (CLEM_R_X32Y100->XIPHY_BYTE_RIGHT_X32Y105)
	INT_X32Y84->INT_X32Y99 (CLEM_R_X32Y84->XIPHY_BYTE_RIGHT_X32Y90)
	INT_X32Y68->INT_X32Y83 (CLEM_R_X32Y68->CMT_RIGHT_X32Y60)
	INT_X32Y52->INT_X32Y67 (CLEM_R_X32Y52->CMT_RIGHT_X32Y60)
WEST
	INT_X15Y9->INT_X30Y32 (CLEL_L_X15Y9->CLEL_R_X30Y32)
	INT_X14Y17->INT_X29Y32 (CLEM_X14Y17->CLEL_R_X29Y32)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 6 (64x64). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 6 (64x64). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 13a7e9b5a

Time (s): cpu = 00:02:30 ; elapsed = 00:00:49 . Memory (MB): peak = 4486.773 ; gain = 79.648 ; free physical = 28162 ; free virtual = 50437

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 53179
 Number of Nodes with overlaps = 19862
 Number of Nodes with overlaps = 7484
 Number of Nodes with overlaps = 3100
 Number of Nodes with overlaps = 1204
 Number of Nodes with overlaps = 581
 Number of Nodes with overlaps = 260
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.292 | TNS=-1.313 | WHS=0.001  | THS=0.000  |

Phase 4.2 Global Iteration 1 | Checksum: 26ecb1623

Time (s): cpu = 00:25:08 ; elapsed = 00:09:42 . Memory (MB): peak = 4545.781 ; gain = 138.656 ; free physical = 29163 ; free virtual = 51146

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 205
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.057  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 166449782

Time (s): cpu = 00:26:21 ; elapsed = 00:10:34 . Memory (MB): peak = 4545.781 ; gain = 138.656 ; free physical = 29394 ; free virtual = 51300
Phase 4 Rip-up And Reroute | Checksum: 166449782

Time (s): cpu = 00:26:21 ; elapsed = 00:10:34 . Memory (MB): peak = 4545.781 ; gain = 138.656 ; free physical = 29422 ; free virtual = 51328

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: c14b4460

Time (s): cpu = 00:26:22 ; elapsed = 00:10:34 . Memory (MB): peak = 4545.781 ; gain = 138.656 ; free physical = 29436 ; free virtual = 51342

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c14b4460

Time (s): cpu = 00:26:22 ; elapsed = 00:10:35 . Memory (MB): peak = 4545.781 ; gain = 138.656 ; free physical = 29427 ; free virtual = 51333
Phase 5 Delay and Skew Optimization | Checksum: c14b4460

Time (s): cpu = 00:26:22 ; elapsed = 00:10:35 . Memory (MB): peak = 4545.781 ; gain = 138.656 ; free physical = 29427 ; free virtual = 51333

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1786bce5c

Time (s): cpu = 00:26:42 ; elapsed = 00:10:41 . Memory (MB): peak = 4545.781 ; gain = 138.656 ; free physical = 29423 ; free virtual = 51342
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.057  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 131dbd568

Time (s): cpu = 00:26:42 ; elapsed = 00:10:41 . Memory (MB): peak = 4545.781 ; gain = 138.656 ; free physical = 29419 ; free virtual = 51338
Phase 6 Post Hold Fix | Checksum: 131dbd568

Time (s): cpu = 00:26:42 ; elapsed = 00:10:41 . Memory (MB): peak = 4545.781 ; gain = 138.656 ; free physical = 29419 ; free virtual = 51338

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 27.6318 %
  Global Horizontal Routing Utilization  = 26.2486 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ac6f1965

Time (s): cpu = 00:26:45 ; elapsed = 00:10:42 . Memory (MB): peak = 4545.781 ; gain = 138.656 ; free physical = 29413 ; free virtual = 51324

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ac6f1965

Time (s): cpu = 00:26:45 ; elapsed = 00:10:42 . Memory (MB): peak = 4545.781 ; gain = 138.656 ; free physical = 29412 ; free virtual = 51323

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ac6f1965

Time (s): cpu = 00:26:51 ; elapsed = 00:10:47 . Memory (MB): peak = 4549.781 ; gain = 142.656 ; free physical = 29440 ; free virtual = 51332

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1ac6f1965

Time (s): cpu = 00:26:52 ; elapsed = 00:10:48 . Memory (MB): peak = 4549.781 ; gain = 142.656 ; free physical = 29433 ; free virtual = 51329

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 12826b0d8

Time (s): cpu = 00:27:05 ; elapsed = 00:10:52 . Memory (MB): peak = 4549.781 ; gain = 142.656 ; free physical = 29323 ; free virtual = 51278
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.057  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 12826b0d8

Time (s): cpu = 00:27:05 ; elapsed = 00:10:53 . Memory (MB): peak = 4549.781 ; gain = 142.656 ; free physical = 29351 ; free virtual = 51292
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:27:06 ; elapsed = 00:10:53 . Memory (MB): peak = 4549.781 ; gain = 142.656 ; free physical = 29418 ; free virtual = 51354

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:27:12 ; elapsed = 00:10:55 . Memory (MB): peak = 4549.781 ; gain = 206.672 ; free physical = 29418 ; free virtual = 51354
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4549.781 ; gain = 0.000 ; free physical = 29257 ; free virtual = 51330
INFO: [Common 17-1381] The checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/impl_1/ML_3be_11_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 4557.785 ; gain = 8.004 ; free physical = 29137 ; free virtual = 51187
INFO: [runtcl-4] Executing : report_drc -file ML_3be_11_wrapper_drc_routed.rpt -pb ML_3be_11_wrapper_drc_routed.pb -rpx ML_3be_11_wrapper_drc_routed.rpx
Command: report_drc -file ML_3be_11_wrapper_drc_routed.rpt -pb ML_3be_11_wrapper_drc_routed.pb -rpx ML_3be_11_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/impl_1/ML_3be_11_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 4637.180 ; gain = 79.395 ; free physical = 29090 ; free virtual = 51158
INFO: [runtcl-4] Executing : report_methodology -file ML_3be_11_wrapper_methodology_drc_routed.rpt -pb ML_3be_11_wrapper_methodology_drc_routed.pb -rpx ML_3be_11_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ML_3be_11_wrapper_methodology_drc_routed.rpt -pb ML_3be_11_wrapper_methodology_drc_routed.pb -rpx ML_3be_11_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/project_1.runs/impl_1/ML_3be_11_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:47 ; elapsed = 00:00:09 . Memory (MB): peak = 4637.180 ; gain = 0.000 ; free physical = 29073 ; free virtual = 51120
INFO: [runtcl-4] Executing : report_power -file ML_3be_11_wrapper_power_routed.rpt -pb ML_3be_11_wrapper_power_summary_routed.pb -rpx ML_3be_11_wrapper_power_routed.rpx
Command: report_power -file ML_3be_11_wrapper_power_routed.rpt -pb ML_3be_11_wrapper_power_summary_routed.pb -rpx ML_3be_11_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
152 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 4661.191 ; gain = 24.012 ; free physical = 28872 ; free virtual = 50919
INFO: [runtcl-4] Executing : report_route_status -file ML_3be_11_wrapper_route_status.rpt -pb ML_3be_11_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ML_3be_11_wrapper_timing_summary_routed.rpt -pb ML_3be_11_wrapper_timing_summary_routed.pb -rpx ML_3be_11_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ML_3be_11_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ML_3be_11_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ML_3be_11_wrapper_bus_skew_routed.rpt -pb ML_3be_11_wrapper_bus_skew_routed.pb -rpx ML_3be_11_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ML_3be_11_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10ns_26_1_1_U34/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10ns_26_1_1_U34/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10ns_26_1_1_U34/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10ns_26_1_1_U34/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_25_1_1_U61/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_25_1_1_U61/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_25_1_1_U61/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_25_1_1_U61/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U11/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U11/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U11/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U11/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U14/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U14/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U14/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U14/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U38/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U38/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U38/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U38/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U49/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U49/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U49/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U49/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U5/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U5/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U5/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U5/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U53/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U53/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U53/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U53/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U59/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U59/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U59/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U59/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U6/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U6/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U6/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U6/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U60/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U60/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U60/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U60/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U63/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U63/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U63/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U63/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U68/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U68/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U68/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U68/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U74/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U74/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U74/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U74/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11ns_26_1_1_U21/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11ns_26_1_1_U21/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11ns_26_1_1_U21/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11ns_26_1_1_U21/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U1/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U1/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U1/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U1/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U10/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U10/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U10/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U10/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U12/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U12/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U12/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U12/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U15/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U15/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U15/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U15/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U18/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U18/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U18/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U18/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U2/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U2/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U2/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U2/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U20/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U20/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U20/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U20/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U22/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U22/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U22/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U22/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U24/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U24/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U24/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U24/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U26/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U26/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U26/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U26/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U27/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U27/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U27/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U27/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U28/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U28/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U28/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U28/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U3/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U3/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U3/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U3/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U31/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U31/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U31/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U31/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U32/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U32/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U32/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U32/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U33/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U33/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U33/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U33/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U35/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U35/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U35/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U35/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U37/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U37/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U37/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U37/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U39/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U39/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U39/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U39/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U4/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U4/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U4/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U4/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U40/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U40/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U40/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U40/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U41/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U41/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U41/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U41/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U42/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U42/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U42/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U42/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U44/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U44/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U44/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U44/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U46/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U46/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U46/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U46/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U47/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U47/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U47/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U47/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U48/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U48/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U48/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U48/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U50/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U50/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U50/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U50/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U51/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U51/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U51/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U51/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U52/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U52/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U52/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U52/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U56/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U56/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U56/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U56/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U58/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U58/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U58/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U58/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U62/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U62/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U62/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U62/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U64/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U64/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U64/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U64/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U67/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U67/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U67/dout input ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U67/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10ns_26_1_1_U34/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10ns_26_1_1_U34/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_25_1_1_U61/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_25_1_1_U61/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U11/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U11/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U14/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U14/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U38/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U38/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U49/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U49/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U5/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U5/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U53/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U53/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U59/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U59/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U6/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U6/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U60/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U60/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U63/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U63/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U68/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U68/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U74/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U74/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11ns_26_1_1_U21/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11ns_26_1_1_U21/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U1/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U1/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U10/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U10/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U12/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U12/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U15/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U15/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U18/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U18/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U2/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U2/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U20/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U20/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U22/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U22/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U24/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U24/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U26/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U26/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U27/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U27/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U28/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U28/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U3/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U3/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U31/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U31/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U32/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U32/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U33/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U33/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U35/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U35/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U37/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U37/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U39/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U39/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U4/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U4/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U40/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U40/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U41/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U41/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U42/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U42/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U44/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U44/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U46/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U46/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U47/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U47/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U48/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U48/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U50/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U50/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U51/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U51/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U52/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U52/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U56/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U56/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U58/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U58/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U62/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U62/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U64/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U64/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U67/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U67/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U69/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U69/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U7/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U7/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U71/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U71/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U72/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U72/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U73/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U73/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U75/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U75/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U76/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U76/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U77/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U77/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U78/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U78/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U79/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U79/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U8/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U8/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U80/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U80/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U9/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U9/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U13/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U13/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U17/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U17/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U19/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U19/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U23/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U23/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U25/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U25/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U29/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U29/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U30/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U30/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U36/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U36/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U43/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U43/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U45/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U45/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U54/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U54/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U55/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U55/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U57/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U57/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U65/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U65/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U66/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U66/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U70/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U70/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U81/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U81/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_9s_25_1_1_U16/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_9s_25_1_1_U16/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1652/mul_16s_13s_26_1_1_U258/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1652/mul_16s_13s_26_1_1_U258/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1652/mul_16s_13s_26_1_1_U259/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1652/mul_16s_13s_26_1_1_U259/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_1672/mul_16s_12s_26_1_1_U273/dout output ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_1672/mul_16s_12s_26_1_1_U273/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10ns_26_1_1_U34/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10ns_26_1_1_U34/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_25_1_1_U61/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_25_1_1_U61/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U11/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U11/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U14/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U14/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U38/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U38/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U49/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U49/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U5/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U5/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U53/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U53/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U59/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U59/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U6/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U6/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U60/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U60/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U63/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U63/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U68/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U68/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U74/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_10s_26_1_1_U74/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11ns_26_1_1_U21/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11ns_26_1_1_U21/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U1/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U1/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U10/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U10/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U12/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U12/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U15/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U15/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U18/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U18/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U2/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U2/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U20/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U20/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U22/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U22/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U24/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U24/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U26/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U26/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U27/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U27/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U28/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U28/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U3/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U3/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U31/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U31/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U32/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U32/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U33/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U33/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U35/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U35/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U37/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U37/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U39/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U39/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U4/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U4/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U40/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U40/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U41/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U41/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U42/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U42/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U44/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U44/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U46/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U46/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U47/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U47/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U48/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U48/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U50/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U50/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U51/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U51/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U52/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U52/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U56/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U56/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U58/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U58/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U62/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U62/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U64/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U64/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U67/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U67/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U69/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U69/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U7/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U7/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U71/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U71/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U72/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U72/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U73/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U73/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U75/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U75/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U76/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U76/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U77/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U77/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U78/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U78/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U79/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U79/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U8/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U8/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U80/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U80/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U9/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_11s_26_1_1_U9/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U13/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U13/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U17/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U17/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U19/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U19/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U23/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U23/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U25/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U25/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U29/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U29/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U30/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U30/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U36/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U36/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U43/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U43/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U45/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U45/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U54/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U54/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U55/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U55/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U57/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U57/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U65/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U65/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U66/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U66/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U70/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U70/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U81/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_12s_26_1_1_U81/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_9s_25_1_1_U16/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_1314/mul_16s_9s_25_1_1_U16/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1652/mul_16s_13s_26_1_1_U258/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1652/mul_16s_13s_26_1_1_U258/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1652/mul_16s_13s_26_1_1_U259/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1652/mul_16s_13s_26_1_1_U259/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_1672/mul_16s_12s_26_1_1_U273/dout multiplier stage ML_3be_11_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_1672/mul_16s_12s_26_1_1_U273/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 336 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ML_3be_11_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 268 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 4815.023 ; gain = 153.832 ; free physical = 28761 ; free virtual = 50809
INFO: [Common 17-206] Exiting Vivado at Fri Jan 23 02:18:42 2026...
[Fri Jan 23 02:18:47 2026] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:16:58 . Memory (MB): peak = 1942.742 ; gain = 0.000 ; free physical = 31972 ; free virtual = 54068
# if {[get_property PROGRESS [get_runs impl_1]] != "100%"} {
#     puts "ERROR: Implementacion fallida. Revisa los logs."
#     return
# }
# write_hw_platform -fixed -include_bit -force -file ../myproj/${design_name}-v2-3be11.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/myproj/ML_3be_11-v2-3be11.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/myproj/ML_3be_11-v2-3be11.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/XilinxUnified_2022/Vivado/2022.2/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1942.742 ; gain = 0.000 ; free physical = 31966 ; free virtual = 54064
INFO: [Common 17-206] Exiting Vivado at Fri Jan 23 02:18:53 2026...
