INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/u_d_count_fsm/u_d_count_fsm.srcs/sources_1/new/u_d_count_moore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_d_count_moore
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/u_d_count_fsm/u_d_count_fsm.srcs/sim_1/new/u_d_count_moore_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_d_count_moore_tb
