library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity somador is
generic (N :integer:=256);
	port(
       A,B: in std_logic_vector(N-1 downto 0);
       F: out std_logic_vector(N-1 downto 0);
		);
end entity;

architecture Adder of somador is
begin

	F <= A+B;

end architecture;