s             clk           reset       9290 -2147483648 -2147483648       9290
s             clk   write_data[0]       7630 -2147483648 -2147483648       7630
s             clk   write_data[1]       7630 -2147483648 -2147483648       7630
s             clk   write_data[2]       7630 -2147483648 -2147483648       7630
s             clk   write_data[3]       7630 -2147483648 -2147483648       7630
s             clk   write_data[4]       7630 -2147483648 -2147483648       7630
s             clk   write_data[5]       7630 -2147483648 -2147483648       7630
s             clk   write_data[6]       7630 -2147483648 -2147483648       7630
s             clk   write_data[7]       7630 -2147483648 -2147483648       7630
s             clk    write_req[0]      28480 -2147483648 -2147483648      28480
s             clk     read_req[0]      26880 -2147483648 -2147483648      26880
t             clk    write_ack[0]       1460 -2147483648 -2147483648       1460
s             clk    write_ack[0]      18880 -2147483648 -2147483648      18880
t             clk    read_data[0]      14360 -2147483648 -2147483648      14360
t             clk    read_data[1]      14360 -2147483648 -2147483648      14360
t             clk    read_data[2]      14360 -2147483648 -2147483648      14360
t             clk    read_data[3]      14360 -2147483648 -2147483648      14360
t             clk    read_data[4]      14360 -2147483648 -2147483648      14360
t             clk    read_data[5]      14360 -2147483648 -2147483648      14360
t             clk    read_data[6]      14360 -2147483648 -2147483648      14360
t             clk    read_data[7]      14360 -2147483648 -2147483648      14360
t             clk     read_ack[0]       6160 -2147483648 -2147483648       6160
s             clk     read_ack[0]       3310 -2147483648 -2147483648       3310
