"C:/Efinity/2022.1/bin/efx_map" --project "Ti180BramPrimitiveV100" --root "MTopTi180BramV100" --write-efx-verilog "D:/workspace/Efinix/Titanium/Ti180BramPrimitiveV100/outflow/Ti180BramPrimitiveV100.map.v" --write-premap-module "D:/workspace/Efinix/Titanium/Ti180BramPrimitiveV100/outflow/Ti180BramPrimitiveV100.elab.vdb" --binary-db "D:/workspace/Efinix/Titanium/Ti180BramPrimitiveV100/Ti180BramPrimitiveV100.vdb" --device "Ti180M484" --family "Titanium" --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --min-sr-fanout "0" --fanout-limit "0" --bram_output_regs_packing "1" --retiming "1" --seq_opt "1" --blast_const_operand_adders "1" --operator-sharing "0" --optimize-adder-tree "0" --seq-opt-sync-only "0" --blackbox-error "1" --allow-const-ram-index "0" --hdl-compile-unit "1" --create-onehot-fsms "0" --dsp-mac-packing "1" --dsp-output-regs-packing "1" --dsp-input-regs-packing "1" --pack-luts-to-comb4 "0" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "D:/workspace/Efinix/Titanium/Ti180BramPrimitiveV100/work_syn" --output-dir "D:/workspace/Efinix/Titanium/Ti180BramPrimitiveV100/outflow" --project-xml "D:/workspace/Efinix/Titanium/Ti180BramPrimitiveV100/Ti180BramPrimitiveV100.xml" --I "D:/workspace/Efinix/Titanium/Ti180BramPrimitiveV100"