

================================================================
== Vitis HLS Report for 'compute_Pipeline_loop_i'
================================================================
* Date:           Wed Sep 10 19:53:03 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        KhanhTran_Lab1
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  17.540 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min |  max  |                      Type                      |
    +---------+---------+-----------+----------+-----+-------+------------------------------------------------+
    |        2|    46343|  35.080 ns|  0.813 ms|    1|  46342|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- loop_i  |        0|    46341|         1|          1|          1|  0 ~ 46341|       yes|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    144|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|  10|      0|     46|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     36|    -|
|Register         |        -|   -|    162|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  10|    162|    226|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  11|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_64s_64s_64_1_1_U1  |mul_64s_64s_64_1_1  |        0|  10|  0|  46|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|  10|  0|  46|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_79_p2   |         +|   0|  0|  71|          64|           1|
    |icmp_ln14_fu_74_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 144|         129|          67|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |temp_1_fu_34             |   9|          2|   64|        128|
    |temp_fu_30               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   98|        196|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |result_cast_reg_117      |  63|   0|   64|          1|
    |temp_1_fu_34             |  64|   0|   64|          0|
    |temp_fu_30               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 162|   0|  163|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------+-----+-----+------------+-------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_loop_i|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_loop_i|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  compute_Pipeline_loop_i|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  compute_Pipeline_loop_i|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  compute_Pipeline_loop_i|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  compute_Pipeline_loop_i|  return value|
|result           |   in|   63|     ap_none|                   result|        scalar|
|temp_out         |  out|   32|      ap_vld|                 temp_out|       pointer|
|temp_out_ap_vld  |  out|    1|      ap_vld|                 temp_out|       pointer|
+-----------------+-----+-----+------------+-------------------------+--------------+

