#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec 16 16:21:30 2024
# Process ID: 9892
# Current directory: D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/syn/syn_vivado/mat_scan.runs/synth_1
# Command line: vivado.exe -log mat_scan.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mat_scan.tcl
# Log file: D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/syn/syn_vivado/mat_scan.runs/synth_1/mat_scan.vds
# Journal file: D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/syn/syn_vivado/mat_scan.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mat_scan.tcl -notrace
