\hypertarget{group__NVIC__IRQ__Enable__Disable}{}\doxysection{NVIC IRQ Enable/\+Disable Macros}
\label{group__NVIC__IRQ__Enable__Disable}\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}


Macros for enabling and disabling NVIC IRQ for different peripherals.  


Collaboration diagram for NVIC IRQ Enable/\+Disable Macros\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=327pt]{group__NVIC__IRQ__Enable__Disable}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga4cbbf4bd1c82ebeca6d50516c7305f05}{NVIC\+\_\+\+IRQ6\+\_\+\+EXTI0\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}} $\vert$= (1$<$$<$6))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga52504d209c4111ac4be1f117040a62fc}{NVIC\+\_\+\+IRQ7\+\_\+\+EXTI1\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}} $\vert$= (1$<$$<$7))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga13ddf256af2f68d08d80a91fc9756531}{NVIC\+\_\+\+IRQ8\+\_\+\+EXTI2\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}} $\vert$= (1$<$$<$8))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga1465d08a085aea7aec56481e2c129aa5}{NVIC\+\_\+\+IRQ9\+\_\+\+EXTI3\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}} $\vert$= (1$<$$<$9))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga56a877a97331dc3853ad22a2dcc1521f}{NVIC\+\_\+\+IRQ10\+\_\+\+EXTI4\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}} $\vert$= (1$<$$<$10))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_gacde41dbda1dede0d47b2e649d31dd5d8}{NVIC\+\_\+\+IRQ23\+\_\+\+EXTI5\+\_\+9\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}} $\vert$= (1$<$$<$23))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga5440bad07d35f6a95f12cfb3f4de3b40}{NVIC\+\_\+\+IRQ40\+\_\+\+EXTI10\+\_\+15\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= (1$<$$<$8))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_gadda4cd5cc1df914a00b93b6f9a919e62}{NVIC\+\_\+\+IRQ6\+\_\+\+EXTI0\+\_\+\+Disable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}} $\vert$= (1$<$$<$6))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga30c6bd49641c2b2a75895a158942f543}{NVIC\+\_\+\+IRQ7\+\_\+\+EXTI1\+\_\+\+Disable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}} $\vert$= (1$<$$<$7))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga10d489e5d0e118333abf73de0814fe06}{NVIC\+\_\+\+IRQ8\+\_\+\+EXTI2\+\_\+\+Disable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}} $\vert$= (1$<$$<$8))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga8cd792367ea5559b2c33c950921fbc1d}{NVIC\+\_\+\+IRQ9\+\_\+\+EXTI3\+\_\+\+Disable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}} $\vert$= (1$<$$<$9))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga71c10bf5a084dff5a6c8dc4d68b86b33}{NVIC\+\_\+\+IRQ10\+\_\+\+EXTI4\+\_\+\+Disable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}} $\vert$= (1$<$$<$10))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga4cbb7039951114a3513405944738bf48}{NVIC\+\_\+\+IRQ23\+\_\+\+EXTI5\+\_\+9\+\_\+\+Disable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}} $\vert$= (1$<$$<$23))
\item 
\mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga92e7c898313de33da50ad04482f42329}\label{group__NVIC__IRQ__Enable__Disable_ga92e7c898313de33da50ad04482f42329}} 
\#define {\bfseries NVIC\+\_\+\+IRQ40\+\_\+\+EXTI10\+\_\+15\+\_\+\+Disable}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}} $\vert$= (1$<$$<$8))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga4c66c6b49faf4607dd43dbbbe096931f}{NVIC\+\_\+\+IRQ37\+\_\+\+USART1\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_gaa677628b60d2d06e4e1614cfb26091c2}{USART1\+\_\+\+IRQ}} -\/ 32))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_gab6a6c3d5119c0d133987f14a0e5d5d8e}{NVIC\+\_\+\+IRQ38\+\_\+\+USART2\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga91ea1a8e2cd1c9a3adf816c11c0d89ec}{USART2\+\_\+\+IRQ}} -\/ 32))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_gaf78e5d1c230376193cc4e47d72c2291f}{NVIC\+\_\+\+IRQ39\+\_\+\+USART3\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(USART3\+\_\+\+IRQ -\/ 32))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga45d44472654e13db23324173e4d509d1}{NVIC\+\_\+\+IRQ37\+\_\+\+USART1\+\_\+\+Disable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_gaa677628b60d2d06e4e1614cfb26091c2}{USART1\+\_\+\+IRQ}} -\/ 32))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga9e0a80dadeff446d765809f7ee3308b5}{NVIC\+\_\+\+IRQ38\+\_\+\+USART2\+\_\+\+Disable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga91ea1a8e2cd1c9a3adf816c11c0d89ec}{USART2\+\_\+\+IRQ}} -\/ 32))
\item 
\mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_gad5c756b8164b93dc684de1b83d579be3}\label{group__NVIC__IRQ__Enable__Disable_gad5c756b8164b93dc684de1b83d579be3}} 
\#define {\bfseries NVIC\+\_\+\+IRQ39\+\_\+\+USART3\+\_\+\+Disable}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}} $\vert$= 1$<$$<$(USART3\+\_\+\+IRQ -\/ 32))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga301364c5d81915046814db1ca07c7973}{NVIC\+\_\+\+IRQ35\+\_\+\+SPI1\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_gac521872be69d4ba245e6f42407533c70}{SPI1\+\_\+\+IRQ}} -\/ 32))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga64982d90d71daea5f5a77cda68242f4e}{NVIC\+\_\+\+IRQ36\+\_\+\+SPI2\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga6d78fa371ed5e81ca405dd8d1b4c14fa}{SPI2\+\_\+\+IRQ}} -\/ 32))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_gaac231594782dc0a72e9251cacf916255}{NVIC\+\_\+\+IRQ35\+\_\+\+SPI1\+\_\+\+Disable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}} \&= $\sim$(1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_gac521872be69d4ba245e6f42407533c70}{SPI1\+\_\+\+IRQ}} -\/ 32)))
\item 
\mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_gac587bef910ef2ea7d4d58909d64e9626}\label{group__NVIC__IRQ__Enable__Disable_gac587bef910ef2ea7d4d58909d64e9626}} 
\#define {\bfseries NVIC\+\_\+\+IRQ36\+\_\+\+SPI2\+\_\+\+Disable}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}} \&= $\sim$(1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga6d78fa371ed5e81ca405dd8d1b4c14fa}{SPI2\+\_\+\+IRQ}} -\/ 32)))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga707bcb30289ca7c4f60a7d1eb68f7f34}{NVIC\+\_\+\+IRQ31\+\_\+\+I2\+C1\+\_\+\+EV\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga2b176ccd055eb016c45f02a99f85e6b0}{I2\+C1\+\_\+\+EV\+\_\+\+IRQ}}))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_gafca6c857337eb14768015a611c422e92}{NVIC\+\_\+\+IRQ32\+\_\+\+I2\+C1\+\_\+\+ER\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga0a003273888cf3a3b35d6d7c303b0607}{I2\+C1\+\_\+\+ER\+\_\+\+IRQ}} -\/ 32))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga8bd2f5f4799ecf7c06ddc2a4fc049495}{NVIC\+\_\+\+IRQ33\+\_\+\+I2\+C2\+\_\+\+EV\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_gadda322d0c78a960e0a8312b47a728bb9}{I2\+C2\+\_\+\+EV\+\_\+\+IRQ}} -\/ 32))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga60b1332b51fa7d0cdf7c2081e2971f3c}{NVIC\+\_\+\+IRQ34\+\_\+\+I2\+C2\+\_\+\+ER\+\_\+\+Enable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga0c3ce7200280c0ac21d700978742b4c4}{I2\+C2\+\_\+\+ER\+\_\+\+IRQ}} -\/ 32))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_gac4ebdeb1649db8d6b7347167167e5a07}{NVIC\+\_\+\+IRQ31\+\_\+\+I2\+C1\+\_\+\+EV\+\_\+\+Disable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}} \&= $\sim$(1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga2b176ccd055eb016c45f02a99f85e6b0}{I2\+C1\+\_\+\+EV\+\_\+\+IRQ}})))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_ga9ff0d813ed494cb282520683aa4cf94c}{NVIC\+\_\+\+IRQ32\+\_\+\+I2\+C1\+\_\+\+ER\+\_\+\+Disable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}} \&= $\sim$(1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga0a003273888cf3a3b35d6d7c303b0607}{I2\+C1\+\_\+\+ER\+\_\+\+IRQ}} -\/ 32)))
\item 
\#define \mbox{\hyperlink{group__NVIC__IRQ__Enable__Disable_gafc3b89a2a586bfe1980520d2a173c19f}{NVIC\+\_\+\+IRQ33\+\_\+\+I2\+C2\+\_\+\+EV\+\_\+\+Disable}}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}} \&= $\sim$(1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_gadda322d0c78a960e0a8312b47a728bb9}{I2\+C2\+\_\+\+EV\+\_\+\+IRQ}} -\/ 32)))
\item 
\mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_gada00f2ad593fa565afc6ed700693220a}\label{group__NVIC__IRQ__Enable__Disable_gada00f2ad593fa565afc6ed700693220a}} 
\#define {\bfseries NVIC\+\_\+\+IRQ34\+\_\+\+I2\+C2\+\_\+\+ER\+\_\+\+Disable}~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}} \&= $\sim$(1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga0c3ce7200280c0ac21d700978742b4c4}{I2\+C2\+\_\+\+ER\+\_\+\+IRQ}} -\/ 32)))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Macros for enabling and disabling NVIC IRQ for different peripherals. 

These macros are used to enable or disable NVIC IRQ for EXTI, USART, SPI, and I2C peripherals. 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga71c10bf5a084dff5a6c8dc4d68b86b33}\label{group__NVIC__IRQ__Enable__Disable_ga71c10bf5a084dff5a6c8dc4d68b86b33}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ10\_EXTI4\_Disable@{NVIC\_IRQ10\_EXTI4\_Disable}}
\index{NVIC\_IRQ10\_EXTI4\_Disable@{NVIC\_IRQ10\_EXTI4\_Disable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ10\_EXTI4\_Disable}{NVIC\_IRQ10\_EXTI4\_Disable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ10\+\_\+\+EXTI4\+\_\+\+Disable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}} $\vert$= (1$<$$<$10))}

Disable EXTI Line 5 to 9 interrupt (clear bit 23 in NVIC\+\_\+\+ICER0 register). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga56a877a97331dc3853ad22a2dcc1521f}\label{group__NVIC__IRQ__Enable__Disable_ga56a877a97331dc3853ad22a2dcc1521f}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ10\_EXTI4\_Enable@{NVIC\_IRQ10\_EXTI4\_Enable}}
\index{NVIC\_IRQ10\_EXTI4\_Enable@{NVIC\_IRQ10\_EXTI4\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ10\_EXTI4\_Enable}{NVIC\_IRQ10\_EXTI4\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ10\+\_\+\+EXTI4\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}} $\vert$= (1$<$$<$10))}

Enable EXTI Line 5 to 9 interrupt (set bit 23 in NVIC\+\_\+\+ISER0 register). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga4cbb7039951114a3513405944738bf48}\label{group__NVIC__IRQ__Enable__Disable_ga4cbb7039951114a3513405944738bf48}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ23\_EXTI5\_9\_Disable@{NVIC\_IRQ23\_EXTI5\_9\_Disable}}
\index{NVIC\_IRQ23\_EXTI5\_9\_Disable@{NVIC\_IRQ23\_EXTI5\_9\_Disable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ23\_EXTI5\_9\_Disable}{NVIC\_IRQ23\_EXTI5\_9\_Disable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ23\+\_\+\+EXTI5\+\_\+9\+\_\+\+Disable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}} $\vert$= (1$<$$<$23))}

Disable EXTI Line 10 to 15 interrupt (clear bit 8 in NVIC\+\_\+\+ICER1 register). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_gacde41dbda1dede0d47b2e649d31dd5d8}\label{group__NVIC__IRQ__Enable__Disable_gacde41dbda1dede0d47b2e649d31dd5d8}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ23\_EXTI5\_9\_Enable@{NVIC\_IRQ23\_EXTI5\_9\_Enable}}
\index{NVIC\_IRQ23\_EXTI5\_9\_Enable@{NVIC\_IRQ23\_EXTI5\_9\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ23\_EXTI5\_9\_Enable}{NVIC\_IRQ23\_EXTI5\_9\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ23\+\_\+\+EXTI5\+\_\+9\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}} $\vert$= (1$<$$<$23))}

Enable EXTI Line 10 to 15 interrupt (set bit 8 in NVIC\+\_\+\+ISER1 register). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_gac4ebdeb1649db8d6b7347167167e5a07}\label{group__NVIC__IRQ__Enable__Disable_gac4ebdeb1649db8d6b7347167167e5a07}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ31\_I2C1\_EV\_Disable@{NVIC\_IRQ31\_I2C1\_EV\_Disable}}
\index{NVIC\_IRQ31\_I2C1\_EV\_Disable@{NVIC\_IRQ31\_I2C1\_EV\_Disable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ31\_I2C1\_EV\_Disable}{NVIC\_IRQ31\_I2C1\_EV\_Disable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ31\+\_\+\+I2\+C1\+\_\+\+EV\+\_\+\+Disable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}} \&= $\sim$(1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga2b176ccd055eb016c45f02a99f85e6b0}{I2\+C1\+\_\+\+EV\+\_\+\+IRQ}})))}

Disable I2\+C1 error interrupt (clear bit in NVIC\+\_\+\+ICER1 for I2\+C1\+\_\+\+ER\+\_\+\+IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga707bcb30289ca7c4f60a7d1eb68f7f34}\label{group__NVIC__IRQ__Enable__Disable_ga707bcb30289ca7c4f60a7d1eb68f7f34}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ31\_I2C1\_EV\_Enable@{NVIC\_IRQ31\_I2C1\_EV\_Enable}}
\index{NVIC\_IRQ31\_I2C1\_EV\_Enable@{NVIC\_IRQ31\_I2C1\_EV\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ31\_I2C1\_EV\_Enable}{NVIC\_IRQ31\_I2C1\_EV\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ31\+\_\+\+I2\+C1\+\_\+\+EV\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga2b176ccd055eb016c45f02a99f85e6b0}{I2\+C1\+\_\+\+EV\+\_\+\+IRQ}}))}

$<$ Enable I2\+C1 event interrupt (set bit in NVIC\+\_\+\+ISER0 for I2\+C1\+\_\+\+EV\+\_\+\+IRQ). Enable I2\+C1 error interrupt (set bit in NVIC\+\_\+\+ISER1 for I2\+C1\+\_\+\+ER\+\_\+\+IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga9ff0d813ed494cb282520683aa4cf94c}\label{group__NVIC__IRQ__Enable__Disable_ga9ff0d813ed494cb282520683aa4cf94c}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ32\_I2C1\_ER\_Disable@{NVIC\_IRQ32\_I2C1\_ER\_Disable}}
\index{NVIC\_IRQ32\_I2C1\_ER\_Disable@{NVIC\_IRQ32\_I2C1\_ER\_Disable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ32\_I2C1\_ER\_Disable}{NVIC\_IRQ32\_I2C1\_ER\_Disable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ32\+\_\+\+I2\+C1\+\_\+\+ER\+\_\+\+Disable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}} \&= $\sim$(1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga0a003273888cf3a3b35d6d7c303b0607}{I2\+C1\+\_\+\+ER\+\_\+\+IRQ}} -\/ 32)))}

Disable I2\+C2 event interrupt (clear bit in NVIC\+\_\+\+ICER1 for I2\+C2\+\_\+\+EV\+\_\+\+IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_gafca6c857337eb14768015a611c422e92}\label{group__NVIC__IRQ__Enable__Disable_gafca6c857337eb14768015a611c422e92}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ32\_I2C1\_ER\_Enable@{NVIC\_IRQ32\_I2C1\_ER\_Enable}}
\index{NVIC\_IRQ32\_I2C1\_ER\_Enable@{NVIC\_IRQ32\_I2C1\_ER\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ32\_I2C1\_ER\_Enable}{NVIC\_IRQ32\_I2C1\_ER\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ32\+\_\+\+I2\+C1\+\_\+\+ER\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga0a003273888cf3a3b35d6d7c303b0607}{I2\+C1\+\_\+\+ER\+\_\+\+IRQ}} -\/ 32))}

Enable I2\+C2 event interrupt (set bit in NVIC\+\_\+\+ISER1 for I2\+C2\+\_\+\+EV\+\_\+\+IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_gafc3b89a2a586bfe1980520d2a173c19f}\label{group__NVIC__IRQ__Enable__Disable_gafc3b89a2a586bfe1980520d2a173c19f}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ33\_I2C2\_EV\_Disable@{NVIC\_IRQ33\_I2C2\_EV\_Disable}}
\index{NVIC\_IRQ33\_I2C2\_EV\_Disable@{NVIC\_IRQ33\_I2C2\_EV\_Disable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ33\_I2C2\_EV\_Disable}{NVIC\_IRQ33\_I2C2\_EV\_Disable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ33\+\_\+\+I2\+C2\+\_\+\+EV\+\_\+\+Disable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}} \&= $\sim$(1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_gadda322d0c78a960e0a8312b47a728bb9}{I2\+C2\+\_\+\+EV\+\_\+\+IRQ}} -\/ 32)))}

Disable I2\+C2 error interrupt (clear bit in NVIC\+\_\+\+ICER1 for I2\+C2\+\_\+\+ER\+\_\+\+IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga8bd2f5f4799ecf7c06ddc2a4fc049495}\label{group__NVIC__IRQ__Enable__Disable_ga8bd2f5f4799ecf7c06ddc2a4fc049495}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ33\_I2C2\_EV\_Enable@{NVIC\_IRQ33\_I2C2\_EV\_Enable}}
\index{NVIC\_IRQ33\_I2C2\_EV\_Enable@{NVIC\_IRQ33\_I2C2\_EV\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ33\_I2C2\_EV\_Enable}{NVIC\_IRQ33\_I2C2\_EV\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ33\+\_\+\+I2\+C2\+\_\+\+EV\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_gadda322d0c78a960e0a8312b47a728bb9}{I2\+C2\+\_\+\+EV\+\_\+\+IRQ}} -\/ 32))}

Enable I2\+C2 error interrupt (set bit in NVIC\+\_\+\+ISER1 for I2\+C2\+\_\+\+ER\+\_\+\+IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga60b1332b51fa7d0cdf7c2081e2971f3c}\label{group__NVIC__IRQ__Enable__Disable_ga60b1332b51fa7d0cdf7c2081e2971f3c}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ34\_I2C2\_ER\_Enable@{NVIC\_IRQ34\_I2C2\_ER\_Enable}}
\index{NVIC\_IRQ34\_I2C2\_ER\_Enable@{NVIC\_IRQ34\_I2C2\_ER\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ34\_I2C2\_ER\_Enable}{NVIC\_IRQ34\_I2C2\_ER\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ34\+\_\+\+I2\+C2\+\_\+\+ER\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga0c3ce7200280c0ac21d700978742b4c4}{I2\+C2\+\_\+\+ER\+\_\+\+IRQ}} -\/ 32))}

Disable I2\+C1 event interrupt (clear bit in NVIC\+\_\+\+ICER0 for I2\+C1\+\_\+\+EV\+\_\+\+IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_gaac231594782dc0a72e9251cacf916255}\label{group__NVIC__IRQ__Enable__Disable_gaac231594782dc0a72e9251cacf916255}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ35\_SPI1\_Disable@{NVIC\_IRQ35\_SPI1\_Disable}}
\index{NVIC\_IRQ35\_SPI1\_Disable@{NVIC\_IRQ35\_SPI1\_Disable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ35\_SPI1\_Disable}{NVIC\_IRQ35\_SPI1\_Disable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ35\+\_\+\+SPI1\+\_\+\+Disable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}} \&= $\sim$(1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_gac521872be69d4ba245e6f42407533c70}{SPI1\+\_\+\+IRQ}} -\/ 32)))}

Disable SPI2 interrupt (clear bit in NVIC\+\_\+\+ICER1 for SPI2 IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga301364c5d81915046814db1ca07c7973}\label{group__NVIC__IRQ__Enable__Disable_ga301364c5d81915046814db1ca07c7973}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ35\_SPI1\_Enable@{NVIC\_IRQ35\_SPI1\_Enable}}
\index{NVIC\_IRQ35\_SPI1\_Enable@{NVIC\_IRQ35\_SPI1\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ35\_SPI1\_Enable}{NVIC\_IRQ35\_SPI1\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ35\+\_\+\+SPI1\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_gac521872be69d4ba245e6f42407533c70}{SPI1\+\_\+\+IRQ}} -\/ 32))}

$<$ Enable SPI1 interrupt (set bit in NVIC\+\_\+\+ISER1 for SPI1 IRQ). Enable SPI2 interrupt (set bit in NVIC\+\_\+\+ISER1 for SPI2 IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga64982d90d71daea5f5a77cda68242f4e}\label{group__NVIC__IRQ__Enable__Disable_ga64982d90d71daea5f5a77cda68242f4e}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ36\_SPI2\_Enable@{NVIC\_IRQ36\_SPI2\_Enable}}
\index{NVIC\_IRQ36\_SPI2\_Enable@{NVIC\_IRQ36\_SPI2\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ36\_SPI2\_Enable}{NVIC\_IRQ36\_SPI2\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ36\+\_\+\+SPI2\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga6d78fa371ed5e81ca405dd8d1b4c14fa}{SPI2\+\_\+\+IRQ}} -\/ 32))}

Disable SPI1 interrupt (clear bit in NVIC\+\_\+\+ICER1 for SPI1 IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga45d44472654e13db23324173e4d509d1}\label{group__NVIC__IRQ__Enable__Disable_ga45d44472654e13db23324173e4d509d1}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ37\_USART1\_Disable@{NVIC\_IRQ37\_USART1\_Disable}}
\index{NVIC\_IRQ37\_USART1\_Disable@{NVIC\_IRQ37\_USART1\_Disable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ37\_USART1\_Disable}{NVIC\_IRQ37\_USART1\_Disable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ37\+\_\+\+USART1\+\_\+\+Disable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_gaa677628b60d2d06e4e1614cfb26091c2}{USART1\+\_\+\+IRQ}} -\/ 32))}

Disable USART2 interrupt (clear bit in NVIC\+\_\+\+ICER1 for USART2 IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga4c66c6b49faf4607dd43dbbbe096931f}\label{group__NVIC__IRQ__Enable__Disable_ga4c66c6b49faf4607dd43dbbbe096931f}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ37\_USART1\_Enable@{NVIC\_IRQ37\_USART1\_Enable}}
\index{NVIC\_IRQ37\_USART1\_Enable@{NVIC\_IRQ37\_USART1\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ37\_USART1\_Enable}{NVIC\_IRQ37\_USART1\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ37\+\_\+\+USART1\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_gaa677628b60d2d06e4e1614cfb26091c2}{USART1\+\_\+\+IRQ}} -\/ 32))}

$<$ Enable USART1 interrupt (set bit in NVIC\+\_\+\+ISER1 for USART1 IRQ). Enable USART2 interrupt (set bit in NVIC\+\_\+\+ISER1 for USART2 IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga9e0a80dadeff446d765809f7ee3308b5}\label{group__NVIC__IRQ__Enable__Disable_ga9e0a80dadeff446d765809f7ee3308b5}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ38\_USART2\_Disable@{NVIC\_IRQ38\_USART2\_Disable}}
\index{NVIC\_IRQ38\_USART2\_Disable@{NVIC\_IRQ38\_USART2\_Disable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ38\_USART2\_Disable}{NVIC\_IRQ38\_USART2\_Disable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ38\+\_\+\+USART2\+\_\+\+Disable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga91ea1a8e2cd1c9a3adf816c11c0d89ec}{USART2\+\_\+\+IRQ}} -\/ 32))}

Disable USART3 interrupt (clear bit in NVIC\+\_\+\+ICER1 for USART3 IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_gab6a6c3d5119c0d133987f14a0e5d5d8e}\label{group__NVIC__IRQ__Enable__Disable_gab6a6c3d5119c0d133987f14a0e5d5d8e}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ38\_USART2\_Enable@{NVIC\_IRQ38\_USART2\_Enable}}
\index{NVIC\_IRQ38\_USART2\_Enable@{NVIC\_IRQ38\_USART2\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ38\_USART2\_Enable}{NVIC\_IRQ38\_USART2\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ38\+\_\+\+USART2\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(\mbox{\hyperlink{group__NVIC__Interrupt__Requests_ga91ea1a8e2cd1c9a3adf816c11c0d89ec}{USART2\+\_\+\+IRQ}} -\/ 32))}

Enable USART3 interrupt (set bit in NVIC\+\_\+\+ISER1 for USART3 IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_gaf78e5d1c230376193cc4e47d72c2291f}\label{group__NVIC__IRQ__Enable__Disable_gaf78e5d1c230376193cc4e47d72c2291f}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ39\_USART3\_Enable@{NVIC\_IRQ39\_USART3\_Enable}}
\index{NVIC\_IRQ39\_USART3\_Enable@{NVIC\_IRQ39\_USART3\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ39\_USART3\_Enable}{NVIC\_IRQ39\_USART3\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ39\+\_\+\+USART3\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= 1$<$$<$(USART3\+\_\+\+IRQ -\/ 32))}

Disable USART1 interrupt (clear bit in NVIC\+\_\+\+ICER1 for USART1 IRQ). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga5440bad07d35f6a95f12cfb3f4de3b40}\label{group__NVIC__IRQ__Enable__Disable_ga5440bad07d35f6a95f12cfb3f4de3b40}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ40\_EXTI10\_15\_Enable@{NVIC\_IRQ40\_EXTI10\_15\_Enable}}
\index{NVIC\_IRQ40\_EXTI10\_15\_Enable@{NVIC\_IRQ40\_EXTI10\_15\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ40\_EXTI10\_15\_Enable}{NVIC\_IRQ40\_EXTI10\_15\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ40\+\_\+\+EXTI10\+\_\+15\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}} $\vert$= (1$<$$<$8))}

Disable EXTI Line 0 interrupt (clear bit 6 in NVIC\+\_\+\+ICER0 register). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_gadda4cd5cc1df914a00b93b6f9a919e62}\label{group__NVIC__IRQ__Enable__Disable_gadda4cd5cc1df914a00b93b6f9a919e62}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ6\_EXTI0\_Disable@{NVIC\_IRQ6\_EXTI0\_Disable}}
\index{NVIC\_IRQ6\_EXTI0\_Disable@{NVIC\_IRQ6\_EXTI0\_Disable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ6\_EXTI0\_Disable}{NVIC\_IRQ6\_EXTI0\_Disable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ6\+\_\+\+EXTI0\+\_\+\+Disable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}} $\vert$= (1$<$$<$6))}

Disable EXTI Line 1 interrupt (clear bit 7 in NVIC\+\_\+\+ICER0 register). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga4cbbf4bd1c82ebeca6d50516c7305f05}\label{group__NVIC__IRQ__Enable__Disable_ga4cbbf4bd1c82ebeca6d50516c7305f05}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ6\_EXTI0\_Enable@{NVIC\_IRQ6\_EXTI0\_Enable}}
\index{NVIC\_IRQ6\_EXTI0\_Enable@{NVIC\_IRQ6\_EXTI0\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ6\_EXTI0\_Enable}{NVIC\_IRQ6\_EXTI0\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ6\+\_\+\+EXTI0\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}} $\vert$= (1$<$$<$6))}

$<$ Enable EXTI Line 0 interrupt (set bit 6 in NVIC\+\_\+\+ISER0 register). Enable EXTI Line 1 interrupt (set bit 7 in NVIC\+\_\+\+ISER0 register). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga30c6bd49641c2b2a75895a158942f543}\label{group__NVIC__IRQ__Enable__Disable_ga30c6bd49641c2b2a75895a158942f543}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ7\_EXTI1\_Disable@{NVIC\_IRQ7\_EXTI1\_Disable}}
\index{NVIC\_IRQ7\_EXTI1\_Disable@{NVIC\_IRQ7\_EXTI1\_Disable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ7\_EXTI1\_Disable}{NVIC\_IRQ7\_EXTI1\_Disable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ7\+\_\+\+EXTI1\+\_\+\+Disable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}} $\vert$= (1$<$$<$7))}

Disable EXTI Line 2 interrupt (clear bit 8 in NVIC\+\_\+\+ICER0 register). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga52504d209c4111ac4be1f117040a62fc}\label{group__NVIC__IRQ__Enable__Disable_ga52504d209c4111ac4be1f117040a62fc}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ7\_EXTI1\_Enable@{NVIC\_IRQ7\_EXTI1\_Enable}}
\index{NVIC\_IRQ7\_EXTI1\_Enable@{NVIC\_IRQ7\_EXTI1\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ7\_EXTI1\_Enable}{NVIC\_IRQ7\_EXTI1\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ7\+\_\+\+EXTI1\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}} $\vert$= (1$<$$<$7))}

Enable EXTI Line 2 interrupt (set bit 8 in NVIC\+\_\+\+ISER0 register). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga10d489e5d0e118333abf73de0814fe06}\label{group__NVIC__IRQ__Enable__Disable_ga10d489e5d0e118333abf73de0814fe06}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ8\_EXTI2\_Disable@{NVIC\_IRQ8\_EXTI2\_Disable}}
\index{NVIC\_IRQ8\_EXTI2\_Disable@{NVIC\_IRQ8\_EXTI2\_Disable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ8\_EXTI2\_Disable}{NVIC\_IRQ8\_EXTI2\_Disable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ8\+\_\+\+EXTI2\+\_\+\+Disable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}} $\vert$= (1$<$$<$8))}

Disable EXTI Line 3 interrupt (clear bit 9 in NVIC\+\_\+\+ICER0 register). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga13ddf256af2f68d08d80a91fc9756531}\label{group__NVIC__IRQ__Enable__Disable_ga13ddf256af2f68d08d80a91fc9756531}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ8\_EXTI2\_Enable@{NVIC\_IRQ8\_EXTI2\_Enable}}
\index{NVIC\_IRQ8\_EXTI2\_Enable@{NVIC\_IRQ8\_EXTI2\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ8\_EXTI2\_Enable}{NVIC\_IRQ8\_EXTI2\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ8\+\_\+\+EXTI2\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}} $\vert$= (1$<$$<$8))}

Enable EXTI Line 3 interrupt (set bit 9 in NVIC\+\_\+\+ISER0 register). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga8cd792367ea5559b2c33c950921fbc1d}\label{group__NVIC__IRQ__Enable__Disable_ga8cd792367ea5559b2c33c950921fbc1d}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ9\_EXTI3\_Disable@{NVIC\_IRQ9\_EXTI3\_Disable}}
\index{NVIC\_IRQ9\_EXTI3\_Disable@{NVIC\_IRQ9\_EXTI3\_Disable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ9\_EXTI3\_Disable}{NVIC\_IRQ9\_EXTI3\_Disable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ9\+\_\+\+EXTI3\+\_\+\+Disable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}} $\vert$= (1$<$$<$9))}

Disable EXTI Line 4 interrupt (clear bit 10 in NVIC\+\_\+\+ICER0 register). \mbox{\Hypertarget{group__NVIC__IRQ__Enable__Disable_ga1465d08a085aea7aec56481e2c129aa5}\label{group__NVIC__IRQ__Enable__Disable_ga1465d08a085aea7aec56481e2c129aa5}} 
\index{NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}!NVIC\_IRQ9\_EXTI3\_Enable@{NVIC\_IRQ9\_EXTI3\_Enable}}
\index{NVIC\_IRQ9\_EXTI3\_Enable@{NVIC\_IRQ9\_EXTI3\_Enable}!NVIC IRQ Enable/Disable Macros@{NVIC IRQ Enable/Disable Macros}}
\doxysubsubsection{\texorpdfstring{NVIC\_IRQ9\_EXTI3\_Enable}{NVIC\_IRQ9\_EXTI3\_Enable}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IRQ9\+\_\+\+EXTI3\+\_\+\+Enable~(\mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}} $\vert$= (1$<$$<$9))}

Enable EXTI Line 4 interrupt (set bit 10 in NVIC\+\_\+\+ISER0 register). 