# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../src/inst_fetch.v" \
"../../../../../src/pc_reg.v" \
"../../../../../src/rom.v" \
"../../../../../sim/inst_fetch_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
