// Seed: 4050688102
module module_0;
  reg id_1, id_2, id_3, id_4, id_5, id_6;
  assign module_1.type_6 = 0;
  initial id_5 <= 1;
  wire id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    output uwire id_3,
    output supply1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri id_8,
    output tri1 id_9,
    input supply0 id_10,
    output wand id_11,
    output uwire id_12,
    input supply0 id_13,
    input wire id_14,
    output tri0 id_15
    , id_38,
    input tri id_16,
    output supply0 id_17,
    input tri0 id_18,
    output supply1 id_19,
    input tri1 id_20,
    output supply0 id_21,
    input wor id_22,
    input wor id_23,
    output supply0 id_24,
    inout wor id_25,
    input wor id_26,
    output wire id_27,
    input tri0 id_28
    , id_39,
    input wand id_29,
    output wor id_30,
    input tri0 id_31,
    output tri0 id_32,
    input tri0 id_33,
    input wand id_34,
    output uwire id_35,
    input wire id_36
);
  static id_40(
      .id_0(1'd0), .id_1(1'b0), .id_2(1), .id_3(id_14)
  );
  module_0 modCall_1 ();
endmodule
