// SPDX-License-Identifier: (GPL-2.0+ or MIT)
/*
 * Copyright (C) 2022 rengaomin@allwinnertech.com
 */

#ifndef _DT_BINDINGS_CLK_SUN55IW3_H_
#define _DT_BINDINGS_CLK_SUN55IW3_H_

#define CLK_PLL_CPU0		0
#define CLK_PLL_DDR		1
#define CLK_PLL_PERI0_PARENT	2
#define CLK_PLL_PERI0_2X	3
#define CLK_PERI0_DIV3		4
#define CLK_PLL_PERI0_800M	5
#define CLK_PLL_PERI0_480M	6
#define CLK_PLL_PERI0_600M	7
#define CLK_PLL_PERI0_400M	8
#define CLK_PLL_PERI0_300M	9
#define CLK_PLL_PERI0_200M	10
#define CLK_PLL_PERI0_160M	11
#define CLK_PLL_PERI0_16M	12
#define CLK_PLL_PERI0_150M	13
#define CLK_PLL_PERI0_25M	14
#define CLK_PLL_PERI1_PARENT	15
#define CLK_PLL_PERI1_2X	16
#define CLK_PLL_PERI1_800M	17
#define CLK_PLL_PERI1_480M	18
#define CLK_PLL_PERI1_600M	19
#define CLK_PLL_PERI1_400M	20
#define CLK_PLL_PERI1_300M	21
#define CLK_PLL_PERI1_200M	22
#define CLK_PLL_PERI1_160M	23
#define CLK_PLL_PERI1_150M	24
#define CLK_PLL_GPU		25
#define CLK_PLL_VIDEO0_4X	26
#define CLK_PLL_VIDEO0_2X	27
#define CLK_PLL_VIDEO0_1X	28
#define CLK_PLL_VIDEO1_4X	29
#define CLK_PLL_VIDEO1_2X	30
#define CLK_PLL_VIDEO1_1X	31
#define CLK_PLL_VIDEO2_4X	32
#define CLK_PLL_VIDEO2_2X	33
#define CLK_PLL_VIDEO2_1X	34
#define CLK_PLL_VE		35
#define CLK_PLL_VIDEO3_2X	36
#define CLK_PLL_VIDEO3_1X	37
#define CLK_PLL_AUDIO0_4X	38
#define CLK_PLL_AUDIO0_2X	39
#define CLK_PLL_AUDIO0_1X	40
#define CLK_PLL_AUDIO0_DIV_48M	41
#define CLK_PLL_NPU_2X		42
#define CLK_PLL_NPU_1X		43
#define CLK_CPU0_DIV		44
#define CLK_CPU			45
#define CLK_CPU_AXI		46
#define CLK_CPU_APB		47
#define CLK_CPU_PERI		48
#define CLK_DSU			49
#define CLK_TRACE		50
#define CLK_CPU1_DIV		51
#define CLK_DSU_PARENTS		52
#define CLK_AHB			53
#define CLK_APB0		54
#define CLK_APB1		55
#define CLK_MBUS		56
#define CLK_NSI			57
#define CLK_GIC			58
#define CLK_DE			59
#define CLK_DE0			60
#define CLK_DI			61
#define CLK_BUS_DI		62
#define CLK_G2D			63
#define CLK_BUS_G2D		64
#define CLK_GPU			65
#define CLK_BUS_GPU		66
#define CLK_CE			67
#define CLK_CE_SYS		68
#define CLK_BUS_CE		69
#define CLK_VE			70
#define CLK_BUS_VE		71
#define CLK_NPU			72
#define CLK_DMA			73
#define CLK_MSGBOX1		74
#define CLK_MSGBOX0		75
#define CLK_SPINLOCK		76
#define CLK_TIMER		77
#define CLK_DBGSYS		78
#define CLK_PWM1		79
#define CLK_PWM			80
#define CLK_IOMMU		81
#define CLK_TIMER0		82
#define CLK_TIMER1		83
#define CLK_TIMER2		84
#define CLK_TIMER3		85
#define CLK_TIMER4		86
#define CLK_TIMER5		87
#define CLK_DRAM		88
#define CLK_USB_MBUS_GATE	89
#define CLK_GPU_MBUS_GATE	90
#define CLK_DE_MBUS_GATE	91
#define CLK_NAND_MBUS_GATE_SW	92
#define CLK_NPU_MBUS_GATE	93
#define CLK_VID_IN_MBUS_GATE	94
#define CLK_G2D_MBUS_GATE	95
#define CLK_CE_MBUS_GATE_SW	96
#define CLK_VE_MBUS_GATE_SW	97
#define CLK_DMA_MBUS_GATE	98
#define CLK_GMAC1_MBUS_GATE	99
#define CLK_ISP_MBUS_GATE	100
#define CLK_CSI_MBUS_GATE	101
#define CLK_USB3_MBUS_GATE	102
#define CLK_NAND_MBUS_GATE	103
#define CLK_CE_MBUS_GATE	104
#define CLK_VE_MBUS_GATE	105
#define CLK_BUS_DRAM		106
#define CLK_NAND0		107
#define CLK_NAND0_CLK0		108
#define CLK_NAND0_CLK1		109
#define CLK_SMHC0		110
#define CLK_SMHC1		111
#define CLK_SMHC2		112
#define CLK_BUS_SMHC2		113
#define CLK_BUS_SMHC1		114
#define CLK_BUS_SMHC0		115
#define CLK_SYSDAP		116
#define CLK_UART7		117
#define CLK_UART6		118
#define CLK_UART5		119
#define CLK_UART4		120
#define CLK_UART3		121
#define CLK_UART2		122
#define CLK_BUS_UART1		123
#define CLK_BUS_UART0		124
#define CLK_TWI5		125
#define CLK_TWI4		126
#define CLK_TWI3		127
#define CLK_TWI2		128
#define CLK_TWI1		129
#define CLK_TWI0		130
#define CLK_SPI0		131
#define CLK_SPI1		132
#define CLK_SPI2		133
#define CLK_SPIF		134
#define CLK_BUS_SPIF		135
#define CLK_BUS_SPI2		136
#define CLK_BUS_SPI1		137
#define CLK_BUS_SPI0		138
#define CLK_GMAC0_25M		139
#define CLK_GMAC0_25M_CLK_SRC	140
#define CLK_GMAC1_25M		141
#define CLK_GMAC1_25M_CLK_SRC	142
#define CLK_GMAC1		143
#define CLK_GMAC0		144
#define CLK_IRRX		145
#define CLK_BUS_IRRX		146
#define CLK_IRTX		147
#define CLK_BUS_IRTX		148
#define CLK_BUS_GPADC0		149
#define CLK_BUS_GPADC1		150
#define CLK_THS			151
#define CLK_DCXO12M		152
#define CLK_USB0		153
#define CLK_USB1		154
#define CLK_USB2_REF		155
#define CLK_USB3_REF		156
#define CLK_USB3_SUSPEND	157
#define CLK_USB3		158
#define CLK_USBOTG0		159
#define CLK_USBEHCI1		160
#define CLK_USBEHCI0		161
#define CLK_USBOHCI1		162
#define CLK_USBOHCI0		163
#define CLK_LRADC		164
#define CLK_PCIE_AUX		165
#define CLK_PCIE_REF		166
#define CLK_PCIE		167
#define CLK_DPSS_TOP0		168
#define CLK_DPSS_TOP1		169
#define CLK_HDMI_24M		170
#define CLK_HDMI_CEC		171
#define CLK_HDMI		172
#define CLK_DSI0		173
#define CLK_DSI1		174
#define CLK_BUS_DSI1		175
#define CLK_BUS_DSI0		176
#define CLK_VO0_TCONLCD0	177
#define CLK_VO0_TCONLCD1	178
#define CLK_VO1_TCONLCD0	179
#define CLK_COMBPHY0		180
#define CLK_COMBPHY1		181
#define CLK_BUS_VO1_TCONLCD0	182
#define CLK_BUS_VO0_TCONLCD1	183
#define CLK_BUS_VO0_TCONLCD0	184
#define CLK_TCONTV		185
#define CLK_TCONTV1		186
#define CLK_BUS_TCONTV1		187
#define CLK_BUS_TCONTV		188
#define CLK_LEDC		189
#define CLK_EDP			190
#define CLK_BUS_LEDC		191
#define CLK_CSI			192
#define CLK_CSI_MASTER0		193
#define CLK_CSI_MASTER1		194
#define CLK_CSI_MASTER2		195
#define CLK_CSI_MASTER3		196
#define CLK_BUS_CSI		197
#define CLK_ISP			198
#define CLK_DSP			199
#define CLK_CPUS_HCLK_GATE	200
#define CLK_SPIF_MBUS_AHB_GATE	201
#define CLK_GMAC1_MBUS_AHB_GATE	202
#define CLK_GMAC0_MBUS_AHB_GATE	203
#define CLK_SMHC2_MBUS_AHB_GATE	204
#define CLK_SMHC1_MBUS_AHB_GATE	205
#define CLK_SMHC0_MBUS_AHB_GATE	206
#define CLK_USB_MBUS_AHB_GATE	207
#define CLK_USB_SYS_AHB_GATE	208
#define CLK_GMAC1_AHB_GATE	209
#define CLK_GMAC0_AHB_GATE	210
#define CLK_SMHC2_AHB_GATE	211
#define CLK_SMHC1_AHB_GATE	212
#define CLK_SMHC0_AHB_GATE	213
#define CLK_USB_AHB_GATE	214
#define CLK_VID_OUT_AHB_GATE	215
#define CLK_VID_IN_AHB_GATE	216
#define CLK_VE_AHB_GATE		217
#define CLK_NPU_AHB_GATE	218
#define CLK_RES_DCAP_24M	219
#define CLK_USB_24M		220
#define CLK_FANOUT_25M		221
#define CLK_FANOUT_16M		222
#define CLK_FANOUT_12M		223
#define CLK_FANOUT_24M		224
#define CLK_CLK27M_FANOUT	225
#define CLK_CLK_FANOUT		226
#define CLK_FANOUT2		227
#define CLK_FANOUT1		228
#define CLK_FANOUT0		229

#define CLK_MAX_NO		(CLK_FANOUT0 + 1)

#endif /* _DT_BINDINGS_CLK_SUN55IW3_H_ */
