<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.vhd"
   type="VHDL"
   library="altclkctrl_0" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001.vhd"
   type="VHDL"
   library="avalon_st_adapter_001" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="avs_hram_converter_avalon_slave_cmd_width_adapter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="avs_hram_converter_avalon_slave_cmd_width_adapter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="avs_hram_converter_avalon_slave_cmd_width_adapter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="instruction_OCROM_s1_burst_adapter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="instruction_OCROM_s1_burst_adapter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="instruction_OCROM_s1_burst_adapter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="instruction_OCROM_s1_burst_adapter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="instruction_OCROM_s1_burst_adapter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="instruction_OCROM_s1_burst_adapter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="instruction_OCROM_s1_burst_adapter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="instruction_OCROM_s1_burst_adapter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="instruction_OCROM_s1_burst_adapter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="instruction_OCROM_s1_burst_adapter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_data_master_limiter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="nios2_data_master_limiter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="nios2_data_master_limiter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="nios2_data_master_limiter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv"
   type="SYSTEM_VERILOG"
   library="router_006" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="avs_hram_converter_avalon_slave_agent_rsp_fifo" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="avs_hram_converter_avalon_slave_agent" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="avs_hram_converter_avalon_slave_agent" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_data_master_agent" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="avs_hram_converter_avalon_slave_translator" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_data_master_translator" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv"
   type="SYSTEM_VERILOG"
   library="cpu"
   simulator="modelsim" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/aldec/altera_nios2_gen2_rtl_module.sv"
   type="SYSTEM_VERILOG"
   library="cpu"
   simulator="riviera" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/cadence/altera_nios2_gen2_rtl_module.sv"
   type="SYSTEM_VERILOG"
   library="cpu"
   simulator="ncsim" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/synopsys/altera_nios2_gen2_rtl_module.sv"
   type="SYSTEM_VERILOG"
   library="cpu"
   simulator="vcs" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl.vhd"
   type="VHDL"
   library="clkctrl" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter.sdc"
   type="SDC"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/d_flipflop.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/dff_negedge.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/sr_flipflop.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/t_flipflop.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/reg.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/reg_negedge.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/mux_2to1.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/mux_4to1.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/CA_builder.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/CA_unpacker.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/comparator_Nbit.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/counter_Nbit.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/conf_builder.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/decoder_2bit.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/fulladder.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/halfadder.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/SDR_to_DDR_converter.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/timer_14bit.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/tristate_buffer.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/voter.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/adder_22bit_1pipe.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/counter_11bit_updown.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/dll_90.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/pll_x8.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/DDR_to_SDR_converter_EU.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/DDR_to_SDR_converter_CU.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/DDR_to_SDR_converter.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/synchronizer_CU.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/synchronizer_EU.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/synchronizer.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_mainconv_CU.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_mainconv_EU.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_mainconv.vhd"
   type="VHDL"
   library="avs_hram_mainconv" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_switches.vhd"
   type="VHDL"
   library="switches" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_nios2.v"
   type="VERILOG"
   library="nios2" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_leds.vhd"
   type="VHDL"
   library="leds" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_instruction_OCROM.vhd"
   type="VHDL"
   library="instruction_OCROM" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.vhd"
   type="VHDL"
   library="avs_hram_converter" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="avs_hram_converter_TEST_advanced_inst_reset_bfm" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="avs_hram_converter_TEST_advanced_inst_clk_bfm" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_TEST_advanced.vhd"
   type="VHDL"
   library="avs_hram_converter_TEST_advanced_inst" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_test_advanced_rst_controller.vhd"
   type="VHDL"
   library="avs_hram_converter_TEST_advanced_inst" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/submodules/avs_hram_converter_test_advanced_rst_controller_001.vhd"
   type="VHDL"
   library="avs_hram_converter_TEST_advanced_inst" />
 <file
   path="avs_hram_converter_TEST_advanced/testbench/avs_hram_converter_TEST_advanced_tb/simulation/avs_hram_converter_TEST_advanced_tb.vhd"
   type="VHDL" />
 <topLevel name="avs_hram_converter_TEST_advanced_tb" />
 <deviceFamily name="cyclone10lp" />
 <modelMap
   controllerPath="avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.instruction_OCROM"
   modelPath="avs_hram_converter_TEST_advanced_tb.avs_hram_converter_TEST_advanced_inst.instruction_OCROM" />
</simPackage>
