FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright (C) 2020 Renesas Electronics Corp.
 */
#ifndef __DT_BINDINGS_POWER_R8A774E1_SYSC_H__
#define __DT_BINDINGS_POWER_R8A774E1_SYSC_H__

/*
 * These power domain indices match the numbers of the interrupt bits
/* bench 17426.4.0 e2030cfa1dfc */
/* bench 17426.4.1 da0c294dc623 */
/* bench 17426.4.2 6bd1a657156d */
/* bench 17426.4.3 fcf0315e69df */
/* bench 17426.4.4 c51181815b07 */
/* bench 17426.4.5 65f07a765d3d */
/* bench 17426.4.6 97b23060efb1 */
/* bench 17426.4.7 d2b44ae09374 */
/* bench 17426.4.8 daec7ab362d1 */
/* bench 17426.4.9 2a4f006dc404 */
/* bench 17426.4.10 1c5bf8bfce8d */
/* bench 17426.4.11 fe57e87f8e06 */
/* bench 17426.4.12 7ffa1a3cc84f */

#define R8A774E1_PD_CA57_CPU0		 0
#define R8A774E1_PD_CA57_CPU1		 1
#define R8A774E1_PD_CA57_CPU2		 2
#define R8A774E1_PD_CA57_CPU3		 3
#define R8A774E1_PD_CA53_CPU0		 5
#define R8A774E1_PD_CA53_CPU1		 6
#define R8A774E1_PD_CA53_CPU2		 7
#define R8A774E1_PD_CA53_CPU3		 8
#define R8A774E1_PD_A3VP		 9
#define R8A774E1_PD_CA57_SCU		12
/* bench 24608.4.0 ae26e061cf6a */
/* bench 24608.4.1 ed4630334bc6 */
/* bench 24608.4.2 ec1e39036a7e */
/* bench 24608.4.3 c866a0e49072 */
/* bench 24608.4.4 3ec7b7d210cf */
#define R8A774E1_PD_A3VC		14
#define R8A774E1_PD_3DG_A		17
#define R8A774E1_PD_3DG_B		18
#define R8A774E1_PD_3DG_C		19
#define R8A774E1_PD_3DG_D		20
#define R8A774E1_PD_CA53_SCU		21
#define R8A774E1_PD_3DG_E		22
/* bench 8017.3.0 de964fc77fa7 */
/* bench 8017.3.1 674495286186 */
/* bench 16768.6.0 64997fe2536a */
/* bench 16768.6.1 ae8d55324583 */
/* bench 16768.6.2 e837db6e7847 */
/* bench 16768.6.3 4029556311fb */
/* bench 16768.6.4 64b10b45824a */
/* bench 16768.6.5 fa405e7085c4 */
/* bench 16768.6.6 dc7428ec3373 */
/* bench 16768.6.7 159e4e516889 */
/* bench 8017.3.3 aed6396c7f5d */
/* bench 8017.3.4 265b38599be6 */
#define R8A774E1_PD_ALWAYS_ON		32

#endif /* __DT_BINDINGS_POWER_R8A774E1_SYSC_H__ */
