

================================================================
== Vitis HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Thu Jan  9 17:52:01 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.177 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        7|        7|  0.210 us|  0.210 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   2328|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   28|       0|    129|    -|
|Memory           |        5|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     922|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   29|     922|   2713|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   13|      ~0|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |mul_13s_71s_71_1_1_U1     |mul_13s_71s_71_1_1     |        0|   4|  0|  66|    0|
    |mul_43ns_36ns_79_1_1_U2   |mul_43ns_36ns_79_1_1   |        0|   6|  0|  20|    0|
    |mul_49ns_44ns_93_1_1_U3   |mul_49ns_44ns_93_1_1   |        0|   9|  0|  21|    0|
    |mul_50ns_50ns_100_1_1_U4  |mul_50ns_50ns_100_1_1  |        0|   9|  0|  22|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |Total                     |                       |        0|  28|  0| 129|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_1_U5  |mac_muladd_16s_15ns_19s_31_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                             Memory                            |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U  |exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U    |exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U    |exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                          |                                                                                  |        5|  0|   0|    0|   768|  126|     3|        32256|
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln130_fu_693_p2      |         +|   0|  0|   43|          36|          36|
    |add_ln145_fu_770_p2      |         +|   0|  0|   51|          44|          44|
    |add_ln243_1_fu_526_p2    |         +|   0|  0|   14|          13|           1|
    |add_ln297_1_fu_877_p2    |         +|   0|  0|  114|         107|         107|
    |add_ln297_fu_852_p2      |         +|   0|  0|   65|          58|           5|
    |exp_Z1P_m_1_l_fu_779_p2  |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_fu_703_p2    |         +|   0|  0|   51|          44|          44|
    |exp_Z4_m_1_fu_650_p2     |         +|   0|  0|   43|          36|          36|
    |m_exp_fu_312_p2          |         +|   0|  0|   12|          12|          11|
    |out_exp_fu_949_p2        |         +|   0|  0|   12|          11|          10|
    |r_exp_1_fu_891_p2        |         +|   0|  0|   14|          13|           2|
    |e_frac_1_fu_330_p2       |         -|   0|  0|   61|           1|          54|
    |m_diff_fu_570_p2         |         -|   0|  0|   66|          59|          59|
    |sub_ln229_fu_364_p2      |         -|   0|  0|   12|          10|          11|
    |and_ln182_1_fu_810_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln182_fu_815_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln18_fu_825_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln309_1_fu_1014_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln309_2_fu_1031_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln309_3_fu_1051_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln309_4_fu_1073_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln309_5_fu_1079_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln309_fu_1004_p2     |       and|   0|  0|    2|           1|           1|
    |ashr_ln229_fu_390_p2     |      ashr|   0|  0|  210|          71|          71|
    |ashr_ln230_fu_430_p2     |      ashr|   0|  0|  182|          64|          64|
    |icmp_ln18_1_fu_302_p2    |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln18_fu_296_p2      |      icmp|   0|  0|   12|          11|           2|
    |icmp_ln243_fu_520_p2     |      icmp|   0|  0|   25|          18|           1|
    |icmp_ln309_1_fu_913_p2   |      icmp|   0|  0|   11|           3|           1|
    |icmp_ln309_2_fu_484_p2   |      icmp|   0|  0|   78|          71|          71|
    |icmp_ln309_fu_462_p2     |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln326_fu_939_p2     |      icmp|   0|  0|   14|          13|          11|
    |or_ln185_fu_838_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln309_1_fu_1020_p2    |        or|   0|  0|    2|           1|           1|
    |or_ln309_2_fu_1056_p2    |        or|   0|  0|    2|           1|           1|
    |or_ln309_3_fu_1067_p2    |        or|   0|  0|    2|           1|           1|
    |or_ln309_fu_919_p2       |        or|   0|  0|    2|           1|           1|
    |ap_return                |    select|   0|  0|   64|           1|           1|
    |m_fix_fu_402_p3          |    select|   0|  0|   71|           1|          71|
    |r_exp_2_fu_896_p3        |    select|   0|  0|   13|           1|          13|
    |r_exp_fu_540_p3          |    select|   0|  0|   13|           1|          13|
    |select_ln185_fu_844_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln18_1_fu_997_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln18_fu_830_p3    |    select|   0|  0|   63|           1|          63|
    |select_ln224_fu_336_p3   |    select|   0|  0|   54|           1|          54|
    |select_ln229_fu_374_p3   |    select|   0|  0|   12|           1|          12|
    |select_ln230_fu_468_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln243_fu_532_p3   |    select|   0|  0|   13|           1|          13|
    |select_ln303_fu_975_p3   |    select|   0|  0|   52|           1|          52|
    |select_ln309_fu_1037_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln310_fu_931_p3   |    select|   0|  0|   63|           1|           1|
    |shl_ln229_fu_396_p2      |       shl|   0|  0|  210|          71|          71|
    |shl_ln230_fu_424_p2      |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln182_fu_805_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_1_fu_1026_p2    |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_fu_820_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln309_1_fu_1045_p2   |       xor|   0|  0|    2|           1|           2|
    |xor_ln309_2_fu_1061_p2   |       xor|   0|  0|    2|           1|           2|
    |xor_ln309_fu_1009_p2     |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 2328|         981|        1407|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |Z2_reg_1173                   |   8|   0|    8|          0|
    |Z2_reg_1173_pp0_iter5_reg     |   8|   0|    8|          0|
    |Z3_reg_1180                   |   8|   0|    8|          0|
    |Z4_reg_1185                   |  35|   0|   35|          0|
    |ap_CS_fsm                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |es_sign_reg_1104              |   1|   0|    1|          0|
    |exp_Z1P_m_1_reg_1221          |  50|   0|   50|          0|
    |exp_Z1_hi_reg_1226            |  50|   0|   50|          0|
    |exp_Z1_reg_1216               |  58|   0|   58|          0|
    |exp_Z2P_m_1_reg_1205          |  44|   0|   44|          0|
    |icmp_ln18_1_reg_1117          |   1|   0|    1|          0|
    |icmp_ln18_reg_1109            |   1|   0|    1|          0|
    |icmp_ln309_2_reg_1151         |   1|   0|    1|          0|
    |icmp_ln309_reg_1143           |   1|   0|    1|          0|
    |m_diff_hi_reg_1168            |   8|   0|    8|          0|
    |r_exp_reg_1161                |  13|   0|   13|          0|
    |select_ln224_reg_1123         |  54|   0|   54|          0|
    |tmp_6_reg_1128                |   1|   0|    1|          0|
    |tmp_6_reg_1128_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln255_reg_1138          |  59|   0|   59|          0|
    |es_sign_reg_1104              |  64|  32|    1|          0|
    |icmp_ln18_1_reg_1117          |  64|  32|    1|          0|
    |icmp_ln18_reg_1109            |  64|  32|    1|          0|
    |icmp_ln309_2_reg_1151         |  64|  32|    1|          0|
    |icmp_ln309_reg_1143           |  64|  32|    1|          0|
    |r_exp_reg_1161                |  64|  32|   13|          0|
    |select_ln224_reg_1123         |  64|  32|   54|          0|
    |trunc_ln255_reg_1138          |  64|  32|   59|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 922| 256|  541|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  exp_generic<double>|  return value|
|x          |   in|   64|     ap_none|                    x|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

