{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 17:23:13 2019 " "Info: Processing started: Fri Oct 18 17:23:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter\[24\] register sub\[33\] 126.18 MHz 7.925 ns Internal " "Info: Clock \"clk\" has Internal fmax of 126.18 MHz between source register \"counter\[24\]\" and destination register \"sub\[33\]\" (period= 7.925 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.725 ns + Longest register register " "Info: + Longest register to register delay is 7.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[24\] 1 REG LCFF_X25_Y14_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y14_N11; Fanout = 5; REG Node = 'counter\[24\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[24] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.272 ns) 1.102 ns LessThan0~3 2 COMB LCCOMB_X26_Y12_N16 2 " "Info: 2: + IC(0.830 ns) + CELL(0.272 ns) = 1.102 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 2; COMB Node = 'LessThan0~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.102 ns" { counter[24] LessThan0~3 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.378 ns) 1.746 ns LessThan0~5DUPLICATE 3 COMB LCCOMB_X26_Y12_N10 7 " "Info: 3: + IC(0.266 ns) + CELL(0.378 ns) = 1.746 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 7; COMB Node = 'LessThan0~5DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.644 ns" { LessThan0~3 LessThan0~5DUPLICATE } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.272 ns) 2.870 ns Equal2~5 4 COMB LCCOMB_X25_Y15_N20 1 " "Info: 4: + IC(0.852 ns) + CELL(0.272 ns) = 2.870 ns; Loc. = LCCOMB_X25_Y15_N20; Fanout = 1; COMB Node = 'Equal2~5'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.124 ns" { LessThan0~5DUPLICATE Equal2~5 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.378 ns) 3.514 ns Equal2~6 5 COMB LCCOMB_X25_Y15_N18 1 " "Info: 5: + IC(0.266 ns) + CELL(0.378 ns) = 3.514 ns; Loc. = LCCOMB_X25_Y15_N18; Fanout = 1; COMB Node = 'Equal2~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.644 ns" { Equal2~5 Equal2~6 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.154 ns) 3.881 ns Equal2~7 6 COMB LCCOMB_X25_Y15_N14 2 " "Info: 6: + IC(0.213 ns) + CELL(0.154 ns) = 3.881 ns; Loc. = LCCOMB_X25_Y15_N14; Fanout = 2; COMB Node = 'Equal2~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.367 ns" { Equal2~6 Equal2~7 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.272 ns) 4.802 ns Equal2~13DUPLICATE 7 COMB LCCOMB_X26_Y13_N22 75 " "Info: 7: + IC(0.649 ns) + CELL(0.272 ns) = 4.802 ns; Loc. = LCCOMB_X26_Y13_N22; Fanout = 75; COMB Node = 'Equal2~13DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.921 ns" { Equal2~7 Equal2~13DUPLICATE } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.053 ns) 5.456 ns counter~38 8 COMB LCCOMB_X26_Y12_N14 2 " "Info: 8: + IC(0.601 ns) + CELL(0.053 ns) = 5.456 ns; Loc. = LCCOMB_X26_Y12_N14; Fanout = 2; COMB Node = 'counter~38'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.654 ns" { Equal2~13DUPLICATE counter~38 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.225 ns) 6.242 ns Equal3~7 9 COMB LCCOMB_X26_Y13_N0 2 " "Info: 9: + IC(0.561 ns) + CELL(0.225 ns) = 6.242 ns; Loc. = LCCOMB_X26_Y13_N0; Fanout = 2; COMB Node = 'Equal3~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.786 ns" { counter~38 Equal3~7 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 6.513 ns Equal3~8 10 COMB LCCOMB_X26_Y13_N12 51 " "Info: 10: + IC(0.218 ns) + CELL(0.053 ns) = 6.513 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 51; COMB Node = 'Equal3~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Equal3~7 Equal3~8 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.397 ns) 7.725 ns sub\[33\] 11 REG LCFF_X29_Y16_N3 3 " "Info: 11: + IC(0.815 ns) + CELL(0.397 ns) = 7.725 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 3; REG Node = 'sub\[33\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.212 ns" { Equal3~8 sub[33] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.454 ns ( 31.77 % ) " "Info: Total cell delay = 2.454 ns ( 31.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.271 ns ( 68.23 % ) " "Info: Total interconnect delay = 5.271 ns ( 68.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.725 ns" { counter[24] LessThan0~3 LessThan0~5DUPLICATE Equal2~5 Equal2~6 Equal2~7 Equal2~13DUPLICATE counter~38 Equal3~7 Equal3~8 sub[33] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.725 ns" { counter[24] {} LessThan0~3 {} LessThan0~5DUPLICATE {} Equal2~5 {} Equal2~6 {} Equal2~7 {} Equal2~13DUPLICATE {} counter~38 {} Equal3~7 {} Equal3~8 {} sub[33] {} } { 0.000ns 0.830ns 0.266ns 0.852ns 0.266ns 0.213ns 0.649ns 0.601ns 0.561ns 0.218ns 0.815ns } { 0.000ns 0.272ns 0.378ns 0.272ns 0.378ns 0.154ns 0.272ns 0.053ns 0.225ns 0.053ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.016 ns - Smallest " "Info: - Smallest clock skew is -0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.471 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns sub\[33\] 3 REG LCFF_X29_Y16_N3 3 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 3; REG Node = 'sub\[33\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.274 ns" { clk~clkctrl sub[33] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl sub[33] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} sub[33] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.487 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns counter\[24\] 3 REG LCFF_X25_Y14_N11 5 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X25_Y14_N11; Fanout = 5; REG Node = 'counter\[24\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.290 ns" { clk~clkctrl counter[24] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl counter[24] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} counter[24] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl sub[33] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} sub[33] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl counter[24] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} counter[24] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.725 ns" { counter[24] LessThan0~3 LessThan0~5DUPLICATE Equal2~5 Equal2~6 Equal2~7 Equal2~13DUPLICATE counter~38 Equal3~7 Equal3~8 sub[33] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.725 ns" { counter[24] {} LessThan0~3 {} LessThan0~5DUPLICATE {} Equal2~5 {} Equal2~6 {} Equal2~7 {} Equal2~13DUPLICATE {} counter~38 {} Equal3~7 {} Equal3~8 {} sub[33] {} } { 0.000ns 0.830ns 0.266ns 0.852ns 0.266ns 0.213ns 0.649ns 0.601ns 0.561ns 0.218ns 0.815ns } { 0.000ns 0.272ns 0.378ns 0.272ns 0.378ns 0.154ns 0.272ns 0.053ns 0.225ns 0.053ns 0.397ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl sub[33] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} sub[33] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl counter[24] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} counter[24] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sub\[33\] multControl clk 9.597 ns register " "Info: tsu for register \"sub\[33\]\" (data pin = \"multControl\", clock pin = \"clk\") is 9.597 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.978 ns + Longest pin register " "Info: + Longest pin to register delay is 11.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns multControl 1 PIN PIN_B8 236 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B8; Fanout = 236; PIN Node = 'multControl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multControl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.785 ns) + CELL(0.357 ns) 5.999 ns LessThan0~5DUPLICATE 2 COMB LCCOMB_X26_Y12_N10 7 " "Info: 2: + IC(4.785 ns) + CELL(0.357 ns) = 5.999 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 7; COMB Node = 'LessThan0~5DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.142 ns" { multControl LessThan0~5DUPLICATE } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.272 ns) 7.123 ns Equal2~5 3 COMB LCCOMB_X25_Y15_N20 1 " "Info: 3: + IC(0.852 ns) + CELL(0.272 ns) = 7.123 ns; Loc. = LCCOMB_X25_Y15_N20; Fanout = 1; COMB Node = 'Equal2~5'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.124 ns" { LessThan0~5DUPLICATE Equal2~5 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.378 ns) 7.767 ns Equal2~6 4 COMB LCCOMB_X25_Y15_N18 1 " "Info: 4: + IC(0.266 ns) + CELL(0.378 ns) = 7.767 ns; Loc. = LCCOMB_X25_Y15_N18; Fanout = 1; COMB Node = 'Equal2~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.644 ns" { Equal2~5 Equal2~6 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.154 ns) 8.134 ns Equal2~7 5 COMB LCCOMB_X25_Y15_N14 2 " "Info: 5: + IC(0.213 ns) + CELL(0.154 ns) = 8.134 ns; Loc. = LCCOMB_X25_Y15_N14; Fanout = 2; COMB Node = 'Equal2~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.367 ns" { Equal2~6 Equal2~7 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.272 ns) 9.055 ns Equal2~13DUPLICATE 6 COMB LCCOMB_X26_Y13_N22 75 " "Info: 6: + IC(0.649 ns) + CELL(0.272 ns) = 9.055 ns; Loc. = LCCOMB_X26_Y13_N22; Fanout = 75; COMB Node = 'Equal2~13DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.921 ns" { Equal2~7 Equal2~13DUPLICATE } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.053 ns) 9.709 ns counter~38 7 COMB LCCOMB_X26_Y12_N14 2 " "Info: 7: + IC(0.601 ns) + CELL(0.053 ns) = 9.709 ns; Loc. = LCCOMB_X26_Y12_N14; Fanout = 2; COMB Node = 'counter~38'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.654 ns" { Equal2~13DUPLICATE counter~38 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.225 ns) 10.495 ns Equal3~7 8 COMB LCCOMB_X26_Y13_N0 2 " "Info: 8: + IC(0.561 ns) + CELL(0.225 ns) = 10.495 ns; Loc. = LCCOMB_X26_Y13_N0; Fanout = 2; COMB Node = 'Equal3~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.786 ns" { counter~38 Equal3~7 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 10.766 ns Equal3~8 9 COMB LCCOMB_X26_Y13_N12 51 " "Info: 9: + IC(0.218 ns) + CELL(0.053 ns) = 10.766 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 51; COMB Node = 'Equal3~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Equal3~7 Equal3~8 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.397 ns) 11.978 ns sub\[33\] 10 REG LCFF_X29_Y16_N3 3 " "Info: 10: + IC(0.815 ns) + CELL(0.397 ns) = 11.978 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 3; REG Node = 'sub\[33\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.212 ns" { Equal3~8 sub[33] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 25.20 % ) " "Info: Total cell delay = 3.018 ns ( 25.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.960 ns ( 74.80 % ) " "Info: Total interconnect delay = 8.960 ns ( 74.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.978 ns" { multControl LessThan0~5DUPLICATE Equal2~5 Equal2~6 Equal2~7 Equal2~13DUPLICATE counter~38 Equal3~7 Equal3~8 sub[33] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.978 ns" { multControl {} multControl~combout {} LessThan0~5DUPLICATE {} Equal2~5 {} Equal2~6 {} Equal2~7 {} Equal2~13DUPLICATE {} counter~38 {} Equal3~7 {} Equal3~8 {} sub[33] {} } { 0.000ns 0.000ns 4.785ns 0.852ns 0.266ns 0.213ns 0.649ns 0.601ns 0.561ns 0.218ns 0.815ns } { 0.000ns 0.857ns 0.357ns 0.272ns 0.378ns 0.154ns 0.272ns 0.053ns 0.225ns 0.053ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.471 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns sub\[33\] 3 REG LCFF_X29_Y16_N3 3 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 3; REG Node = 'sub\[33\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.274 ns" { clk~clkctrl sub[33] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl sub[33] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} sub[33] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.978 ns" { multControl LessThan0~5DUPLICATE Equal2~5 Equal2~6 Equal2~7 Equal2~13DUPLICATE counter~38 Equal3~7 Equal3~8 sub[33] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.978 ns" { multControl {} multControl~combout {} LessThan0~5DUPLICATE {} Equal2~5 {} Equal2~6 {} Equal2~7 {} Equal2~13DUPLICATE {} counter~38 {} Equal3~7 {} Equal3~8 {} sub[33] {} } { 0.000ns 0.000ns 4.785ns 0.852ns 0.266ns 0.213ns 0.649ns 0.601ns 0.561ns 0.218ns 0.815ns } { 0.000ns 0.857ns 0.357ns 0.272ns 0.378ns 0.154ns 0.272ns 0.053ns 0.225ns 0.053ns 0.397ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl sub[33] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} sub[33] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk hi\[13\] hi\[13\]~reg0 6.744 ns register " "Info: tco from clock \"clk\" to destination pin \"hi\[13\]\" through register \"hi\[13\]~reg0\" is 6.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns hi\[13\]~reg0 3 REG LCFF_X25_Y13_N27 1 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X25_Y13_N27; Fanout = 1; REG Node = 'hi\[13\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl hi[13]~reg0 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl hi[13]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} hi[13]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.160 ns + Longest register pin " "Info: + Longest register to pin delay is 4.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hi\[13\]~reg0 1 REG LCFF_X25_Y13_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N27; Fanout = 1; REG Node = 'hi\[13\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hi[13]~reg0 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(1.952 ns) 4.160 ns hi\[13\] 2 PIN PIN_E12 0 " "Info: 2: + IC(2.208 ns) + CELL(1.952 ns) = 4.160 ns; Loc. = PIN_E12; Fanout = 0; PIN Node = 'hi\[13\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.160 ns" { hi[13]~reg0 hi[13] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 46.92 % ) " "Info: Total cell delay = 1.952 ns ( 46.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.208 ns ( 53.08 % ) " "Info: Total interconnect delay = 2.208 ns ( 53.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.160 ns" { hi[13]~reg0 hi[13] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.160 ns" { hi[13]~reg0 {} hi[13] {} } { 0.000ns 2.208ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl hi[13]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} hi[13]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.160 ns" { hi[13]~reg0 hi[13] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.160 ns" { hi[13]~reg0 {} hi[13] {} } { 0.000ns 2.208ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lo\[7\]~reg0 b\[8\] clk -2.261 ns register " "Info: th for register \"lo\[7\]~reg0\" (data pin = \"b\[8\]\", clock pin = \"clk\") is -2.261 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.466 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns lo\[7\]~reg0 3 REG LCFF_X30_Y18_N21 1 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X30_Y18_N21; Fanout = 1; REG Node = 'lo\[7\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.269 ns" { clk~clkctrl lo[7]~reg0 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl lo[7]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} lo[7]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.876 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns b\[8\] 1 PIN PIN_K4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K4; Fanout = 2; PIN Node = 'b\[8\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[8] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.858 ns) + CELL(0.053 ns) 4.721 ns produto~39 2 COMB LCCOMB_X30_Y18_N20 2 " "Info: 2: + IC(3.858 ns) + CELL(0.053 ns) = 4.721 ns; Loc. = LCCOMB_X30_Y18_N20; Fanout = 2; COMB Node = 'produto~39'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.911 ns" { b[8] produto~39 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.876 ns lo\[7\]~reg0 3 REG LCFF_X30_Y18_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.876 ns; Loc. = LCFF_X30_Y18_N21; Fanout = 1; REG Node = 'lo\[7\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { produto~39 lo[7]~reg0 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 20.88 % ) " "Info: Total cell delay = 1.018 ns ( 20.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.858 ns ( 79.12 % ) " "Info: Total interconnect delay = 3.858 ns ( 79.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.876 ns" { b[8] produto~39 lo[7]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.876 ns" { b[8] {} b[8]~combout {} produto~39 {} lo[7]~reg0 {} } { 0.000ns 0.000ns 3.858ns 0.000ns } { 0.000ns 0.810ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl lo[7]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} lo[7]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.876 ns" { b[8] produto~39 lo[7]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.876 ns" { b[8] {} b[8]~combout {} produto~39 {} lo[7]~reg0 {} } { 0.000ns 0.000ns 3.858ns 0.000ns } { 0.000ns 0.810ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4373 " "Info: Peak virtual memory: 4373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 17:23:14 2019 " "Info: Processing ended: Fri Oct 18 17:23:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
