xeCompile - 22H1_VXE, V22.04.163.s001            

(c) 1991-2021 Cadence Design Systems, Inc. All rights reserved worldwide.
See files in <rootdir>/share/vxe/install/Copyrights
WARNING (legacy-52507): The file descriptors limit is 4096, which is less than recommended minimum of 16384.
WARNING (legacy-52368): Current overcommit memory settings are not optimal. The values are (memory=0, ratio=50). Suggested values are (memory=2, ratio=100).
XEC> global env
XEC> set TEST_NAME $env(TESTCASE)
testcases/interfaceDeclaration_moduleDefinition_0.sv
XEC> set TESTCASE_NAME $env(TESTCASE_NAME_NO_DIR)
interfaceDeclaration_moduleDefinition_0.palladium_synth.stdout
XEC> 
XEC> #See UXE Command Reference Manual, Version 17.5 (uxecmdref.pdf)
XEC> #Pages 179, 174, 177, 176, 184, 185, 189, 190, 192 
XEC> 
XEC> hdlInputFile ${TEST_NAME}
XEC> 
XEC> #-sv: Enable recognition of SystemVerilog keywords/ features.
XEC> #-atb: Enable synthesis of force, release, and other contructs
XEC> #that are otherwise 'non-sythesizable'
XEC> #(See UXE User Guide Version 17.5,page 155).
XEC> hdlImport -sv -atb
hdlice - HDLICE, V22.04.160.s002                
(c) 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
   >> Analyzing Verilog file testcases/interfaceDeclaration_moduleDefinition_0.sv ...
ERROR: testcases/interfaceDeclaration_moduleDefinition_0.sv(line 11): parse error before token 'interface'.
"interface" syntax error, unexpected INTERFACE.
ERROR: testcases/interfaceDeclaration_moduleDefinition_0.sv(line 19): 'top' is not interface
ERROR: testcases/interfaceDeclaration_moduleDefinition_0.sv(line 26): identifier 'i_clk' not declared in current scope.
ERROR: testcases/interfaceDeclaration_moduleDefinition_0.sv(line 33): identifier 'M' not declared in current scope.
ERROR: testcases/interfaceDeclaration_moduleDefinition_0.sv(line 33): identifier 'M' not declared in current scope.
ERROR: testcases/interfaceDeclaration_moduleDefinition_0.sv(line 33): parse error before token '('.
"(" syntax error, unexpected '(', expecting ';' or ','.
ERROR: Failed to parse 1 Verilog source file, 6 error.
ERROR (legacy-21806): hdlImport Failed.

    while executing
"hdlImport -sv -atb"
    (file "tcl/palladium_batch_run.tcl" line 14)
WARNING (legacy-54241): The workstation was running low on memory (free memory dropped to 3 GB), therefore the performance might be impacted.
FAILURE
