// Seed: 3015947541
module module_0 ();
  wire id_1 = id_1;
  wire id_2;
  assign id_1 = id_1;
  tri id_3 = 1;
  integer id_4, id_5, id_6, id_7, id_8;
  assign module_1.type_5 = 0;
  wire id_9 = id_9;
  always
    if (1'h0) begin : LABEL_0
      id_6 <= id_7;
    end else begin : LABEL_0
      id_5 <= id_6;
    end
  wire id_10;
  always
  fork : SymbolIdentifier
    id_11(id_4 != 1);
  join : SymbolIdentifier
endmodule
module module_1 (
    output supply0 id_0,
    input  supply1 id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
