============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     zhang
   Run Date =   Mon Sep 19 12:41:22 2022

   Run on =     DESKTOP-DRS13TT
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : undeclared symbol 'I_uart_tx', assumed default net type 'wire' in ../../SF1_SOC.v(93)
HDL-1007 : undeclared symbol 'O_uart_rx', assumed default net type 'wire' in ../../SF1_SOC.v(94)
HDL-1007 : analyze verilog file ../../../gpio_controler.v
HDL-1007 : analyze verilog file ../../../ahb_pwm.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 24 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (655 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_pwm/pwm0/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm1/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm2/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm3/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm4/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm5/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm6/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm7/clk_div" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm0/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm1/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm2/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm3/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm4/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm5/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm6/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm7/clk_div as clock net
SYN-4026 : Tagged 10 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm0/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm1/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm2/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm3/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm4/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm5/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm6/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm7/clk_div to drive 34 clock pins.
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 1894 instances
RUN-0007 : 419 luts, 917 seqs, 339 mslices, 180 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2681 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2180 nets have 2 pins
RUN-1001 : 391 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 41 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     58      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     264     
RUN-1001 :   Yes  |  No   |  Yes  |     560     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  27   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 28
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1892 instances, 419 luts, 917 seqs, 519 slices, 39 macros(519 instances: 339 mslices 180 lslices)
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9392, tnet num: 2679, tinst num: 1892, tnode num: 12672, tedge num: 16032.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2679 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.174942s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 352064
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 212346, overlap = 6
PHY-3002 : Step(2): len = 138846, overlap = 30.2812
PHY-3002 : Step(3): len = 97605.4, overlap = 49.625
PHY-3002 : Step(4): len = 78513.8, overlap = 51
PHY-3002 : Step(5): len = 68005.1, overlap = 64.2188
PHY-3002 : Step(6): len = 56173.1, overlap = 89.8438
PHY-3002 : Step(7): len = 48720.9, overlap = 123.719
PHY-3002 : Step(8): len = 42475.9, overlap = 131.5
PHY-3002 : Step(9): len = 37749, overlap = 134.781
PHY-3002 : Step(10): len = 34304.1, overlap = 148.094
PHY-3002 : Step(11): len = 33622.3, overlap = 149.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.45998e-06
PHY-3002 : Step(12): len = 39469.8, overlap = 115.969
PHY-3002 : Step(13): len = 41109.8, overlap = 113.156
PHY-3002 : Step(14): len = 41536.6, overlap = 99.4062
PHY-3002 : Step(15): len = 44422.1, overlap = 33.0938
PHY-3002 : Step(16): len = 44025.5, overlap = 29.375
PHY-3002 : Step(17): len = 39406.7, overlap = 20.6875
PHY-3002 : Step(18): len = 36067, overlap = 25.9062
PHY-3002 : Step(19): len = 34501.5, overlap = 23.3438
PHY-3002 : Step(20): len = 34128.1, overlap = 24.3125
PHY-3002 : Step(21): len = 34508.3, overlap = 24.9375
PHY-3002 : Step(22): len = 35130.2, overlap = 25.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.91996e-06
PHY-3002 : Step(23): len = 35656.1, overlap = 27.3438
PHY-3002 : Step(24): len = 35989.4, overlap = 27.3438
PHY-3002 : Step(25): len = 36670.5, overlap = 25.75
PHY-3002 : Step(26): len = 36875.4, overlap = 26.0312
PHY-3002 : Step(27): len = 35726.1, overlap = 30.9375
PHY-3002 : Step(28): len = 36229.1, overlap = 30.0625
PHY-3002 : Step(29): len = 36027, overlap = 30.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.38399e-05
PHY-3002 : Step(30): len = 34858.4, overlap = 29.1875
PHY-3002 : Step(31): len = 35855.3, overlap = 29.1875
PHY-3002 : Step(32): len = 35855.3, overlap = 29.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001115s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2681.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 48768, over cnt = 248(2%), over = 1463, worst = 29
PHY-1001 : End global iterations;  0.067129s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (116.4%)

PHY-1001 : Congestion index: top1 = 61.46, top5 = 42.46, top10 = 33.06, top15 = 27.67.
PHY-3001 : End congestion estimation;  0.090456s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2679 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027314s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.37676e-06
PHY-3002 : Step(33): len = 34355.9, overlap = 74.125
PHY-3002 : Step(34): len = 34355.9, overlap = 74.125
PHY-3002 : Step(35): len = 33497.9, overlap = 70.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.75352e-06
PHY-3002 : Step(36): len = 33478.9, overlap = 70.625
PHY-3002 : Step(37): len = 33478.9, overlap = 70.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.50703e-06
PHY-3002 : Step(38): len = 33619.1, overlap = 67.2812
PHY-3002 : Step(39): len = 33817.6, overlap = 67.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.10141e-05
PHY-3002 : Step(40): len = 37163, overlap = 58.375
PHY-3002 : Step(41): len = 37163, overlap = 58.375
PHY-3002 : Step(42): len = 36023.1, overlap = 55.9062
PHY-3002 : Step(43): len = 35843.4, overlap = 47.3438
PHY-3002 : Step(44): len = 36522.5, overlap = 42.2812
PHY-3002 : Step(45): len = 37092.4, overlap = 41.0625
PHY-3002 : Step(46): len = 37731.3, overlap = 43.6562
PHY-3002 : Step(47): len = 36416.2, overlap = 43.4375
PHY-3002 : Step(48): len = 36829.3, overlap = 43.0312
PHY-3002 : Step(49): len = 37360.1, overlap = 42.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.20281e-05
PHY-3002 : Step(50): len = 37996.7, overlap = 31.8125
PHY-3002 : Step(51): len = 37996.7, overlap = 31.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.33212e-05
PHY-3002 : Step(52): len = 42404.4, overlap = 30.25
PHY-3002 : Step(53): len = 44460.2, overlap = 28.25
PHY-3002 : Step(54): len = 45452.4, overlap = 21.8438
PHY-3002 : Step(55): len = 45940.7, overlap = 20.6562
PHY-3002 : Step(56): len = 45518.5, overlap = 19.3438
PHY-3002 : Step(57): len = 44595.2, overlap = 18.875
PHY-3002 : Step(58): len = 44051, overlap = 16.625
PHY-3002 : Step(59): len = 44086, overlap = 17.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.66423e-05
PHY-3002 : Step(60): len = 46898.4, overlap = 7
PHY-3002 : Step(61): len = 48446.2, overlap = 6.25
PHY-3002 : Step(62): len = 51937, overlap = 4.1875
PHY-3002 : Step(63): len = 53077, overlap = 2.625
PHY-3002 : Step(64): len = 53267.6, overlap = 4.59375
PHY-3002 : Step(65): len = 53682.8, overlap = 4.78125
PHY-3002 : Step(66): len = 53090.4, overlap = 2.1875
PHY-3002 : Step(67): len = 52398.7, overlap = 2.4375
PHY-3002 : Step(68): len = 51941.1, overlap = 2.625
PHY-3002 : Step(69): len = 51850.8, overlap = 2.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000173285
PHY-3002 : Step(70): len = 54732.4, overlap = 2.3125
PHY-3002 : Step(71): len = 57227.9, overlap = 3.0625
PHY-3002 : Step(72): len = 58694.5, overlap = 2.75
PHY-3002 : Step(73): len = 58868.5, overlap = 1.6875
PHY-3002 : Step(74): len = 57730.3, overlap = 1.4375
PHY-3002 : Step(75): len = 56996.6, overlap = 1.3125
PHY-3002 : Step(76): len = 56755.7, overlap = 1.3125
PHY-3002 : Step(77): len = 56892.5, overlap = 1.3125
PHY-3002 : Step(78): len = 56864.6, overlap = 1.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000346569
PHY-3002 : Step(79): len = 59790.7, overlap = 1.125
PHY-3002 : Step(80): len = 60866.3, overlap = 1.125
PHY-3002 : Step(81): len = 62082.6, overlap = 1.125
PHY-3002 : Step(82): len = 62859.4, overlap = 1.125
PHY-3002 : Step(83): len = 63270.5, overlap = 1.125
PHY-3002 : Step(84): len = 63304.3, overlap = 1.125
PHY-3002 : Step(85): len = 63105.2, overlap = 1.125
PHY-3002 : Step(86): len = 62935, overlap = 0.625
PHY-3002 : Step(87): len = 62962.8, overlap = 0.625
PHY-3002 : Step(88): len = 62841.2, overlap = 0.625
PHY-3002 : Step(89): len = 62590, overlap = 0.6875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000693139
PHY-3002 : Step(90): len = 63396.4, overlap = 0.625
PHY-3002 : Step(91): len = 65370.7, overlap = 0.4375
PHY-3002 : Step(92): len = 65741.8, overlap = 0.4375
PHY-3002 : Step(93): len = 66046.6, overlap = 0.4375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00115205
PHY-3002 : Step(94): len = 66785.5, overlap = 0.4375
PHY-3002 : Step(95): len = 68230.6, overlap = 0.4375
PHY-3002 : Step(96): len = 69144.3, overlap = 0.3125
PHY-3002 : Step(97): len = 69812.3, overlap = 0.3125
PHY-3002 : Step(98): len = 70442.9, overlap = 0.1875
PHY-3002 : Step(99): len = 70769.9, overlap = 0.1875
PHY-3002 : Step(100): len = 70953.7, overlap = 0.1875
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 61/2681.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 93144, over cnt = 373(3%), over = 1465, worst = 19
PHY-1001 : End global iterations;  0.076923s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (243.8%)

PHY-1001 : Congestion index: top1 = 54.24, top5 = 39.21, top10 = 32.97, top15 = 29.24.
PHY-3001 : End congestion estimation;  0.098929s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (205.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2679 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029249s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000165907
PHY-3002 : Step(101): len = 65747, overlap = 73.7188
PHY-3002 : Step(102): len = 65269.8, overlap = 79.1562
PHY-3002 : Step(103): len = 61740.6, overlap = 84.9062
PHY-3002 : Step(104): len = 60158.2, overlap = 72.7812
PHY-3002 : Step(105): len = 59333.2, overlap = 65.9688
PHY-3002 : Step(106): len = 58944.8, overlap = 65.1562
PHY-3002 : Step(107): len = 58739.5, overlap = 65.75
PHY-3002 : Step(108): len = 58471.2, overlap = 65.5625
PHY-3002 : Step(109): len = 57593.5, overlap = 62.7188
PHY-3002 : Step(110): len = 57032.4, overlap = 62.0312
PHY-3002 : Step(111): len = 56458.1, overlap = 62
PHY-3002 : Step(112): len = 56092, overlap = 63.3438
PHY-3002 : Step(113): len = 55877.6, overlap = 63.0625
PHY-3002 : Step(114): len = 55737.2, overlap = 63.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000331814
PHY-3002 : Step(115): len = 56200.1, overlap = 62.9688
PHY-3002 : Step(116): len = 57166.9, overlap = 61.875
PHY-3002 : Step(117): len = 57459.6, overlap = 60.875
PHY-3002 : Step(118): len = 57716.2, overlap = 61.3438
PHY-3002 : Step(119): len = 58166.6, overlap = 61.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000587957
PHY-3002 : Step(120): len = 58822.4, overlap = 61.3438
PHY-3002 : Step(121): len = 59171.2, overlap = 61.5312
PHY-3002 : Step(122): len = 59645.8, overlap = 60.7812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000951314
PHY-3002 : Step(123): len = 59975.8, overlap = 61.0312
PHY-3002 : Step(124): len = 61819.3, overlap = 56.625
PHY-3002 : Step(125): len = 62345.2, overlap = 57.125
PHY-3002 : Step(126): len = 62992, overlap = 57.4375
PHY-3002 : Step(127): len = 63762.2, overlap = 56.6875
PHY-3002 : Step(128): len = 64076.4, overlap = 55.4375
PHY-3002 : Step(129): len = 64858.3, overlap = 55.5
PHY-3002 : Step(130): len = 65070.6, overlap = 55.5625
PHY-3002 : Step(131): len = 65176.3, overlap = 55.3125
PHY-3002 : Step(132): len = 65446.6, overlap = 55.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00169646
PHY-3002 : Step(133): len = 65686.3, overlap = 55.0625
PHY-3002 : Step(134): len = 66215.9, overlap = 55.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00274487
PHY-3002 : Step(135): len = 66422.9, overlap = 55.625
PHY-3002 : Step(136): len = 66656.4, overlap = 55.8125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9392, tnet num: 2679, tinst num: 1892, tnode num: 12672, tedge num: 16032.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 55.81 peak overflow 1.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 97/2681.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 90040, over cnt = 292(2%), over = 772, worst = 12
PHY-1001 : End global iterations;  0.090191s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.6%)

PHY-1001 : Congestion index: top1 = 39.51, top5 = 32.60, top10 = 28.81, top15 = 26.38.
PHY-1001 : End incremental global routing;  0.110028s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (99.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2679 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037788s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.169672s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (101.3%)

OPT-1001 : Current memory(MB): used = 187, reserve = 160, peak = 189.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2246/2681.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 90040, over cnt = 292(2%), over = 772, worst = 12
PHY-1002 : len = 91976, over cnt = 196(1%), over = 426, worst = 8
PHY-1002 : len = 93160, over cnt = 160(1%), over = 330, worst = 8
PHY-1002 : len = 95608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054797s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (85.5%)

PHY-1001 : Congestion index: top1 = 34.93, top5 = 30.60, top10 = 27.31, top15 = 25.31.
OPT-1001 : End congestion update;  0.074195s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2679 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024631s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.4%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.098895s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.8%)

OPT-1001 : Current memory(MB): used = 188, reserve = 161, peak = 189.
OPT-1001 : End physical optimization;  0.440872s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (99.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 419 LUT to BLE ...
SYN-4008 : Packed 419 LUT and 323 SEQ to BLE.
SYN-4003 : Packing 594 remaining SEQ's ...
SYN-4005 : Packed 104 SEQ with LUT/SLICE
SYN-4006 : 42 single LUT's are left
SYN-4006 : 490 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 909/1537 primitive instances ...
PHY-3001 : End packing;  0.034746s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.9%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 1048 instances
RUN-1001 : 505 mslices, 504 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2358 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1856 nets have 2 pins
RUN-1001 : 385 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 1046 instances, 1009 slices, 39 macros(519 instances: 339 mslices 180 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : After packing: Len = 65244.8, Over = 61
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1490/2358.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 93792, over cnt = 70(0%), over = 84, worst = 3
PHY-1002 : len = 93720, over cnt = 43(0%), over = 46, worst = 2
PHY-1002 : len = 93944, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 94136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.060752s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (154.3%)

PHY-1001 : Congestion index: top1 = 33.96, top5 = 29.28, top10 = 26.03, top15 = 23.79.
PHY-3001 : End congestion estimation;  0.083110s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (131.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 7691, tnet num: 2356, tinst num: 1046, tnode num: 9896, tedge num: 13694.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.198017s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.26707e-05
PHY-3002 : Step(137): len = 53846, overlap = 65
PHY-3002 : Step(138): len = 51396.5, overlap = 69
PHY-3002 : Step(139): len = 51068.8, overlap = 71.5
PHY-3002 : Step(140): len = 51280.5, overlap = 70.75
PHY-3002 : Step(141): len = 51398.1, overlap = 64.75
PHY-3002 : Step(142): len = 51446.1, overlap = 60.5
PHY-3002 : Step(143): len = 51203.6, overlap = 59.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.53415e-05
PHY-3002 : Step(144): len = 52980.8, overlap = 59.25
PHY-3002 : Step(145): len = 53947.6, overlap = 56.75
PHY-3002 : Step(146): len = 54673.5, overlap = 57.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000170683
PHY-3002 : Step(147): len = 56434.5, overlap = 54.75
PHY-3002 : Step(148): len = 58147.1, overlap = 54
PHY-3002 : Step(149): len = 58990.9, overlap = 52
PHY-3002 : Step(150): len = 59513.3, overlap = 48.75
PHY-3002 : Step(151): len = 59501.7, overlap = 43.75
PHY-3002 : Step(152): len = 59431.3, overlap = 42
PHY-3002 : Step(153): len = 59378.8, overlap = 42.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000318166
PHY-3002 : Step(154): len = 60760, overlap = 41
PHY-3002 : Step(155): len = 62119.3, overlap = 40.5
PHY-3002 : Step(156): len = 63056.8, overlap = 39.75
PHY-3002 : Step(157): len = 63524.3, overlap = 41.5
PHY-3002 : Step(158): len = 63397.9, overlap = 40.5
PHY-3002 : Step(159): len = 63339.8, overlap = 41
PHY-3002 : Step(160): len = 63454.7, overlap = 39.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.519709s wall, 0.343750s user + 0.906250s system = 1.250000s CPU (240.5%)

PHY-3001 : Trial Legalized: Len = 66577.4
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 177/2358.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 89832, over cnt = 116(1%), over = 150, worst = 4
PHY-1002 : len = 90088, over cnt = 77(0%), over = 94, worst = 3
PHY-1002 : len = 90648, over cnt = 31(0%), over = 37, worst = 3
PHY-1002 : len = 91160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.102431s wall, 0.187500s user + 0.093750s system = 0.281250s CPU (274.6%)

PHY-1001 : Congestion index: top1 = 31.39, top5 = 26.06, top10 = 23.52, top15 = 21.89.
PHY-3001 : End congestion estimation;  0.127596s wall, 0.203125s user + 0.093750s system = 0.296875s CPU (232.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025956s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.22461e-05
PHY-3002 : Step(161): len = 59557.6, overlap = 15.75
PHY-3002 : Step(162): len = 57411, overlap = 25.75
PHY-3002 : Step(163): len = 57270, overlap = 25
PHY-3002 : Step(164): len = 57461.7, overlap = 23.5
PHY-3002 : Step(165): len = 57605.6, overlap = 23
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000144492
PHY-3002 : Step(166): len = 59553.8, overlap = 18.75
PHY-3002 : Step(167): len = 60376.2, overlap = 18.75
PHY-3002 : Step(168): len = 60996.5, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002904s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 61777.2, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 930 tiles.
PHY-3001 : End spreading;  0.004988s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (313.3%)

PHY-3001 : 5 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 61831.2, Over = 0
RUN-1003 : finish command "place" in  6.172826s wall, 7.203125s user + 7.343750s system = 14.546875s CPU (235.7%)

RUN-1004 : used memory is 160 MB, reserved memory is 137 MB, peak memory is 195 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 24 thread(s)
RUN-1001 : There are total 1048 instances
RUN-1001 : 505 mslices, 504 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2358 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1856 nets have 2 pins
RUN-1001 : 385 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 7691, tnet num: 2356, tinst num: 1046, tnode num: 9896, tedge num: 13694.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 505 mslices, 504 lslices, 25 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 83608, over cnt = 117(1%), over = 162, worst = 5
PHY-1002 : len = 84032, over cnt = 74(0%), over = 93, worst = 3
PHY-1002 : len = 84792, over cnt = 29(0%), over = 34, worst = 2
PHY-1002 : len = 85296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.124770s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (200.4%)

PHY-1001 : Congestion index: top1 = 30.28, top5 = 25.35, top10 = 22.99, top15 = 21.36.
PHY-1001 : End global routing;  0.148232s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (189.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 220, reserve = 193, peak = 239.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 312, reserve = 286, peak = 312.
PHY-1001 : End build detailed router design. 1.012718s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (100.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 27152, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 0.638808s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 27168, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.083796s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (93.2%)

PHY-1001 : Current memory(MB): used = 323, reserve = 297, peak = 323.
PHY-1001 : End phase 1; 0.724677s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (101.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 16% nets.
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 866 net; 1.687152s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (100.0%)

PHY-1022 : len = 139848, over cnt = 53(0%), over = 53, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 324, reserve = 299, peak = 324.
PHY-1001 : End initial routed; 1.791664s wall, 1.828125s user + 0.015625s system = 1.843750s CPU (102.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1856(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.228399s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.6%)

PHY-1001 : Current memory(MB): used = 328, reserve = 303, peak = 328.
PHY-1001 : End phase 2; 2.020126s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (102.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 139848, over cnt = 53(0%), over = 53, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.002956s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 139752, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.121118s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 139768, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.018506s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (168.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1856(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.228887s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 14 feed throughs used by 9 nets
PHY-1001 : End commit to database; 0.136218s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (103.2%)

PHY-1001 : Current memory(MB): used = 340, reserve = 315, peak = 340.
PHY-1001 : End phase 3; 0.532980s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (99.7%)

PHY-1003 : Routed, final wirelength = 139768
PHY-1001 : Current memory(MB): used = 341, reserve = 316, peak = 341.
PHY-1001 : End export database. 0.004299s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  4.371784s wall, 4.375000s user + 0.062500s system = 4.437500s CPU (101.5%)

RUN-1003 : finish command "route" in  4.736363s wall, 4.796875s user + 0.125000s system = 4.921875s CPU (103.9%)

RUN-1004 : used memory is 279 MB, reserved memory is 257 MB, peak memory is 341 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        19
  #input                    6
  #output                  13
  #inout                    0

Utilization Statistics
#lut                     1462   out of   5824   25.10%
#reg                      925   out of   5824   15.88%
#le                      1952
  #lut only              1027   out of   1952   52.61%
  #reg only               490   out of   1952   25.10%
  #lut&reg                435   out of   1952   22.28%
#dsp                        0   out of     10    0.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       19   out of     55   34.55%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                  Type               DriverType         Driver                                   Fanout
#1        u_pll/clk0_buf            GCLK               pll                u_pll/pll_inst.clkc0                     366
#2        u_ahb_pwm/pwm0/clk_div    GCLK               lslice             u_ahb_pwm/pwm0/clk_div_syn_7.f1          19
#3        u_ahb_pwm/pwm1/clk_div    GCLK               lslice             u_ahb_pwm/pwm1/clk_div2_reg_syn_24.f0    19
#4        u_ahb_pwm/pwm2/clk_div    GCLK               lslice             u_ahb_pwm/pwm2/clk_div_syn_7.f1          19
#5        u_ahb_pwm/pwm3/clk_div    GCLK               lslice             u_ahb_pwm/reg19_syn_104.f0               19
#6        u_ahb_pwm/pwm4/clk_div    GCLK               mslice             u_ahb_pwm/pwm4/clk_div_syn_7.f1          19
#7        u_ahb_pwm/pwm5/clk_div    GCLK               mslice             u_ahb_pwm/pwm5/clk_div_syn_7.f1          19
#8        u_ahb_pwm/pwm6/clk_div    GCLK               lslice             u_ahb_pwm/pwm6/clk_div_syn_7.f1          19
#9        u_ahb_pwm/pwm7/clk_div    GCLK               lslice             u_ahb_pwm/pwm7/clk_div_syn_7.f1          19
#10       I_clk_25m_dup_1           GCLK               io                 I_clk_25m_syn_2.di                       1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         H3        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
   O_pwm[7]      OUTPUT        B11        LVCMOS18           8            NONE       NONE    
   O_pwm[6]      OUTPUT        B10        LVCMOS18           8            NONE       NONE    
   O_pwm[5]      OUTPUT        A11        LVCMOS18           8            NONE       NONE    
   O_pwm[4]      OUTPUT        A10        LVCMOS18           8            NONE       NONE    
   O_pwm[3]      OUTPUT        F11        LVCMOS18           8            NONE       NONE    
   O_pwm[2]      OUTPUT        E11        LVCMOS18           8            NONE       NONE    
   O_pwm[1]      OUTPUT        C11        LVCMOS18           8            NONE       NONE    
   O_pwm[0]      OUTPUT        C10        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------+
|Instance    |Module  |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------+
|top         |SF1_SOC |1952   |943     |519     |925     |0       |0       |
|  u_SF1_MCU |SF1_MCU |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm |1952   |943     |519     |925     |0       |0       |
|    pwm0    |counter |168    |105     |63      |47      |0       |0       |
|    pwm1    |counter |171    |108     |63      |47      |0       |0       |
|    pwm2    |counter |167    |104     |63      |45      |0       |0       |
|    pwm3    |counter |167    |104     |63      |49      |0       |0       |
|    pwm4    |counter |167    |104     |63      |51      |0       |0       |
|    pwm5    |counter |159    |105     |54      |44      |0       |0       |
|    pwm6    |counter |177    |114     |63      |49      |0       |0       |
|    pwm7    |counter |224    |137     |87      |49      |0       |0       |
|  u_pll     |pll     |0      |0       |0       |0       |0       |0       |
+--------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1839  
    #2          2        64   
    #3          3       286   
    #4          4        34   
    #5        5-10       34   
    #6        11-50      68   
    #7       101-500     1    
  Average     2.06            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 24 threads.
BIT-1002 : Init instances completely, inst num: 1046
BIT-1002 : Init pips with 24 threads.
BIT-1002 : Init pips completely, net num: 2358, pip num: 15733
BIT-1002 : Init feedthrough with 24 threads.
BIT-1002 : Init feedthrough completely, num: 14
BIT-1003 : Multithreading accelaration with 24 threads.
BIT-1003 : Generate bitstream completely, there are 953 valid insts, and 47301 bits set as '1'.
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  1.606765s wall, 24.484375s user + 0.031250s system = 24.515625s CPU (1525.8%)

RUN-1004 : used memory is 280 MB, reserved memory is 264 MB, peak memory is 522 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220919_124122.log"
