#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Nov 12 11:44:09 2023
# Process ID: 12240
# Current directory: D:/CPU_design/labcopy/lab/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19680 D:\CPU_design\labcopy\lab\lab_1\lab_1.xpr
# Log file: D:/CPU_design/labcopy/lab/lab_1/vivado.log
# Journal file: D:/CPU_design/labcopy/lab/lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU_design/labcopy/lab/lab_1/lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_design/labcopy/lab/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_design/labcopy/lab/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/CLA_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/EX2v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX2v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/ID_EX_2v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_2v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/IF2v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF2v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/IF_ID_2v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_2v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu3v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu3v
INFO: [VRFC 10-2458] undeclared symbol WB_we, assumed default net type wire [D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu3v.v:327]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/iram2v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram2v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/select_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_A
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/select_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/stall_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_design/labcopy/lab/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'EX_cond' [D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu3v.v:216]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iram2v
Compiling module xil_defaultlib.IF2v
Compiling module xil_defaultlib.stall_detect
Compiling module xil_defaultlib.IF_ID_2v
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EX_2v
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.select_A
Compiling module xil_defaultlib.select_B
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.CLA_16
Compiling module xil_defaultlib.adder32
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CPU_ALU
Compiling module xil_defaultlib.EX2v
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.cpu3v
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/CPU_design/labcopy/lab/lab_1/lab_1.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 12 11:44:40 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_design/labcopy/lab/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file D:/CPU_design/labcopy/lab/lab_1/lab_1.data/additional_inst_data2
WARNING: Too many words specified in data file D:/CPU_design/labcopy/lab/lab_1/lab_1.data/additional_data_data2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1035.805 ; gain = 0.000
run all
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2550 ns : File "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 67
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 12 11:46:23 2023...
