ENTITY rf_dec_bufad1r IS
PORT (
  i      : in  BIT;
  nq  	 : out BIT;
  q  	 : out BIT;
  vdd	 : in  BIT;
  vss	 : in  BIT
);
END rf_dec_bufad1r;

ARCHITECTURE VBE OF rf_dec_bufad1r IS

BEGIN
  ASSERT (vdd and not (vss))
  REPORT "power supply is missing on rf_dec_bufad1r"
  SEVERITY WARNING;

  nq <= not i;
  q  <= not nq;

END;
