{
    "MlibObjs": {},
    "Misc": {
        "archive_dir": "archive.0",
        "cwd": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim",
        "csrc": "csrc",
        "csrc_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/csrc",
        "daidir": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir",
        "daidir_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir",
        "default_output_dir": "csrc"
    },
    "CompileProcesses": [
        "cgproc.20397.json"
    ],
    "PrevCompiledModules": {},
    "SIMBData": {
        "bytes": 91092,
        "out": "amcQwB.o"
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "cache_tag_test": [
            "cache_tag_test",
            "uduFS",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CurCompileUdps": {},
    "CompileStatus": "Successful",
    "PEModules": [],
    "CompileStrategy": "fullobj",
    "stat": {
        "nQuads": 601,
        "ru_self_end": {
            "ru_maxrss_kb": 94128,
            "ru_utime_sec": 0.092397999999999994,
            "ru_stime_sec": 0.019248999999999999,
            "ru_minflt": 7349,
            "ru_majflt": 0,
            "ru_nvcsw": 25,
            "ru_nivcsw": 7
        },
        "ru_childs_end": {
            "ru_maxrss_kb": 15648,
            "ru_utime_sec": 0.0032079999999999999,
            "ru_stime_sec": 0.010591,
            "ru_minflt": 747,
            "ru_majflt": 0,
            "ru_nvcsw": 4,
            "ru_nivcsw": 0
        },
        "ru_self_cgstart": {
            "ru_maxrss_kb": 85700,
            "ru_utime_sec": 0.065188999999999997,
            "ru_stime_sec": 0.019172999999999999,
            "ru_minflt": 5752,
            "ru_majflt": 0,
            "ru_nvcsw": 25,
            "ru_nivcsw": 7
        },
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 15648,
            "ru_utime_sec": 0.0032079999999999999,
            "ru_stime_sec": 0.010591,
            "ru_minflt": 747,
            "ru_majflt": 0,
            "ru_nvcsw": 4,
            "ru_nivcsw": 0
        },
        "totalObjSize": 163004,
        "nMops": 1422,
        "CodeGen(%)": 29.447607091062579,
        "mopSpeed": 52262.119151751263,
        "quadSpeed": 22088.279613363229,
        "mop/quad": 2.3660565723793678,
        "outputSizePerQuad": 271.0,
        "Frontend(%)": 70.552392908937421
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "std",
        "std",
        "cache_tag_test",
        "cache_tag_test"
    ],
    "LVLData": [
        "SIM"
    ]
}