v 20080127 1
C 40000 40000 0 0 0 title-B.sym
C 44000 46700 1 0 0 EMBEDDED74164-2.sym
[
P 44000 49700 44300 49700 1 0 0
{
T 44200 49750 5 8 1 1 0 6 1
pinnumber=1
T 44200 49650 5 8 0 1 0 8 1
pinseq=1
T 44350 49700 9 8 1 1 0 0 1
pinlabel=A
T 44350 49700 5 8 0 1 0 2 1
pintype=in
}
P 46000 49700 45700 49700 1 0 0
{
T 45800 49750 5 8 1 1 0 0 1
pinnumber=3
T 45800 49650 5 8 0 1 0 2 1
pinseq=2
T 45650 49700 9 8 1 1 0 6 1
pinlabel=Q0
T 45650 49700 5 8 0 1 0 8 1
pintype=out
}
P 44000 49300 44300 49300 1 0 0
{
T 44200 49350 5 8 1 1 0 6 1
pinnumber=2
T 44200 49250 5 8 0 1 0 8 1
pinseq=3
T 44350 49300 9 8 1 1 0 0 1
pinlabel=B
T 44350 49300 5 8 0 1 0 2 1
pintype=in
}
P 46000 49300 45700 49300 1 0 0
{
T 45800 49350 5 8 1 1 0 0 1
pinnumber=4
T 45800 49250 5 8 0 1 0 2 1
pinseq=4
T 45650 49300 9 8 1 1 0 6 1
pinlabel=Q1
T 45650 49300 5 8 0 1 0 8 1
pintype=out
}
P 46000 48900 45700 48900 1 0 0
{
T 45800 48950 5 8 1 1 0 0 1
pinnumber=5
T 45800 48850 5 8 0 1 0 2 1
pinseq=5
T 45650 48900 9 8 1 1 0 6 1
pinlabel=Q2
T 45650 48900 5 8 0 1 0 8 1
pintype=out
}
P 44000 48500 44200 48500 1 0 0
{
T 44200 48550 5 8 1 1 0 6 1
pinnumber=9
T 44200 48450 5 8 0 1 0 8 1
pinseq=6
T 44350 48500 9 8 1 1 0 0 1
pinlabel=MR
T 44350 48500 5 8 0 1 0 2 1
pintype=in
}
V 44250 48500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46000 48500 45700 48500 1 0 0
{
T 45800 48550 5 8 1 1 0 0 1
pinnumber=6
T 45800 48450 5 8 0 1 0 2 1
pinseq=7
T 45650 48500 9 8 1 1 0 6 1
pinlabel=Q3
T 45650 48500 5 8 0 1 0 8 1
pintype=out
}
P 44000 48100 44300 48100 1 0 0
{
T 44200 48150 5 8 1 1 0 6 1
pinnumber=8
T 44200 48050 5 8 0 1 0 8 1
pinseq=8
T 44375 48100 9 8 1 1 0 0 1
pinlabel=CP
T 44375 48100 5 8 0 1 0 2 1
pintype=clk
}
P 46000 48100 45700 48100 1 0 0
{
T 45800 48150 5 8 1 1 0 0 1
pinnumber=10
T 45800 48050 5 8 0 1 0 2 1
pinseq=9
T 45650 48100 9 8 1 1 0 6 1
pinlabel=Q4
T 45650 48100 5 8 0 1 0 8 1
pintype=out
}
P 46000 47700 45700 47700 1 0 0
{
T 45800 47750 5 8 1 1 0 0 1
pinnumber=11
T 45800 47650 5 8 0 1 0 2 1
pinseq=10
T 45650 47700 9 8 1 1 0 6 1
pinlabel=Q5
T 45650 47700 5 8 0 1 0 8 1
pintype=out
}
P 46000 47300 45700 47300 1 0 0
{
T 45800 47350 5 8 1 1 0 0 1
pinnumber=12
T 45800 47250 5 8 0 1 0 2 1
pinseq=11
T 45650 47300 9 8 1 1 0 6 1
pinlabel=Q6
T 45650 47300 5 8 0 1 0 8 1
pintype=out
}
P 46000 46900 45700 46900 1 0 0
{
T 45800 46950 5 8 1 1 0 0 1
pinnumber=13
T 45800 46850 5 8 0 1 0 2 1
pinseq=12
T 45650 46900 9 8 1 1 0 6 1
pinlabel=Q7
T 45650 46900 5 8 0 1 0 8 1
pintype=out
}
B 44300 46700 1400 3300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 44300 50440 5 10 0 0 0 0 1
device=74164
T 44300 50240 5 10 0 0 0 0 1
footprint=DIP14
T 45700 50100 8 10 0 1 0 6 1
refdes=U?
T 44300 50650 5 10 0 0 0 0 1
description=8-bit serial-in/parallel-out shift register
T 44300 51250 5 10 0 0 0 0 1
numslots=0
T 44300 50850 5 10 0 0 0 0 1
net=Vcc:14
T 44300 51050 5 10 0 0 0 0 1
net=GND:7
T 44300 50040 9 10 1 0 0 0 1
74164
L 44350 48625 44550 48625 3 0 0 0 -1 -1
L 44375 48100 44300 48150 3 0 0 0 -1 -1
L 44375 48100 44300 48050 3 0 0 0 -1 -1
T 44300 51450 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc164.pdf
]
{
T 44300 50440 5 10 0 0 0 0 1
device=74164
T 44300 50240 5 10 0 0 0 0 1
footprint=SO14
T 45700 50100 5 10 1 1 0 6 1
refdes=U6
T 44300 51700 5 10 0 0 0 0 1
net=+3.3V:14
}
C 44000 42700 1 0 0 EMBEDDED74164-2.sym
[
P 44000 45700 44300 45700 1 0 0
{
T 44200 45750 5 8 1 1 0 6 1
pinnumber=1
T 44200 45650 5 8 0 1 0 8 1
pinseq=1
T 44350 45700 9 8 1 1 0 0 1
pinlabel=A
T 44350 45700 5 8 0 1 0 2 1
pintype=in
}
P 46000 45700 45700 45700 1 0 0
{
T 45800 45750 5 8 1 1 0 0 1
pinnumber=3
T 45800 45650 5 8 0 1 0 2 1
pinseq=2
T 45650 45700 9 8 1 1 0 6 1
pinlabel=Q0
T 45650 45700 5 8 0 1 0 8 1
pintype=out
}
P 44000 45300 44300 45300 1 0 0
{
T 44200 45350 5 8 1 1 0 6 1
pinnumber=2
T 44200 45250 5 8 0 1 0 8 1
pinseq=3
T 44350 45300 9 8 1 1 0 0 1
pinlabel=B
T 44350 45300 5 8 0 1 0 2 1
pintype=in
}
P 46000 45300 45700 45300 1 0 0
{
T 45800 45350 5 8 1 1 0 0 1
pinnumber=4
T 45800 45250 5 8 0 1 0 2 1
pinseq=4
T 45650 45300 9 8 1 1 0 6 1
pinlabel=Q1
T 45650 45300 5 8 0 1 0 8 1
pintype=out
}
P 46000 44900 45700 44900 1 0 0
{
T 45800 44950 5 8 1 1 0 0 1
pinnumber=5
T 45800 44850 5 8 0 1 0 2 1
pinseq=5
T 45650 44900 9 8 1 1 0 6 1
pinlabel=Q2
T 45650 44900 5 8 0 1 0 8 1
pintype=out
}
P 44000 44500 44200 44500 1 0 0
{
T 44200 44550 5 8 1 1 0 6 1
pinnumber=9
T 44200 44450 5 8 0 1 0 8 1
pinseq=6
T 44350 44500 9 8 1 1 0 0 1
pinlabel=MR
T 44350 44500 5 8 0 1 0 2 1
pintype=in
}
V 44250 44500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46000 44500 45700 44500 1 0 0
{
T 45800 44550 5 8 1 1 0 0 1
pinnumber=6
T 45800 44450 5 8 0 1 0 2 1
pinseq=7
T 45650 44500 9 8 1 1 0 6 1
pinlabel=Q3
T 45650 44500 5 8 0 1 0 8 1
pintype=out
}
P 44000 44100 44300 44100 1 0 0
{
T 44200 44150 5 8 1 1 0 6 1
pinnumber=8
T 44200 44050 5 8 0 1 0 8 1
pinseq=8
T 44375 44100 9 8 1 1 0 0 1
pinlabel=CP
T 44375 44100 5 8 0 1 0 2 1
pintype=clk
}
P 46000 44100 45700 44100 1 0 0
{
T 45800 44150 5 8 1 1 0 0 1
pinnumber=10
T 45800 44050 5 8 0 1 0 2 1
pinseq=9
T 45650 44100 9 8 1 1 0 6 1
pinlabel=Q4
T 45650 44100 5 8 0 1 0 8 1
pintype=out
}
P 46000 43700 45700 43700 1 0 0
{
T 45800 43750 5 8 1 1 0 0 1
pinnumber=11
T 45800 43650 5 8 0 1 0 2 1
pinseq=10
T 45650 43700 9 8 1 1 0 6 1
pinlabel=Q5
T 45650 43700 5 8 0 1 0 8 1
pintype=out
}
P 46000 43300 45700 43300 1 0 0
{
T 45800 43350 5 8 1 1 0 0 1
pinnumber=12
T 45800 43250 5 8 0 1 0 2 1
pinseq=11
T 45650 43300 9 8 1 1 0 6 1
pinlabel=Q6
T 45650 43300 5 8 0 1 0 8 1
pintype=out
}
P 46000 42900 45700 42900 1 0 0
{
T 45800 42950 5 8 1 1 0 0 1
pinnumber=13
T 45800 42850 5 8 0 1 0 2 1
pinseq=12
T 45650 42900 9 8 1 1 0 6 1
pinlabel=Q7
T 45650 42900 5 8 0 1 0 8 1
pintype=out
}
B 44300 42700 1400 3300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 44300 46440 5 10 0 0 0 0 1
device=74164
T 44300 46240 5 10 0 0 0 0 1
footprint=DIP14
T 45700 46100 8 10 0 1 0 6 1
refdes=U?
T 44300 46650 5 10 0 0 0 0 1
description=8-bit serial-in/parallel-out shift register
T 44300 47250 5 10 0 0 0 0 1
numslots=0
T 44300 46850 5 10 0 0 0 0 1
net=Vcc:14
T 44300 47050 5 10 0 0 0 0 1
net=GND:7
T 44300 46040 9 10 1 0 0 0 1
74164
L 44350 44625 44550 44625 3 0 0 0 -1 -1
L 44375 44100 44300 44150 3 0 0 0 -1 -1
L 44375 44100 44300 44050 3 0 0 0 -1 -1
T 44300 47450 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc164.pdf
]
{
T 44300 46440 5 10 0 0 0 0 1
device=74164
T 44300 46240 5 10 0 0 0 0 1
footprint=SO14
T 45700 46100 5 10 1 1 0 6 1
refdes=U7
T 44000 42700 5 10 0 0 0 0 1
net=+3.3V:14
}
N 44000 45700 43800 45700 4
N 42100 45300 44000 45300 4
C 42900 44400 1 0 0 resistor-1.sym
{
T 43200 44800 5 10 0 0 0 0 1
device=RESISTOR
T 43000 44600 5 10 1 1 0 6 1
refdes=R7
T 43600 44600 5 10 1 1 0 0 1
value=4.7k
T 42900 44400 5 10 0 0 0 0 1
footprint=0603
}
C 42900 48400 1 0 0 resistor-1.sym
{
T 43200 48800 5 10 0 0 0 0 1
device=RESISTOR
T 43000 48600 5 10 1 1 0 6 1
refdes=R6
T 43600 48600 5 10 1 1 0 0 1
value=4.7k
T 42900 48400 5 10 0 0 0 0 1
footprint=0603
}
N 43800 44500 44000 44500 4
N 43800 48500 44000 48500 4
N 46100 46900 46100 46400 4
N 43800 46400 46100 46400 4
N 43800 45700 43800 46400 4
N 41300 49700 44000 49700 4
{
T 41200 49700 5 10 1 1 0 7 1
netname=memdata
}
N 44000 48100 41300 48100 4
{
T 41200 48100 5 10 1 1 0 7 1
netname=memclk
}
N 42900 48500 42600 48500 4
N 42900 44500 42600 44500 4
N 44000 44100 41600 44100 4
N 41600 44100 41600 48100 4
N 46000 45700 47000 45700 4
{
T 47100 45700 5 10 1 1 0 1 1
netname=A14
}
N 47000 45300 46000 45300 4
{
T 47100 45300 5 10 1 1 0 1 1
netname=A13
}
N 41300 49300 44000 49300 4
{
T 41200 49300 5 10 1 1 0 7 1
netname=memshiftenn
}
C 52300 50600 1 0 0 3.3V-plus-1.sym
C 52400 41600 1 0 0 gnd-1.sym
N 52500 50600 52500 50400 4
N 50500 46500 51200 46500 4
{
T 50400 46500 5 10 1 1 0 7 1
netname=A8
}
N 50500 46100 51200 46100 4
{
T 50400 46100 5 10 1 1 0 7 1
netname=A9
}
N 46000 44900 47000 44900 4
{
T 47100 44900 5 10 1 1 0 1 1
netname=A12
}
N 50500 45700 51200 45700 4
{
T 50400 45700 5 10 1 1 0 7 1
netname=A10
}
N 46000 44500 47000 44500 4
{
T 47100 44500 5 10 1 1 0 1 1
netname=A11
}
N 50500 45300 51200 45300 4
{
T 50400 45300 5 10 1 1 0 7 1
netname=A11
}
N 46000 44100 47000 44100 4
{
T 47100 44100 5 10 1 1 0 1 1
netname=A2
}
N 50500 44900 51200 44900 4
{
T 50400 44900 5 10 1 1 0 7 1
netname=A12
}
N 46000 43700 47000 43700 4
{
T 47100 43700 5 10 1 1 0 1 1
netname=A1
}
N 50500 44500 51200 44500 4
{
T 50400 44500 5 10 1 1 0 7 1
netname=A13
}
N 46000 43300 47000 43300 4
{
T 47100 43300 5 10 1 1 0 1 1
netname=A0
}
N 50500 44100 51200 44100 4
{
T 50400 44100 5 10 1 1 0 7 1
netname=A14
}
N 53500 49700 54500 49700 4
{
T 54600 49700 5 10 1 1 0 1 1
netname=D0
}
N 53500 49300 54500 49300 4
{
T 54600 49300 5 10 1 1 0 1 1
netname=D1
}
N 53500 48900 54500 48900 4
{
T 54600 48900 5 10 1 1 0 1 1
netname=D2
}
N 53500 48500 54500 48500 4
{
T 54600 48500 5 10 1 1 0 1 1
netname=D3
}
N 53500 48100 54500 48100 4
{
T 54600 48100 5 10 1 1 0 1 1
netname=D4
}
N 53500 47700 54500 47700 4
{
T 54600 47700 5 10 1 1 0 1 1
netname=D5
}
N 53500 47300 54500 47300 4
{
T 54600 47300 5 10 1 1 0 1 1
netname=D6
}
N 53500 46900 54500 46900 4
{
T 54600 46900 5 10 1 1 0 1 1
netname=D7
}
T 50200 40900 9 16 1 0 0 0 1
OOPS logger
T 51800 40200 9 12 1 0 0 0 1
3
T 50600 40200 9 12 1 0 0 0 1
3
T 54000 40200 9 12 1 0 0 0 1
Jean Richard
N 50200 42100 48700 42100 4
{
T 48600 42100 5 10 1 1 0 7 1
netname=memwriten
}
N 42100 45300 42100 49300 4
N 42600 43200 42600 48500 4
C 42500 42900 1 0 0 gnd-1.sym
N 50200 42100 50200 43300 4
N 50200 43300 51200 43300 4
N 48700 41700 50600 41700 4
{
T 48600 41700 5 10 1 1 0 7 1
netname=memoutn
}
N 50600 41700 50600 42900 4
N 50600 42900 51200 42900 4
N 49800 43700 51200 43700 4
N 49800 43700 49800 42500 4
N 52500 41900 52500 42200 4
N 49800 42500 48700 42500 4
{
T 48600 42500 5 10 1 1 0 7 1
netname=memchipenn
}
C 51200 42200 1 0 0 cy7c1399.sym
{
T 51600 50200 5 10 1 1 0 0 1
refdes=U8
T 44800 47000 5 10 0 0 0 0 1
footprint=SO28
T 44800 47200 5 10 0 0 0 0 1
device=cy7c1399
}
C 54000 50000 1 0 0 gnd-1.sym
C 44400 40300 1 0 0 gnd-1.sym
C 43200 40300 1 0 0 gnd-1.sym
C 44300 41900 1 0 0 3.3V-plus-1.sym
C 43100 41900 1 0 0 3.3V-plus-1.sym
C 52900 50300 1 0 0 capacitor-1.sym
{
T 53100 51000 5 10 0 0 0 0 1
device=CAPACITOR
T 52900 50600 5 10 1 1 0 0 1
refdes=C16
T 53100 51200 5 10 0 0 0 0 1
symversion=0.1
T 53500 50600 5 10 1 1 0 0 1
value=0.1u
T 52900 50300 5 10 0 0 270 0 1
footprint=0603
}
C 43500 40800 1 90 0 capacitor-1.sym
{
T 42800 41000 5 10 0 0 90 0 1
device=CAPACITOR
T 43200 40800 5 10 1 1 90 0 1
refdes=C14
T 42600 41000 5 10 0 0 90 0 1
symversion=0.1
T 43200 41400 5 10 1 1 90 0 1
value=0.1u
T 43500 40800 5 10 0 0 0 0 1
footprint=0603
}
C 44700 40800 1 90 0 capacitor-1.sym
{
T 44000 41000 5 10 0 0 90 0 1
device=CAPACITOR
T 44400 40800 5 10 1 1 90 0 1
refdes=C15
T 43800 41000 5 10 0 0 90 0 1
symversion=0.1
T 44400 41400 5 10 1 1 90 0 1
value=0.1u
T 44700 40800 5 10 0 0 0 0 1
footprint=0603
}
N 52500 50500 52900 50500 4
N 53800 50500 54100 50500 4
N 54100 50500 54100 50300 4
N 43300 41900 43300 41700 4
N 43300 40800 43300 40600 4
N 44500 40600 44500 40800 4
N 44500 41700 44500 41900 4
N 46000 49700 47000 49700 4
{
T 47100 49700 5 10 1 1 0 1 1
netname=A10
}
N 46000 49300 47000 49300 4
{
T 47100 49300 5 10 1 1 0 1 1
netname=A9
}
N 46000 48900 47000 48900 4
{
T 47100 48900 5 10 1 1 0 1 1
netname=A8
}
N 46000 48500 47000 48500 4
{
T 47100 48500 5 10 1 1 0 1 1
netname=A7
}
N 46000 48100 47000 48100 4
{
T 47100 48100 5 10 1 1 0 1 1
netname=A5
}
N 46000 47700 47000 47700 4
{
T 47100 47700 5 10 1 1 0 1 1
netname=A6
}
N 46000 47300 47000 47300 4
{
T 47100 47300 5 10 1 1 0 1 1
netname=A4
}
N 46000 46900 47000 46900 4
{
T 47100 46900 5 10 1 1 0 1 1
netname=A3
}
N 51200 46900 50500 46900 4
{
T 50400 46900 5 10 1 1 0 7 1
netname=A7
}
N 51200 47300 50500 47300 4
{
T 50400 47300 5 10 1 1 0 7 1
netname=A6
}
N 51200 47700 50500 47700 4
{
T 50400 47700 5 10 1 1 0 7 1
netname=A5
}
N 51200 48100 50500 48100 4
{
T 50400 48100 5 10 1 1 0 7 1
netname=A4
}
N 51200 48500 50500 48500 4
{
T 50400 48500 5 10 1 1 0 7 1
netname=A3
}
N 51200 48900 50500 48900 4
{
T 50400 48900 5 10 1 1 0 7 1
netname=A2
}
N 51200 49300 50500 49300 4
{
T 50400 49300 5 10 1 1 0 7 1
netname=A1
}
N 51200 49700 50500 49700 4
{
T 50400 49700 5 10 1 1 0 7 1
netname=A0
}
