# This is the hw.tcl file for 'prach_shortFormat_fftShift_prach'
# Generated by High Level Design Compiler for Intel(R) FPGAs 

package require -exact qsys 14.1

# module prach_shortFormat_fftShift_prach
set_module_property NAME prach_shortFormat_fftShift_prach
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property GROUP "DSP Builder Advanced"
set_module_property DISPLAY_NAME prach_shortFormat_fftShift_prach
set_module_property EDITABLE false

# filesets
add_fileset DSPBA_QUARTUS_SYNTH QUARTUS_SYNTH quartus_synth_callback
set_fileset_property DSPBA_QUARTUS_SYNTH TOP_LEVEL prach_shortFormat_fftShift_prach

proc quartus_synth_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_safe_path_flat_ver.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_safe_path_flat.vhd" VHDL PATH "prach_shortFormat_fftShift_prach_safe_path_flat.vhd"
	add_fileset_file "prach_shortFormat_fftShift_prach.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach.sv"
	add_fileset_file "busFabric_prach_shortFormat_fftShift_prach_3i06i3ib0063663c63o60160760uq5ux5gubo0u.sv" SYSTEM_VERILOG PATH "busFabric_prach_shortFormat_fftShift_prach_3i06i3ib0063663c63o60160760uq5ux5gubo0u.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_Cbar_mplane_selection.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_Cbar_mplane_selection.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_LutX_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_LutX_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_LutY_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_LutY_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_PRACHSymDuration_LUT_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_PRACHSymDuration_LUT_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_PrachOccPerSlotMinus1_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_PrachOccPerSlotMinus1_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_StartOfSymbol_LUT_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_StartOfSymbol_LUT_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_0_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_0_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_1_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_1_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_2_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_2_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_3_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_3_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_4_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_4_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_5_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_5_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_6_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_6_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_7_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_7_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_8_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_8_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_9_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_9_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_RemoveCP.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_RemoveCP.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ScaleAndSelect.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ScaleAndSelect.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_Stream2BlockConv.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_Stream2BlockConv.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT_prach_shortFormat_fftShift_prach_0000OptimizedDualMem_x_a.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT_prach_shortFormat_fftShift_prach_0000OptimizedDualMem_x_a.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT_prach_shortFormat_fftShift_prach_0000OptimizedDualMem_x_b.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT_prach_shortFormat_fftShift_prach_0000OptimizedDualMem_x_b.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_control_decode_cplane.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_control_decode_cplane.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_gain.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_gain.sv"
}
add_fileset DSPBA_SIM_VERILOG SIM_VERILOG sim_verilog_callback
set_fileset_property DSPBA_SIM_VERILOG TOP_LEVEL prach_shortFormat_fftShift_prach

proc sim_verilog_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_safe_path_flat_ver.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_safe_path_flat.vhd" VHDL PATH "prach_shortFormat_fftShift_prach_safe_path_flat.vhd"
	add_fileset_file "prach_shortFormat_fftShift_prach.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach.sv"
	add_fileset_file "busFabric_prach_shortFormat_fftShift_prach_3i06i3ib0063663c63o60160760uq5ux5gubo0u.sv" SYSTEM_VERILOG PATH "busFabric_prach_shortFormat_fftShift_prach_3i06i3ib0063663c63o60160760uq5ux5gubo0u.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_Cbar_mplane_selection.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_Cbar_mplane_selection.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_LutX_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_LutX_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_LutY_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_LutY_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_PRACHSymDuration_LUT_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_PRACHSymDuration_LUT_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_PrachOccPerSlotMinus1_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_PrachOccPerSlotMinus1_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_StartOfSymbol_LUT_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_StartOfSymbol_LUT_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_0_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_0_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_1_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_1_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_2_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_2_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_3_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_3_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_4_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_4_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_5_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_5_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_6_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_6_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_7_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_7_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_8_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_8_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_9_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_9_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_RemoveCP.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_RemoveCP.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ScaleAndSelect.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ScaleAndSelect.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_Stream2BlockConv.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_Stream2BlockConv.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT_prach_shortFormat_fftShift_prach_0000OptimizedDualMem_x_a.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT_prach_shortFormat_fftShift_prach_0000OptimizedDualMem_x_a.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT_prach_shortFormat_fftShift_prach_0000OptimizedDualMem_x_b.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT_prach_shortFormat_fftShift_prach_0000OptimizedDualMem_x_b.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_control_decode_cplane.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_control_decode_cplane.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_gain.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_gain.sv"
}
add_fileset DSPBA_SIM_VHDL SIM_VHDL sim_vhdl_callback
set_fileset_property DSPBA_SIM_VHDL TOP_LEVEL prach_shortFormat_fftShift_prach

proc sim_vhdl_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_safe_path_flat_ver.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_safe_path_flat.vhd" VHDL PATH "prach_shortFormat_fftShift_prach_safe_path_flat.vhd"
	add_fileset_file "prach_shortFormat_fftShift_prach.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach.sv"
	add_fileset_file "busFabric_prach_shortFormat_fftShift_prach_3i06i3ib0063663c63o60160760uq5ux5gubo0u.sv" SYSTEM_VERILOG PATH "busFabric_prach_shortFormat_fftShift_prach_3i06i3ib0063663c63o60160760uq5ux5gubo0u.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_Cbar_mplane_selection.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_Cbar_mplane_selection.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_LutX_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_LutX_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_LutY_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_LutY_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_PRACHSymDuration_LUT_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_PRACHSymDuration_LUT_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_PrachOccPerSlotMinus1_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_PrachOccPerSlotMinus1_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_StartOfSymbol_LUT_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_StartOfSymbol_LUT_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_0_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_0_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_1_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_1_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_2_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_2_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_3_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_3_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_4_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_4_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_5_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_5_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_6_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_6_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_7_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_7_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_8_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_8_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_9_x_lutmem.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ActiveSubF_LUT_9_x_lutmem.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_RemoveCP.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_RemoveCP.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_ScaleAndSelect.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_ScaleAndSelect.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_Stream2BlockConv.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_Stream2BlockConv.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT_prach_shortFormat_fftShift_prach_0000OptimizedDualMem_x_a.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT_prach_shortFormat_fftShift_prach_0000OptimizedDualMem_x_a.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT_prach_shortFormat_fftShift_prach_0000OptimizedDualMem_x_b.hex" HEX PATH "prach_shortFormat_fftShift_prach_PRACH_CC_VFFT_prach_shortFormat_fftShift_prach_0000OptimizedDualMem_x_b.hex"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_control_decode_cplane.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_control_decode_cplane.sv"
	add_fileset_file "prach_shortFormat_fftShift_prach_PRACH_CC_gain.sv" SYSTEM_VERILOG PATH "prach_shortFormat_fftShift_prach_PRACH_CC_gain.sv"
}

# interfaces
# Interface clock
add_interface clock clock end
set_interface_property clock ENABLED true
add_interface_port clock clk clk Input 1

# Interface clock_reset
add_interface clock_reset reset end
set_interface_property clock_reset ENABLED true
set_interface_property clock_reset ASSOCIATED_CLOCK clock
add_interface_port clock_reset areset reset Input 1

# Interface bus_clock
add_interface bus_clock clock end
set_interface_property bus_clock ENABLED true
add_interface_port bus_clock bus_clk clk Input 1

# Interface bus_clock_reset
add_interface bus_clock_reset reset end
set_interface_property bus_clock_reset ENABLED true
set_interface_property bus_clock_reset ASSOCIATED_CLOCK bus_clock
add_interface_port bus_clock_reset bus_areset reset Input 1

# Interface bus
add_interface bus avalon slave
set_interface_property bus maximumPendingReadTransactions 1
set_interface_property bus setupTime 0
set_interface_property bus ASSOCIATED_CLOCK bus_clock
set_interface_property bus ENABLED true
add_interface_port bus busIn_address address Input 10
add_interface_port bus busIn_read read Input 1
set_port_property busIn_read VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busIn_write write Input 1
set_port_property busIn_write VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busIn_writedata writedata Input 32
add_interface_port bus busOut_readdata readdata Output 32
add_interface_port bus busOut_readdatavalid readdatavalid Output 1
set_port_property busOut_readdatavalid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busOut_waitrequest waitrequest Output 1
set_port_property busOut_waitrequest VHDL_TYPE STD_LOGIC_VECTOR

# Interface exp
add_interface exp conduit end
set_interface_property exp ENABLED true
add_interface_port exp vin1_s valid_vin1_s Input 1
set_port_property vin1_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp chin1_s channel_chin1_s Input 8
add_interface_port exp din1_im data_din1_im Input 16
add_interface_port exp din1_re data_din1_re Input 16
add_interface_port exp SFN_s data_SFN_s Input 12
add_interface_port exp SubFN_s data_SubFN_s Input 8
add_interface_port exp SCSby15_s data_SCSby15_s Input 2
add_interface_port exp BWby10_s data_BWby10_s Input 8
add_interface_port exp CPLen_cplane_s data_CPLen_cplane_s Input 23
add_interface_port exp timeoffset_cplane_s data_timeoffset_cplane_s Input 23
add_interface_port exp numsym_cplane_s data_numsym_cplane_s Input 4
add_interface_port exp slotID_cplane_s data_slotID_cplane_s Input 2
add_interface_port exp startsym_cplane_s data_startsym_cplane_s Input 4
add_interface_port exp timerefin_cplane_s data_timerefin_cplane_s Input 29
add_interface_port exp cur_slot_s data_cur_slot_s Input 2
add_interface_port exp SubFN_cplane_s data_SubFN_cplane_s Input 8
add_interface_port exp cbar_mplane_s data_cbar_mplane_s Input 1
set_port_property cbar_mplane_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp timeoffset_bias_cplane_s data_timeoffset_bias_cplane_s Input 23
add_interface_port exp startsym_bias_cplane_s data_startsym_bias_cplane_s Input 23
add_interface_port exp gain_in_re_s data_gain_in_re_s Input 16
add_interface_port exp gain_in_imag_s data_gain_in_imag_s Input 16
add_interface_port exp fftShift_v_s valid_fftShift_v_s Output 1
set_port_property fftShift_v_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp fftShift_c_s channel_fftShift_c_s Output 8
add_interface_port exp fftShift_d_im data_fftShift_d_im Output 16
add_interface_port exp fftShift_d_re data_fftShift_d_re Output 16
add_interface_port exp TimeReference_s data_TimeReference_s Output 29
