;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, @30
	SUB @-127, 100
	SUB #72, @200
	SUB @121, 160
	CMP @127, 106
	ADD #270, <0
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <332
	SPL 0, <332
	SUB @-127, 100
	SUB @-127, 100
	SUB @121, 160
	MOV -7, <-20
	DAT <-330, <56
	SUB @0, @2
	SUB @-401, <-20
	ADD @121, 160
	CMP -207, <-120
	JMZ -30, 9
	JMZ -30, 9
	SUB @127, 106
	SUB -207, <-120
	MOV -7, <-20
	SUB @121, 160
	SPL 0, -33
	SPL <-127, 100
	SUB @-127, 100
	SUB -627, 100
	SUB @-401, <-20
	SPL 0, <332
	CMP @127, 106
	ADD #270, <0
	SUB -207, <-120
	SPL 0, <332
	SPL 0, <332
	SUB @127, 106
	SUB @127, 106
	ADD 210, 60
	SUB #0, -33
	ADD #270, <1
	CMP -207, <-120
	SPL 0, <332
	SUB @-127, 100
	SPL 0, <332
	ADD 210, 60
	ADD 210, 60
