# Ignore compiled SystemVerilog files
*.json
*.asc
*.bin