Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 16 17:06:51 2021
| Host         : c5b1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5_bd_wrapper_control_sets_placed.rpt
| Design       : lab5_bd_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    65 |
|    Minimum number of control sets                        |    65 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   164 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    65 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     2 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             203 |           66 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             110 |           38 |
| Yes          | No                    | No                     |             330 |           73 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             337 |           77 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                         Enable Signal                                                                         |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                      |                1 |              2 |         2.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | lab5_bd_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |         1.33 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                      |                1 |              4 |         4.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                      |                1 |              4 |         4.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                      |                2 |              4 |         2.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                      |                2 |              4 |         2.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/gen_fun_top_0/U0/da_control_unit/shiftCounter                                                                                                       | lab5_bd_i/gen_fun_top_0/U0/da_control_unit/shiftCounter[3]_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/gen_fun_top_0/U0/da_control_unit/temp1_0                                                                                                            | lab5_bd_i/gen_fun_top_0/U0/da_control_unit/temp1[15]_i_1_n_0                                                                                         |                1 |              4 |         4.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_1_n_0                                        | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                1 |              5 |         5.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | lab5_bd_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                2 |              6 |         3.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                2 |              8 |         4.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                1 |              8 |         8.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                1 |              8 |         8.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                  | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                1 |              8 |         8.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                2 |              8 |         4.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                  | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                1 |              8 |         8.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                1 |              8 |         8.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                1 |              8 |         8.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                  | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                1 |              8 |         8.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                1 |              8 |         8.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                2 |              8 |         4.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                1 |              8 |         8.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                2 |              8 |         4.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                1 |              8 |         8.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                2 |              8 |         4.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                  | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                1 |              8 |         8.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/period_counter[9]_i_1_n_0                                |                2 |             10 |         5.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/period_counter0                                                   | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/sample_index[10]_i_1_n_0                                 |                3 |             11 |         3.67 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/shift_register_1/Q[11]_i_1_n_0                                        |                                                                                                                                                      |                2 |             12 |         6.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/gen_fun_top_0/U0/da_control_unit/temp1_0                                                                                                            | lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]                                                                                            |                2 |             12 |         6.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                             |                                                                                                                                                      |                5 |             12 |         2.40 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_vga_controller_1/vga_timing/c_x0                                                       | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_vga_controller_1/vga_timing/c_y[0]_i_1_n_0                                    |                3 |             12 |         4.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits                                                                                                          | lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]                                                                                            |                3 |             12 |         4.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/ce                                                                    |                                                                                                                                                      |                3 |             12 |         4.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_vga_controller_1/vga_timing/HS_s_i_1_n_0                                      |                4 |             13 |         3.25 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                      |                4 |             13 |         3.25 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                      |                5 |             13 |         2.60 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                      |                2 |             14 |         7.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                      |                2 |             14 |         7.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                      |                8 |             16 |         2.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                      |                3 |             16 |         5.33 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                6 |             17 |         2.83 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]                                                                                            |                7 |             17 |         2.43 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/addr[10]_i_1_n_0                                                  |                                                                                                                                                      |                5 |             23 |         4.60 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/button_sync_p.debounce_counter[0]_i_2_n_0                         | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/button_sync_p.debounce_counter[0]_i_1_n_0                |                6 |             23 |         3.83 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                      |                5 |             27 |         5.40 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                      |                5 |             27 |         5.40 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                      |                6 |             27 |         4.50 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                      |                5 |             27 |         5.40 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/clk_counter[31]_i_1_n_0                                      |                8 |             31 |         3.88 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                      |                9 |             32 |         3.56 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg_rden                                                                                         | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/SR[0]                                                    |                9 |             32 |         3.56 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/presc_counter_0                                                       | lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/clk_counter[31]_i_1_n_0                                      |                8 |             32 |         4.00 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/gen_fun_top_0/U0/enable_sinc[1]                                                                                                                     | lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]                                                                                            |                9 |             33 |         3.67 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                      |                8 |             45 |         5.63 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 | lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                      |                6 |             45 |         7.50 |
|  lab5_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                                      |               67 |            205 |         3.06 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


