{"Hyung Ki Lee": [0.9998379498720169, ["New methods of improving parallel fault simulation in synchronous sequential circuits", ["Hyung Ki Lee", "Dong Sam Ha"], "https://doi.org/10.1109/ICCAD.1993.580024", "iccad", 1993]], "S. Y. Kim": [0.5, ["An efficient methodology for extraction and simulation of transmission lines for application specific electronic modules", ["S. Y. Kim", "Emre Tuncer", "Rohini Gupta", "Byron Krauter", "Thomas L. Savarino", "Dean P. Neikirk", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1993.580031", "iccad", 1993]], "Jaebum Lee": [0.9989936351776123, ["Bounds on net lengths for high-speed PCB", ["Jaebum Lee", "Eugene Shragowitz", "David J. Poli"], "https://doi.org/10.1109/ICCAD.1993.580033", "iccad", 1993]], "Hyuk-Jae Jang": [0.999983012676239, ["A grid-based approach for connectivity binding with geometric costs", ["Hyuk-Jae Jang", "Barry M. Pangrle"], "https://doi.org/10.1109/ICCAD.1993.580037", "iccad", 1993]], "Hyunchul Shin": [0.999739021062851, ["A combined hierarchical placement algorithm", ["Hyunchul Shin", "Chunghee Kim", "Wonjong Kim", "Myoungsub Oh", "Kwangjoon Rhee", "Seogyun Choi", "Heasoo Chung"], "https://doi.org/10.1109/ICCAD.1993.580050", "iccad", 1993]], "Mi-Chang Chang": [0.8386124670505524, ["An accurate grid local truncation error for device simulation", ["Mi-Chang Chang", "Jue-Hsien Chern", "Ping Yang"], "https://doi.org/10.1109/ICCAD.1993.580069", "iccad", 1993]], "Yachyang Sun": [0.5, ["Routing for symmetric FPGAs and FPICs", ["Yachyang Sun", "Ting-Chi Wang", "Chak-Kuen Wong", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1993.580102", "iccad", 1993]], "Yun Sik Lee": [0.9549291431903839, ["Parallel multi-delay simulation", ["Yun Sik Lee", "Peter M. Maurer"], "https://doi.org/10.1109/ICCAD.1993.580174", "iccad", 1993]]}