// Seed: 3654555181
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_6 = 0;
  wire  id_4;
  logic id_5 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input supply0 id_2
    , id_11,
    output tri0 id_3,
    output tri1 id_4,
    output wire id_5,
    output wire id_6,
    input tri0 id_7,
    output wor id_8
    , id_12,
    input supply1 id_9
);
  wire id_13[-1 : -1], id_14, id_15;
  assign {id_11} = (id_2);
  assign id_11   = "";
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15
  );
endmodule
