#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000201efddf120 .scope module, "demo_mpu6050_tb" "demo_mpu6050_tb" 2 7;
 .timescale -9 -12;
v00000201efe08490_0 .net "LEDSIGN", 0 0, v00000201efe027e0_0;  1 drivers
v00000201efe07db0_0 .net "LEDX", 0 0, v00000201efdce630_0;  1 drivers
v00000201efe07b30_0 .net "LEDY", 0 0, v00000201efdce770_0;  1 drivers
v00000201efe07bd0_0 .net "LEDZ", 0 0, v00000201efdce810_0;  1 drivers
v00000201efe07c70_0 .var "MCLK", 0 0;
v00000201efe07ef0_0 .var "RESET", 0 0;
v00000201efe071d0_0 .net "SCLA", 0 0, L_00000201efe08350;  1 drivers
v00000201efe07f90_0 .net "SDA", 0 0, L_00000201efe07950;  1 drivers
v00000201efe085d0_0 .var *"_ivl_0", 0 0; Local signal
S_00000201efdb0fa0 .scope module, "UUT" "DEMO_MPU6050" 2 19, 3 1 0, S_00000201efddf120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MCLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INOUT 1 "SDA";
    .port_info 3 /INOUT 1 "SCL";
    .port_info 4 /OUTPUT 1 "LEDX";
    .port_info 5 /OUTPUT 1 "LEDY";
    .port_info 6 /OUTPUT 1 "LEDZ";
    .port_info 7 /OUTPUT 1 "LEDSIGN";
L_00000201efdacb10 .functor BUFZ 1, v00000201efe07ef0_0, C4<0>, C4<0>, C4<0>;
L_00000201efeba6f0 .functor AND 1, L_00000201efe08670, L_00000201efe08210, C4<1>, C4<1>;
L_00000201efeba840 .functor BUFZ 1, L_00000201efe08350, C4<0>, C4<0>, C4<0>;
L_00000201efeba3e0 .functor BUFZ 1, L_00000201efe07950, C4<0>, C4<0>, C4<0>;
v00000201efe05d30_0 .net "ADR", 3 0, v00000201efe05010_0;  1 drivers
v00000201efe05290_0 .net "COMPLETED", 0 0, v00000201efe04f70_0;  1 drivers
v00000201efe041b0_0 .net "DATA", 7 0, v00000201efe04c50_0;  1 drivers
v00000201efe05510_0 .net "DATA_VALID", 0 0, v00000201efe030a0_0;  1 drivers
v00000201efe05830_0 .net "DIN", 7 0, v00000201efe044d0_0;  1 drivers
v00000201efe046b0_0 .net "DOUT", 7 0, v00000201efe03460_0;  1 drivers
v00000201efe058d0_0 .net "LEDSIGN", 0 0, v00000201efe027e0_0;  alias, 1 drivers
v00000201efe05970_0 .net "LEDX", 0 0, v00000201efdce630_0;  alias, 1 drivers
v00000201efe05150_0 .net "LEDY", 0 0, v00000201efdce770_0;  alias, 1 drivers
v00000201efe04ed0_0 .net "LEDZ", 0 0, v00000201efdce810_0;  alias, 1 drivers
v00000201efe051f0_0 .net "LOAD", 0 0, v00000201efe04e30_0;  1 drivers
v00000201efe05b50_0 .net "MCLK", 0 0, v00000201efe07c70_0;  1 drivers
v00000201efe05330_0 .net "NACK", 0 0, v00000201efe038c0_0;  1 drivers
v00000201efe04430_0 .net "QUEUED", 0 0, v00000201efe02380_0;  1 drivers
v00000201efe053d0_0 .net "RD", 0 0, v00000201efe04cf0_0;  1 drivers
v00000201efe04750_0 .net "RESCAN", 0 0, v00000201efe02740_0;  1 drivers
v00000201efe04570_0 .net "RESET", 0 0, v00000201efe07ef0_0;  1 drivers
v00000201efe055b0_0 .net "SCL", 0 0, L_00000201efe08350;  alias, 1 drivers
v00000201efe05c90_0 .net "SCL_IN", 0 0, L_00000201efeba840;  1 drivers
v00000201efe047f0_0 .net "SCL_OUT", 0 0, v00000201efe02ce0_0;  1 drivers
v00000201efe05dd0_0 .net "SDA", 0 0, L_00000201efe07950;  alias, 1 drivers
v00000201efe05e70_0 .net "SDA_IN", 0 0, L_00000201efeba3e0;  1 drivers
v00000201efe04610_0 .net "SDA_OUT", 0 0, v00000201efe02420_0;  1 drivers
v00000201efe05f10_0 .net "SRST", 0 0, v00000201efe04110_0;  1 drivers
v00000201efe04070_0 .net "STATUS", 2 0, v00000201efe03000_0;  1 drivers
v00000201efe04250_0 .net "STOP", 0 0, v00000201efe03140_0;  1 drivers
v00000201efe042f0_0 .net "TIC", 0 0, L_00000201efeba6f0;  1 drivers
v00000201efe08df0_0 .net "WE", 0 0, v00000201efe05bf0_0;  1 drivers
v00000201efe08530_0 .var "XREG", 7 0;
v00000201efe08ad0_0 .var "YREG", 7 0;
v00000201efe07450_0 .var "ZREG", 7 0;
L_00000201efe71c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000201efe07310_0 .net/2u *"_ivl_10", 0 0, L_00000201efe71c78;  1 drivers
o00000201efe415b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000201efe088f0_0 name=_ivl_16
L_00000201efe71cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000201efe08990_0 .net/2u *"_ivl_18", 0 0, L_00000201efe71cc0;  1 drivers
v00000201efe073b0_0 .net *"_ivl_3", 0 0, L_00000201efe08670;  1 drivers
v00000201efe08b70_0 .net *"_ivl_5", 0 0, L_00000201efe08210;  1 drivers
o00000201efe41678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000201efe076d0_0 name=_ivl_8
v00000201efe07770_0 .var "counter", 7 0;
v00000201efe07630_0 .net "nRST", 0 0, L_00000201efdacb10;  1 drivers
L_00000201efe08670 .part v00000201efe07770_0, 7, 1;
L_00000201efe08210 .part v00000201efe07770_0, 5, 1;
L_00000201efe08350 .functor MUXZ 1, L_00000201efe71c78, o00000201efe41678, v00000201efe02ce0_0, C4<>;
L_00000201efe07950 .functor MUXZ 1, L_00000201efe71cc0, o00000201efe415b8, v00000201efe02420_0, C4<>;
S_00000201efdb1130 .scope module, "I_COMPARE_0" "COMPARE" 3 86, 4 1 0, S_00000201efdb0fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MCLK";
    .port_info 1 /INPUT 1 "nRST";
    .port_info 2 /INPUT 1 "TIC";
    .port_info 3 /INPUT 1 "COMPLETED";
    .port_info 4 /OUTPUT 1 "RESCAN";
    .port_info 5 /INPUT 8 "XREG";
    .port_info 6 /INPUT 8 "YREG";
    .port_info 7 /INPUT 8 "ZREG";
    .port_info 8 /OUTPUT 1 "LEDX";
    .port_info 9 /OUTPUT 1 "LEDY";
    .port_info 10 /OUTPUT 1 "LEDZ";
    .port_info 11 /OUTPUT 1 "SIGN";
L_00000201efdac250 .functor AND 1, L_00000201efe07590, L_00000201efe074f0, C4<1>, C4<1>;
L_00000201efdac330 .functor NOT 1, L_00000201efe07590, C4<0>, C4<0>, C4<0>;
L_00000201efdac3a0 .functor AND 1, L_00000201efdac330, L_00000201efe080d0, C4<1>, C4<1>;
L_00000201efdac4f0 .functor NOT 1, L_00000201efe074f0, C4<0>, C4<0>, C4<0>;
L_00000201efdac410 .functor NOT 1, L_00000201efe080d0, C4<0>, C4<0>, C4<0>;
L_00000201efd9cdc0 .functor AND 1, L_00000201efdac4f0, L_00000201efdac410, C4<1>, C4<1>;
v00000201efdce4f0_0 .net "COMPLETED", 0 0, v00000201efe04f70_0;  alias, 1 drivers
v00000201efdce630_0 .var "LEDX", 0 0;
v00000201efdce770_0 .var "LEDY", 0 0;
v00000201efdce810_0 .var "LEDZ", 0 0;
v00000201efe02060_0 .net "MCLK", 0 0, v00000201efe07c70_0;  alias, 1 drivers
v00000201efe02740_0 .var "RESCAN", 0 0;
v00000201efe027e0_0 .var "SIGN", 0 0;
v00000201efe03b40_0 .net "TIC", 0 0, L_00000201efeba6f0;  alias, 1 drivers
v00000201efe02560_0 .net "XREG", 7 0, v00000201efe08530_0;  1 drivers
v00000201efe035a0_0 .net "YREG", 7 0, v00000201efe08ad0_0;  1 drivers
v00000201efe022e0_0 .net "ZREG", 7 0, v00000201efe07450_0;  1 drivers
L_00000201efe71b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000201efe033c0_0 .net/2u *"_ivl_10", 0 0, L_00000201efe71b10;  1 drivers
v00000201efe02ba0_0 .net *"_ivl_14", 0 0, L_00000201efe078b0;  1 drivers
L_00000201efe71b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000201efe03d20_0 .net/2u *"_ivl_16", 0 0, L_00000201efe71b58;  1 drivers
L_00000201efe71ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000201efe02600_0 .net/2u *"_ivl_18", 0 0, L_00000201efe71ba0;  1 drivers
v00000201efe03280_0 .net *"_ivl_22", 0 0, L_00000201efe07d10;  1 drivers
L_00000201efe71be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000201efe03aa0_0 .net/2u *"_ivl_24", 0 0, L_00000201efe71be8;  1 drivers
L_00000201efe71c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000201efe02e20_0 .net/2u *"_ivl_26", 0 0, L_00000201efe71c30;  1 drivers
v00000201efe03640_0 .net *"_ivl_32", 0 0, L_00000201efdac330;  1 drivers
v00000201efe02b00_0 .net *"_ivl_36", 0 0, L_00000201efdac4f0;  1 drivers
v00000201efe02920_0 .net *"_ivl_38", 0 0, L_00000201efdac410;  1 drivers
v00000201efe029c0_0 .net *"_ivl_6", 0 0, L_00000201efe07810;  1 drivers
L_00000201efe71ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000201efe036e0_0 .net/2u *"_ivl_8", 0 0, L_00000201efe71ac8;  1 drivers
v00000201efe03500_0 .net "ledx_a", 0 0, L_00000201efdac250;  1 drivers
v00000201efe02a60_0 .net "ledy_a", 0 0, L_00000201efdac3a0;  1 drivers
v00000201efe03780_0 .net "ledz_a", 0 0, L_00000201efd9cdc0;  1 drivers
v00000201efe03320_0 .net "nRST", 0 0, L_00000201efdacb10;  alias, 1 drivers
v00000201efe03f00_0 .net "x2c", 7 0, L_00000201efe08c10;  1 drivers
v00000201efe03820_0 .net "xy", 0 0, L_00000201efe07590;  1 drivers
v00000201efe02ec0_0 .net "xz", 0 0, L_00000201efe074f0;  1 drivers
v00000201efe03e60_0 .net "y2c", 7 0, L_00000201efe07270;  1 drivers
v00000201efe02d80_0 .net "yz", 0 0, L_00000201efe080d0;  1 drivers
v00000201efe02880_0 .net "z2c", 7 0, L_00000201efe08a30;  1 drivers
E_00000201efdd6240/0 .event negedge, v00000201efe03320_0;
E_00000201efdd6240/1 .event posedge, v00000201efe02060_0;
E_00000201efdd6240 .event/or E_00000201efdd6240/0, E_00000201efdd6240/1;
L_00000201efe08c10 .ufunc/vec4 TD_demo_mpu6050_tb.UUT.I_COMPARE_0.magnitude, 8, v00000201efe08530_0 (v00000201efdcea90_0) S_00000201efd6afd0;
L_00000201efe07270 .ufunc/vec4 TD_demo_mpu6050_tb.UUT.I_COMPARE_0.magnitude, 8, v00000201efe08ad0_0 (v00000201efdcea90_0) S_00000201efd6afd0;
L_00000201efe08a30 .ufunc/vec4 TD_demo_mpu6050_tb.UUT.I_COMPARE_0.magnitude, 8, v00000201efe07450_0 (v00000201efdcea90_0) S_00000201efd6afd0;
L_00000201efe07810 .cmp/gt 8, L_00000201efe08c10, L_00000201efe07270;
L_00000201efe07590 .functor MUXZ 1, L_00000201efe71b10, L_00000201efe71ac8, L_00000201efe07810, C4<>;
L_00000201efe078b0 .cmp/gt 8, L_00000201efe08c10, L_00000201efe08a30;
L_00000201efe074f0 .functor MUXZ 1, L_00000201efe71ba0, L_00000201efe71b58, L_00000201efe078b0, C4<>;
L_00000201efe07d10 .cmp/gt 8, L_00000201efe07270, L_00000201efe08a30;
L_00000201efe080d0 .functor MUXZ 1, L_00000201efe71c30, L_00000201efe71be8, L_00000201efe07d10, C4<>;
S_00000201efd6afd0 .scope function.vec4.s8, "magnitude" "magnitude" 4 17, 4 17 0, S_00000201efdb1130;
 .timescale 0 0;
v00000201efdcea90_0 .var "a", 7 0;
; Variable magnitude is vec4 return value of scope S_00000201efd6afd0
v00000201efdce9f0_0 .var "ret", 7 0;
TD_demo_mpu6050_tb.UUT.I_COMPARE_0.magnitude ;
    %load/vec4 v00000201efdcea90_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000201efdcea90_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v00000201efdce9f0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000201efdcea90_0;
    %store/vec4 v00000201efdce9f0_0, 0, 8;
T_0.1 ;
    %load/vec4 v00000201efdce9f0_0;
    %ret/vec4 0, 0, 8;  Assign to magnitude (store_vec4_to_lval)
    %end;
S_00000201efda3560 .scope module, "I_I2CMASTER_0" "I2CMASTER" 3 65, 5 1 0, S_00000201efdb0fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MCLK";
    .port_info 1 /INPUT 1 "nRST";
    .port_info 2 /INPUT 1 "SRST";
    .port_info 3 /INPUT 1 "TIC";
    .port_info 4 /INPUT 8 "DIN";
    .port_info 5 /OUTPUT 8 "DOUT";
    .port_info 6 /INPUT 1 "RD";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /OUTPUT 1 "NACK";
    .port_info 9 /OUTPUT 1 "QUEUED";
    .port_info 10 /OUTPUT 1 "DATA_VALID";
    .port_info 11 /OUTPUT 1 "STOP";
    .port_info 12 /OUTPUT 3 "STATUS";
    .port_info 13 /INPUT 1 "SCL_IN";
    .port_info 14 /OUTPUT 1 "SCL_OUT";
    .port_info 15 /INPUT 1 "SDA_IN";
    .port_info 16 /OUTPUT 1 "SDA_OUT";
P_00000201efd22720 .param/l "DEVICE" 0 5 21, C4<01101000>;
P_00000201efd22758 .param/l "S_CHECKACK" 0 5 29, C4<00101>;
P_00000201efd22790 .param/l "S_CHECKACKDOWN" 0 5 31, C4<00111>;
P_00000201efd227c8 .param/l "S_CHECKACKUP" 0 5 30, C4<00110>;
P_00000201efd22800 .param/l "S_IDLE" 0 5 24, C4<00000>;
P_00000201efd22838 .param/l "S_PRESTOP" 0 5 33, C4<01001>;
P_00000201efd22870 .param/l "S_RDSCLDOWN" 0 5 38, C4<01110>;
P_00000201efd228a8 .param/l "S_RDSCLUP" 0 5 37, C4<01101>;
P_00000201efd228e0 .param/l "S_READ" 0 5 35, C4<01011>;
P_00000201efd22918 .param/l "S_RECVBIT" 0 5 36, C4<01100>;
P_00000201efd22950 .param/l "S_RESTART" 0 5 42, C4<10010>;
P_00000201efd22988 .param/l "S_SENDACK" 0 5 39, C4<01111>;
P_00000201efd229c0 .param/l "S_SENDACKDOWN" 0 5 41, C4<10001>;
P_00000201efd229f8 .param/l "S_SENDACKUP" 0 5 40, C4<10000>;
P_00000201efd22a30 .param/l "S_SENDBIT" 0 5 26, C4<00010>;
P_00000201efd22a68 .param/l "S_START" 0 5 25, C4<00001>;
P_00000201efd22aa0 .param/l "S_STOP" 0 5 34, C4<01010>;
P_00000201efd22ad8 .param/l "S_WESCLDOWN" 0 5 28, C4<00100>;
P_00000201efd22b10 .param/l "S_WESCLUP" 0 5 27, C4<00011>;
P_00000201efd22b48 .param/l "S_WRITE" 0 5 32, C4<01000>;
v00000201efe030a0_0 .var "DATA_VALID", 0 0;
v00000201efe03dc0_0 .net "DIN", 7 0, v00000201efe044d0_0;  alias, 1 drivers
v00000201efe03460_0 .var "DOUT", 7 0;
v00000201efe03be0_0 .net "MCLK", 0 0, v00000201efe07c70_0;  alias, 1 drivers
v00000201efe038c0_0 .var "NACK", 0 0;
v00000201efe02380_0 .var "QUEUED", 0 0;
v00000201efe02c40_0 .net "RD", 0 0, v00000201efe04cf0_0;  alias, 1 drivers
v00000201efe02100_0 .net "SCL_IN", 0 0, L_00000201efeba840;  alias, 1 drivers
v00000201efe02ce0_0 .var "SCL_OUT", 0 0;
v00000201efe021a0_0 .net "SDA_IN", 0 0, L_00000201efeba3e0;  alias, 1 drivers
v00000201efe02420_0 .var "SDA_OUT", 0 0;
v00000201efe03c80_0 .net "SRST", 0 0, v00000201efe04110_0;  alias, 1 drivers
v00000201efe03000_0 .var "STATUS", 2 0;
v00000201efe03140_0 .var "STOP", 0 0;
v00000201efe03960_0 .net "TIC", 0 0, L_00000201efeba6f0;  alias, 1 drivers
v00000201efe03a00_0 .net "WE", 0 0, v00000201efe05bf0_0;  alias, 1 drivers
v00000201efe02240_0 .var "counter", 3 0;
v00000201efe024c0_0 .net "nRST", 0 0, L_00000201efdacb10;  alias, 1 drivers
v00000201efe026a0_0 .var "nackdet", 0 0;
v00000201efe02f60_0 .var "next_counter", 3 0;
v00000201efe031e0_0 .var "next_state", 4 0;
v00000201efe05650_0 .var "sda_in_q", 0 0;
v00000201efe056f0_0 .var "sda_in_qq", 0 0;
v00000201efe04890_0 .var "shift", 7 0;
v00000201efe049d0_0 .var "state", 4 0;
E_00000201efdd6540 .event anyedge, v00000201efe02240_0;
S_00000201efda36f0 .scope module, "I_MPU6050_0" "MPU6050" 3 44, 6 1 0, S_00000201efdb0fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MCLK";
    .port_info 1 /INPUT 1 "nRST";
    .port_info 2 /INPUT 1 "TIC";
    .port_info 3 /OUTPUT 1 "SRST";
    .port_info 4 /OUTPUT 8 "DOUT";
    .port_info 5 /OUTPUT 1 "RD";
    .port_info 6 /OUTPUT 1 "WE";
    .port_info 7 /INPUT 1 "QUEUED";
    .port_info 8 /INPUT 1 "NACK";
    .port_info 9 /INPUT 1 "STOP";
    .port_info 10 /INPUT 1 "DATA_VALID";
    .port_info 11 /INPUT 8 "DIN";
    .port_info 12 /OUTPUT 4 "ADR";
    .port_info 13 /OUTPUT 8 "DATA";
    .port_info 14 /OUTPUT 1 "LOAD";
    .port_info 15 /OUTPUT 1 "COMPLETED";
    .port_info 16 /INPUT 1 "RESCAN";
P_00000201efda3880 .param/l "S_IDLE" 0 6 22, C4<000>;
P_00000201efda38b8 .param/l "S_PWRMGT0" 0 6 23, C4<001>;
P_00000201efda38f0 .param/l "S_PWRMGT1" 0 6 24, C4<010>;
P_00000201efda3928 .param/l "S_READ0" 0 6 25, C4<011>;
P_00000201efda3960 .param/l "S_READ1" 0 6 26, C4<100>;
P_00000201efda3998 .param/l "S_STABLE" 0 6 27, C4<101>;
v00000201efe05010_0 .var "ADR", 3 0;
v00000201efe04f70_0 .var "COMPLETED", 0 0;
v00000201efe04c50_0 .var "DATA", 7 0;
v00000201efe04d90_0 .net "DATA_VALID", 0 0, v00000201efe030a0_0;  alias, 1 drivers
v00000201efe050b0_0 .net "DIN", 7 0, v00000201efe03460_0;  alias, 1 drivers
v00000201efe044d0_0 .var "DOUT", 7 0;
v00000201efe04e30_0 .var "LOAD", 0 0;
v00000201efe05790_0 .net "MCLK", 0 0, v00000201efe07c70_0;  alias, 1 drivers
v00000201efe04b10_0 .net "NACK", 0 0, v00000201efe038c0_0;  alias, 1 drivers
v00000201efe04bb0_0 .net "QUEUED", 0 0, v00000201efe02380_0;  alias, 1 drivers
v00000201efe04cf0_0 .var "RD", 0 0;
v00000201efe04a70_0 .net "RESCAN", 0 0, v00000201efe02740_0;  alias, 1 drivers
v00000201efe04110_0 .var "SRST", 0 0;
v00000201efe05a10_0 .net "STOP", 0 0, v00000201efe03140_0;  alias, 1 drivers
v00000201efe05ab0_0 .net "TIC", 0 0, L_00000201efeba6f0;  alias, 1 drivers
v00000201efe05bf0_0 .var "WE", 0 0;
v00000201efe04930_0 .var "adr_i", 3 0;
v00000201efe05470_0 .net "nRST", 0 0, L_00000201efdacb10;  alias, 1 drivers
v00000201efe04390_0 .var "state", 2 0;
E_00000201efdd6d40 .event anyedge, v00000201efe04930_0;
    .scope S_00000201efda36f0;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000201efe04390_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_00000201efda36f0;
T_2 ;
    %wait E_00000201efdd6240;
    %load/vec4 v00000201efe05470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe04110_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000201efe044d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe04cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe05bf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000201efe04930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe04e30_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v00000201efe04c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe04f70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000201efe04390_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000201efe04390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v00000201efe05ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe04110_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000201efe044d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe04cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe05bf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000201efe04930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe04e30_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v00000201efe04c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe04f70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000201efe04390_0, 0;
T_2.9 ;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v00000201efe05ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 107, 0, 8;
    %assign/vec4 v00000201efe044d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe05bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe04cf0_0, 0;
    %load/vec4 v00000201efe04bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000201efe044d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe05bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe04cf0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000201efe04390_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v00000201efe04b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000201efe04390_0, 0;
T_2.15 ;
T_2.14 ;
T_2.11 ;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v00000201efe05ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v00000201efe04bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000201efe044d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe05bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe04cf0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000201efe04390_0, 0;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v00000201efe04b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000201efe04390_0, 0;
T_2.21 ;
T_2.20 ;
T_2.17 ;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v00000201efe05ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.23, 8;
    %load/vec4 v00000201efe05a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.25, 8;
    %pushi/vec4 59, 0, 8;
    %assign/vec4 v00000201efe044d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe05bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe04cf0_0, 0;
    %jmp T_2.26;
T_2.25 ;
    %load/vec4 v00000201efe04bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe05bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe04cf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000201efe04930_0, 0;
    %jmp T_2.28;
T_2.27 ;
    %load/vec4 v00000201efe04d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe04e30_0, 0;
    %load/vec4 v00000201efe050b0_0;
    %assign/vec4 v00000201efe04c50_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000201efe04390_0, 0;
    %jmp T_2.30;
T_2.29 ;
    %load/vec4 v00000201efe04b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.31, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000201efe04390_0, 0;
T_2.31 ;
T_2.30 ;
T_2.28 ;
T_2.26 ;
T_2.23 ;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v00000201efe05ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.33, 8;
    %load/vec4 v00000201efe04d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe04e30_0, 0;
    %load/vec4 v00000201efe050b0_0;
    %assign/vec4 v00000201efe04c50_0, 0;
    %jmp T_2.36;
T_2.35 ;
    %load/vec4 v00000201efe04bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.37, 8;
    %load/vec4 v00000201efe04930_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000201efe04930_0, 0;
    %load/vec4 v00000201efe04930_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_2.39, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe05bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe04cf0_0, 0;
    %jmp T_2.40;
T_2.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe05bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe04cf0_0, 0;
T_2.40 ;
    %jmp T_2.38;
T_2.37 ;
    %load/vec4 v00000201efe05a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.41, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000201efe04390_0, 0;
    %jmp T_2.42;
T_2.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe04e30_0, 0;
T_2.42 ;
T_2.38 ;
T_2.36 ;
T_2.33 ;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe04f70_0, 0;
    %load/vec4 v00000201efe05ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.43, 8;
    %load/vec4 v00000201efe04a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.45, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000201efe04390_0, 0;
T_2.45 ;
T_2.43 ;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000201efda36f0;
T_3 ;
    %wait E_00000201efdd6d40;
    %load/vec4 v00000201efe04930_0;
    %store/vec4 v00000201efe05010_0, 0, 4;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000201efda3560;
T_4 ;
    %wait E_00000201efdd6540;
    %load/vec4 v00000201efe02240_0;
    %addi 1, 0, 4;
    %store/vec4 v00000201efe02f60_0, 0, 4;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000201efda3560;
T_5 ;
    %wait E_00000201efdd6240;
    %load/vec4 v00000201efe024c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe05650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe056f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000201efe03be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000201efe021a0_0;
    %assign/vec4 v00000201efe05650_0, 0;
    %load/vec4 v00000201efe05650_0;
    %assign/vec4 v00000201efe056f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000201efda3560;
T_6 ;
    %wait E_00000201efdd6240;
    %load/vec4 v00000201efe024c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000201efe03000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000201efe03460_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000201efe02240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe026a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000201efe04890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000201efe03be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000201efe03c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v00000201efe049d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
    %jmp T_6.26;
T_6.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000201efe03000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000201efe03460_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000201efe02240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.27, 8;
    %load/vec4 v00000201efe03a00_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.31, 8;
    %load/vec4 v00000201efe02c40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.31;
    %jmp/0xz  T_6.29, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.29 ;
T_6.27 ;
    %jmp T_6.26;
T_6.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000201efe03000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000201efe02240_0, 0;
    %pushi/vec4 104, 0, 7;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000201efe04890_0, 4, 5;
    %load/vec4 v00000201efe03a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.34, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000201efe04890_0, 4, 5;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000201efe031e0_0, 0;
    %jmp T_6.35;
T_6.34 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000201efe04890_0, 4, 5;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v00000201efe031e0_0, 0;
T_6.35 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.32 ;
    %jmp T_6.26;
T_6.8 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.36, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000201efe03000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %load/vec4 v00000201efe04890_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v00000201efe02420_0, 0;
    %load/vec4 v00000201efe04890_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000201efe04890_0, 4, 5;
    %load/vec4 v00000201efe02f60_0;
    %assign/vec4 v00000201efe02240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.36 ;
    %jmp T_6.26;
T_6.9 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.38, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.38 ;
    %jmp T_6.26;
T_6.10 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %load/vec4 v00000201efe02240_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.42, 8;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
    %jmp T_6.43;
T_6.42 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.43 ;
T_6.40 ;
    %jmp T_6.26;
T_6.11 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.44, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000201efe03000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.44 ;
    %jmp T_6.26;
T_6.12 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.46, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %load/vec4 v00000201efe056f0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.48, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.49, 8;
T_6.48 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.49, 8;
 ; End of false expr.
    %blend;
T_6.49;
    %assign/vec4 v00000201efe026a0_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.46 ;
    %jmp T_6.26;
T_6.13 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.50, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %load/vec4 v00000201efe031e0_0;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.50 ;
    %jmp T_6.26;
T_6.14 ;
    %load/vec4 v00000201efe026a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.52, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.54, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe026a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02420_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.54 ;
    %jmp T_6.53;
T_6.52 ;
    %load/vec4 v00000201efe03a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.56, 8;
    %load/vec4 v00000201efe03dc0_0;
    %assign/vec4 v00000201efe04890_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000201efe02240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
    %jmp T_6.57;
T_6.56 ;
    %load/vec4 v00000201efe02c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02420_0, 0;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.60, 8;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.60 ;
    %jmp T_6.59;
T_6.58 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.62, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02420_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.62 ;
T_6.59 ;
T_6.57 ;
T_6.53 ;
    %jmp T_6.26;
T_6.15 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.64, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.64 ;
    %jmp T_6.26;
T_6.16 ;
    %load/vec4 v00000201efe026a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.66, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.68, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe026a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02420_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.68 ;
    %jmp T_6.67;
T_6.66 ;
    %load/vec4 v00000201efe02c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.70, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000201efe04890_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000201efe02240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
    %jmp T_6.71;
T_6.70 ;
    %load/vec4 v00000201efe03a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.72, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02420_0, 0;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.74, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.74 ;
    %jmp T_6.73;
T_6.72 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.76, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02420_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.76 ;
T_6.73 ;
T_6.71 ;
T_6.67 ;
    %jmp T_6.26;
T_6.17 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.78, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000201efe03000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %load/vec4 v00000201efe02f60_0;
    %assign/vec4 v00000201efe02240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.78 ;
    %jmp T_6.26;
T_6.18 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.80, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %load/vec4 v00000201efe04890_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000201efe04890_0, 4, 5;
    %load/vec4 v00000201efe056f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000201efe04890_0, 4, 5;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.80 ;
    %jmp T_6.26;
T_6.19 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.82, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %load/vec4 v00000201efe02240_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.84, 8;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
    %jmp T_6.85;
T_6.84 ;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.85 ;
T_6.82 ;
    %jmp T_6.26;
T_6.20 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.86, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000201efe03000_0, 0;
    %load/vec4 v00000201efe02c40_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.88, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.89, 8;
T_6.88 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_6.89, 8;
 ; End of false expr.
    %blend;
T_6.89;
    %assign/vec4 v00000201efe02420_0, 0;
    %load/vec4 v00000201efe04890_0;
    %assign/vec4 v00000201efe03460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.86 ;
    %jmp T_6.26;
T_6.21 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.90, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.90 ;
    %jmp T_6.26;
T_6.22 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.92, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe030a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.92 ;
    %jmp T_6.26;
T_6.23 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.94, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000201efe03000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe03140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe038c0_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.94 ;
    %jmp T_6.26;
T_6.24 ;
    %load/vec4 v00000201efe03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.96, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02420_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000201efe049d0_0, 0;
T_6.96 ;
    %jmp T_6.26;
T_6.26 ;
    %pop/vec4 1;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000201efdb1130;
T_7 ;
    %wait E_00000201efdd6240;
    %load/vec4 v00000201efe03320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efdce630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efdce770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efdce810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe027e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02740_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000201efe03b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000201efdce4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000201efe03500_0;
    %inv;
    %assign/vec4 v00000201efdce630_0, 0;
    %load/vec4 v00000201efe02a60_0;
    %inv;
    %assign/vec4 v00000201efdce770_0, 0;
    %load/vec4 v00000201efe03780_0;
    %inv;
    %assign/vec4 v00000201efdce810_0, 0;
    %load/vec4 v00000201efe03500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v00000201efe02560_0;
    %parti/s 1, 7, 4;
    %inv;
    %assign/vec4 v00000201efe027e0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v00000201efe02a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v00000201efe035a0_0;
    %parti/s 1, 7, 4;
    %inv;
    %assign/vec4 v00000201efe027e0_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v00000201efe03780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v00000201efe022e0_0;
    %parti/s 1, 7, 4;
    %inv;
    %assign/vec4 v00000201efe027e0_0, 0;
T_7.10 ;
T_7.9 ;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000201efe02740_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201efe02740_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000201efdb0fa0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000201efe07770_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000201efe08530_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000201efe08ad0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000201efe07450_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_00000201efdb0fa0;
T_9 ;
    %wait E_00000201efdd6240;
    %load/vec4 v00000201efe07630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000201efe07770_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000201efe042f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000201efe07770_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000201efe07770_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000201efe07770_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000201efdb0fa0;
T_10 ;
    %wait E_00000201efdd6240;
    %load/vec4 v00000201efe07630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000201efe08530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000201efe08ad0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000201efe07450_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000201efe042f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.4, 9;
    %load/vec4 v00000201efe051f0_0;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000201efe05d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v00000201efe041b0_0;
    %assign/vec4 v00000201efe08530_0, 0;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v00000201efe041b0_0;
    %assign/vec4 v00000201efe08ad0_0, 0;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v00000201efe041b0_0;
    %assign/vec4 v00000201efe07450_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000201efddf120;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201efe07c70_0, 0, 1;
T_11.0 ;
    %load/vec4 v00000201efe07c70_0;
    %inv;
    %store/vec4 v00000201efe085d0_0, 0, 1;
    %pushi/vec4 10000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000201efe085d0_0;
    %store/vec4 v00000201efe07c70_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_00000201efddf120;
T_12 ;
    %vpi_call 2 40 "$dumpfile", "demo_mpu6050_tb.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb11111111111111111111111111111111, S_00000201efdb0fa0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201efe07c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201efe07ef0_0, 0, 1;
    %delay 1000000000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "mpu6050\demo_mpu6050_tb.v";
    "./mpu6050/demo_mpu6050.v";
    "./mpu6050/compare.v";
    "./mpu6050/i2cmaster.v";
    "./mpu6050/mpu6050.v";
