Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 0 fs : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 5 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 5 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 5 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 10 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 10 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 10 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 15 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 15 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 15 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 20 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 20 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 20 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 25 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 25 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 25 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 30 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 30 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 30 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 35 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 35 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 35 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 40 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 40 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 40 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 45 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 45 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 45 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 50 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 50 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 50 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 55 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 55 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 55 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 60 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 60 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 60 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 65 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 65 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 65 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 70 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 70 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 70 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 75 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 75 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 75 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 80 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 80 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 80 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 85 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 85 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 85 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 90 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 90 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 90 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 95 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 95 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 95 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 100 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 100 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 100 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
Stopped at time : 105 ns : File "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" Line 34
