<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ResourcePriorityQueue.cpp source code [llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>CodeGen</a>/<a href='./'>SelectionDAG</a>/<a href='ResourcePriorityQueue.cpp.html'>ResourcePriorityQueue.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- ResourcePriorityQueue.cpp - A DFA-oriented priority queue -*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the ResourcePriorityQueue class, which is a</i></td></tr>
<tr><th id="10">10</th><td><i>// SchedulingPriorityQueue that prioritizes instructions using DFA state to</i></td></tr>
<tr><th id="11">11</th><td><i>// reduce the length of the critical path through the basic block</i></td></tr>
<tr><th id="12">12</th><td><i>// on VLIW platforms.</i></td></tr>
<tr><th id="13">13</th><td><i>// The scheduler is basically a top-down adaptable list scheduler with DFA</i></td></tr>
<tr><th id="14">14</th><td><i>// resource tracking added to the cost function.</i></td></tr>
<tr><th id="15">15</th><td><i>// DFA is queried as a state machine to model "packets/bundles" during</i></td></tr>
<tr><th id="16">16</th><td><i>// schedule. Currently packets/bundles are discarded at the end of</i></td></tr>
<tr><th id="17">17</th><td><i>// scheduling, affecting only order of instructions.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html">"llvm/CodeGen/ResourcePriorityQueue.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html">"llvm/CodeGen/SelectionDAGNodes.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "scheduler"</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableDFASched" title='DisableDFASched' data-type='cl::opt&lt;bool&gt;' data-ref="DisableDFASched">DisableDFASched</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-dfa-sched"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="36">36</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="37">37</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable use of DFA during scheduling"</q>));</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt; <dfn class="tu decl def" id="RegPressureThreshold" title='RegPressureThreshold' data-type='cl::opt&lt;int&gt;' data-ref="RegPressureThreshold">RegPressureThreshold</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="40">40</th><td>  <q>"dfa-sched-reg-pressure-threshold"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>5</var>),</td></tr>
<tr><th id="41">41</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Track reg pressure and switch priority to in-depth"</q>));</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="decl def" id="_ZN4llvm21ResourcePriorityQueueC1EPNS_16SelectionDAGISelE" title='llvm::ResourcePriorityQueue::ResourcePriorityQueue' data-ref="_ZN4llvm21ResourcePriorityQueueC1EPNS_16SelectionDAGISelE">ResourcePriorityQueue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col7 decl" id="107IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="107IS">IS</dfn>)</td></tr>
<tr><th id="44">44</th><td>    : <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Picker" title='llvm::ResourcePriorityQueue::Picker' data-ref="llvm::ResourcePriorityQueue::Picker">Picker</a><a class="ref" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#_ZN4llvm13resource_sortC1EPNS_21ResourcePriorityQueueE" title='llvm::resource_sort::resource_sort' data-ref="_ZN4llvm13resource_sortC1EPNS_21ResourcePriorityQueueE">(</a><b>this</b>), <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::InstrItins" title='llvm::ResourcePriorityQueue::InstrItins' data-ref="llvm::ResourcePriorityQueue::InstrItins">InstrItins</a>(<a class="local col7 ref" href="#107IS" title='IS' data-ref="107IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv" title='llvm::TargetSubtargetInfo::getInstrItineraryData' data-ref="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv">getInstrItineraryData</a>()) {</td></tr>
<tr><th id="45">45</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="108STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="108STI">STI</dfn> = <a class="local col7 ref" href="#107IS" title='IS' data-ref="107IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="46">46</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TRI" title='llvm::ResourcePriorityQueue::TRI' data-ref="llvm::ResourcePriorityQueue::TRI">TRI</a> = <a class="local col8 ref" href="#108STI" title='STI' data-ref="108STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="47">47</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a> = <a class="local col7 ref" href="#107IS" title='IS' data-ref="107IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>;</td></tr>
<tr><th id="48">48</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TII" title='llvm::ResourcePriorityQueue::TII' data-ref="llvm::ResourcePriorityQueue::TII">TII</a> = <a class="local col8 ref" href="#108STI" title='STI' data-ref="108STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="49">49</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::ResourcesModel" title='llvm::ResourcePriorityQueue::ResourcesModel' data-ref="llvm::ResourcePriorityQueue::ResourcesModel">ResourcesModel</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>(<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TII" title='llvm::ResourcePriorityQueue::TII' data-ref="llvm::ResourcePriorityQueue::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE" title='llvm::TargetInstrInfo::CreateTargetScheduleState' data-ref="_ZNK4llvm15TargetInstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE">CreateTargetScheduleState</a>(<a class="local col8 ref" href="#108STI" title='STI' data-ref="108STI">STI</a>));</td></tr>
<tr><th id="50">50</th><td>  <i>// This hard requirement could be relaxed, but for now</i></td></tr>
<tr><th id="51">51</th><td><i>  // do not let it proceed.</i></td></tr>
<tr><th id="52">52</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ResourcesModel &amp;&amp; &quot;Unimplemented CreateTargetScheduleState.&quot;) ? void (0) : __assert_fail (&quot;ResourcesModel &amp;&amp; \&quot;Unimplemented CreateTargetScheduleState.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp&quot;, 52, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrcvbEv" title='std::unique_ptr::operator bool' data-ref="_ZNKSt10unique_ptrcvbEv"></a><a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::ResourcesModel" title='llvm::ResourcePriorityQueue::ResourcesModel' data-ref="llvm::ResourcePriorityQueue::ResourcesModel">ResourcesModel</a> &amp;&amp; <q>"Unimplemented CreateTargetScheduleState."</q>);</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="109NumRC" title='NumRC' data-type='unsigned int' data-ref="109NumRC">NumRC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TRI" title='llvm::ResourcePriorityQueue::TRI' data-ref="llvm::ResourcePriorityQueue::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>();</td></tr>
<tr><th id="55">55</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::RegLimit" title='llvm::ResourcePriorityQueue::RegLimit' data-ref="llvm::ResourcePriorityQueue::RegLimit">RegLimit</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col9 ref" href="#109NumRC" title='NumRC' data-ref="109NumRC">NumRC</a>);</td></tr>
<tr><th id="56">56</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::RegPressure" title='llvm::ResourcePriorityQueue::RegPressure' data-ref="llvm::ResourcePriorityQueue::RegPressure">RegPressure</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col9 ref" href="#109NumRC" title='NumRC' data-ref="109NumRC">NumRC</a>);</td></tr>
<tr><th id="57">57</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt4fillT_S_RKT0_" title='std::fill' data-ref="_ZSt4fillT_S_RKT0_">fill</a>(<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::RegLimit" title='llvm::ResourcePriorityQueue::RegLimit' data-ref="llvm::ResourcePriorityQueue::RegLimit">RegLimit</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::RegLimit" title='llvm::ResourcePriorityQueue::RegLimit' data-ref="llvm::ResourcePriorityQueue::RegLimit">RegLimit</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <var>0</var>);</td></tr>
<tr><th id="58">58</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt4fillT_S_RKT0_" title='std::fill' data-ref="_ZSt4fillT_S_RKT0_">fill</a>(<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::RegPressure" title='llvm::ResourcePriorityQueue::RegPressure' data-ref="llvm::ResourcePriorityQueue::RegPressure">RegPressure</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::RegPressure" title='llvm::ResourcePriorityQueue::RegPressure' data-ref="llvm::ResourcePriorityQueue::RegPressure">RegPressure</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <var>0</var>);</td></tr>
<tr><th id="59">59</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="110RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="110RC">RC</dfn> : <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TRI" title='llvm::ResourcePriorityQueue::TRI' data-ref="llvm::ResourcePriorityQueue::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo10regclassesEv" title='llvm::TargetRegisterInfo::regclasses' data-ref="_ZNK4llvm18TargetRegisterInfo10regclassesEv">regclasses</a>())</td></tr>
<tr><th id="60">60</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::RegLimit" title='llvm::ResourcePriorityQueue::RegLimit' data-ref="llvm::ResourcePriorityQueue::RegLimit">RegLimit</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#110RC" title='RC' data-ref="110RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()]</a> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TRI" title='llvm::ResourcePriorityQueue::TRI' data-ref="llvm::ResourcePriorityQueue::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm18TargetRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</a>(<a class="local col0 ref" href="#110RC" title='RC' data-ref="110RC">RC</a>, <span class='refarg'>*<a class="local col7 ref" href="#107IS" title='IS' data-ref="107IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a></span>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::ParallelLiveRanges" title='llvm::ResourcePriorityQueue::ParallelLiveRanges' data-ref="llvm::ResourcePriorityQueue::ParallelLiveRanges">ParallelLiveRanges</a> = <var>0</var>;</td></tr>
<tr><th id="63">63</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::HorizontalVerticalBalance" title='llvm::ResourcePriorityQueue::HorizontalVerticalBalance' data-ref="llvm::ResourcePriorityQueue::HorizontalVerticalBalance">HorizontalVerticalBalance</a> = <var>0</var>;</td></tr>
<tr><th id="64">64</th><td>}</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><em>unsigned</em></td></tr>
<tr><th id="67">67</th><td><a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="decl def" id="_ZN4llvm21ResourcePriorityQueue19numberRCValPredInSUEPNS_5SUnitEj" title='llvm::ResourcePriorityQueue::numberRCValPredInSU' data-ref="_ZN4llvm21ResourcePriorityQueue19numberRCValPredInSUEPNS_5SUnitEj">numberRCValPredInSU</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="111SU" title='SU' data-type='llvm::SUnit *' data-ref="111SU">SU</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="112RCId" title='RCId' data-type='unsigned int' data-ref="112RCId">RCId</dfn>) {</td></tr>
<tr><th id="68">68</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="113NumberDeps" title='NumberDeps' data-type='unsigned int' data-ref="113NumberDeps">NumberDeps</dfn> = <var>0</var>;</td></tr>
<tr><th id="69">69</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col4 decl" id="114Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="114Pred">Pred</dfn> : <a class="local col1 ref" href="#111SU" title='SU' data-ref="111SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="70">70</th><td>    <b>if</b> (<a class="local col4 ref" href="#114Pred" title='Pred' data-ref="114Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="71">71</th><td>      <b>continue</b>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="115PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="115PredSU">PredSU</dfn> = <a class="local col4 ref" href="#114Pred" title='Pred' data-ref="114Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="74">74</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="116ScegN" title='ScegN' data-type='const llvm::SDNode *' data-ref="116ScegN">ScegN</dfn> = <a class="local col5 ref" href="#115PredSU" title='PredSU' data-ref="115PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>    <b>if</b> (!<a class="local col6 ref" href="#116ScegN" title='ScegN' data-ref="116ScegN">ScegN</a>)</td></tr>
<tr><th id="77">77</th><td>      <b>continue</b>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>    <i>// If value is passed to CopyToReg, it is probably</i></td></tr>
<tr><th id="80">80</th><td><i>    // live outside BB.</i></td></tr>
<tr><th id="81">81</th><td>    <b>switch</b> (<a class="local col6 ref" href="#116ScegN" title='ScegN' data-ref="116ScegN">ScegN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="82">82</th><td>      <b>default</b>:  <b>break</b>;</td></tr>
<tr><th id="83">83</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a>:    <b>break</b>;</td></tr>
<tr><th id="84">84</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>:    <a class="local col3 ref" href="#113NumberDeps" title='NumberDeps' data-ref="113NumberDeps">NumberDeps</a>++;  <b>break</b>;</td></tr>
<tr><th id="85">85</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>:      <b>break</b>;</td></tr>
<tr><th id="86">86</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM" title='llvm::ISD::NodeType::INLINEASM' data-ref="llvm::ISD::NodeType::INLINEASM">INLINEASM</a>:      <b>break</b>;</td></tr>
<tr><th id="87">87</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM_BR" title='llvm::ISD::NodeType::INLINEASM_BR' data-ref="llvm::ISD::NodeType::INLINEASM_BR">INLINEASM_BR</a>:   <b>break</b>;</td></tr>
<tr><th id="88">88</th><td>    }</td></tr>
<tr><th id="89">89</th><td>    <b>if</b> (!<a class="local col6 ref" href="#116ScegN" title='ScegN' data-ref="116ScegN">ScegN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="90">90</th><td>      <b>continue</b>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="117i" title='i' data-type='unsigned int' data-ref="117i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="118e" title='e' data-type='unsigned int' data-ref="118e">e</dfn> = <a class="local col6 ref" href="#116ScegN" title='ScegN' data-ref="116ScegN">ScegN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>(); <a class="local col7 ref" href="#117i" title='i' data-ref="117i">i</a> != <a class="local col8 ref" href="#118e" title='e' data-ref="118e">e</a>; ++<a class="local col7 ref" href="#117i" title='i' data-ref="117i">i</a>) {</td></tr>
<tr><th id="93">93</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="119VT" title='VT' data-type='llvm::MVT' data-ref="119VT">VT</dfn> = <a class="local col6 ref" href="#116ScegN" title='ScegN' data-ref="116ScegN">ScegN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col7 ref" href="#117i" title='i' data-ref="117i">i</a>);</td></tr>
<tr><th id="94">94</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#119VT" title='VT' data-ref="119VT">VT</a>)</td></tr>
<tr><th id="95">95</th><td>          &amp;&amp; (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#119VT" title='VT' data-ref="119VT">VT</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() == <a class="local col2 ref" href="#112RCId" title='RCId' data-ref="112RCId">RCId</a>)) {</td></tr>
<tr><th id="96">96</th><td>        <a class="local col3 ref" href="#113NumberDeps" title='NumberDeps' data-ref="113NumberDeps">NumberDeps</a>++;</td></tr>
<tr><th id="97">97</th><td>        <b>break</b>;</td></tr>
<tr><th id="98">98</th><td>      }</td></tr>
<tr><th id="99">99</th><td>    }</td></tr>
<tr><th id="100">100</th><td>  }</td></tr>
<tr><th id="101">101</th><td>  <b>return</b> <a class="local col3 ref" href="#113NumberDeps" title='NumberDeps' data-ref="113NumberDeps">NumberDeps</a>;</td></tr>
<tr><th id="102">102</th><td>}</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><em>unsigned</em> <a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="decl def" id="_ZN4llvm21ResourcePriorityQueue19numberRCValSuccInSUEPNS_5SUnitEj" title='llvm::ResourcePriorityQueue::numberRCValSuccInSU' data-ref="_ZN4llvm21ResourcePriorityQueue19numberRCValSuccInSUEPNS_5SUnitEj">numberRCValSuccInSU</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="120SU" title='SU' data-type='llvm::SUnit *' data-ref="120SU">SU</dfn>,</td></tr>
<tr><th id="105">105</th><td>                                                    <em>unsigned</em> <dfn class="local col1 decl" id="121RCId" title='RCId' data-type='unsigned int' data-ref="121RCId">RCId</dfn>) {</td></tr>
<tr><th id="106">106</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122NumberDeps" title='NumberDeps' data-type='unsigned int' data-ref="122NumberDeps">NumberDeps</dfn> = <var>0</var>;</td></tr>
<tr><th id="107">107</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col3 decl" id="123Succ" title='Succ' data-type='const llvm::SDep &amp;' data-ref="123Succ">Succ</dfn> : <a class="local col0 ref" href="#120SU" title='SU' data-ref="120SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="108">108</th><td>    <b>if</b> (<a class="local col3 ref" href="#123Succ" title='Succ' data-ref="123Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="109">109</th><td>      <b>continue</b>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="124SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="124SuccSU">SuccSU</dfn> = <a class="local col3 ref" href="#123Succ" title='Succ' data-ref="123Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="112">112</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="125ScegN" title='ScegN' data-type='const llvm::SDNode *' data-ref="125ScegN">ScegN</dfn> = <a class="local col4 ref" href="#124SuccSU" title='SuccSU' data-ref="124SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="113">113</th><td>    <b>if</b> (!<a class="local col5 ref" href="#125ScegN" title='ScegN' data-ref="125ScegN">ScegN</a>)</td></tr>
<tr><th id="114">114</th><td>      <b>continue</b>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>    <i>// If value is passed to CopyToReg, it is probably</i></td></tr>
<tr><th id="117">117</th><td><i>    // live outside BB.</i></td></tr>
<tr><th id="118">118</th><td>    <b>switch</b> (<a class="local col5 ref" href="#125ScegN" title='ScegN' data-ref="125ScegN">ScegN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="119">119</th><td>      <b>default</b>:  <b>break</b>;</td></tr>
<tr><th id="120">120</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a>:    <b>break</b>;</td></tr>
<tr><th id="121">121</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>:    <b>break</b>;</td></tr>
<tr><th id="122">122</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>:      <a class="local col2 ref" href="#122NumberDeps" title='NumberDeps' data-ref="122NumberDeps">NumberDeps</a>++;  <b>break</b>;</td></tr>
<tr><th id="123">123</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM" title='llvm::ISD::NodeType::INLINEASM' data-ref="llvm::ISD::NodeType::INLINEASM">INLINEASM</a>:      <b>break</b>;</td></tr>
<tr><th id="124">124</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM_BR" title='llvm::ISD::NodeType::INLINEASM_BR' data-ref="llvm::ISD::NodeType::INLINEASM_BR">INLINEASM_BR</a>:   <b>break</b>;</td></tr>
<tr><th id="125">125</th><td>    }</td></tr>
<tr><th id="126">126</th><td>    <b>if</b> (!<a class="local col5 ref" href="#125ScegN" title='ScegN' data-ref="125ScegN">ScegN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="127">127</th><td>      <b>continue</b>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="126i" title='i' data-type='unsigned int' data-ref="126i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="127e" title='e' data-type='unsigned int' data-ref="127e">e</dfn> = <a class="local col5 ref" href="#125ScegN" title='ScegN' data-ref="125ScegN">ScegN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#126i" title='i' data-ref="126i">i</a> != <a class="local col7 ref" href="#127e" title='e' data-ref="127e">e</a>; ++<a class="local col6 ref" href="#126i" title='i' data-ref="126i">i</a>) {</td></tr>
<tr><th id="130">130</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="128Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="128Op">Op</dfn> = <a class="local col5 ref" href="#125ScegN" title='ScegN' data-ref="125ScegN">ScegN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#126i" title='i' data-ref="126i">i</a>);</td></tr>
<tr><th id="131">131</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="129VT" title='VT' data-type='llvm::MVT' data-ref="129VT">VT</dfn> = <a class="local col8 ref" href="#128Op" title='Op' data-ref="128Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col8 ref" href="#128Op" title='Op' data-ref="128Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getResNoEv" title='llvm::SDValue::getResNo' data-ref="_ZNK4llvm7SDValue8getResNoEv">getResNo</a>());</td></tr>
<tr><th id="132">132</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#129VT" title='VT' data-ref="129VT">VT</a>)</td></tr>
<tr><th id="133">133</th><td>          &amp;&amp; (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#129VT" title='VT' data-ref="129VT">VT</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() == <a class="local col1 ref" href="#121RCId" title='RCId' data-ref="121RCId">RCId</a>)) {</td></tr>
<tr><th id="134">134</th><td>        <a class="local col2 ref" href="#122NumberDeps" title='NumberDeps' data-ref="122NumberDeps">NumberDeps</a>++;</td></tr>
<tr><th id="135">135</th><td>        <b>break</b>;</td></tr>
<tr><th id="136">136</th><td>      }</td></tr>
<tr><th id="137">137</th><td>    }</td></tr>
<tr><th id="138">138</th><td>  }</td></tr>
<tr><th id="139">139</th><td>  <b>return</b> <a class="local col2 ref" href="#122NumberDeps" title='NumberDeps' data-ref="122NumberDeps">NumberDeps</a>;</td></tr>
<tr><th id="140">140</th><td>}</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL18numberCtrlDepsInSUPN4llvm5SUnitE" title='numberCtrlDepsInSU' data-type='unsigned int numberCtrlDepsInSU(llvm::SUnit * SU)' data-ref="_ZL18numberCtrlDepsInSUPN4llvm5SUnitE">numberCtrlDepsInSU</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="130SU" title='SU' data-type='llvm::SUnit *' data-ref="130SU">SU</dfn>) {</td></tr>
<tr><th id="143">143</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="131NumberDeps" title='NumberDeps' data-type='unsigned int' data-ref="131NumberDeps">NumberDeps</dfn> = <var>0</var>;</td></tr>
<tr><th id="144">144</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col2 decl" id="132Succ" title='Succ' data-type='const llvm::SDep &amp;' data-ref="132Succ">Succ</dfn> : <a class="local col0 ref" href="#130SU" title='SU' data-ref="130SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>)</td></tr>
<tr><th id="145">145</th><td>    <b>if</b> (<a class="local col2 ref" href="#132Succ" title='Succ' data-ref="132Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="146">146</th><td>      <a class="local col1 ref" href="#131NumberDeps" title='NumberDeps' data-ref="131NumberDeps">NumberDeps</a>++;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <b>return</b> <a class="local col1 ref" href="#131NumberDeps" title='NumberDeps' data-ref="131NumberDeps">NumberDeps</a>;</td></tr>
<tr><th id="149">149</th><td>}</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL18numberCtrlPredInSUPN4llvm5SUnitE" title='numberCtrlPredInSU' data-type='unsigned int numberCtrlPredInSU(llvm::SUnit * SU)' data-ref="_ZL18numberCtrlPredInSUPN4llvm5SUnitE">numberCtrlPredInSU</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="133SU" title='SU' data-type='llvm::SUnit *' data-ref="133SU">SU</dfn>) {</td></tr>
<tr><th id="152">152</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="134NumberDeps" title='NumberDeps' data-type='unsigned int' data-ref="134NumberDeps">NumberDeps</dfn> = <var>0</var>;</td></tr>
<tr><th id="153">153</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col5 decl" id="135Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="135Pred">Pred</dfn> : <a class="local col3 ref" href="#133SU" title='SU' data-ref="133SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="154">154</th><td>    <b>if</b> (<a class="local col5 ref" href="#135Pred" title='Pred' data-ref="135Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="155">155</th><td>      <a class="local col4 ref" href="#134NumberDeps" title='NumberDeps' data-ref="134NumberDeps">NumberDeps</a>++;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <b>return</b> <a class="local col4 ref" href="#134NumberDeps" title='NumberDeps' data-ref="134NumberDeps">NumberDeps</a>;</td></tr>
<tr><th id="158">158</th><td>}</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><i class="doc">///</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">/// Initialize nodes.</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">///</i></td></tr>
<tr><th id="163">163</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="virtual decl def" id="_ZN4llvm21ResourcePriorityQueue9initNodesERSt6vectorINS_5SUnitESaIS2_EE" title='llvm::ResourcePriorityQueue::initNodes' data-ref="_ZN4llvm21ResourcePriorityQueue9initNodesERSt6vectorINS_5SUnitESaIS2_EE">initNodes</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; &amp;<dfn class="local col6 decl" id="136sunits" title='sunits' data-type='std::vector&lt;SUnit&gt; &amp;' data-ref="136sunits">sunits</dfn>) {</td></tr>
<tr><th id="164">164</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::SUnits" title='llvm::ResourcePriorityQueue::SUnits' data-ref="llvm::ResourcePriorityQueue::SUnits">SUnits</a> = &amp;<a class="local col6 ref" href="#136sunits" title='sunits' data-ref="136sunits">sunits</a>;</td></tr>
<tr><th id="165">165</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::NumNodesSolelyBlocking" title='llvm::ResourcePriorityQueue::NumNodesSolelyBlocking' data-ref="llvm::ResourcePriorityQueue::NumNodesSolelyBlocking">NumNodesSolelyBlocking</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::SUnits" title='llvm::ResourcePriorityQueue::SUnits' data-ref="llvm::ResourcePriorityQueue::SUnits">SUnits</a>-&gt;<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(), <var>0</var>);</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="137i" title='i' data-type='unsigned int' data-ref="137i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="138e" title='e' data-type='unsigned int' data-ref="138e">e</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::SUnits" title='llvm::ResourcePriorityQueue::SUnits' data-ref="llvm::ResourcePriorityQueue::SUnits">SUnits</a>-&gt;<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a> != <a class="local col8 ref" href="#138e" title='e' data-ref="138e">e</a>; ++<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>) {</td></tr>
<tr><th id="168">168</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="139SU" title='SU' data-type='llvm::SUnit *' data-ref="139SU">SU</dfn> = &amp;(*<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::SUnits" title='llvm::ResourcePriorityQueue::SUnits' data-ref="llvm::ResourcePriorityQueue::SUnits">SUnits</a>)<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>]</a>;</td></tr>
<tr><th id="169">169</th><td>    <a class="member" href="#_ZN4llvm21ResourcePriorityQueue18initNumRegDefsLeftEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::initNumRegDefsLeft' data-ref="_ZN4llvm21ResourcePriorityQueue18initNumRegDefsLeftEPNS_5SUnitE">initNumRegDefsLeft</a>(<a class="local col9 ref" href="#139SU" title='SU' data-ref="139SU">SU</a>);</td></tr>
<tr><th id="170">170</th><td>    <a class="local col9 ref" href="#139SU" title='SU' data-ref="139SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a> = <var>0</var>;</td></tr>
<tr><th id="171">171</th><td>  }</td></tr>
<tr><th id="172">172</th><td>}</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i class="doc">/// This heuristic is used if DFA scheduling is not desired</i></td></tr>
<tr><th id="175">175</th><td><i class="doc">/// for some VLIW platform.</i></td></tr>
<tr><th id="176">176</th><td><em>bool</em> <a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::resource_sort" title='llvm::resource_sort' data-ref="llvm::resource_sort">resource_sort</a>::<dfn class="decl def" id="_ZNK4llvm13resource_sortclEPKNS_5SUnitES3_" title='llvm::resource_sort::operator()' data-ref="_ZNK4llvm13resource_sortclEPKNS_5SUnitES3_"><b>operator</b>()</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="140LHS" title='LHS' data-type='const llvm::SUnit *' data-ref="140LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="141RHS" title='RHS' data-type='const llvm::SUnit *' data-ref="141RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="177">177</th><td>  <i>// The isScheduleHigh flag allows nodes with wraparound dependencies that</i></td></tr>
<tr><th id="178">178</th><td><i>  // cannot easily be modeled as edges with latencies to be scheduled as</i></td></tr>
<tr><th id="179">179</th><td><i>  // soon as possible in a top-down schedule.</i></td></tr>
<tr><th id="180">180</th><td>  <b>if</b> (<a class="local col0 ref" href="#140LHS" title='LHS' data-ref="140LHS">LHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a> &amp;&amp; !<a class="local col1 ref" href="#141RHS" title='RHS' data-ref="141RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a>)</td></tr>
<tr><th id="181">181</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <b>if</b> (!<a class="local col0 ref" href="#140LHS" title='LHS' data-ref="140LHS">LHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a> &amp;&amp; <a class="local col1 ref" href="#141RHS" title='RHS' data-ref="141RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a>)</td></tr>
<tr><th id="184">184</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="142LHSNum" title='LHSNum' data-type='unsigned int' data-ref="142LHSNum">LHSNum</dfn> = <a class="local col0 ref" href="#140LHS" title='LHS' data-ref="140LHS">LHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="187">187</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="143RHSNum" title='RHSNum' data-type='unsigned int' data-ref="143RHSNum">RHSNum</dfn> = <a class="local col1 ref" href="#141RHS" title='RHS' data-ref="141RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <i>// The most important heuristic is scheduling the critical path.</i></td></tr>
<tr><th id="190">190</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="144LHSLatency" title='LHSLatency' data-type='unsigned int' data-ref="144LHSLatency">LHSLatency</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::resource_sort::PQ" title='llvm::resource_sort::PQ' data-ref="llvm::resource_sort::PQ">PQ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#_ZNK4llvm21ResourcePriorityQueue10getLatencyEj" title='llvm::ResourcePriorityQueue::getLatency' data-ref="_ZNK4llvm21ResourcePriorityQueue10getLatencyEj">getLatency</a>(<a class="local col2 ref" href="#142LHSNum" title='LHSNum' data-ref="142LHSNum">LHSNum</a>);</td></tr>
<tr><th id="191">191</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="145RHSLatency" title='RHSLatency' data-type='unsigned int' data-ref="145RHSLatency">RHSLatency</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::resource_sort::PQ" title='llvm::resource_sort::PQ' data-ref="llvm::resource_sort::PQ">PQ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#_ZNK4llvm21ResourcePriorityQueue10getLatencyEj" title='llvm::ResourcePriorityQueue::getLatency' data-ref="_ZNK4llvm21ResourcePriorityQueue10getLatencyEj">getLatency</a>(<a class="local col3 ref" href="#143RHSNum" title='RHSNum' data-ref="143RHSNum">RHSNum</a>);</td></tr>
<tr><th id="192">192</th><td>  <b>if</b> (<a class="local col4 ref" href="#144LHSLatency" title='LHSLatency' data-ref="144LHSLatency">LHSLatency</a> &lt; <a class="local col5 ref" href="#145RHSLatency" title='RHSLatency' data-ref="145RHSLatency">RHSLatency</a>) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="193">193</th><td>  <b>if</b> (<a class="local col4 ref" href="#144LHSLatency" title='LHSLatency' data-ref="144LHSLatency">LHSLatency</a> &gt; <a class="local col5 ref" href="#145RHSLatency" title='RHSLatency' data-ref="145RHSLatency">RHSLatency</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <i>// After that, if two nodes have identical latencies, look to see if one will</i></td></tr>
<tr><th id="196">196</th><td><i>  // unblock more other nodes than the other.</i></td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="146LHSBlocked" title='LHSBlocked' data-type='unsigned int' data-ref="146LHSBlocked">LHSBlocked</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::resource_sort::PQ" title='llvm::resource_sort::PQ' data-ref="llvm::resource_sort::PQ">PQ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#_ZNK4llvm21ResourcePriorityQueue22getNumSolelyBlockNodesEj" title='llvm::ResourcePriorityQueue::getNumSolelyBlockNodes' data-ref="_ZNK4llvm21ResourcePriorityQueue22getNumSolelyBlockNodesEj">getNumSolelyBlockNodes</a>(<a class="local col2 ref" href="#142LHSNum" title='LHSNum' data-ref="142LHSNum">LHSNum</a>);</td></tr>
<tr><th id="198">198</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="147RHSBlocked" title='RHSBlocked' data-type='unsigned int' data-ref="147RHSBlocked">RHSBlocked</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::resource_sort::PQ" title='llvm::resource_sort::PQ' data-ref="llvm::resource_sort::PQ">PQ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#_ZNK4llvm21ResourcePriorityQueue22getNumSolelyBlockNodesEj" title='llvm::ResourcePriorityQueue::getNumSolelyBlockNodes' data-ref="_ZNK4llvm21ResourcePriorityQueue22getNumSolelyBlockNodesEj">getNumSolelyBlockNodes</a>(<a class="local col3 ref" href="#143RHSNum" title='RHSNum' data-ref="143RHSNum">RHSNum</a>);</td></tr>
<tr><th id="199">199</th><td>  <b>if</b> (<a class="local col6 ref" href="#146LHSBlocked" title='LHSBlocked' data-ref="146LHSBlocked">LHSBlocked</a> &lt; <a class="local col7 ref" href="#147RHSBlocked" title='RHSBlocked' data-ref="147RHSBlocked">RHSBlocked</a>) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="200">200</th><td>  <b>if</b> (<a class="local col6 ref" href="#146LHSBlocked" title='LHSBlocked' data-ref="146LHSBlocked">LHSBlocked</a> &gt; <a class="local col7 ref" href="#147RHSBlocked" title='RHSBlocked' data-ref="147RHSBlocked">RHSBlocked</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <i>// Finally, just to provide a stable ordering, use the node number as a</i></td></tr>
<tr><th id="203">203</th><td><i>  // deciding factor.</i></td></tr>
<tr><th id="204">204</th><td>  <b>return</b> <a class="local col2 ref" href="#142LHSNum" title='LHSNum' data-ref="142LHSNum">LHSNum</a> &lt; <a class="local col3 ref" href="#143RHSNum" title='RHSNum' data-ref="143RHSNum">RHSNum</a>;</td></tr>
<tr><th id="205">205</th><td>}</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i class="doc">/// getSingleUnscheduledPred - If there is exactly one unscheduled predecessor</i></td></tr>
<tr><th id="209">209</th><td><i class="doc">/// of SU, return it, otherwise return null.</i></td></tr>
<tr><th id="210">210</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="decl def" id="_ZN4llvm21ResourcePriorityQueue24getSingleUnscheduledPredEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::getSingleUnscheduledPred' data-ref="_ZN4llvm21ResourcePriorityQueue24getSingleUnscheduledPredEPNS_5SUnitE">getSingleUnscheduledPred</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="148SU" title='SU' data-type='llvm::SUnit *' data-ref="148SU">SU</dfn>) {</td></tr>
<tr><th id="211">211</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="149OnlyAvailablePred" title='OnlyAvailablePred' data-type='llvm::SUnit *' data-ref="149OnlyAvailablePred">OnlyAvailablePred</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="212">212</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col0 decl" id="150Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="150Pred">Pred</dfn> : <a class="local col8 ref" href="#148SU" title='SU' data-ref="148SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="213">213</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col1 decl" id="151PredSU" title='PredSU' data-type='llvm::SUnit &amp;' data-ref="151PredSU">PredSU</dfn> = *<a class="local col0 ref" href="#150Pred" title='Pred' data-ref="150Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="214">214</th><td>    <b>if</b> (!<a class="local col1 ref" href="#151PredSU" title='PredSU' data-ref="151PredSU">PredSU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>) {</td></tr>
<tr><th id="215">215</th><td>      <i>// We found an available, but not scheduled, predecessor.  If it's the</i></td></tr>
<tr><th id="216">216</th><td><i>      // only one we have found, keep track of it... otherwise give up.</i></td></tr>
<tr><th id="217">217</th><td>      <b>if</b> (<a class="local col9 ref" href="#149OnlyAvailablePred" title='OnlyAvailablePred' data-ref="149OnlyAvailablePred">OnlyAvailablePred</a> &amp;&amp; <a class="local col9 ref" href="#149OnlyAvailablePred" title='OnlyAvailablePred' data-ref="149OnlyAvailablePred">OnlyAvailablePred</a> != &amp;<a class="local col1 ref" href="#151PredSU" title='PredSU' data-ref="151PredSU">PredSU</a>)</td></tr>
<tr><th id="218">218</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="219">219</th><td>      <a class="local col9 ref" href="#149OnlyAvailablePred" title='OnlyAvailablePred' data-ref="149OnlyAvailablePred">OnlyAvailablePred</a> = &amp;<a class="local col1 ref" href="#151PredSU" title='PredSU' data-ref="151PredSU">PredSU</a>;</td></tr>
<tr><th id="220">220</th><td>    }</td></tr>
<tr><th id="221">221</th><td>  }</td></tr>
<tr><th id="222">222</th><td>  <b>return</b> <a class="local col9 ref" href="#149OnlyAvailablePred" title='OnlyAvailablePred' data-ref="149OnlyAvailablePred">OnlyAvailablePred</a>;</td></tr>
<tr><th id="223">223</th><td>}</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="virtual decl def" id="_ZN4llvm21ResourcePriorityQueue4pushEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::push' data-ref="_ZN4llvm21ResourcePriorityQueue4pushEPNS_5SUnitE">push</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="152SU" title='SU' data-type='llvm::SUnit *' data-ref="152SU">SU</dfn>) {</td></tr>
<tr><th id="226">226</th><td>  <i>// Look at all of the successors of this node.  Count the number of nodes that</i></td></tr>
<tr><th id="227">227</th><td><i>  // this node is the sole unscheduled node for.</i></td></tr>
<tr><th id="228">228</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="153NumNodesBlocking" title='NumNodesBlocking' data-type='unsigned int' data-ref="153NumNodesBlocking">NumNodesBlocking</dfn> = <var>0</var>;</td></tr>
<tr><th id="229">229</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col4 decl" id="154Succ" title='Succ' data-type='const llvm::SDep &amp;' data-ref="154Succ">Succ</dfn> : <a class="local col2 ref" href="#152SU" title='SU' data-ref="152SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>)</td></tr>
<tr><th id="230">230</th><td>    <b>if</b> (<a class="member" href="#_ZN4llvm21ResourcePriorityQueue24getSingleUnscheduledPredEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::getSingleUnscheduledPred' data-ref="_ZN4llvm21ResourcePriorityQueue24getSingleUnscheduledPredEPNS_5SUnitE">getSingleUnscheduledPred</a>(<a class="local col4 ref" href="#154Succ" title='Succ' data-ref="154Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) == <a class="local col2 ref" href="#152SU" title='SU' data-ref="152SU">SU</a>)</td></tr>
<tr><th id="231">231</th><td>      ++<a class="local col3 ref" href="#153NumNodesBlocking" title='NumNodesBlocking' data-ref="153NumNodesBlocking">NumNodesBlocking</a>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::NumNodesSolelyBlocking" title='llvm::ResourcePriorityQueue::NumNodesSolelyBlocking' data-ref="llvm::ResourcePriorityQueue::NumNodesSolelyBlocking">NumNodesSolelyBlocking</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#152SU" title='SU' data-ref="152SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="local col3 ref" href="#153NumNodesBlocking" title='NumNodesBlocking' data-ref="153NumNodesBlocking">NumNodesBlocking</a>;</td></tr>
<tr><th id="234">234</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Queue" title='llvm::ResourcePriorityQueue::Queue' data-ref="llvm::ResourcePriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#152SU" title='SU' data-ref="152SU">SU</a>);</td></tr>
<tr><th id="235">235</th><td>}</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><i class="doc">/// Check if scheduling of this SU is possible</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">/// in the current packet.</i></td></tr>
<tr><th id="239">239</th><td><em>bool</em> <a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="decl def" id="_ZN4llvm21ResourcePriorityQueue19isResourceAvailableEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::isResourceAvailable' data-ref="_ZN4llvm21ResourcePriorityQueue19isResourceAvailableEPNS_5SUnitE">isResourceAvailable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="155SU" title='SU' data-type='llvm::SUnit *' data-ref="155SU">SU</dfn>) {</td></tr>
<tr><th id="240">240</th><td>  <b>if</b> (!<a class="local col5 ref" href="#155SU" title='SU' data-ref="155SU">SU</a> || !<a class="local col5 ref" href="#155SU" title='SU' data-ref="155SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>())</td></tr>
<tr><th id="241">241</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <i>// If this is a compound instruction,</i></td></tr>
<tr><th id="244">244</th><td><i>  // it is likely to be a call. Do not delay it.</i></td></tr>
<tr><th id="245">245</th><td>  <b>if</b> (<a class="local col5 ref" href="#155SU" title='SU' data-ref="155SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>())</td></tr>
<tr><th id="246">246</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i>// First see if the pipeline could receive this instruction</i></td></tr>
<tr><th id="249">249</th><td><i>  // in the current cycle.</i></td></tr>
<tr><th id="250">250</th><td>  <b>if</b> (<a class="local col5 ref" href="#155SU" title='SU' data-ref="155SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="251">251</th><td>    <b>switch</b> (<a class="local col5 ref" href="#155SU" title='SU' data-ref="155SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()) {</td></tr>
<tr><th id="252">252</th><td>    <b>default</b>:</td></tr>
<tr><th id="253">253</th><td>      <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::ResourcesModel" title='llvm::ResourcePriorityQueue::ResourcesModel' data-ref="llvm::ResourcePriorityQueue::ResourcesModel">ResourcesModel</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer19canReserveResourcesEPKNS_11MCInstrDescE" title='llvm::DFAPacketizer::canReserveResources' data-ref="_ZN4llvm13DFAPacketizer19canReserveResourcesEPKNS_11MCInstrDescE">canReserveResources</a>(&amp;<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TII" title='llvm::ResourcePriorityQueue::TII' data-ref="llvm::ResourcePriorityQueue::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(</td></tr>
<tr><th id="254">254</th><td>          <a class="local col5 ref" href="#155SU" title='SU' data-ref="155SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>())))</td></tr>
<tr><th id="255">255</th><td>           <b>return</b> <b>false</b>;</td></tr>
<tr><th id="256">256</th><td>      <b>break</b>;</td></tr>
<tr><th id="257">257</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a>:</td></tr>
<tr><th id="258">258</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="259">259</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a>:</td></tr>
<tr><th id="260">260</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>:</td></tr>
<tr><th id="261">261</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>:</td></tr>
<tr><th id="262">262</th><td>        <b>break</b>;</td></tr>
<tr><th id="263">263</th><td>    }</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <i>// Now see if there are no other dependencies</i></td></tr>
<tr><th id="266">266</th><td><i>  // to instructions already in the packet.</i></td></tr>
<tr><th id="267">267</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="156i" title='i' data-type='unsigned int' data-ref="156i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="157e" title='e' data-type='unsigned int' data-ref="157e">e</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Packet" title='llvm::ResourcePriorityQueue::Packet' data-ref="llvm::ResourcePriorityQueue::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a> != <a class="local col7 ref" href="#157e" title='e' data-ref="157e">e</a>; ++<a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a>)</td></tr>
<tr><th id="268">268</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col8 decl" id="158Succ" title='Succ' data-type='const llvm::SDep &amp;' data-ref="158Succ">Succ</dfn> : <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Packet" title='llvm::ResourcePriorityQueue::Packet' data-ref="llvm::ResourcePriorityQueue::Packet">Packet</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="269">269</th><td>      <i>// Since we do not add pseudos to packets, might as well</i></td></tr>
<tr><th id="270">270</th><td><i>      // ignore order deps.</i></td></tr>
<tr><th id="271">271</th><td>      <b>if</b> (<a class="local col8 ref" href="#158Succ" title='Succ' data-ref="158Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="272">272</th><td>        <b>continue</b>;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>      <b>if</b> (<a class="local col8 ref" href="#158Succ" title='Succ' data-ref="158Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col5 ref" href="#155SU" title='SU' data-ref="155SU">SU</a>)</td></tr>
<tr><th id="275">275</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="276">276</th><td>    }</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="279">279</th><td>}</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><i class="doc">/// Keep track of available resources.</i></td></tr>
<tr><th id="282">282</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="decl def" id="_ZN4llvm21ResourcePriorityQueue16reserveResourcesEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::reserveResources' data-ref="_ZN4llvm21ResourcePriorityQueue16reserveResourcesEPNS_5SUnitE">reserveResources</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="159SU" title='SU' data-type='llvm::SUnit *' data-ref="159SU">SU</dfn>) {</td></tr>
<tr><th id="283">283</th><td>  <i>// If this SU does not fit in the packet</i></td></tr>
<tr><th id="284">284</th><td><i>  // start a new one.</i></td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (!<a class="member" href="#_ZN4llvm21ResourcePriorityQueue19isResourceAvailableEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::isResourceAvailable' data-ref="_ZN4llvm21ResourcePriorityQueue19isResourceAvailableEPNS_5SUnitE">isResourceAvailable</a>(<a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>) || <a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>()) {</td></tr>
<tr><th id="286">286</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::ResourcesModel" title='llvm::ResourcePriorityQueue::ResourcesModel' data-ref="llvm::ResourcePriorityQueue::ResourcesModel">ResourcesModel</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer14clearResourcesEv" title='llvm::DFAPacketizer::clearResources' data-ref="_ZN4llvm13DFAPacketizer14clearResourcesEv">clearResources</a>();</td></tr>
<tr><th id="287">287</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Packet" title='llvm::ResourcePriorityQueue::Packet' data-ref="llvm::ResourcePriorityQueue::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="288">288</th><td>  }</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <b>if</b> (<a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>() &amp;&amp; <a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="291">291</th><td>    <b>switch</b> (<a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()) {</td></tr>
<tr><th id="292">292</th><td>    <b>default</b>:</td></tr>
<tr><th id="293">293</th><td>      <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::ResourcesModel" title='llvm::ResourcePriorityQueue::ResourcesModel' data-ref="llvm::ResourcePriorityQueue::ResourcesModel">ResourcesModel</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer16reserveResourcesEPKNS_11MCInstrDescE" title='llvm::DFAPacketizer::reserveResources' data-ref="_ZN4llvm13DFAPacketizer16reserveResourcesEPKNS_11MCInstrDescE">reserveResources</a>(&amp;<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TII" title='llvm::ResourcePriorityQueue::TII' data-ref="llvm::ResourcePriorityQueue::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(</td></tr>
<tr><th id="294">294</th><td>        <a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()));</td></tr>
<tr><th id="295">295</th><td>      <b>break</b>;</td></tr>
<tr><th id="296">296</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a>:</td></tr>
<tr><th id="297">297</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="298">298</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a>:</td></tr>
<tr><th id="299">299</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>:</td></tr>
<tr><th id="300">300</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>:</td></tr>
<tr><th id="301">301</th><td>      <b>break</b>;</td></tr>
<tr><th id="302">302</th><td>    }</td></tr>
<tr><th id="303">303</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Packet" title='llvm::ResourcePriorityQueue::Packet' data-ref="llvm::ResourcePriorityQueue::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>);</td></tr>
<tr><th id="304">304</th><td>  }</td></tr>
<tr><th id="305">305</th><td>  <i>// Forcefully end packet for PseudoOps.</i></td></tr>
<tr><th id="306">306</th><td>  <b>else</b> {</td></tr>
<tr><th id="307">307</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::ResourcesModel" title='llvm::ResourcePriorityQueue::ResourcesModel' data-ref="llvm::ResourcePriorityQueue::ResourcesModel">ResourcesModel</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer14clearResourcesEv" title='llvm::DFAPacketizer::clearResources' data-ref="_ZN4llvm13DFAPacketizer14clearResourcesEv">clearResources</a>();</td></tr>
<tr><th id="308">308</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Packet" title='llvm::ResourcePriorityQueue::Packet' data-ref="llvm::ResourcePriorityQueue::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="309">309</th><td>  }</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <i>// If packet is now full, reset the state so in the next cycle</i></td></tr>
<tr><th id="312">312</th><td><i>  // we start fresh.</i></td></tr>
<tr><th id="313">313</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Packet" title='llvm::ResourcePriorityQueue::Packet' data-ref="llvm::ResourcePriorityQueue::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &gt;= <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::InstrItins" title='llvm::ResourcePriorityQueue::InstrItins' data-ref="llvm::ResourcePriorityQueue::InstrItins">InstrItins</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData::SchedModel" title='llvm::InstrItineraryData::SchedModel' data-ref="llvm::InstrItineraryData::SchedModel">SchedModel</a>.<a class="ref" href="../../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel::IssueWidth" title='llvm::MCSchedModel::IssueWidth' data-ref="llvm::MCSchedModel::IssueWidth">IssueWidth</a>) {</td></tr>
<tr><th id="314">314</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::ResourcesModel" title='llvm::ResourcePriorityQueue::ResourcesModel' data-ref="llvm::ResourcePriorityQueue::ResourcesModel">ResourcesModel</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer14clearResourcesEv" title='llvm::DFAPacketizer::clearResources' data-ref="_ZN4llvm13DFAPacketizer14clearResourcesEv">clearResources</a>();</td></tr>
<tr><th id="315">315</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Packet" title='llvm::ResourcePriorityQueue::Packet' data-ref="llvm::ResourcePriorityQueue::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="316">316</th><td>  }</td></tr>
<tr><th id="317">317</th><td>}</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><em>int</em> <a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="decl def" id="_ZN4llvm21ResourcePriorityQueue19rawRegPressureDeltaEPNS_5SUnitEj" title='llvm::ResourcePriorityQueue::rawRegPressureDelta' data-ref="_ZN4llvm21ResourcePriorityQueue19rawRegPressureDeltaEPNS_5SUnitEj">rawRegPressureDelta</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="160SU" title='SU' data-type='llvm::SUnit *' data-ref="160SU">SU</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="161RCId" title='RCId' data-type='unsigned int' data-ref="161RCId">RCId</dfn>) {</td></tr>
<tr><th id="320">320</th><td>  <em>int</em> <dfn class="local col2 decl" id="162RegBalance" title='RegBalance' data-type='int' data-ref="162RegBalance">RegBalance</dfn> = <var>0</var>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <b>if</b> (!<a class="local col0 ref" href="#160SU" title='SU' data-ref="160SU">SU</a> || !<a class="local col0 ref" href="#160SU" title='SU' data-ref="160SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>() || !<a class="local col0 ref" href="#160SU" title='SU' data-ref="160SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="323">323</th><td>    <b>return</b> <a class="local col2 ref" href="#162RegBalance" title='RegBalance' data-ref="162RegBalance">RegBalance</a>;</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <i>// Gen estimate.</i></td></tr>
<tr><th id="326">326</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="163i" title='i' data-type='unsigned int' data-ref="163i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="164e" title='e' data-type='unsigned int' data-ref="164e">e</dfn> = <a class="local col0 ref" href="#160SU" title='SU' data-ref="160SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>(); <a class="local col3 ref" href="#163i" title='i' data-ref="163i">i</a> != <a class="local col4 ref" href="#164e" title='e' data-ref="164e">e</a>; ++<a class="local col3 ref" href="#163i" title='i' data-ref="163i">i</a>) {</td></tr>
<tr><th id="327">327</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="165VT" title='VT' data-type='llvm::MVT' data-ref="165VT">VT</dfn> = <a class="local col0 ref" href="#160SU" title='SU' data-ref="160SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col3 ref" href="#163i" title='i' data-ref="163i">i</a>);</td></tr>
<tr><th id="328">328</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#165VT" title='VT' data-ref="165VT">VT</a>)</td></tr>
<tr><th id="329">329</th><td>          &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#165VT" title='VT' data-ref="165VT">VT</a>)</td></tr>
<tr><th id="330">330</th><td>          &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#165VT" title='VT' data-ref="165VT">VT</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() == <a class="local col1 ref" href="#161RCId" title='RCId' data-ref="161RCId">RCId</a>)</td></tr>
<tr><th id="331">331</th><td>        <a class="local col2 ref" href="#162RegBalance" title='RegBalance' data-ref="162RegBalance">RegBalance</a> += <a class="member" href="#_ZN4llvm21ResourcePriorityQueue19numberRCValSuccInSUEPNS_5SUnitEj" title='llvm::ResourcePriorityQueue::numberRCValSuccInSU' data-ref="_ZN4llvm21ResourcePriorityQueue19numberRCValSuccInSUEPNS_5SUnitEj">numberRCValSuccInSU</a>(<a class="local col0 ref" href="#160SU" title='SU' data-ref="160SU">SU</a>, <a class="local col1 ref" href="#161RCId" title='RCId' data-ref="161RCId">RCId</a>);</td></tr>
<tr><th id="332">332</th><td>  }</td></tr>
<tr><th id="333">333</th><td>  <i>// Kill estimate.</i></td></tr>
<tr><th id="334">334</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="166i" title='i' data-type='unsigned int' data-ref="166i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="167e" title='e' data-type='unsigned int' data-ref="167e">e</dfn> = <a class="local col0 ref" href="#160SU" title='SU' data-ref="160SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#166i" title='i' data-ref="166i">i</a> != <a class="local col7 ref" href="#167e" title='e' data-ref="167e">e</a>; ++<a class="local col6 ref" href="#166i" title='i' data-ref="166i">i</a>) {</td></tr>
<tr><th id="335">335</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="168Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="168Op">Op</dfn> = <a class="local col0 ref" href="#160SU" title='SU' data-ref="160SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#166i" title='i' data-ref="166i">i</a>);</td></tr>
<tr><th id="336">336</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="169VT" title='VT' data-type='llvm::MVT' data-ref="169VT">VT</dfn> = <a class="local col8 ref" href="#168Op" title='Op' data-ref="168Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col8 ref" href="#168Op" title='Op' data-ref="168Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getResNoEv" title='llvm::SDValue::getResNo' data-ref="_ZNK4llvm7SDValue8getResNoEv">getResNo</a>());</td></tr>
<tr><th id="337">337</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col8 ref" href="#168Op" title='Op' data-ref="168Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()))</td></tr>
<tr><th id="338">338</th><td>        <b>continue</b>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#169VT" title='VT' data-ref="169VT">VT</a>) &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#169VT" title='VT' data-ref="169VT">VT</a>)</td></tr>
<tr><th id="341">341</th><td>          &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#169VT" title='VT' data-ref="169VT">VT</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() == <a class="local col1 ref" href="#161RCId" title='RCId' data-ref="161RCId">RCId</a>)</td></tr>
<tr><th id="342">342</th><td>        <a class="local col2 ref" href="#162RegBalance" title='RegBalance' data-ref="162RegBalance">RegBalance</a> -= <a class="member" href="#_ZN4llvm21ResourcePriorityQueue19numberRCValPredInSUEPNS_5SUnitEj" title='llvm::ResourcePriorityQueue::numberRCValPredInSU' data-ref="_ZN4llvm21ResourcePriorityQueue19numberRCValPredInSUEPNS_5SUnitEj">numberRCValPredInSU</a>(<a class="local col0 ref" href="#160SU" title='SU' data-ref="160SU">SU</a>, <a class="local col1 ref" href="#161RCId" title='RCId' data-ref="161RCId">RCId</a>);</td></tr>
<tr><th id="343">343</th><td>  }</td></tr>
<tr><th id="344">344</th><td>  <b>return</b> <a class="local col2 ref" href="#162RegBalance" title='RegBalance' data-ref="162RegBalance">RegBalance</a>;</td></tr>
<tr><th id="345">345</th><td>}</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><i class="doc">/// Estimates change in reg pressure from this SU.</i></td></tr>
<tr><th id="348">348</th><td><i class="doc">/// It is achieved by trivial tracking of defined</i></td></tr>
<tr><th id="349">349</th><td><i class="doc">/// and used vregs in dependent instructions.</i></td></tr>
<tr><th id="350">350</th><td><i class="doc">/// The RawPressure flag makes this function to ignore</i></td></tr>
<tr><th id="351">351</th><td><i class="doc">/// existing reg file sizes, and report raw def/use</i></td></tr>
<tr><th id="352">352</th><td><i class="doc">/// balance.</i></td></tr>
<tr><th id="353">353</th><td><em>int</em> <a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="decl def" id="_ZN4llvm21ResourcePriorityQueue16regPressureDeltaEPNS_5SUnitEb" title='llvm::ResourcePriorityQueue::regPressureDelta' data-ref="_ZN4llvm21ResourcePriorityQueue16regPressureDeltaEPNS_5SUnitEb">regPressureDelta</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="170SU" title='SU' data-type='llvm::SUnit *' data-ref="170SU">SU</dfn>, <em>bool</em> <dfn class="local col1 decl" id="171RawPressure" title='RawPressure' data-type='bool' data-ref="171RawPressure">RawPressure</dfn>) {</td></tr>
<tr><th id="354">354</th><td>  <em>int</em> <dfn class="local col2 decl" id="172RegBalance" title='RegBalance' data-type='int' data-ref="172RegBalance">RegBalance</dfn> = <var>0</var>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <b>if</b> (!<a class="local col0 ref" href="#170SU" title='SU' data-ref="170SU">SU</a> || !<a class="local col0 ref" href="#170SU" title='SU' data-ref="170SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>() || !<a class="local col0 ref" href="#170SU" title='SU' data-ref="170SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="357">357</th><td>    <b>return</b> <a class="local col2 ref" href="#172RegBalance" title='RegBalance' data-ref="172RegBalance">RegBalance</a>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <b>if</b> (<a class="local col1 ref" href="#171RawPressure" title='RawPressure' data-ref="171RawPressure">RawPressure</a>) {</td></tr>
<tr><th id="360">360</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="173RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="173RC">RC</dfn> : <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TRI" title='llvm::ResourcePriorityQueue::TRI' data-ref="llvm::ResourcePriorityQueue::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo10regclassesEv" title='llvm::TargetRegisterInfo::regclasses' data-ref="_ZNK4llvm18TargetRegisterInfo10regclassesEv">regclasses</a>())</td></tr>
<tr><th id="361">361</th><td>      <a class="local col2 ref" href="#172RegBalance" title='RegBalance' data-ref="172RegBalance">RegBalance</a> += <a class="member" href="#_ZN4llvm21ResourcePriorityQueue19rawRegPressureDeltaEPNS_5SUnitEj" title='llvm::ResourcePriorityQueue::rawRegPressureDelta' data-ref="_ZN4llvm21ResourcePriorityQueue19rawRegPressureDeltaEPNS_5SUnitEj">rawRegPressureDelta</a>(<a class="local col0 ref" href="#170SU" title='SU' data-ref="170SU">SU</a>, <a class="local col3 ref" href="#173RC" title='RC' data-ref="173RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>());</td></tr>
<tr><th id="362">362</th><td>  }</td></tr>
<tr><th id="363">363</th><td>  <b>else</b> {</td></tr>
<tr><th id="364">364</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="174RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="174RC">RC</dfn> : <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TRI" title='llvm::ResourcePriorityQueue::TRI' data-ref="llvm::ResourcePriorityQueue::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo10regclassesEv" title='llvm::TargetRegisterInfo::regclasses' data-ref="_ZNK4llvm18TargetRegisterInfo10regclassesEv">regclasses</a>()) {</td></tr>
<tr><th id="365">365</th><td>      <b>if</b> ((<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::RegPressure" title='llvm::ResourcePriorityQueue::RegPressure' data-ref="llvm::ResourcePriorityQueue::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#174RC" title='RC' data-ref="174RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()]</a> +</td></tr>
<tr><th id="366">366</th><td>           <a class="member" href="#_ZN4llvm21ResourcePriorityQueue19rawRegPressureDeltaEPNS_5SUnitEj" title='llvm::ResourcePriorityQueue::rawRegPressureDelta' data-ref="_ZN4llvm21ResourcePriorityQueue19rawRegPressureDeltaEPNS_5SUnitEj">rawRegPressureDelta</a>(<a class="local col0 ref" href="#170SU" title='SU' data-ref="170SU">SU</a>, <a class="local col4 ref" href="#174RC" title='RC' data-ref="174RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) &gt; <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="367">367</th><td>          (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::RegPressure" title='llvm::ResourcePriorityQueue::RegPressure' data-ref="llvm::ResourcePriorityQueue::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#174RC" title='RC' data-ref="174RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()]</a> +</td></tr>
<tr><th id="368">368</th><td>           <a class="member" href="#_ZN4llvm21ResourcePriorityQueue19rawRegPressureDeltaEPNS_5SUnitEj" title='llvm::ResourcePriorityQueue::rawRegPressureDelta' data-ref="_ZN4llvm21ResourcePriorityQueue19rawRegPressureDeltaEPNS_5SUnitEj">rawRegPressureDelta</a>(<a class="local col0 ref" href="#170SU" title='SU' data-ref="170SU">SU</a>, <a class="local col4 ref" href="#174RC" title='RC' data-ref="174RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>())  &gt;= <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::RegLimit" title='llvm::ResourcePriorityQueue::RegLimit' data-ref="llvm::ResourcePriorityQueue::RegLimit">RegLimit</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#174RC" title='RC' data-ref="174RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()]</a>))</td></tr>
<tr><th id="369">369</th><td>        <a class="local col2 ref" href="#172RegBalance" title='RegBalance' data-ref="172RegBalance">RegBalance</a> += <a class="member" href="#_ZN4llvm21ResourcePriorityQueue19rawRegPressureDeltaEPNS_5SUnitEj" title='llvm::ResourcePriorityQueue::rawRegPressureDelta' data-ref="_ZN4llvm21ResourcePriorityQueue19rawRegPressureDeltaEPNS_5SUnitEj">rawRegPressureDelta</a>(<a class="local col0 ref" href="#170SU" title='SU' data-ref="170SU">SU</a>, <a class="local col4 ref" href="#174RC" title='RC' data-ref="174RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>());</td></tr>
<tr><th id="370">370</th><td>    }</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <b>return</b> <a class="local col2 ref" href="#172RegBalance" title='RegBalance' data-ref="172RegBalance">RegBalance</a>;</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><i  data-doc="PriorityOne">// Constants used to denote relative importance of</i></td></tr>
<tr><th id="377">377</th><td><i  data-doc="PriorityOne">// heuristic components for cost computation.</i></td></tr>
<tr><th id="378">378</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="PriorityOne" title='PriorityOne' data-type='const unsigned int' data-ref="PriorityOne">PriorityOne</dfn> = <var>200</var>;</td></tr>
<tr><th id="379">379</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="PriorityTwo" title='PriorityTwo' data-type='const unsigned int' data-ref="PriorityTwo">PriorityTwo</dfn> = <var>50</var>;</td></tr>
<tr><th id="380">380</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="PriorityThree" title='PriorityThree' data-type='const unsigned int' data-ref="PriorityThree">PriorityThree</dfn> = <var>15</var>;</td></tr>
<tr><th id="381">381</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="PriorityFour" title='PriorityFour' data-type='const unsigned int' data-ref="PriorityFour">PriorityFour</dfn> = <var>5</var>;</td></tr>
<tr><th id="382">382</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="ScaleOne" title='ScaleOne' data-type='const unsigned int' data-ref="ScaleOne">ScaleOne</dfn> = <var>20</var>;</td></tr>
<tr><th id="383">383</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="ScaleTwo" title='ScaleTwo' data-type='const unsigned int' data-ref="ScaleTwo">ScaleTwo</dfn> = <var>10</var>;</td></tr>
<tr><th id="384">384</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="ScaleThree" title='ScaleThree' data-type='const unsigned int' data-ref="ScaleThree">ScaleThree</dfn> = <var>5</var>;</td></tr>
<tr><th id="385">385</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="FactorOne" title='FactorOne' data-type='const unsigned int' data-ref="FactorOne">FactorOne</dfn> = <var>2</var>;</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><i class="doc">/// Returns single number reflecting benefit of scheduling SU</i></td></tr>
<tr><th id="388">388</th><td><i class="doc">/// in the current cycle.</i></td></tr>
<tr><th id="389">389</th><td><em>int</em> <a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="decl def" id="_ZN4llvm21ResourcePriorityQueue16SUSchedulingCostEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::SUSchedulingCost' data-ref="_ZN4llvm21ResourcePriorityQueue16SUSchedulingCostEPNS_5SUnitE">SUSchedulingCost</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="175SU" title='SU' data-type='llvm::SUnit *' data-ref="175SU">SU</dfn>) {</td></tr>
<tr><th id="390">390</th><td>  <i>// Initial trivial priority.</i></td></tr>
<tr><th id="391">391</th><td>  <em>int</em> <dfn class="local col6 decl" id="176ResCount" title='ResCount' data-type='int' data-ref="176ResCount">ResCount</dfn> = <var>1</var>;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <i>// Do not waste time on a node that is already scheduled.</i></td></tr>
<tr><th id="394">394</th><td>  <b>if</b> (<a class="local col5 ref" href="#175SU" title='SU' data-ref="175SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>)</td></tr>
<tr><th id="395">395</th><td>    <b>return</b> <a class="local col6 ref" href="#176ResCount" title='ResCount' data-ref="176ResCount">ResCount</a>;</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <i>// Forced priority is high.</i></td></tr>
<tr><th id="398">398</th><td>  <b>if</b> (<a class="local col5 ref" href="#175SU" title='SU' data-ref="175SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a>)</td></tr>
<tr><th id="399">399</th><td>    <a class="local col6 ref" href="#176ResCount" title='ResCount' data-ref="176ResCount">ResCount</a> += <a class="tu ref" href="#PriorityOne" title='PriorityOne' data-use='r' data-ref="PriorityOne">PriorityOne</a>;</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <i>// Adaptable scheduling</i></td></tr>
<tr><th id="402">402</th><td><i>  // A small, but very parallel</i></td></tr>
<tr><th id="403">403</th><td><i>  // region, where reg pressure is an issue.</i></td></tr>
<tr><th id="404">404</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::HorizontalVerticalBalance" title='llvm::ResourcePriorityQueue::HorizontalVerticalBalance' data-ref="llvm::ResourcePriorityQueue::HorizontalVerticalBalance">HorizontalVerticalBalance</a> &gt; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#RegPressureThreshold" title='RegPressureThreshold' data-use='m' data-ref="RegPressureThreshold">RegPressureThreshold</a>) {</td></tr>
<tr><th id="405">405</th><td>    <i>// Critical path first</i></td></tr>
<tr><th id="406">406</th><td>    <a class="local col6 ref" href="#176ResCount" title='ResCount' data-ref="176ResCount">ResCount</a> += (<a class="local col5 ref" href="#175SU" title='SU' data-ref="175SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() * <a class="tu ref" href="#ScaleTwo" title='ScaleTwo' data-use='r' data-ref="ScaleTwo">ScaleTwo</a>);</td></tr>
<tr><th id="407">407</th><td>    <i>// If resources are available for it, multiply the</i></td></tr>
<tr><th id="408">408</th><td><i>    // chance of scheduling.</i></td></tr>
<tr><th id="409">409</th><td>    <b>if</b> (<a class="member" href="#_ZN4llvm21ResourcePriorityQueue19isResourceAvailableEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::isResourceAvailable' data-ref="_ZN4llvm21ResourcePriorityQueue19isResourceAvailableEPNS_5SUnitE">isResourceAvailable</a>(<a class="local col5 ref" href="#175SU" title='SU' data-ref="175SU">SU</a>))</td></tr>
<tr><th id="410">410</th><td>      <a class="local col6 ref" href="#176ResCount" title='ResCount' data-ref="176ResCount">ResCount</a> &lt;&lt;= <a class="tu ref" href="#FactorOne" title='FactorOne' data-use='r' data-ref="FactorOne">FactorOne</a>;</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>    <i>// Consider change to reg pressure from scheduling</i></td></tr>
<tr><th id="413">413</th><td><i>    // this SU.</i></td></tr>
<tr><th id="414">414</th><td>    <a class="local col6 ref" href="#176ResCount" title='ResCount' data-ref="176ResCount">ResCount</a> -= (<a class="member" href="#_ZN4llvm21ResourcePriorityQueue16regPressureDeltaEPNS_5SUnitEb" title='llvm::ResourcePriorityQueue::regPressureDelta' data-ref="_ZN4llvm21ResourcePriorityQueue16regPressureDeltaEPNS_5SUnitEb">regPressureDelta</a>(<a class="local col5 ref" href="#175SU" title='SU' data-ref="175SU">SU</a>,<b>true</b>) * <a class="tu ref" href="#ScaleOne" title='ScaleOne' data-use='r' data-ref="ScaleOne">ScaleOne</a>);</td></tr>
<tr><th id="415">415</th><td>  }</td></tr>
<tr><th id="416">416</th><td>  <i>// Default heuristic, greeady and</i></td></tr>
<tr><th id="417">417</th><td><i>  // critical path driven.</i></td></tr>
<tr><th id="418">418</th><td>  <b>else</b> {</td></tr>
<tr><th id="419">419</th><td>    <i>// Critical path first.</i></td></tr>
<tr><th id="420">420</th><td>    <a class="local col6 ref" href="#176ResCount" title='ResCount' data-ref="176ResCount">ResCount</a> += (<a class="local col5 ref" href="#175SU" title='SU' data-ref="175SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() * <a class="tu ref" href="#ScaleTwo" title='ScaleTwo' data-use='r' data-ref="ScaleTwo">ScaleTwo</a>);</td></tr>
<tr><th id="421">421</th><td>    <i>// Now see how many instructions is blocked by this SU.</i></td></tr>
<tr><th id="422">422</th><td>    <a class="local col6 ref" href="#176ResCount" title='ResCount' data-ref="176ResCount">ResCount</a> += (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::NumNodesSolelyBlocking" title='llvm::ResourcePriorityQueue::NumNodesSolelyBlocking' data-ref="llvm::ResourcePriorityQueue::NumNodesSolelyBlocking">NumNodesSolelyBlocking</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#175SU" title='SU' data-ref="175SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> * <a class="tu ref" href="#ScaleTwo" title='ScaleTwo' data-use='r' data-ref="ScaleTwo">ScaleTwo</a>);</td></tr>
<tr><th id="423">423</th><td>    <i>// If resources are available for it, multiply the</i></td></tr>
<tr><th id="424">424</th><td><i>    // chance of scheduling.</i></td></tr>
<tr><th id="425">425</th><td>    <b>if</b> (<a class="member" href="#_ZN4llvm21ResourcePriorityQueue19isResourceAvailableEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::isResourceAvailable' data-ref="_ZN4llvm21ResourcePriorityQueue19isResourceAvailableEPNS_5SUnitE">isResourceAvailable</a>(<a class="local col5 ref" href="#175SU" title='SU' data-ref="175SU">SU</a>))</td></tr>
<tr><th id="426">426</th><td>      <a class="local col6 ref" href="#176ResCount" title='ResCount' data-ref="176ResCount">ResCount</a> &lt;&lt;= <a class="tu ref" href="#FactorOne" title='FactorOne' data-use='r' data-ref="FactorOne">FactorOne</a>;</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>    <a class="local col6 ref" href="#176ResCount" title='ResCount' data-ref="176ResCount">ResCount</a> -= (<a class="member" href="#_ZN4llvm21ResourcePriorityQueue16regPressureDeltaEPNS_5SUnitEb" title='llvm::ResourcePriorityQueue::regPressureDelta' data-ref="_ZN4llvm21ResourcePriorityQueue16regPressureDeltaEPNS_5SUnitEb">regPressureDelta</a>(<a class="local col5 ref" href="#175SU" title='SU' data-ref="175SU">SU</a>) * <a class="tu ref" href="#ScaleTwo" title='ScaleTwo' data-use='r' data-ref="ScaleTwo">ScaleTwo</a>);</td></tr>
<tr><th id="429">429</th><td>  }</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>  <i>// These are platform-specific things.</i></td></tr>
<tr><th id="432">432</th><td><i>  // Will need to go into the back end</i></td></tr>
<tr><th id="433">433</th><td><i>  // and accessed from here via a hook.</i></td></tr>
<tr><th id="434">434</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="177N" title='N' data-type='llvm::SDNode *' data-ref="177N">N</dfn> = <a class="local col5 ref" href="#175SU" title='SU' data-ref="175SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(); <a class="local col7 ref" href="#177N" title='N' data-ref="177N">N</a>; <a class="local col7 ref" href="#177N" title='N' data-ref="177N">N</a> = <a class="local col7 ref" href="#177N" title='N' data-ref="177N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>()) {</td></tr>
<tr><th id="435">435</th><td>    <b>if</b> (<a class="local col7 ref" href="#177N" title='N' data-ref="177N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="436">436</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="178TID" title='TID' data-type='const llvm::MCInstrDesc &amp;' data-ref="178TID">TID</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TII" title='llvm::ResourcePriorityQueue::TII' data-ref="llvm::ResourcePriorityQueue::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#177N" title='N' data-ref="177N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="437">437</th><td>      <b>if</b> (<a class="local col8 ref" href="#178TID" title='TID' data-ref="178TID">TID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc6isCallEv" title='llvm::MCInstrDesc::isCall' data-ref="_ZNK4llvm11MCInstrDesc6isCallEv">isCall</a>())</td></tr>
<tr><th id="438">438</th><td>        <a class="local col6 ref" href="#176ResCount" title='ResCount' data-ref="176ResCount">ResCount</a> += (<a class="tu ref" href="#PriorityTwo" title='PriorityTwo' data-use='r' data-ref="PriorityTwo">PriorityTwo</a> + (<a class="tu ref" href="#ScaleThree" title='ScaleThree' data-use='r' data-ref="ScaleThree">ScaleThree</a>*<a class="local col7 ref" href="#177N" title='N' data-ref="177N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>()));</td></tr>
<tr><th id="439">439</th><td>    }</td></tr>
<tr><th id="440">440</th><td>    <b>else</b></td></tr>
<tr><th id="441">441</th><td>      <b>switch</b> (<a class="local col7 ref" href="#177N" title='N' data-ref="177N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="442">442</th><td>      <b>default</b>:  <b>break</b>;</td></tr>
<tr><th id="443">443</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a>:</td></tr>
<tr><th id="444">444</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>:</td></tr>
<tr><th id="445">445</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>:</td></tr>
<tr><th id="446">446</th><td>        <a class="local col6 ref" href="#176ResCount" title='ResCount' data-ref="176ResCount">ResCount</a> += <a class="tu ref" href="#PriorityFour" title='PriorityFour' data-use='r' data-ref="PriorityFour">PriorityFour</a>;</td></tr>
<tr><th id="447">447</th><td>        <b>break</b>;</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM" title='llvm::ISD::NodeType::INLINEASM' data-ref="llvm::ISD::NodeType::INLINEASM">INLINEASM</a>:</td></tr>
<tr><th id="450">450</th><td>      <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM_BR" title='llvm::ISD::NodeType::INLINEASM_BR' data-ref="llvm::ISD::NodeType::INLINEASM_BR">INLINEASM_BR</a>:</td></tr>
<tr><th id="451">451</th><td>        <a class="local col6 ref" href="#176ResCount" title='ResCount' data-ref="176ResCount">ResCount</a> += <a class="tu ref" href="#PriorityThree" title='PriorityThree' data-use='r' data-ref="PriorityThree">PriorityThree</a>;</td></tr>
<tr><th id="452">452</th><td>        <b>break</b>;</td></tr>
<tr><th id="453">453</th><td>      }</td></tr>
<tr><th id="454">454</th><td>  }</td></tr>
<tr><th id="455">455</th><td>  <b>return</b> <a class="local col6 ref" href="#176ResCount" title='ResCount' data-ref="176ResCount">ResCount</a>;</td></tr>
<tr><th id="456">456</th><td>}</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><i class="doc">/// Main resource tracking point.</i></td></tr>
<tr><th id="460">460</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="virtual decl def" id="_ZN4llvm21ResourcePriorityQueue13scheduledNodeEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::scheduledNode' data-ref="_ZN4llvm21ResourcePriorityQueue13scheduledNodeEPNS_5SUnitE">scheduledNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="179SU" title='SU' data-type='llvm::SUnit *' data-ref="179SU">SU</dfn>) {</td></tr>
<tr><th id="461">461</th><td>  <i>// Use NULL entry as an event marker to reset</i></td></tr>
<tr><th id="462">462</th><td><i>  // the DFA state.</i></td></tr>
<tr><th id="463">463</th><td>  <b>if</b> (!<a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>) {</td></tr>
<tr><th id="464">464</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::ResourcesModel" title='llvm::ResourcePriorityQueue::ResourcesModel' data-ref="llvm::ResourcePriorityQueue::ResourcesModel">ResourcesModel</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer14clearResourcesEv" title='llvm::DFAPacketizer::clearResources' data-ref="_ZN4llvm13DFAPacketizer14clearResourcesEv">clearResources</a>();</td></tr>
<tr><th id="465">465</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Packet" title='llvm::ResourcePriorityQueue::Packet' data-ref="llvm::ResourcePriorityQueue::Packet">Packet</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="466">466</th><td>    <b>return</b>;</td></tr>
<tr><th id="467">467</th><td>  }</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="180ScegN" title='ScegN' data-type='const llvm::SDNode *' data-ref="180ScegN">ScegN</dfn> = <a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="470">470</th><td>  <i>// Update reg pressure tracking.</i></td></tr>
<tr><th id="471">471</th><td><i>  // First update current node.</i></td></tr>
<tr><th id="472">472</th><td>  <b>if</b> (<a class="local col0 ref" href="#180ScegN" title='ScegN' data-ref="180ScegN">ScegN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="473">473</th><td>    <i>// Estimate generated regs.</i></td></tr>
<tr><th id="474">474</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="181i" title='i' data-type='unsigned int' data-ref="181i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="182e" title='e' data-type='unsigned int' data-ref="182e">e</dfn> = <a class="local col0 ref" href="#180ScegN" title='ScegN' data-ref="180ScegN">ScegN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>(); <a class="local col1 ref" href="#181i" title='i' data-ref="181i">i</a> != <a class="local col2 ref" href="#182e" title='e' data-ref="182e">e</a>; ++<a class="local col1 ref" href="#181i" title='i' data-ref="181i">i</a>) {</td></tr>
<tr><th id="475">475</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="183VT" title='VT' data-type='llvm::MVT' data-ref="183VT">VT</dfn> = <a class="local col0 ref" href="#180ScegN" title='ScegN' data-ref="180ScegN">ScegN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col1 ref" href="#181i" title='i' data-ref="181i">i</a>);</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#183VT" title='VT' data-ref="183VT">VT</a>)) {</td></tr>
<tr><th id="478">478</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="184RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="184RC">RC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#183VT" title='VT' data-ref="183VT">VT</a>);</td></tr>
<tr><th id="479">479</th><td>        <b>if</b> (<a class="local col4 ref" href="#184RC" title='RC' data-ref="184RC">RC</a>)</td></tr>
<tr><th id="480">480</th><td>          <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::RegPressure" title='llvm::ResourcePriorityQueue::RegPressure' data-ref="llvm::ResourcePriorityQueue::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#184RC" title='RC' data-ref="184RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()]</a> += <a class="member" href="#_ZN4llvm21ResourcePriorityQueue19numberRCValSuccInSUEPNS_5SUnitEj" title='llvm::ResourcePriorityQueue::numberRCValSuccInSU' data-ref="_ZN4llvm21ResourcePriorityQueue19numberRCValSuccInSUEPNS_5SUnitEj">numberRCValSuccInSU</a>(<a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>, <a class="local col4 ref" href="#184RC" title='RC' data-ref="184RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>());</td></tr>
<tr><th id="481">481</th><td>      }</td></tr>
<tr><th id="482">482</th><td>    }</td></tr>
<tr><th id="483">483</th><td>    <i>// Estimate killed regs.</i></td></tr>
<tr><th id="484">484</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="185i" title='i' data-type='unsigned int' data-ref="185i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="186e" title='e' data-type='unsigned int' data-ref="186e">e</dfn> = <a class="local col0 ref" href="#180ScegN" title='ScegN' data-ref="180ScegN">ScegN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#185i" title='i' data-ref="185i">i</a> != <a class="local col6 ref" href="#186e" title='e' data-ref="186e">e</a>; ++<a class="local col5 ref" href="#185i" title='i' data-ref="185i">i</a>) {</td></tr>
<tr><th id="485">485</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="187Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="187Op">Op</dfn> = <a class="local col0 ref" href="#180ScegN" title='ScegN' data-ref="180ScegN">ScegN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#185i" title='i' data-ref="185i">i</a>);</td></tr>
<tr><th id="486">486</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="188VT" title='VT' data-type='llvm::MVT' data-ref="188VT">VT</dfn> = <a class="local col7 ref" href="#187Op" title='Op' data-ref="187Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col7 ref" href="#187Op" title='Op' data-ref="187Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getResNoEv" title='llvm::SDValue::getResNo' data-ref="_ZNK4llvm7SDValue8getResNoEv">getResNo</a>());</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col8 ref" href="#188VT" title='VT' data-ref="188VT">VT</a>)) {</td></tr>
<tr><th id="489">489</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="189RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="189RC">RC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TLI" title='llvm::ResourcePriorityQueue::TLI' data-ref="llvm::ResourcePriorityQueue::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#188VT" title='VT' data-ref="188VT">VT</a>);</td></tr>
<tr><th id="490">490</th><td>        <b>if</b> (<a class="local col9 ref" href="#189RC" title='RC' data-ref="189RC">RC</a>) {</td></tr>
<tr><th id="491">491</th><td>          <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::RegPressure" title='llvm::ResourcePriorityQueue::RegPressure' data-ref="llvm::ResourcePriorityQueue::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#189RC" title='RC' data-ref="189RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()]</a> &gt;</td></tr>
<tr><th id="492">492</th><td>            (<a class="member" href="#_ZN4llvm21ResourcePriorityQueue19numberRCValPredInSUEPNS_5SUnitEj" title='llvm::ResourcePriorityQueue::numberRCValPredInSU' data-ref="_ZN4llvm21ResourcePriorityQueue19numberRCValPredInSUEPNS_5SUnitEj">numberRCValPredInSU</a>(<a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>, <a class="local col9 ref" href="#189RC" title='RC' data-ref="189RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>())))</td></tr>
<tr><th id="493">493</th><td>            <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::RegPressure" title='llvm::ResourcePriorityQueue::RegPressure' data-ref="llvm::ResourcePriorityQueue::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#189RC" title='RC' data-ref="189RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()]</a> -= <a class="member" href="#_ZN4llvm21ResourcePriorityQueue19numberRCValPredInSUEPNS_5SUnitEj" title='llvm::ResourcePriorityQueue::numberRCValPredInSU' data-ref="_ZN4llvm21ResourcePriorityQueue19numberRCValPredInSUEPNS_5SUnitEj">numberRCValPredInSU</a>(<a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>, <a class="local col9 ref" href="#189RC" title='RC' data-ref="189RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>());</td></tr>
<tr><th id="494">494</th><td>          <b>else</b> <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::RegPressure" title='llvm::ResourcePriorityQueue::RegPressure' data-ref="llvm::ResourcePriorityQueue::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#189RC" title='RC' data-ref="189RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()]</a> = <var>0</var>;</td></tr>
<tr><th id="495">495</th><td>        }</td></tr>
<tr><th id="496">496</th><td>      }</td></tr>
<tr><th id="497">497</th><td>    }</td></tr>
<tr><th id="498">498</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col0 decl" id="190Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="190Pred">Pred</dfn> : <a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="499">499</th><td>      <b>if</b> (<a class="local col0 ref" href="#190Pred" title='Pred' data-ref="190Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>() || (<a class="local col0 ref" href="#190Pred" title='Pred' data-ref="190Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a> == <var>0</var>))</td></tr>
<tr><th id="500">500</th><td>        <b>continue</b>;</td></tr>
<tr><th id="501">501</th><td>      --<a class="local col0 ref" href="#190Pred" title='Pred' data-ref="190Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a>;</td></tr>
<tr><th id="502">502</th><td>    }</td></tr>
<tr><th id="503">503</th><td>  }</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <i>// Reserve resources for this SU.</i></td></tr>
<tr><th id="506">506</th><td>  <a class="member" href="#_ZN4llvm21ResourcePriorityQueue16reserveResourcesEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::reserveResources' data-ref="_ZN4llvm21ResourcePriorityQueue16reserveResourcesEPNS_5SUnitE">reserveResources</a>(<a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>);</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <i>// Adjust number of parallel live ranges.</i></td></tr>
<tr><th id="509">509</th><td><i>  // Heuristic is simple - node with no data successors reduces</i></td></tr>
<tr><th id="510">510</th><td><i>  // number of live ranges. All others, increase it.</i></td></tr>
<tr><th id="511">511</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="191NumberNonControlDeps" title='NumberNonControlDeps' data-type='unsigned int' data-ref="191NumberNonControlDeps">NumberNonControlDeps</dfn> = <var>0</var>;</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col2 decl" id="192Succ" title='Succ' data-type='const llvm::SDep &amp;' data-ref="192Succ">Succ</dfn> : <a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="514">514</th><td>    <a class="member" href="#_ZN4llvm21ResourcePriorityQueue32adjustPriorityOfUnscheduledPredsEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::adjustPriorityOfUnscheduledPreds' data-ref="_ZN4llvm21ResourcePriorityQueue32adjustPriorityOfUnscheduledPredsEPNS_5SUnitE">adjustPriorityOfUnscheduledPreds</a>(<a class="local col2 ref" href="#192Succ" title='Succ' data-ref="192Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="515">515</th><td>    <b>if</b> (!<a class="local col2 ref" href="#192Succ" title='Succ' data-ref="192Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="516">516</th><td>      <a class="local col1 ref" href="#191NumberNonControlDeps" title='NumberNonControlDeps' data-ref="191NumberNonControlDeps">NumberNonControlDeps</a>++;</td></tr>
<tr><th id="517">517</th><td>  }</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <b>if</b> (!<a class="local col1 ref" href="#191NumberNonControlDeps" title='NumberNonControlDeps' data-ref="191NumberNonControlDeps">NumberNonControlDeps</a>) {</td></tr>
<tr><th id="520">520</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::ParallelLiveRanges" title='llvm::ResourcePriorityQueue::ParallelLiveRanges' data-ref="llvm::ResourcePriorityQueue::ParallelLiveRanges">ParallelLiveRanges</a> &gt;= <a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPreds" title='llvm::SUnit::NumPreds' data-ref="llvm::SUnit::NumPreds">NumPreds</a>)</td></tr>
<tr><th id="521">521</th><td>      <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::ParallelLiveRanges" title='llvm::ResourcePriorityQueue::ParallelLiveRanges' data-ref="llvm::ResourcePriorityQueue::ParallelLiveRanges">ParallelLiveRanges</a> -= <a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPreds" title='llvm::SUnit::NumPreds' data-ref="llvm::SUnit::NumPreds">NumPreds</a>;</td></tr>
<tr><th id="522">522</th><td>    <b>else</b></td></tr>
<tr><th id="523">523</th><td>      <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::ParallelLiveRanges" title='llvm::ResourcePriorityQueue::ParallelLiveRanges' data-ref="llvm::ResourcePriorityQueue::ParallelLiveRanges">ParallelLiveRanges</a> = <var>0</var>;</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  }</td></tr>
<tr><th id="526">526</th><td>  <b>else</b></td></tr>
<tr><th id="527">527</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::ParallelLiveRanges" title='llvm::ResourcePriorityQueue::ParallelLiveRanges' data-ref="llvm::ResourcePriorityQueue::ParallelLiveRanges">ParallelLiveRanges</a> += <a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a>;</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <i>// Track parallel live chains.</i></td></tr>
<tr><th id="530">530</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::HorizontalVerticalBalance" title='llvm::ResourcePriorityQueue::HorizontalVerticalBalance' data-ref="llvm::ResourcePriorityQueue::HorizontalVerticalBalance">HorizontalVerticalBalance</a> += (<a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() - <a class="tu ref" href="#_ZL18numberCtrlDepsInSUPN4llvm5SUnitE" title='numberCtrlDepsInSU' data-use='c' data-ref="_ZL18numberCtrlDepsInSUPN4llvm5SUnitE">numberCtrlDepsInSU</a>(<a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>));</td></tr>
<tr><th id="531">531</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::HorizontalVerticalBalance" title='llvm::ResourcePriorityQueue::HorizontalVerticalBalance' data-ref="llvm::ResourcePriorityQueue::HorizontalVerticalBalance">HorizontalVerticalBalance</a> -= (<a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() - <a class="tu ref" href="#_ZL18numberCtrlPredInSUPN4llvm5SUnitE" title='numberCtrlPredInSU' data-use='c' data-ref="_ZL18numberCtrlPredInSUPN4llvm5SUnitE">numberCtrlPredInSU</a>(<a class="local col9 ref" href="#179SU" title='SU' data-ref="179SU">SU</a>));</td></tr>
<tr><th id="532">532</th><td>}</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="decl def" id="_ZN4llvm21ResourcePriorityQueue18initNumRegDefsLeftEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::initNumRegDefsLeft' data-ref="_ZN4llvm21ResourcePriorityQueue18initNumRegDefsLeftEPNS_5SUnitE">initNumRegDefsLeft</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="193SU" title='SU' data-type='llvm::SUnit *' data-ref="193SU">SU</dfn>) {</td></tr>
<tr><th id="535">535</th><td>  <em>unsigned</em>  <dfn class="local col4 decl" id="194NodeNumDefs" title='NodeNumDefs' data-type='unsigned int' data-ref="194NodeNumDefs">NodeNumDefs</dfn> = <var>0</var>;</td></tr>
<tr><th id="536">536</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="195N" title='N' data-type='llvm::SDNode *' data-ref="195N">N</dfn> = <a class="local col3 ref" href="#193SU" title='SU' data-ref="193SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(); <a class="local col5 ref" href="#195N" title='N' data-ref="195N">N</a>; <a class="local col5 ref" href="#195N" title='N' data-ref="195N">N</a> = <a class="local col5 ref" href="#195N" title='N' data-ref="195N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>())</td></tr>
<tr><th id="537">537</th><td>    <b>if</b> (<a class="local col5 ref" href="#195N" title='N' data-ref="195N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="538">538</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="196TID" title='TID' data-type='const llvm::MCInstrDesc &amp;' data-ref="196TID">TID</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::TII" title='llvm::ResourcePriorityQueue::TII' data-ref="llvm::ResourcePriorityQueue::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#195N" title='N' data-ref="195N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="539">539</th><td>      <i>// No register need be allocated for this.</i></td></tr>
<tr><th id="540">540</th><td>      <b>if</b> (<a class="local col5 ref" href="#195N" title='N' data-ref="195N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>) {</td></tr>
<tr><th id="541">541</th><td>        <a class="local col4 ref" href="#194NodeNumDefs" title='NodeNumDefs' data-ref="194NodeNumDefs">NodeNumDefs</a> = <var>0</var>;</td></tr>
<tr><th id="542">542</th><td>        <b>break</b>;</td></tr>
<tr><th id="543">543</th><td>      }</td></tr>
<tr><th id="544">544</th><td>      <a class="local col4 ref" href="#194NodeNumDefs" title='NodeNumDefs' data-ref="194NodeNumDefs">NodeNumDefs</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col5 ref" href="#195N" title='N' data-ref="195N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>(), <a class="local col6 ref" href="#196TID" title='TID' data-ref="196TID">TID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>());</td></tr>
<tr><th id="545">545</th><td>    }</td></tr>
<tr><th id="546">546</th><td>    <b>else</b></td></tr>
<tr><th id="547">547</th><td>      <b>switch</b>(<a class="local col5 ref" href="#195N" title='N' data-ref="195N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="548">548</th><td>        <b>default</b>:     <b>break</b>;</td></tr>
<tr><th id="549">549</th><td>        <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>:</td></tr>
<tr><th id="550">550</th><td>          <a class="local col4 ref" href="#194NodeNumDefs" title='NodeNumDefs' data-ref="194NodeNumDefs">NodeNumDefs</a>++;</td></tr>
<tr><th id="551">551</th><td>          <b>break</b>;</td></tr>
<tr><th id="552">552</th><td>        <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM" title='llvm::ISD::NodeType::INLINEASM' data-ref="llvm::ISD::NodeType::INLINEASM">INLINEASM</a>:</td></tr>
<tr><th id="553">553</th><td>        <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM_BR" title='llvm::ISD::NodeType::INLINEASM_BR' data-ref="llvm::ISD::NodeType::INLINEASM_BR">INLINEASM_BR</a>:</td></tr>
<tr><th id="554">554</th><td>          <a class="local col4 ref" href="#194NodeNumDefs" title='NodeNumDefs' data-ref="194NodeNumDefs">NodeNumDefs</a>++;</td></tr>
<tr><th id="555">555</th><td>          <b>break</b>;</td></tr>
<tr><th id="556">556</th><td>      }</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <a class="local col3 ref" href="#193SU" title='SU' data-ref="193SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a> = <a class="local col4 ref" href="#194NodeNumDefs" title='NodeNumDefs' data-ref="194NodeNumDefs">NodeNumDefs</a>;</td></tr>
<tr><th id="559">559</th><td>}</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><i class="doc">/// adjustPriorityOfUnscheduledPreds - One of the predecessors of SU was just</i></td></tr>
<tr><th id="562">562</th><td><i class="doc">/// scheduled.  If SU is not itself available, then there is at least one</i></td></tr>
<tr><th id="563">563</th><td><i class="doc">/// predecessor node that has not been scheduled yet.  If SU has exactly ONE</i></td></tr>
<tr><th id="564">564</th><td><i class="doc">/// unscheduled predecessor, we want to increase its priority: it getting</i></td></tr>
<tr><th id="565">565</th><td><i class="doc">/// scheduled will make this node available, so it is better than some other</i></td></tr>
<tr><th id="566">566</th><td><i class="doc">/// node of the same priority that will not make a node available.</i></td></tr>
<tr><th id="567">567</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="decl def" id="_ZN4llvm21ResourcePriorityQueue32adjustPriorityOfUnscheduledPredsEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::adjustPriorityOfUnscheduledPreds' data-ref="_ZN4llvm21ResourcePriorityQueue32adjustPriorityOfUnscheduledPredsEPNS_5SUnitE">adjustPriorityOfUnscheduledPreds</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="197SU" title='SU' data-type='llvm::SUnit *' data-ref="197SU">SU</dfn>) {</td></tr>
<tr><th id="568">568</th><td>  <b>if</b> (<a class="local col7 ref" href="#197SU" title='SU' data-ref="197SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a>) <b>return</b>;  <i>// All preds scheduled.</i></td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="198OnlyAvailablePred" title='OnlyAvailablePred' data-type='llvm::SUnit *' data-ref="198OnlyAvailablePred">OnlyAvailablePred</dfn> = <a class="member" href="#_ZN4llvm21ResourcePriorityQueue24getSingleUnscheduledPredEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::getSingleUnscheduledPred' data-ref="_ZN4llvm21ResourcePriorityQueue24getSingleUnscheduledPredEPNS_5SUnitE">getSingleUnscheduledPred</a>(<a class="local col7 ref" href="#197SU" title='SU' data-ref="197SU">SU</a>);</td></tr>
<tr><th id="571">571</th><td>  <b>if</b> (!<a class="local col8 ref" href="#198OnlyAvailablePred" title='OnlyAvailablePred' data-ref="198OnlyAvailablePred">OnlyAvailablePred</a> || !<a class="local col8 ref" href="#198OnlyAvailablePred" title='OnlyAvailablePred' data-ref="198OnlyAvailablePred">OnlyAvailablePred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a>)</td></tr>
<tr><th id="572">572</th><td>    <b>return</b>;</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>  <i>// Okay, we found a single predecessor that is available, but not scheduled.</i></td></tr>
<tr><th id="575">575</th><td><i>  // Since it is available, it must be in the priority queue.  First remove it.</i></td></tr>
<tr><th id="576">576</th><td>  <a class="virtual member" href="#_ZN4llvm21ResourcePriorityQueue6removeEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::remove' data-ref="_ZN4llvm21ResourcePriorityQueue6removeEPNS_5SUnitE">remove</a>(<a class="local col8 ref" href="#198OnlyAvailablePred" title='OnlyAvailablePred' data-ref="198OnlyAvailablePred">OnlyAvailablePred</a>);</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <i>// Reinsert the node into the priority queue, which recomputes its</i></td></tr>
<tr><th id="579">579</th><td><i>  // NumNodesSolelyBlocking value.</i></td></tr>
<tr><th id="580">580</th><td>  <a class="virtual member" href="#_ZN4llvm21ResourcePriorityQueue4pushEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::push' data-ref="_ZN4llvm21ResourcePriorityQueue4pushEPNS_5SUnitE">push</a>(<a class="local col8 ref" href="#198OnlyAvailablePred" title='OnlyAvailablePred' data-ref="198OnlyAvailablePred">OnlyAvailablePred</a>);</td></tr>
<tr><th id="581">581</th><td>}</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><i class="doc">/// Main access point - returns next instructions</i></td></tr>
<tr><th id="585">585</th><td><i class="doc">/// to be placed in scheduling sequence.</i></td></tr>
<tr><th id="586">586</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="virtual decl def" id="_ZN4llvm21ResourcePriorityQueue3popEv" title='llvm::ResourcePriorityQueue::pop' data-ref="_ZN4llvm21ResourcePriorityQueue3popEv">pop</dfn>() {</td></tr>
<tr><th id="587">587</th><td>  <b>if</b> (<a class="virtual member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#_ZNK4llvm21ResourcePriorityQueue5emptyEv" title='llvm::ResourcePriorityQueue::empty' data-ref="_ZNK4llvm21ResourcePriorityQueue5emptyEv">empty</a>())</td></tr>
<tr><th id="588">588</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator" title='std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt;' data-ref="std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator">iterator</a> <dfn class="local col9 decl" id="199Best" title='Best' data-type='std::vector&lt;SUnit *&gt;::iterator' data-ref="199Best">Best</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Queue" title='llvm::ResourcePriorityQueue::Queue' data-ref="llvm::ResourcePriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>();</td></tr>
<tr><th id="591">591</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableDFASched" title='DisableDFASched' data-use='m' data-ref="DisableDFASched">DisableDFASched</a>) {</td></tr>
<tr><th id="592">592</th><td>    <em>int</em> <dfn class="local col0 decl" id="200BestCost" title='BestCost' data-type='int' data-ref="200BestCost">BestCost</dfn> = <a class="member" href="#_ZN4llvm21ResourcePriorityQueue16SUSchedulingCostEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::SUSchedulingCost' data-ref="_ZN4llvm21ResourcePriorityQueue16SUSchedulingCostEPNS_5SUnitE">SUSchedulingCost</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#199Best" title='Best' data-ref="199Best">Best</a>);</td></tr>
<tr><th id="593">593</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="201I" title='I' data-type='__gnu_cxx::__normal_iterator&lt;llvm::SUnit **, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;' data-ref="201I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Queue" title='llvm::ResourcePriorityQueue::Queue' data-ref="llvm::ResourcePriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>()), <dfn class="local col2 decl" id="202E" title='E' data-type='__gnu_cxx::__normal_iterator&lt;llvm::SUnit **, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;' data-ref="202E">E</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Queue" title='llvm::ResourcePriorityQueue::Queue' data-ref="llvm::ResourcePriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); <a class="local col1 ref" href="#201I" title='I' data-ref="201I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col2 ref" href="#202E" title='E' data-ref="202E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col1 ref" href="#201I" title='I' data-ref="201I">I</a>) {</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>      <b>if</b> (<a class="member" href="#_ZN4llvm21ResourcePriorityQueue16SUSchedulingCostEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::SUSchedulingCost' data-ref="_ZN4llvm21ResourcePriorityQueue16SUSchedulingCostEPNS_5SUnitE">SUSchedulingCost</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#201I" title='I' data-ref="201I">I</a>) &gt; <a class="local col0 ref" href="#200BestCost" title='BestCost' data-ref="200BestCost">BestCost</a>) {</td></tr>
<tr><th id="596">596</th><td>        <a class="local col0 ref" href="#200BestCost" title='BestCost' data-ref="200BestCost">BestCost</a> = <a class="member" href="#_ZN4llvm21ResourcePriorityQueue16SUSchedulingCostEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::SUSchedulingCost' data-ref="_ZN4llvm21ResourcePriorityQueue16SUSchedulingCostEPNS_5SUnitE">SUSchedulingCost</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#201I" title='I' data-ref="201I">I</a>);</td></tr>
<tr><th id="597">597</th><td>        <a class="local col9 ref" href="#199Best" title='Best' data-ref="199Best">Best</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::SUnit **, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::operator=' data-ref="__gnu_cxx::__normal_iterator{llvm::SUnit**,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}}::operator=">=</a> <a class="local col1 ref" href="#201I" title='I' data-ref="201I">I</a>;</td></tr>
<tr><th id="598">598</th><td>      }</td></tr>
<tr><th id="599">599</th><td>    }</td></tr>
<tr><th id="600">600</th><td>  }</td></tr>
<tr><th id="601">601</th><td>  <i>// Use default TD scheduling mechanism.</i></td></tr>
<tr><th id="602">602</th><td>  <b>else</b> {</td></tr>
<tr><th id="603">603</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="203I" title='I' data-type='__gnu_cxx::__normal_iterator&lt;llvm::SUnit **, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;' data-ref="203I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Queue" title='llvm::ResourcePriorityQueue::Queue' data-ref="llvm::ResourcePriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>()), <dfn class="local col4 decl" id="204E" title='E' data-type='__gnu_cxx::__normal_iterator&lt;llvm::SUnit **, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;' data-ref="204E">E</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Queue" title='llvm::ResourcePriorityQueue::Queue' data-ref="llvm::ResourcePriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); <a class="local col3 ref" href="#203I" title='I' data-ref="203I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col4 ref" href="#204E" title='E' data-ref="204E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col3 ref" href="#203I" title='I' data-ref="203I">I</a>)</td></tr>
<tr><th id="604">604</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Picker" title='llvm::ResourcePriorityQueue::Picker' data-ref="llvm::ResourcePriorityQueue::Picker">Picker</a><a class="ref" href="#_ZNK4llvm13resource_sortclEPKNS_5SUnitES3_" title='llvm::resource_sort::operator()' data-ref="_ZNK4llvm13resource_sortclEPKNS_5SUnitES3_">(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#199Best" title='Best' data-ref="199Best">Best</a>, <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col3 ref" href="#203I" title='I' data-ref="203I">I</a>)</a>)</td></tr>
<tr><th id="605">605</th><td>        <a class="local col9 ref" href="#199Best" title='Best' data-ref="199Best">Best</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::SUnit **, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::operator=' data-ref="__gnu_cxx::__normal_iterator{llvm::SUnit**,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}}::operator=">=</a> <a class="local col3 ref" href="#203I" title='I' data-ref="203I">I</a>;</td></tr>
<tr><th id="606">606</th><td>  }</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="205V" title='V' data-type='llvm::SUnit *' data-ref="205V">V</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#199Best" title='Best' data-ref="199Best">Best</a>;</td></tr>
<tr><th id="609">609</th><td>  <b>if</b> (<a class="local col9 ref" href="#199Best" title='Best' data-ref="199Best">Best</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Queue" title='llvm::ResourcePriorityQueue::Queue' data-ref="llvm::ResourcePriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()))</td></tr>
<tr><th id="610">610</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#199Best" title='Best' data-ref="199Best">Best</a></span>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Queue" title='llvm::ResourcePriorityQueue::Queue' data-ref="llvm::ResourcePriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>()</span>);</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Queue" title='llvm::ResourcePriorityQueue::Queue' data-ref="llvm::ResourcePriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>  <b>return</b> <a class="local col5 ref" href="#205V" title='V' data-ref="205V">V</a>;</td></tr>
<tr><th id="615">615</th><td>}</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue" title='llvm::ResourcePriorityQueue' data-ref="llvm::ResourcePriorityQueue">ResourcePriorityQueue</a>::<dfn class="virtual decl def" id="_ZN4llvm21ResourcePriorityQueue6removeEPNS_5SUnitE" title='llvm::ResourcePriorityQueue::remove' data-ref="_ZN4llvm21ResourcePriorityQueue6removeEPNS_5SUnitE">remove</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="206SU" title='SU' data-type='llvm::SUnit *' data-ref="206SU">SU</dfn>) {</td></tr>
<tr><th id="619">619</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Queue.empty() &amp;&amp; &quot;Queue is empty!&quot;) ? void (0) : __assert_fail (&quot;!Queue.empty() &amp;&amp; \&quot;Queue is empty!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp&quot;, 619, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Queue" title='llvm::ResourcePriorityQueue::Queue' data-ref="llvm::ResourcePriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() &amp;&amp; <q>"Queue is empty!"</q>);</td></tr>
<tr><th id="620">620</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator" title='std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt;' data-ref="std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator">iterator</a> <dfn class="local col7 decl" id="207I" title='I' data-type='std::vector&lt;SUnit *&gt;::iterator' data-ref="207I">I</dfn> = <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Queue" title='llvm::ResourcePriorityQueue::Queue' data-ref="llvm::ResourcePriorityQueue::Queue">Queue</a></span>, <a class="local col6 ref" href="#206SU" title='SU' data-ref="206SU">SU</a>);</td></tr>
<tr><th id="621">621</th><td>  <b>if</b> (<a class="local col7 ref" href="#207I" title='I' data-ref="207I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Queue" title='llvm::ResourcePriorityQueue::Queue' data-ref="llvm::ResourcePriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()))</td></tr>
<tr><th id="622">622</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#207I" title='I' data-ref="207I">I</a></span>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Queue" title='llvm::ResourcePriorityQueue::Queue' data-ref="llvm::ResourcePriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>()</span>);</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ResourcePriorityQueue.h.html#llvm::ResourcePriorityQueue::Queue" title='llvm::ResourcePriorityQueue::Queue' data-ref="llvm::ResourcePriorityQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="625">625</th><td>}</td></tr>
<tr><th id="626">626</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
