#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu May  5 21:55:50 2022
# Process ID: 390238
# Current directory: /home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.runs/impl_1
# Command line: vivado -log oled_switches_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source oled_switches_design_wrapper.tcl -notrace
# Log file: /home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.runs/impl_1/oled_switches_design_wrapper.vdi
# Journal file: /home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.runs/impl_1/vivado.jou
# Running On: jeffb-lenovo-laptop, OS: Linux, CPU Frequency: 1600.000 MHz, CPU Physical cores: 12, Host memory: 14575 MB
#-----------------------------------------------------------
source oled_switches_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jeffb/Vivado_Projects/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jeffb/Xilinix/Vivado/2021.2/data/ip'.
Command: link_design -top oled_switches_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/oled_switches_design_PmodGPIO_0_0.dcp' for cell 'oled_switches_design_i/led_pmod'
INFO: [Project 1-454] Reading design checkpoint '/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/oled_switches_design_PmodOLED_0_0.dcp' for cell 'oled_switches_design_i/oled_pmod'
INFO: [Project 1-454] Reading design checkpoint '/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_processing_system7_0_0/oled_switches_design_processing_system7_0_0.dcp' for cell 'oled_switches_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_rst_ps7_0_50M_0/oled_switches_design_rst_ps7_0_50M_0.dcp' for cell 'oled_switches_design_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/oled_switches_design_PmodGPIO_1_0.dcp' for cell 'oled_switches_design_i/switches_pmod'
INFO: [Project 1-454] Reading design checkpoint '/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_xbar_0/oled_switches_design_xbar_0.dcp' for cell 'oled_switches_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_auto_pc_0/oled_switches_design_auto_pc_0.dcp' for cell 'oled_switches_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2748.160 ; gain = 0.000 ; free physical = 1417 ; free virtual = 3589
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/oled_switches_design_PmodGPIO_1_0_board.xdc] for cell 'oled_switches_design_i/switches_pmod/inst'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/oled_switches_design_PmodGPIO_1_0_board.xdc] for cell 'oled_switches_design_i/switches_pmod/inst'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/oled_switches_design_PmodOLED_0_0_board.xdc] for cell 'oled_switches_design_i/oled_pmod/inst'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/oled_switches_design_PmodOLED_0_0_board.xdc] for cell 'oled_switches_design_i/oled_pmod/inst'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/PmodOLED_pmod_bridge_0_0_board.xdc] for cell 'oled_switches_design_i/oled_pmod/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/PmodOLED_pmod_bridge_0_0_board.xdc] for cell 'oled_switches_design_i/oled_pmod/inst/pmod_bridge_0/inst'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0.xdc] for cell 'oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0.xdc] for cell 'oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_board.xdc] for cell 'oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_board.xdc] for cell 'oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0.xdc] for cell 'oled_switches_design_i/oled_pmod/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0.xdc] for cell 'oled_switches_design_i/oled_pmod/inst/axi_gpio_0/U0'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0_board.xdc] for cell 'oled_switches_design_i/oled_pmod/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0_board.xdc] for cell 'oled_switches_design_i/oled_pmod/inst/axi_gpio_0/U0'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_rst_ps7_0_50M_0/oled_switches_design_rst_ps7_0_50M_0.xdc] for cell 'oled_switches_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_rst_ps7_0_50M_0/oled_switches_design_rst_ps7_0_50M_0.xdc] for cell 'oled_switches_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_rst_ps7_0_50M_0/oled_switches_design_rst_ps7_0_50M_0_board.xdc] for cell 'oled_switches_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_rst_ps7_0_50M_0/oled_switches_design_rst_ps7_0_50M_0_board.xdc] for cell 'oled_switches_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_processing_system7_0_0/oled_switches_design_processing_system7_0_0.xdc] for cell 'oled_switches_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_processing_system7_0_0/oled_switches_design_processing_system7_0_0.xdc] for cell 'oled_switches_design_i/processing_system7_0/inst'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/src/PmodGPIO_pmod_bridge_0_0/PmodGPIO_pmod_bridge_0_0_board.xdc] for cell 'oled_switches_design_i/led_pmod/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/src/PmodGPIO_pmod_bridge_0_0/PmodGPIO_pmod_bridge_0_0_board.xdc] for cell 'oled_switches_design_i/led_pmod/inst/pmod_bridge_0/inst'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/src/PmodGPIO_pmod_bridge_0_0/PmodGPIO_pmod_bridge_0_0_board.xdc] for cell 'oled_switches_design_i/switches_pmod/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/src/PmodGPIO_pmod_bridge_0_0/PmodGPIO_pmod_bridge_0_0_board.xdc] for cell 'oled_switches_design_i/switches_pmod/inst/pmod_bridge_0/inst'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0.xdc] for cell 'oled_switches_design_i/led_pmod/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0.xdc] for cell 'oled_switches_design_i/led_pmod/inst/axi_gpio_0/U0'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0.xdc] for cell 'oled_switches_design_i/switches_pmod/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0.xdc] for cell 'oled_switches_design_i/switches_pmod/inst/axi_gpio_0/U0'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0_board.xdc] for cell 'oled_switches_design_i/led_pmod/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0_board.xdc] for cell 'oled_switches_design_i/led_pmod/inst/axi_gpio_0/U0'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0_board.xdc] for cell 'oled_switches_design_i/switches_pmod/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_1_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0_board.xdc] for cell 'oled_switches_design_i/switches_pmod/inst/axi_gpio_0/U0'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/oled_switches_design_PmodGPIO_0_0_board.xdc] for cell 'oled_switches_design_i/led_pmod/inst'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/oled_switches_design_PmodGPIO_0_0_board.xdc] for cell 'oled_switches_design_i/led_pmod/inst'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/PmodGPIO_pmod_bridge_0_0_board.xdc] for cell 'oled_switches_design_i/led_pmod/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/PmodGPIO_pmod_bridge_0_0_board.xdc] for cell 'oled_switches_design_i/led_pmod/inst/pmod_bridge_0/inst'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/PmodGPIO_pmod_bridge_0_0_board.xdc] for cell 'oled_switches_design_i/switches_pmod/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/PmodGPIO_pmod_bridge_0_0_board.xdc] for cell 'oled_switches_design_i/switches_pmod/inst/pmod_bridge_0/inst'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0.xdc] for cell 'oled_switches_design_i/led_pmod/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0.xdc] for cell 'oled_switches_design_i/led_pmod/inst/axi_gpio_0/U0'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0.xdc] for cell 'oled_switches_design_i/switches_pmod/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0.xdc] for cell 'oled_switches_design_i/switches_pmod/inst/axi_gpio_0/U0'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0_board.xdc] for cell 'oled_switches_design_i/led_pmod/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0_board.xdc] for cell 'oled_switches_design_i/led_pmod/inst/axi_gpio_0/U0'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0_board.xdc] for cell 'oled_switches_design_i/switches_pmod/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0_board.xdc] for cell 'oled_switches_design_i/switches_pmod/inst/axi_gpio_0/U0'
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port led_out_pin3_io can not be placed on PACKAGE_PIN P14 because the PACKAGE_PIN is occupied by port switches_out_pin4_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:1]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port led_out_pin4_io can not be placed on PACKAGE_PIN R14 because the PACKAGE_PIN is occupied by port switches_out_pin3_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:2]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port led_out_pin1_io can not be placed on PACKAGE_PIN T14 because the PACKAGE_PIN is occupied by port switches_out_pin2_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:3]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port led_out_pin2_io can not be placed on PACKAGE_PIN T15 because the PACKAGE_PIN is occupied by port switches_out_pin1_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:4]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port led_out_pin7_io can not be placed on PACKAGE_PIN U14 because the PACKAGE_PIN is occupied by port switches_out_pin8_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:5]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port led_out_pin8_io can not be placed on PACKAGE_PIN U15 because the PACKAGE_PIN is occupied by port switches_out_pin7_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:6]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port led_out_pin9_io can not be placed on PACKAGE_PIN V17 because the PACKAGE_PIN is occupied by port switches_out_pin10_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:7]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port led_out_pin10_io can not be placed on PACKAGE_PIN V18 because the PACKAGE_PIN is occupied by port switches_out_pin9_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:8]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port switches_out_pin1_io can not be placed on PACKAGE_PIN T14 because the PACKAGE_PIN is occupied by port switches_out_pin2_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:10]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port switches_out_pin2_io can not be placed on PACKAGE_PIN T15 because the PACKAGE_PIN is occupied by port switches_out_pin1_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:11]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port switches_out_pin3_io can not be placed on PACKAGE_PIN P14 because the PACKAGE_PIN is occupied by port switches_out_pin4_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:12]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port switches_out_pin4_io can not be placed on PACKAGE_PIN R14 because the PACKAGE_PIN is occupied by port switches_out_pin3_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:13]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port switches_out_pin7_io can not be placed on PACKAGE_PIN U14 because the PACKAGE_PIN is occupied by port switches_out_pin8_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:14]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port switches_out_pin8_io can not be placed on PACKAGE_PIN U15 because the PACKAGE_PIN is occupied by port switches_out_pin7_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:15]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port switches_out_pin9_io can not be placed on PACKAGE_PIN V17 because the PACKAGE_PIN is occupied by port switches_out_pin10_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:16]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port switches_out_pin10_io can not be placed on PACKAGE_PIN V18 because the PACKAGE_PIN is occupied by port switches_out_pin9_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc:17]
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.srcs/constrs_1/new/oled_switches_const.xdc]
Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_clocks.xdc] for cell 'oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_clocks.xdc:50]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_clocks.xdc:51]
Finished Parsing XDC File [/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/bd/oled_switches_design/ip/oled_switches_design_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_clocks.xdc] for cell 'oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/jeffb/Xilinix/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/jeffb/Xilinix/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/jeffb/Xilinix/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/jeffb/Xilinix/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/jeffb/Xilinix/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/jeffb/Xilinix/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/jeffb/Xilinix/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/jeffb/Xilinix/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.004 ; gain = 0.000 ; free physical = 909 ; free virtual = 3089
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

20 Infos, 9 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3067.004 ; gain = 318.934 ; free physical = 909 ; free virtual = 3089
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3067.004 ; gain = 0.000 ; free physical = 900 ; free virtual = 3081

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a477ae99

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3067.004 ; gain = 0.000 ; free physical = 900 ; free virtual = 3081

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1863ed24f

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3180.066 ; gain = 0.000 ; free physical = 661 ; free virtual = 2842
INFO: [Opt 31-389] Phase Retarget created 45 cells and removed 87 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 163bf89f0

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3180.066 ; gain = 0.000 ; free physical = 661 ; free virtual = 2842
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a48b707f

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3180.066 ; gain = 0.000 ; free physical = 662 ; free virtual = 2843
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 216 cells
INFO: [Opt 31-1021] In phase Sweep, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a48b707f

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3180.066 ; gain = 0.000 ; free physical = 662 ; free virtual = 2843
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a48b707f

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3180.066 ; gain = 0.000 ; free physical = 662 ; free virtual = 2843
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a48b707f

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3180.066 ; gain = 0.000 ; free physical = 662 ; free virtual = 2843
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              45  |              87  |                                             20  |
|  Constant propagation         |               3  |               6  |                                              1  |
|  Sweep                        |               0  |             216  |                                              5  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3180.066 ; gain = 0.000 ; free physical = 662 ; free virtual = 2843
Ending Logic Optimization Task | Checksum: 15550c953

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3180.066 ; gain = 0.000 ; free physical = 662 ; free virtual = 2843

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15550c953

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.066 ; gain = 0.000 ; free physical = 662 ; free virtual = 2843

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15550c953

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.066 ; gain = 0.000 ; free physical = 662 ; free virtual = 2843

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3180.066 ; gain = 0.000 ; free physical = 662 ; free virtual = 2843
Ending Netlist Obfuscation Task | Checksum: 15550c953

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3180.066 ; gain = 0.000 ; free physical = 662 ; free virtual = 2844
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 9 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3212.852 ; gain = 2.969 ; free physical = 658 ; free virtual = 2842
INFO: [Common 17-1381] The checkpoint '/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.runs/impl_1/oled_switches_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file oled_switches_design_wrapper_drc_opted.rpt -pb oled_switches_design_wrapper_drc_opted.pb -rpx oled_switches_design_wrapper_drc_opted.rpx
Command: report_drc -file oled_switches_design_wrapper_drc_opted.rpt -pb oled_switches_design_wrapper_drc_opted.pb -rpx oled_switches_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.runs/impl_1/oled_switches_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 622 ; free virtual = 2797
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8341beaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 622 ; free virtual = 2797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 622 ; free virtual = 2797

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 82940f0a

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 647 ; free virtual = 2823

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f6825845

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 654 ; free virtual = 2830

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f6825845

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 654 ; free virtual = 2830
Phase 1 Placer Initialization | Checksum: f6825845

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 654 ; free virtual = 2830

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d4cbbcae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 640 ; free virtual = 2815

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11d5a85c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 642 ; free virtual = 2818

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11d5a85c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 642 ; free virtual = 2818

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 85 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 36 nets or LUTs. Breaked 0 LUT, combined 36 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 628 ; free virtual = 2804

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             36  |                    36  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             36  |                    36  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: f74f02c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 628 ; free virtual = 2804
Phase 2.4 Global Placement Core | Checksum: 11aaded3f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 627 ; free virtual = 2803
Phase 2 Global Placement | Checksum: 11aaded3f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 628 ; free virtual = 2804

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ed8fd6c6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 628 ; free virtual = 2804

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 188c11d1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 627 ; free virtual = 2803

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1be9b4369

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 627 ; free virtual = 2803

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d1b0a233

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 627 ; free virtual = 2803

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ed8d2afc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 625 ; free virtual = 2801

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12e58a806

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 625 ; free virtual = 2801

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13b5c97df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 625 ; free virtual = 2801
Phase 3 Detail Placement | Checksum: 13b5c97df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 625 ; free virtual = 2801

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1175feb2e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.543 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18c71431a

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 624 ; free virtual = 2800
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d1c4f3fd

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 624 ; free virtual = 2800
Phase 4.1.1.1 BUFG Insertion | Checksum: 1175feb2e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 624 ; free virtual = 2800

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.543. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1295d9086

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 624 ; free virtual = 2800

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 624 ; free virtual = 2800
Phase 4.1 Post Commit Optimization | Checksum: 1295d9086

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 624 ; free virtual = 2800

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1295d9086

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 624 ; free virtual = 2800

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1295d9086

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 624 ; free virtual = 2800
Phase 4.3 Placer Reporting | Checksum: 1295d9086

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 624 ; free virtual = 2800

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 624 ; free virtual = 2800

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 624 ; free virtual = 2800
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ea67cfdb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 624 ; free virtual = 2800
Ending Placer Task | Checksum: c0c028a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 624 ; free virtual = 2800
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 9 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 616 ; free virtual = 2797
INFO: [Common 17-1381] The checkpoint '/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.runs/impl_1/oled_switches_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file oled_switches_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 616 ; free virtual = 2794
INFO: [runtcl-4] Executing : report_utilization -file oled_switches_design_wrapper_utilization_placed.rpt -pb oled_switches_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file oled_switches_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 628 ; free virtual = 2806
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 9 Warnings, 16 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 587 ; free virtual = 2771
INFO: [Common 17-1381] The checkpoint '/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.runs/impl_1/oled_switches_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5cfdb2bd ConstDB: 0 ShapeSum: 63c275ec RouteDB: 0
Post Restoration Checksum: NetGraph: 335e6f83 NumContArr: 657db1c3 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 98dc2146

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 540 ; free virtual = 2722

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 98dc2146

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 540 ; free virtual = 2722

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 98dc2146

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 508 ; free virtual = 2689

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 98dc2146

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 508 ; free virtual = 2689
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25afd2b98

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 502 ; free virtual = 2683
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.586 | TNS=0.000  | WHS=-0.189 | THS=-44.772|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2526
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2526
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d9441696

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 501 ; free virtual = 2683

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d9441696

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3380.387 ; gain = 0.000 ; free physical = 501 ; free virtual = 2683
Phase 3 Initial Routing | Checksum: 18b2f02d1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3393.176 ; gain = 12.789 ; free physical = 500 ; free virtual = 2682

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.911 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19e1b9eda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3393.176 ; gain = 12.789 ; free physical = 501 ; free virtual = 2682

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.911 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17caff8af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3393.176 ; gain = 12.789 ; free physical = 501 ; free virtual = 2683
Phase 4 Rip-up And Reroute | Checksum: 17caff8af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3393.176 ; gain = 12.789 ; free physical = 501 ; free virtual = 2683

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17caff8af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3393.176 ; gain = 12.789 ; free physical = 501 ; free virtual = 2683

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17caff8af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3393.176 ; gain = 12.789 ; free physical = 501 ; free virtual = 2683
Phase 5 Delay and Skew Optimization | Checksum: 17caff8af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3393.176 ; gain = 12.789 ; free physical = 501 ; free virtual = 2683

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c4604aa3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3393.176 ; gain = 12.789 ; free physical = 501 ; free virtual = 2682
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.063 | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16b595c39

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3393.176 ; gain = 12.789 ; free physical = 501 ; free virtual = 2682
Phase 6 Post Hold Fix | Checksum: 16b595c39

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3393.176 ; gain = 12.789 ; free physical = 501 ; free virtual = 2682

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.787162 %
  Global Horizontal Routing Utilization  = 1.30423 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2051600fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3393.176 ; gain = 12.789 ; free physical = 501 ; free virtual = 2682

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2051600fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3393.176 ; gain = 12.789 ; free physical = 500 ; free virtual = 2681

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24792bfd2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3441.199 ; gain = 60.812 ; free physical = 500 ; free virtual = 2682

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.063 | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24792bfd2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3441.199 ; gain = 60.812 ; free physical = 500 ; free virtual = 2682
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3441.199 ; gain = 60.812 ; free physical = 532 ; free virtual = 2714

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 9 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3441.199 ; gain = 60.812 ; free physical = 532 ; free virtual = 2714
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3441.199 ; gain = 0.000 ; free physical = 521 ; free virtual = 2710
INFO: [Common 17-1381] The checkpoint '/home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.runs/impl_1/oled_switches_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file oled_switches_design_wrapper_drc_routed.rpt -pb oled_switches_design_wrapper_drc_routed.pb -rpx oled_switches_design_wrapper_drc_routed.rpx
Command: report_drc -file oled_switches_design_wrapper_drc_routed.rpt -pb oled_switches_design_wrapper_drc_routed.pb -rpx oled_switches_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.runs/impl_1/oled_switches_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file oled_switches_design_wrapper_methodology_drc_routed.rpt -pb oled_switches_design_wrapper_methodology_drc_routed.pb -rpx oled_switches_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file oled_switches_design_wrapper_methodology_drc_routed.rpt -pb oled_switches_design_wrapper_methodology_drc_routed.pb -rpx oled_switches_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jeffb/Vivado_Projects/ECE520_Final_Projects/oled_switches/hardware/oled_switches_proj/oled_switches_proj.runs/impl_1/oled_switches_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file oled_switches_design_wrapper_power_routed.rpt -pb oled_switches_design_wrapper_power_summary_routed.pb -rpx oled_switches_design_wrapper_power_routed.rpx
Command: report_power -file oled_switches_design_wrapper_power_routed.rpt -pb oled_switches_design_wrapper_power_summary_routed.pb -rpx oled_switches_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 9 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file oled_switches_design_wrapper_route_status.rpt -pb oled_switches_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file oled_switches_design_wrapper_timing_summary_routed.rpt -pb oled_switches_design_wrapper_timing_summary_routed.pb -rpx oled_switches_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file oled_switches_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file oled_switches_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file oled_switches_design_wrapper_bus_skew_routed.rpt -pb oled_switches_design_wrapper_bus_skew_routed.pb -rpx oled_switches_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the oled_switches_design_i/oled_pmod/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force oled_switches_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer oled_out_pin1_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer oled_out_pin4_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./oled_switches_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3711.148 ; gain = 219.371 ; free physical = 496 ; free virtual = 2685
INFO: [Common 17-206] Exiting Vivado at Thu May  5 21:56:36 2022...
