#sk-18da037f0d4e44388c36806465c0a11b

import speech_recognition as sr
import requests
import json
import sys
import os
import subprocess
import re


DEEPSEEK_API_KEY = "sk-18da037f0d4e44388c36806465c0a11b" 
OUTPUT_FILENAME = "voice_circuit_v24_perfect.circ"
OUTPUT_VERILOG_FILENAME = "voice_circuit_output.v"
OUTPUT_CPP_FILENAME = "sim_main.cpp" 



def get_xml_template(components_xml):
    return f"""<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="3.8.0" version="1.0">
  This file is intended to be loaded by Logisim-evolution v3.8.0(https://github.com/logisim-evolution/).

  <lib desc="#Wiring" name="0">
    <tool name="Pin">
      <a name="appearance" val="classic"/>
    </tool>
    <tool name="Tunnel">
      <a name="facing" val="east"/>
    </tool>
  </lib>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2"/>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4"/>
  <lib desc="#I/O" name="5"/>
  <lib desc="#Base" name="6"/>
  <main name="main"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
  </options>
  <mappings>
    <tool lib="6" map="Button2" name="Poke Tool"/>
    <tool lib="6" map="Button3" name="Menu Tool"/>
    <tool lib="6" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="6" name="Poke Tool"/>
    <tool lib="6" name="Edit Tool"/>
    <tool lib="6" name="Wiring Tool"/>
    <tool lib="6" name="Text Tool"/>
    <sep/>
    <tool lib="0" name="Pin"/>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
    <tool lib="1" name="XOR Gate"/>
    <tool lib="1" name="NAND Gate"/>
    <tool lib="1" name="NOR Gate"/>
    <sep/>
    <tool lib="2" name="Multiplexer"/>
    <sep/>
    <tool lib="4" name="D Flip-Flop"/>
  </toolbar>
  <circuit name="main">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="main"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    
{components_xml}
  </circuit>
</project>
"""

def generate_comp(lib, name, x, y, attrs=""):
    return f'    <comp lib="{lib}" loc="({x},{y})" name="{name}">{attrs}</comp>\n'

def generate_circuit_file(json_str):
    try:
        data = json.loads(json_str)
        xml_body = ""
        stage_counts = {} 
        
        for item in data.get('items', []):
            stage = item.get('stage', 0)
            x = 100 + (stage * 300)
            count = stage_counts.get(stage, 0)
            y = 100 + (count * 120)
            stage_counts[stage] = count + 1
            
            name = item['type']
            
            # 1. Pin
            if name == "Pin":
                net_name = item.get('net', 'unknown')
                is_input_pin = (item.get('dir') == 'out')
                if is_input_pin:
                    xml_body += generate_comp(0, "Pin", x, y, f'<a name="appearance" val="classic"/><a name="label" val="{net_name}"/>')
                    xml_body += generate_comp(0, "Tunnel", x, y, f'<a name="label" val="{net_name}"/>')
                else:
                    xml_body += generate_comp(0, "Pin", x, y, f'<a name="appearance" val="classic"/><a name="facing" val="west"/><a name="output" val="true"/><a name="label" val="{net_name}"/>')
                    xml_body += generate_comp(0, "Tunnel", x, y, f'<a name="facing" val="east"/><a name="label" val="{net_name}"/>')

            # 2. Gates
            elif "Gate" in name:
                inputs = item.get("inputs", [])
                num_inputs = len(inputs)
                
                gate_attrs = ""
                input_x_offset = -50
                
                if name == "NOT Gate": 
                    input_x_offset = -30
                    num_inputs = 1
                else:
                    # Size 70 å®½é—¨
                    gate_attrs += '<a name="size" val="70"/>'
                    input_x_offset = -70
                    
                    # å‡ ä½•ä¿®æ­£
                    if name in ["NAND Gate", "NOR Gate", "XOR Gate", "XNOR Gate"]: 
                        input_x_offset = -80
                    
                    if num_inputs > 2:
                        gate_attrs += f'<a name="inputs" val="{num_inputs}"/>'
                
                xml_body += generate_comp(1, name, x, y, gate_attrs)
                
                # è¾“å…¥éš§é“æ’åˆ—
                for idx, net in enumerate(inputs):
                    if name == "NOT Gate":
                        y_offset = 0
                    
                    # === âš¡ï¸ æ ¸å¿ƒä¿®å¤åŒºåŸŸ âš¡ï¸ ===
                    elif num_inputs == 2:
                        y_offset = -20 if idx == 0 else 20 
                    
                    # å¤šè¾“å…¥é—¨
                    else:
                        y_offset = (idx * 20) - ((num_inputs - 1) * 10)
                    
                    xml_body += generate_comp(0, "Tunnel", x + input_x_offset, y + y_offset, f'<a name="facing" val="east"/><a name="label" val="{net}"/>')
                
                if item.get("output"):
                    xml_body += generate_comp(0, "Tunnel", x, y, f'<a name="label" val="{item["output"]}"/>')

            # 3. Flip-Flop
            elif "Flip-Flop" in name:
                xml_body += generate_comp(4, name, x, y, '<a name="appearance" val="logisim_evolution"/>')
                inputs = item.get("inputs", [])
                
                if len(inputs) > 0: xml_body += generate_comp(0, "Tunnel", x - 10, y + 10, f'<a name="facing" val="east"/><a name="label" val="{inputs[0]}"/>')
                if len(inputs) > 1: xml_body += generate_comp(0, "Tunnel", x - 10, y + 50, f'<a name="facing" val="east"/><a name="label" val="{inputs[1]}"/>')
                if len(inputs) > 2: xml_body += generate_comp(0, "Tunnel", x + 20, y + 60, f'<a name="facing" val="north"/><a name="label" val="{inputs[2]}"/>')
                
                out_net = item.get("output")
                if out_net:
                    xml_body += generate_comp(0, "Tunnel", x + 50, y + 10, f'<a name="label" val="{out_net}"/>')

        full_content = get_xml_template(xml_body)
        with open(OUTPUT_FILENAME, "w") as f:
            f.write(full_content)
        print(f"\nğŸ‰ v24.0 ç”Ÿæˆå®Œæ¯•ï¼")
        print(f"ğŸ”§ ä¿®å¤ï¼š2è¾“å…¥é—¨å¼•è„šåç§»å·²æ¢å¤ä¸ºæ ‡å‡†çš„ -20 å’Œ +20ï¼Œç°åœ¨åº”è¯¥èƒ½å®Œç¾å¯¹é½äº†ã€‚")
        print(f"ğŸ“ æ–‡ä»¶: {OUTPUT_FILENAME}")
        
    except Exception as e:
        print(f"âŒ é”™è¯¯: {e}")
        print(json_str)

# ==========================================
# ğŸš€ æ–°å¢åŠŸèƒ½åŒºï¼šVerilator è‡ªåŠ¨åŒ–ä»¿çœŸé€»è¾‘
# ==========================================

def extract_module_name(verilog_code):
    """ä» Verilog ä»£ç ä¸­æå–æ¨¡å—å"""
    match = re.search(r"module\s+(\w+)", verilog_code)
    if match:
        return match.group(1)
    return "top"

def run_verilator_sim(verilog_filename, cpp_filename, module_name):
    """è°ƒç”¨ Verilator è¿›è¡Œç¼–è¯‘å’Œä»¿çœŸ"""
    print(f"\nğŸš€ å¼€å§‹ Verilator è‡ªåŠ¨åŒ–ä»¿çœŸæµç¨‹...")
    
    # 1. æ¸…ç†æ—§æ–‡ä»¶
    if os.path.exists("obj_dir"):
        subprocess.run(["rm", "-rf", "obj_dir"])
    if os.path.exists("wave.fst"):
        os.remove("wave.fst")

    # 2. æ„é€  Verilator ç¼–è¯‘å‘½ä»¤
    # âš¡ï¸ å…³é”®ä¿®æ­£ï¼šæ·»åŠ  --top-module ç¡®ä¿ .h æ–‡ä»¶åæ­£ç¡®
    cmd_build = [
        "verilator",
        "--top-module", module_name, 
        "--cc",
        "--exe",
        "--trace-fst",  # ç”Ÿæˆ FST æ³¢å½¢
        "--build",      # è‡ªåŠ¨è°ƒç”¨ make
        "-o", "sim_main",
        "-Wno-fatal",
        verilog_filename,
        cpp_filename
    ]
    
    print(f"ğŸ”§ ç¼–è¯‘ä¸­: {' '.join(cmd_build)}")
    try:
        # æ‰§è¡Œç¼–è¯‘
        result = subprocess.run(cmd_build, stdout=subprocess.PIPE, stderr=subprocess.PIPE, text=True)
        if result.returncode != 0:
            print("âŒ Verilator ç¼–è¯‘å¤±è´¥:")
            print(result.stderr)
            return

        print("âœ… ç¼–è¯‘æˆåŠŸï¼")

        # 3. è¿è¡Œä»¿çœŸ
        sim_executable = os.path.join("obj_dir", "sim_main")
        print(f"â–¶ï¸  è¿è¡Œä»¿çœŸ: {sim_executable}")
        
        sim_result = subprocess.run([sim_executable], stdout=subprocess.PIPE, stderr=subprocess.PIPE, text=True)
        
        if sim_result.returncode != 0:
            print("âŒ ä»¿çœŸè¿è¡Œé”™è¯¯:")
            print(sim_result.stderr)
        else:
            print("âœ… ä»¿çœŸå®Œæˆï¼")
            if os.path.exists("wave.fst"):
                print(f"ğŸ“‰ æ³¢å½¢æ–‡ä»¶å·²ç”Ÿæˆ: {os.path.abspath('wave.fst')}")
                print("ğŸ’¡ æç¤º: ä½¿ç”¨ 'gtkwave wave.fst' æŸ¥çœ‹æ³¢å½¢")
            else:
                print("âš ï¸ è­¦å‘Š: æœªæ‰¾åˆ° wave.fstï¼Œè¯·æ£€æŸ¥ C++ ä»£ç æ˜¯å¦æ­£ç¡®è°ƒç”¨äº† dump")

    except FileNotFoundError:
        print("âŒ é”™è¯¯: æœªæ‰¾åˆ° 'verilator' å‘½ä»¤ï¼Œè¯·ç¡®ä¿å·²å®‰è£… Verilatorã€‚")
    except Exception as e:
        print(f"âŒ æœªçŸ¥é”™è¯¯: {e}")

def save_verilog_and_sim(json_str):
    """ä¿å­˜ Verilogï¼Œç”Ÿæˆ Testbench å¹¶è¿è¡Œä»¿çœŸ"""
    try:
        data = json.loads(json_str)
        verilog_code = data.get("verilog_code", "")
        
        if not verilog_code:
            print("âŒ ç”Ÿæˆå¤±è´¥ï¼šAI æœªè¿”å›æœ‰æ•ˆçš„ Verilog ä»£ç ")
            return

        # 1. ä¿å­˜ Verilog
        with open(OUTPUT_VERILOG_FILENAME, "w", encoding="utf-8") as f:
            f.write(verilog_code)
        print(f"\nğŸ“„ Verilog ä»£ç å·²ä¿å­˜: {OUTPUT_VERILOG_FILENAME}")
        
        # 2. æå–æ¨¡å—å
        module_name = extract_module_name(verilog_code)
        print(f"ğŸ” è¯†åˆ«æ¨¡å—å: {module_name}")

        # 3. è¯·æ±‚ AI ç”Ÿæˆå¯¹åº”çš„ C++ Testbench
        print("ğŸ¤– æ­£åœ¨ç”Ÿæˆ C++ Testbench (main.cpp) ...")
        # è°ƒç”¨ deepseek ç”Ÿæˆ testbench
        cpp_code = query_deepseek(verilog_code, mode="cpp_tb", extra_context=module_name)
        
        if cpp_code:
            cpp_json = json.loads(cpp_code)
            actual_cpp = cpp_json.get("cpp_code", "")
            
            with open(OUTPUT_CPP_FILENAME, "w", encoding="utf-8") as f:
                f.write(actual_cpp)
            print(f"ğŸ“„ C++ ä»¿çœŸé©±åŠ¨å·²ä¿å­˜: {OUTPUT_CPP_FILENAME}")
            
            # 4. æ‰§è¡Œ Verilator ä»¿çœŸ
            run_verilator_sim(OUTPUT_VERILOG_FILENAME, OUTPUT_CPP_FILENAME, module_name)
        
    except Exception as e:
        print(f"âŒ æµç¨‹é”™è¯¯: {e}")
        print("åŸå§‹æ•°æ®:", json_str)

# ==========================================
# ä¿®æ”¹åçš„äº¤äº’ä¸ API é€»è¾‘
# ==========================================

def get_user_input_method():
    print("\n" + "="*50)
    print("   1. âŒ¨ï¸  æ–‡æœ¬è¾“å…¥")
    print("   2. ğŸ¤ è¯­éŸ³è¾“å…¥ (ä¸­æ–‡)")
    c = input("   é€‰æ‹©è¾“å…¥æ–¹å¼: ").strip()
    if c == '2': return listen_command()
    return input("\nğŸ“ è¯·è¾“å…¥ç”µè·¯æè¿° (ä¾‹å¦‚: åšä¸€ä¸ªå››ä½è®¡æ•°å™¨): ")

def listen_command():
    r = sr.Recognizer()
    r.pause_threshold = 2.5 
    r.non_speaking_duration = 1.0 
    
    with sr.Microphone() as source:
        print("\nğŸ¤ æ­£åœ¨è°ƒæ•´ç¯å¢ƒå™ªéŸ³... (è¯·ç¨ç­‰)")
        r.adjust_for_ambient_noise(source, duration=0.8)
        print("ğŸ¤ è¯·ç”¨ä¸­æ–‡è¯´è¯ (ä½ æœ‰å……è¶³çš„æ—¶é—´æ€è€ƒï¼Œè¯´å®Œåä¿æŒå®‰é™ 2-3 ç§’)...")
        try:
            audio = r.listen(source, timeout=8, phrase_time_limit=15)
            print("â³ æ­£åœ¨è¯†åˆ«...")
            text = r.recognize_google(audio, language="zh-CN")
            print(f"âœ… è¯†åˆ«ç»“æœ: {text}")
            return text
        except sr.UnknownValueError:
            print("âŒ æ²¡å¬æ¸…ï¼Œè¯·å†è¯´ä¸€é")
            return None
        except sr.WaitTimeoutError:
            print("âŒ è¶…æ—¶äº†ï¼Œä½ å¥½åƒæ²¡è¯´è¯")
            return None
        except Exception as e:
            print(f"âŒ é”™è¯¯: {e}")
            return None

def query_deepseek(prompt, mode="circuit", extra_context=""):
    url = "https://api.deepseek.com/chat/completions"
    headers = {"Content-Type": "application/json", "Authorization": f"Bearer {DEEPSEEK_API_KEY}"}
    
    # ğŸ“Œ æ¨¡å¼ 1: Logisim ä¸“ç”¨ Prompt
    system_prompt_circuit = """
    You are a Digital Logic Architect.
    Task: Convert description into a JSON list of components.
    Key Concepts:
    1. Combinational Logic (Gates): lib=1.
    2. Sequential Logic (Memory): lib=4. Use "D Flip-Flop".
    3. Stages: 0 (Inputs), 1-2 (Next State Logic), 3 (Flip-Flops), 4 (Outputs).
    IMPORTANT for Counters:
    - You MUST include a "D Flip-Flop" for each bit.
    - Flip-Flop Inputs: ["D_i", "CLK", "RST"]
    - Flip-Flop Output: "Q_i"
    - The Logic calculates D_i based on current Q_i.
    JSON Example (2-bit Counter):
    {
      "items": [
        {"type": "Pin", "stage": 0, "net": "CLK", "dir": "out"},
        {"type": "Pin", "stage": 0, "net": "RST", "dir": "out"},
        {"type": "XOR Gate", "stage": 1, "inputs": ["Q0", "EN"], "output": "D0"},
        {"type": "D Flip-Flop", "stage": 3, "inputs": ["D0", "CLK", "RST"], "output": "Q0"},
        {"type": "Pin", "stage": 4, "net": "Q0", "dir": "in"}
      ]
    }
    """

    # ğŸ“Œ æ¨¡å¼ 2: Verilog ä¸“ç”¨ Prompt
    system_prompt_verilog = """
    You are an FPGA Engineer.
    Task: Convert the user's description into a synthesizable Verilog module.
    Rules:
    1. Use IEEE 1364 standard (Verilog-2001).
    2. Output ONLY a JSON object containing the code string.
    JSON Output Structure:
    {
      "verilog_code": "module name (...); ... endmodule"
    }
    """

    # ğŸ“Œ æ¨¡å¼ 3: C++ Testbench (æ–°å¢ - é€‚é… Verilator FST)
    system_prompt_cpp = f"""
        You are a Verilator Verification Engineer.
        Task: Write a C++ testbench (`main.cpp`) for a Verilog module named "{extra_context}".
        
        CONTEXT:
        The Verilog code is provided below. You MUST analyze it to determine the input ports.
        
        CRITICAL RULES:
        1. **NO HALLUCINATIONS**: Do NOT access `top->clk`, `top->rst`, or `top->clock` unless they are explicitly defined as `input` in the provided Verilog code.
        2. **Combinational Logic**: If no clock input exists, do NOT generate a clock toggle loop. Just change data inputs (A, B, etc.) and call `top->eval()` repeatedly.
        3. **Sequential Logic**: If a clock input IS present, drive it properly (0->1->0).
        
        Structure:
        - Include "V{extra_context}.h" and "verilated_fst_c.h".
        - Setup FST tracing ("wave.fst").
        - Loop for 20-50 steps changing inputs.
        - Output ONLY JSON: {{"cpp_code": "..."}}
        """

    # æ ¹æ®æ¨¡å¼é€‰æ‹©æç¤ºè¯
    if mode == "circuit":
        sys_p = system_prompt_circuit
        user_p = f"Design: {prompt}"
    elif mode == "verilog":
        sys_p = system_prompt_verilog
        user_p = f"Design: {prompt}"
    elif mode == "cpp_tb":
        sys_p = system_prompt_cpp
        user_p = f"The Verilog code is:\n{prompt}"
    else:
        sys_p = system_prompt_circuit
        user_p = prompt

    data = {
        "model": "deepseek-chat",
        "messages": [
            {"role": "system", "content": sys_p},
            {"role": "user", "content": user_p}
        ],
        "stream": False,
        "response_format": {"type": "json_object"}
    }
    
    try:
        # print(f"ğŸ¤– è¯·æ±‚ AI ({mode})...")
        r = requests.post(url, headers=headers, json=data)
        return r.json()['choices'][0]['message']['content']
    except Exception as e:
        print(f"API Error: {e}")
        return None

if __name__ == "__main__":
    print("\n" + "="*50)
    print("   ğŸ”€ åŒæ¨¡ç”Ÿæˆå™¨ (Logisim v24.0 Core) + è‡ªåŠ¨ä»¿çœŸ")
    print("="*50)
    print("è¯·é€‰æ‹©è¦ç”Ÿæˆçš„ç›®æ ‡:")
    print("1. ğŸ“ Logisim ç”µè·¯å›¾ (.circ)")
    print("2. ğŸ’» Verilog ä»£ç  + ğŸŒŠ è‡ªåŠ¨ä»¿çœŸ (.v + .fst)")
    
    mode_input = input("   ä½ çš„é€‰æ‹© (1/2): ").strip()
    
    # ç¡®å®šæ¨¡å¼
    target_mode = "circuit"
    if mode_input == '2':
        target_mode = "verilog"
    
    # è·å–ç”¨æˆ·æè¿°
    cmd = get_user_input_method()
    
    if cmd:
        # è°ƒç”¨ API
        res = query_deepseek(cmd, mode=target_mode)
        
        if res:
            # æ ¹æ®æ¨¡å¼åˆ†å‘å¤„ç†
            if target_mode == "circuit":
                generate_circuit_file(res)
            else:
                save_verilog_and_sim(res)