$date
	Sat Sep 30 21:06:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module load_ctrl_tb $end
$var wire 1 ! event_current_data_to_be_read_is_not_in_order_with_given_addr $end
$var wire 1 " event_read_req_when_no_data_is_available $end
$var wire 1 # data_out_vld $end
$var wire 4 $ data_out [3:0] $end
$var wire 1 % data_in_vld $end
$var reg 64 & addr [63:0] $end
$var reg 1 ' clk $end
$var reg 4 ( data_in [3:0] $end
$var reg 1 ) data_in_rdy $end
$var reg 1 * request_vld $end
$var reg 1 + rstn $end
$scope module load_ctrl_0 $end
$var wire 64 , addr [63:0] $end
$var wire 1 ' clk $end
$var wire 4 - data_in [3:0] $end
$var wire 1 ) data_in_rdy $end
$var wire 1 % data_in_vld $end
$var wire 4 . data_out [3:0] $end
$var wire 1 # data_out_vld $end
$var wire 1 ! event_current_data_to_be_read_is_not_in_order_with_given_addr $end
$var wire 1 " event_read_req_when_no_data_is_available $end
$var wire 1 * request_vld $end
$var wire 1 + rstn $end
$var reg 3 / data_count_read [2:0] $end
$var reg 1 0 data_out_vld_p $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
bx /
b1 .
b1 -
bx ,
1+
0*
0)
b1 (
0'
bx &
0%
b1 $
x#
z"
z!
$end
#1
0+
#5
0#
00
b0 /
1'
#10
0'
#15
1'
#20
0'
#21
1+
#25
1'
#30
0'
#35
1'
#40
0'
#45
1'
#50
0'
#55
1'
#60
0'
#65
1'
#70
0'
#71
1)
#75
1'
#80
0'
#81
1%
1*
#85
1#
10
b1 /
1'
#90
0'
#91
b10 $
b10 .
b10 (
b10 -
#95
b10 /
1'
#100
0'
#101
b11 $
b11 .
b11 (
b11 -
#105
b11 /
1'
#110
0'
#111
b100 $
b100 .
b100 (
b100 -
#115
b100 /
1'
#120
0'
#121
0%
0*
#125
0#
00
1'
#130
0'
#135
1'
#140
0'
#145
1'
#150
0'
#155
1'
#160
0'
#165
1'
#170
0'
#171
