INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Documents/GitHub/EE460M-Labs/Lab6/Lab6.srcs/sources_1/new/Float_Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Float_Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Documents/GitHub/EE460M-Labs/Lab6/Lab6.srcs/sources_1/new/Float_Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Float_Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Documents/GitHub/EE460M-Labs/Lab6/Lab6.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Documents/GitHub/EE460M-Labs/Lab6/Lab6.srcs/sources_1/new/Matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Documents/GitHub/EE460M-Labs/Lab6/Lab6.srcs/sim_1/new/TB_Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Documents/GitHub/EE460M-Labs/Lab6/Lab6.srcs/sim_1/new/TB_Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Documents/GitHub/EE460M-Labs/Lab6/Lab6.srcs/sim_1/new/TB_Matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Matrix
