Analysis & Synthesis report for final_1
Fri Nov 03 16:10:34 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Nov 03 16:10:34 2017        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; final_1                                      ;
; Top-level Entity Name       ; final_1                                      ;
; Family                      ; MAX II                                       ;
; Total logic elements        ; 498                                          ;
; Total pins                  ; 57                                           ;
; Total virtual pins          ; 0                                            ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EPM1270T144C5      ;                    ;
; Top-level entity name                                        ; final_1            ; final_1            ;
; Family name                                                  ; MAX II             ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                       ;
+----------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------+
; //VBOXSVR/ShareFile/final_1/beep.vhd               ; yes             ; User VHDL File                     ; //VBOXSVR/ShareFile/final_1/beep.vhd               ;
; //VBOXSVR/ShareFile/final_1/play_music.vhd         ; yes             ; User VHDL File                     ; //VBOXSVR/ShareFile/final_1/play_music.vhd         ;
; //VBOXSVR/ShareFile/final_1/save_music.vhd         ; yes             ; User VHDL File                     ; //VBOXSVR/ShareFile/final_1/save_music.vhd         ;
; //VBOXSVR/ShareFile/final_1/final_1.bdf            ; yes             ; User Block Diagram/Schematic File  ; //VBOXSVR/ShareFile/final_1/final_1.bdf            ;
; //VBOXSVR/ShareFile/final_1/blocker.vhd            ; yes             ; User VHDL File                     ; //VBOXSVR/ShareFile/final_1/blocker.vhd            ;
; //VBOXSVR/ShareFile/final_1/blocker2.vhd           ; yes             ; User VHDL File                     ; //VBOXSVR/ShareFile/final_1/blocker2.vhd           ;
; //VBOXSVR/ShareFile/final_1/disp_control.vhd       ; yes             ; User VHDL File                     ; //VBOXSVR/ShareFile/final_1/disp_control.vhd       ;
; //VBOXSVR/ShareFile/final_1/disp_control2.vhd      ; yes             ; User VHDL File                     ; //VBOXSVR/ShareFile/final_1/disp_control2.vhd      ;
; //VBOXSVR/ShareFile/final_1/disp_display.vhd       ; yes             ; User VHDL File                     ; //VBOXSVR/ShareFile/final_1/disp_display.vhd       ;
; //VBOXSVR/ShareFile/final_1/frequency_devider.vhd  ; yes             ; User VHDL File                     ; //VBOXSVR/ShareFile/final_1/frequency_devider.vhd  ;
; //VBOXSVR/ShareFile/final_1/matrix_control.vhd     ; yes             ; User VHDL File                     ; //VBOXSVR/ShareFile/final_1/matrix_control.vhd     ;
; //VBOXSVR/ShareFile/final_1/matrix_display.vhd     ; yes             ; User VHDL File                     ; //VBOXSVR/ShareFile/final_1/matrix_display.vhd     ;
; //VBOXSVR/ShareFile/final_1/sequence_generator.vhd ; yes             ; User VHDL File                     ; //VBOXSVR/ShareFile/final_1/sequence_generator.vhd ;
; //VBOXSVR/ShareFile/final_1/test_control.vhd       ; yes             ; User VHDL File                     ; //VBOXSVR/ShareFile/final_1/test_control.vhd       ;
+----------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Total logic elements                        ; 498           ;
;     -- Combinational with no register       ; 318           ;
;     -- Register only                        ; 40            ;
;     -- Combinational with a register        ; 140           ;
;                                             ;               ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 179           ;
;     -- 3 input functions                    ; 97            ;
;     -- 2 input functions                    ; 152           ;
;     -- 1 input functions                    ; 30            ;
;     -- 0 input functions                    ; 0             ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 410           ;
;     -- arithmetic mode                      ; 88            ;
;     -- qfbk mode                            ; 0             ;
;     -- register cascade mode                ; 0             ;
;     -- synchronous clear/load mode          ; 26            ;
;     -- asynchronous clear/load mode         ; 89            ;
;                                             ;               ;
; Total registers                             ; 180           ;
; Total logic cells in carry chains           ; 101           ;
; I/O pins                                    ; 57            ;
; Maximum fan-out node                        ; reset_sw7_125 ;
; Maximum fan-out                             ; 96            ;
; Total fan-out                               ; 1794          ;
; Average fan-out                             ; 3.23          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                     ;
+--------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------+--------------+
; Compilation Hierarchy Node     ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                ; Library Name ;
+--------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------+--------------+
; |final_1                       ; 498 (2)     ; 180          ; 0          ; 57   ; 0            ; 318 (2)      ; 40 (0)            ; 140 (0)          ; 101 (0)         ; 0 (0)      ; |final_1                           ; work         ;
;    |beep:inst11|               ; 47 (47)     ; 14           ; 0          ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 14 (14)          ; 21 (21)         ; 0 (0)      ; |final_1|beep:inst11               ; work         ;
;    |blocker2:inst2|            ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_1|blocker2:inst2            ; work         ;
;    |blocker:inst4|             ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_1|blocker:inst4             ; work         ;
;    |blocker:inst5|             ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_1|blocker:inst5             ; work         ;
;    |blocker:inst6|             ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_1|blocker:inst6             ; work         ;
;    |blocker:inst7|             ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_1|blocker:inst7             ; work         ;
;    |blocker:inst8|             ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_1|blocker:inst8             ; work         ;
;    |disp_control:inst21|       ; 6 (6)       ; 4            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |final_1|disp_control:inst21       ; work         ;
;    |disp_control:inst22|       ; 5 (5)       ; 4            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |final_1|disp_control:inst22       ; work         ;
;    |disp_control:inst23|       ; 5 (5)       ; 4            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |final_1|disp_control:inst23       ; work         ;
;    |disp_control:inst24|       ; 5 (5)       ; 4            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |final_1|disp_control:inst24       ; work         ;
;    |disp_control:inst25|       ; 5 (5)       ; 4            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |final_1|disp_control:inst25       ; work         ;
;    |disp_display:inst15|       ; 99 (99)     ; 18           ; 0          ; 0    ; 0            ; 81 (81)      ; 0 (0)             ; 18 (18)          ; 0 (0)           ; 0 (0)      ; |final_1|disp_display:inst15       ; work         ;
;    |frequency_devider:inst13|  ; 142 (142)   ; 62           ; 0          ; 0    ; 0            ; 80 (80)      ; 27 (27)           ; 35 (35)          ; 60 (60)         ; 0 (0)      ; |final_1|frequency_devider:inst13  ; work         ;
;    |matrix_control:inst1|      ; 27 (27)     ; 7            ; 0          ; 0    ; 0            ; 20 (20)      ; 6 (6)             ; 1 (1)            ; 6 (6)           ; 0 (0)      ; |final_1|matrix_control:inst1      ; work         ;
;    |matrix_display:inst9|      ; 57 (57)     ; 18           ; 0          ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 18 (18)          ; 7 (7)           ; 0 (0)      ; |final_1|matrix_display:inst9      ; work         ;
;    |play_music:inst14|         ; 21 (21)     ; 0            ; 0          ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |final_1|play_music:inst14         ; work         ;
;    |save_music:inst12|         ; 36 (36)     ; 17           ; 0          ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 17 (17)          ; 7 (7)           ; 0 (0)      ; |final_1|save_music:inst12         ; work         ;
;    |sequence_generator:inst26| ; 13 (13)     ; 13           ; 0          ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |final_1|sequence_generator:inst26 ; work         ;
;    |test_control:inst3|        ; 21 (21)     ; 11           ; 0          ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 11 (11)          ; 0 (0)           ; 0 (0)      ; |final_1|test_control:inst3        ; work         ;
+--------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                               ;
+-----------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------+------------------------+
; blocker2:inst2|lock_flag                            ; GND                                ; yes                    ;
; matrix_control:inst1|lock_signal                    ; matrix_control:inst1|lock_signal~1 ; yes                    ;
; blocker:inst4|lock                                  ; GND                                ; yes                    ;
; blocker:inst6|lock                                  ; GND                                ; yes                    ;
; blocker:inst5|lock                                  ; GND                                ; yes                    ;
; blocker:inst7|lock                                  ; GND                                ; yes                    ;
; blocker:inst8|lock                                  ; GND                                ; yes                    ;
; test_control:inst3|btn7_re                          ; GND                                ; yes                    ;
; beep:inst11|key_tmp[9]                              ; reset_sw7_125                      ; yes                    ;
; beep:inst11|key_tmp[8]                              ; reset_sw7_125                      ; yes                    ;
; beep:inst11|key_tmp[7]                              ; reset_sw7_125                      ; yes                    ;
; beep:inst11|key_tmp[6]                              ; reset_sw7_125                      ; yes                    ;
; beep:inst11|key_tmp[5]                              ; reset_sw7_125                      ; yes                    ;
; beep:inst11|key_tmp[4]                              ; reset_sw7_125                      ; yes                    ;
; beep:inst11|key_tmp[3]                              ; reset_sw7_125                      ; yes                    ;
; beep:inst11|key_tmp[2]                              ; reset_sw7_125                      ; yes                    ;
; beep:inst11|key_tmp[1]                              ; reset_sw7_125                      ; yes                    ;
; beep:inst11|key_tmp[0]                              ; reset_sw7_125                      ; yes                    ;
; Number of user-specified and inferred latches = 18  ;                                    ;                        ;
+-----------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+----------------------------------------+----------------------------------------------------+
; Register name                          ; Reason for Removal                                 ;
+----------------------------------------+----------------------------------------------------+
; save_music:inst12|tone[0,11..15]       ; Stuck at GND due to stuck port data_in             ;
; matrix_display:inst9|count[0]          ; Merged with disp_display:inst15|count[0]           ;
; frequency_devider:inst13|counter01[0]  ; Merged with frequency_devider:inst13|counter025[0] ;
; frequency_devider:inst13|counter005[0] ; Merged with frequency_devider:inst13|counter025[0] ;
; frequency_devider:inst13|counter02[0]  ; Merged with frequency_devider:inst13|counter025[0] ;
; frequency_devider:inst13|counter03[0]  ; Merged with frequency_devider:inst13|counter025[0] ;
; frequency_devider:inst13|counter008[0] ; Merged with frequency_devider:inst13|counter025[0] ;
; frequency_devider:inst13|counter03[1]  ; Merged with frequency_devider:inst13|counter025[1] ;
; frequency_devider:inst13|counter02[1]  ; Merged with frequency_devider:inst13|counter025[1] ;
; frequency_devider:inst13|counter01[1]  ; Merged with frequency_devider:inst13|counter025[1] ;
; frequency_devider:inst13|counter008[1] ; Merged with frequency_devider:inst13|counter025[1] ;
; frequency_devider:inst13|counter02[2]  ; Merged with frequency_devider:inst13|counter008[2] ;
; frequency_devider:inst13|counter008[2] ; Merged with frequency_devider:inst13|counter025[2] ;
; Total Number of Removed Registers = 18 ;                                                    ;
+----------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 180   ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 88    ;
; Number of registers using Asynchronous Load  ; 4     ;
; Number of registers using Clock Enable       ; 60    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; disp_control:inst21|count[0]            ; 7       ;
; disp_control:inst21|count[1]            ; 7       ;
; disp_control:inst21|count[2]            ; 7       ;
; disp_control:inst21|count[3]            ; 7       ;
; disp_control:inst24|count[0]            ; 7       ;
; disp_control:inst24|count[1]            ; 7       ;
; disp_control:inst24|count[2]            ; 7       ;
; disp_control:inst24|count[3]            ; 7       ;
; disp_control:inst25|count[0]            ; 7       ;
; disp_control:inst25|count[1]            ; 7       ;
; disp_control:inst25|count[2]            ; 7       ;
; disp_control:inst25|count[3]            ; 7       ;
; disp_control:inst23|count[0]            ; 7       ;
; disp_control:inst23|count[1]            ; 7       ;
; disp_control:inst23|count[2]            ; 7       ;
; disp_control:inst23|count[3]            ; 7       ;
; disp_control:inst22|count[0]            ; 7       ;
; disp_control:inst22|count[1]            ; 7       ;
; disp_control:inst22|count[2]            ; 7       ;
; disp_control:inst22|count[3]            ; 7       ;
; sequence_generator:inst26|seq[0]        ; 1       ;
; Total number of inverted registers = 21 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |final_1|disp_display:inst15|disp[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 03 16:10:28 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_1 -c final_1
Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/beep.vhd
    Info: Found design unit 1: beep-behave
    Info: Found entity 1: beep
Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/music_control.vhd
    Info: Found design unit 1: music_control-behave
    Info: Found entity 1: music_control
Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/play_music.vhd
    Info: Found design unit 1: play_music-arch
    Info: Found entity 1: play_music
Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/save_music.vhd
    Info: Found design unit 1: save_music-arch
    Info: Found entity 1: save_music
Info: Found 1 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/final_1.bdf
    Info: Found entity 1: final_1
Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/blocker.vhd
    Info: Found design unit 1: blocker-arch
    Info: Found entity 1: blocker
Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/blocker2.vhd
    Info: Found design unit 1: blocker2-arch
    Info: Found entity 1: blocker2
Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/disp_control.vhd
    Info: Found design unit 1: disp_control-arch
    Info: Found entity 1: disp_control
Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/disp_control2.vhd
    Info: Found design unit 1: disp_control2-arch
    Info: Found entity 1: disp_control2
Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/disp_display.vhd
    Info: Found design unit 1: disp_display-arch
    Info: Found entity 1: disp_display
Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/frequency_devider.vhd
    Info: Found design unit 1: frequency_devider-arch
    Info: Found entity 1: frequency_devider
Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/matrix_control.vhd
    Info: Found design unit 1: matrix_control-arch
    Info: Found entity 1: matrix_control
Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/matrix_display.vhd
    Info: Found design unit 1: matrix_display-arch
    Info: Found entity 1: matrix_display
Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/sequence_generator.vhd
    Info: Found design unit 1: sequence_generator-arch
    Info: Found entity 1: sequence_generator
Info: Found 2 design units, including 1 entities, in source file //VBOXSVR/ShareFile/final_1/test_control.vhd
    Info: Found design unit 1: test_control-arch
    Info: Found entity 1: test_control
Info: Elaborating entity "final_1" for the top level hierarchy
Info: Elaborating entity "test_control" for hierarchy "test_control:inst3"
Warning (10631): VHDL Process Statement warning at test_control.vhd(76): inferring latch(es) for signal or variable "btn7_re", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "btn7_re" at test_control.vhd(76)
Info: Elaborating entity "frequency_devider" for hierarchy "frequency_devider:inst13"
Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(102): signal "clk0000002" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(119): signal "clk00005" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(135): signal "clk005" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(151): signal "clk008" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(167): signal "clk01" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(183): signal "clk02" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(199): signal "clk025" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at frequency_devider.vhd(215): signal "clk03" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "blocker" for hierarchy "blocker:inst8"
Warning (10631): VHDL Process Statement warning at blocker.vhd(50): inferring latch(es) for signal or variable "lock", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "lock" at blocker.vhd(50)
Info: Elaborating entity "blocker2" for hierarchy "blocker2:inst2"
Warning (10492): VHDL Process Statement warning at blocker2.vhd(67): signal "lock_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at blocker2.vhd(59): inferring latch(es) for signal or variable "lock_flag", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "lock_flag" at blocker2.vhd(59)
Info: Elaborating entity "matrix_control" for hierarchy "matrix_control:inst1"
Warning (10492): VHDL Process Statement warning at matrix_control.vhd(75): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at matrix_control.vhd(77): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at matrix_control.vhd(82): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at matrix_control.vhd(86): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at matrix_control.vhd(65): inferring latch(es) for signal or variable "lock_signal", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "lock_signal" at matrix_control.vhd(65)
Info: Elaborating entity "beep" for hierarchy "beep:inst11"
Warning (10492): VHDL Process Statement warning at beep.vhd(51): signal "control" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at beep.vhd(52): signal "button" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at beep.vhd(48): inferring latch(es) for signal or variable "key_tmp", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at beep.vhd(75): signal "control" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "key_tmp[0]" at beep.vhd(48)
Info (10041): Inferred latch for "key_tmp[1]" at beep.vhd(48)
Info (10041): Inferred latch for "key_tmp[2]" at beep.vhd(48)
Info (10041): Inferred latch for "key_tmp[3]" at beep.vhd(48)
Info (10041): Inferred latch for "key_tmp[4]" at beep.vhd(48)
Info (10041): Inferred latch for "key_tmp[5]" at beep.vhd(48)
Info (10041): Inferred latch for "key_tmp[6]" at beep.vhd(48)
Info (10041): Inferred latch for "key_tmp[7]" at beep.vhd(48)
Info (10041): Inferred latch for "key_tmp[8]" at beep.vhd(48)
Info (10041): Inferred latch for "key_tmp[9]" at beep.vhd(48)
Info (10041): Inferred latch for "key_tmp[10]" at beep.vhd(48)
Info: Elaborating entity "play_music" for hierarchy "play_music:inst14"
Info: Elaborating entity "save_music" for hierarchy "save_music:inst12"
Warning (10492): VHDL Process Statement warning at save_music.vhd(58): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "disp_display" for hierarchy "disp_display:inst15"
Info: Elaborating entity "disp_control" for hierarchy "disp_control:inst25"
Warning (10492): VHDL Process Statement warning at disp_control.vhd(79): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "sequence_generator" for hierarchy "sequence_generator:inst26"
Warning (10492): VHDL Process Statement warning at sequence_generator.vhd(75): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sequence_generator.vhd(88): signal "seq" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sequence_generator.vhd(89): signal "seq_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sequence_generator.vhd(115): signal "disp_re" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "disp_control2" for hierarchy "disp_control2:inst17"
Info: Elaborating entity "matrix_display" for hierarchy "matrix_display:inst9"
Info: Registers with preset signals will power-up high
Info: Implemented 555 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 48 output pins
    Info: Implemented 498 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 270 megabytes
    Info: Processing ended: Fri Nov 03 16:10:34 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


