Project Information                       d:\maxplus2\max2lib\lab2\plmt_sm.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 09/28/2010 23:14:19

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

plmt_sm   EP910ILC-12      9        3        0       15          62 %

User Pins:                 9        3        0  



Project Information                       d:\maxplus2\max2lib\lab2\plmt_sm.rpt

** FILE HIERARCHY **



|plmt_c2i_1:3|
|plmt_di:4|
|plmt_di:17|
|plmt_c2i_2:18|
|plmt_xi:22|
|plmt_xi:24|
|plmt_yi:23|
|plmt_yi:25|


Device-Specific Information:              d:\maxplus2\max2lib\lab2\plmt_sm.rpt
plmt_sm

***** Logic for device 'plmt_sm' compiled without errors.




Device: EP910ILC-12

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R                             R  
              E                             E  
              S                             S  
              E                             E  
              R                             R  
              V  G  G  G  G  V  V  C        V  
              E  N  N  N  N  C  C  i  F  F  E  
              D  D  D  D  D  C  C  0  1  2  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
RESERVED |  7                                39 | N.C. 
RESERVED |  8                                38 | RESERVED 
RESERVED |  9                                37 | RESERVED 
RESERVED | 10                                36 | RESERVED 
RESERVED | 11                                35 | RESERVED 
RESERVED | 12          EP910ILC-12           34 | RESERVED 
RESERVED | 13                                33 | RESERVED 
RESERVED | 14                                32 | RESERVED 
     Di1 | 15                                31 | RESERVED 
     Di0 | 16                                30 | RESERVED 
    N.C. | 17                                29 | RESERVED 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              C  Q  Q  P  G  G  G  P  F  F  R  
              i  i  i  i  N  N  N  i  4  3  E  
              2  1  0  1  D  D  D  0        S  
                                            E  
                                            R  
                                            V  
                                            E  
                                            D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:              d:\maxplus2\max2lib\lab2\plmt_sm.rpt
plmt_sm

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     3/12( 25%)   0/12(  0%) 
B:    LC13 - LC24    12/12(100%)   3/12( 25%) 


Total dedicated input pins used:                 9/12     ( 75%)
Total I/O pins used:                             3/24     ( 12%)
Total logic cells used:                         15/24     ( 62%)
Average fan-in:                                  7.40
Total fan-in:                                   111

Total input pins required:                       9
Total output pins required:                      3
Total bidirectional pins required:               0
Total logic cells required:                     15
Total flipflops required:                        0

Synthesized logic cells:                        12/  24   ( 50%)



Device-Specific Information:              d:\maxplus2\max2lib\lab2\plmt_sm.rpt
plmt_sm

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43      -   -       INPUT              0    0    0   12  Ci0
  42      -   -       INPUT              0    0    0   12  F1
  41      -   -       INPUT              0    0    0   12  F2
  27      -   -       INPUT              0    0    0   12  F3
  26      -   -       INPUT              0    0    0   12  F4
  25      -   -       INPUT              0    0    0   12  Pi0
  21      -   -       INPUT              0    0    0    9  Pi1
  20      -   -       INPUT              0    0    0    9  Qi0
  19      -   -       INPUT              0    0    0    9  Qi1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus2\max2lib\lab2\plmt_sm.rpt
plmt_sm

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  18     24    B     OUTPUT              0    5    0    0  Ci2
  16     23    B     OUTPUT              0    3    0    0  Di0
  15     22    B     OUTPUT              0    4    0    0  Di1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus2\max2lib\lab2\plmt_sm.rpt
plmt_sm

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  (6)    13    B       SOFT    s         9    0    1    0  |plmt_c2i_2:18|Ci_2~1 (|plmt_c2i_2:18|~37~1)
  (7)    14    B       SOFT    s         9    0    1    0  |plmt_c2i_2:18|Ci_2~2 (|plmt_c2i_2:18|~37~2)
  (8)    15    B       SOFT    s         9    0    1    0  |plmt_c2i_2:18|Ci_2~3 (|plmt_c2i_2:18|~37~3)
  (9)    16    B       SOFT    s         9    0    1    0  |plmt_c2i_2:18|Ci_2~4 (|plmt_c2i_2:18|~37~4)
 (10)    17    B       SOFT    s         8    0    1    0  |plmt_c2i_2:18|Ci_2~5 (|plmt_c2i_2:18|~37~5)
 (11)    18    B       SOFT    s         9    0    1    0  |plmt_di:4|Di~1 (|plmt_di:4|~39~1)
 (12)    19    B       SOFT    s         9    0    1    0  |plmt_di:4|Di~2 (|plmt_di:4|~39~2)
 (13)    20    B       SOFT    s         8    0    1    0  |plmt_di:4|Di~3 (|plmt_di:4|~39~3)
 (14)    21    B       SOFT    s         8    0    1    0  |plmt_di:4|Di~4 (|plmt_di:4|~39~4)
 (28)    12    A       SOFT    s         7    0    1    0  |plmt_di:17|Di~1 (|plmt_di:17|~39~1)
 (29)    11    A       SOFT    s         7    0    1    0  |plmt_di:17|Di~2 (|plmt_di:17|~39~2)
 (30)    10    A       SOFT    s         7    0    1    0  |plmt_di:17|Di~3 (|plmt_di:17|~39~3)


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus2\max2lib\lab2\plmt_sm.rpt
plmt_sm

** LOGIC CELL INTERCONNECTIONS **

               Logic cells placed in LAB 'A'
        +----- LC12 |plmt_di:17|Di~1
        | +--- LC11 |plmt_di:17|Di~2
        | | +- LC10 |plmt_di:17|Di~3
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'A'
LC      | | | 
LC12 -> - - - | <-- |plmt_di:17|Di~1
LC11 -> - - - | <-- |plmt_di:17|Di~2
LC10 -> - - - | <-- |plmt_di:17|Di~3

Pin
43   -> @ @ @ | <-- Ci0
42   -> @ @ @ | <-- F1
41   -> @ @ @ | <-- F2
27   -> @ @ @ | <-- F3
26   -> @ @ @ | <-- F4
25   -> @ @ @ | <-- Pi0
21   -> - - - | <-- Pi1
20   -> @ @ @ | <-- Qi0
19   -> - - - | <-- Qi1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus2\max2lib\lab2\plmt_sm.rpt
plmt_sm

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC24 Ci2
        | +--------------------- LC23 Di0
        | | +------------------- LC22 Di1
        | | | +----------------- LC13 |plmt_c2i_2:18|Ci_2~1
        | | | | +--------------- LC14 |plmt_c2i_2:18|Ci_2~2
        | | | | | +------------- LC15 |plmt_c2i_2:18|Ci_2~3
        | | | | | | +----------- LC16 |plmt_c2i_2:18|Ci_2~4
        | | | | | | | +--------- LC17 |plmt_c2i_2:18|Ci_2~5
        | | | | | | | | +------- LC18 |plmt_di:4|Di~1
        | | | | | | | | | +----- LC19 |plmt_di:4|Di~2
        | | | | | | | | | | +--- LC20 |plmt_di:4|Di~3
        | | | | | | | | | | | +- LC21 |plmt_di:4|Di~4
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC24 -> - - - - - - - - - - - - | <-- Ci2
LC23 -> - - - - - - - - - - - - | <-- Di0
LC22 -> - - - - - - - - - - - - | <-- Di1
LC13 -> * - - - - - - - - - - - | <-- |plmt_c2i_2:18|Ci_2~1
LC14 -> * - - - - - - - - - - - | <-- |plmt_c2i_2:18|Ci_2~2
LC15 -> * - - - - - - - - - - - | <-- |plmt_c2i_2:18|Ci_2~3
LC16 -> * - - - - - - - - - - - | <-- |plmt_c2i_2:18|Ci_2~4
LC17 -> * - - - - - - - - - - - | <-- |plmt_c2i_2:18|Ci_2~5
LC18 -> - - * - - - - - - - - - | <-- |plmt_di:4|Di~1
LC19 -> - - * - - - - - - - - - | <-- |plmt_di:4|Di~2
LC20 -> - - * - - - - - - - - - | <-- |plmt_di:4|Di~3
LC21 -> - - * - - - - - - - - - | <-- |plmt_di:4|Di~4

Pin
43   -> - - - @ @ @ @ @ @ @ @ @ | <-- Ci0
42   -> - - - @ @ @ @ @ @ @ @ @ | <-- F1
41   -> - - - @ @ @ @ @ @ @ @ @ | <-- F2
27   -> - - - @ @ @ @ @ @ @ @ @ | <-- F3
26   -> - - - @ @ @ @ @ @ @ @ @ | <-- F4
25   -> - - - @ @ @ @ @ @ @ @ @ | <-- Pi0
21   -> - - - @ @ @ @ @ @ @ @ @ | <-- Pi1
20   -> - - - @ @ @ @ - @ @ - - | <-- Qi0
19   -> - - - @ @ @ @ @ @ @ @ @ | <-- Qi1
LC12 -> - * - - - - - - - - - - | <-- |plmt_di:17|Di~1
LC11 -> - * - - - - - - - - - - | <-- |plmt_di:17|Di~2
LC10 -> - * - - - - - - - - - - | <-- |plmt_di:17|Di~3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus2\max2lib\lab2\plmt_sm.rpt
plmt_sm

** EQUATIONS **

Ci0      : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
F4       : INPUT;
Pi0      : INPUT;
Pi1      : INPUT;
Qi0      : INPUT;
Qi1      : INPUT;

-- Node name is 'Ci2' 
-- Equation name is 'Ci2', location is LC024, type is output.
 Ci2     = LCELL(!_EQ001);
  _EQ001 = !_LC013 & !_LC014 & !_LC015 & !_LC016 & !_LC017;

-- Node name is 'Di0' 
-- Equation name is 'Di0', location is LC023, type is output.
 Di0     = LCELL( _EQ002);
  _EQ002 = !_LC010 & !_LC011 & !_LC012;

-- Node name is 'Di1' 
-- Equation name is 'Di1', location is LC022, type is output.
 Di1     = LCELL( _EQ003);
  _EQ003 = !_LC018 & !_LC019 & !_LC020 & !_LC021;

-- Node name is '|plmt_c2i_2:18|~37~1' = '|plmt_c2i_2:18|Ci_2~1' 
-- Equation name is '_LC013', type is buried 
-- synthesized logic cell 
_LC013   = LCELL( _EQ004);
  _EQ004 =  Ci0 &  F1 & !F3 &  F4 &  Qi0 &  Qi1
         #  Ci0 &  F1 & !F3 &  F4 &  Pi0 &  Qi1
         #  F1 & !F3 &  F4 &  Pi0 &  Qi0 &  Qi1
         #  Ci0 & !F3 &  F4 &  Pi1 &  Qi0 & !Qi1
         # !F3 &  F4 &  Pi0 &  Pi1 &  Qi0 & !Qi1
         #  Ci0 &  F3 &  F4 & !Pi1 & !Qi0 &  Qi1
         #  Ci0 &  F2 &  F3 &  F4 & !Qi0 & !Qi1
         #  Ci0 &  F2 &  F3 &  F4 & !Pi0 & !Qi1;

-- Node name is '|plmt_c2i_2:18|~37~2' = '|plmt_c2i_2:18|Ci_2~2' 
-- Equation name is '_LC014', type is buried 
-- synthesized logic cell 
_LC014   = LCELL( _EQ005);
  _EQ005 = !F2 &  F3 &  F4 & !Pi0 &  Qi0 &  Qi1
         # !F1 & !F2 & !Pi0 &  Pi1 &  Qi0 &  Qi1
         # !F1 & !F2 &  Pi0 & !Pi1 &  Qi0 &  Qi1
         #  Ci0 & !F1 & !F2 &  Pi0 & !Pi1 &  Qi1
         # !F1 & !F3 &  Pi0 &  Pi1 &  Qi0 & !Qi1
         #  Ci0 & !F1 & !F3 &  Pi1 &  Qi0 & !Qi1
         #  F3 &  F4 & !Pi0 & !Pi1 &  Qi0 & !Qi1
         # !F1 & !F3 &  Pi0 &  Pi1 & !Qi0 &  Qi1;

-- Node name is '|plmt_c2i_2:18|~37~3' = '|plmt_c2i_2:18|Ci_2~3' 
-- Equation name is '_LC015', type is buried 
-- synthesized logic cell 
_LC015   = LCELL( _EQ006);
  _EQ006 =  F3 &  F4 & !Pi0 & !Pi1 & !Qi0 &  Qi1
         #  Ci0 & !F1 & !F3 &  Pi1 & !Qi0 &  Qi1
         #  Ci0 & !F1 &  F2 & !F3 &  Pi0 & !Qi1
         #  F2 &  F3 &  F4 & !Pi0 & !Qi0 & !Qi1
         #  Ci0 & !F1 &  F2 & !F3 & !Qi0 & !Qi1
         # !F1 &  F2 & !F3 &  Pi0 & !Qi0 & !Qi1
         #  Ci0 & !F2 &  F3 &  Qi0 &  Qi1
         #  F1 & !F3 &  F4 &  Pi1 &  Qi1;

-- Node name is '|plmt_c2i_2:18|~37~4' = '|plmt_c2i_2:18|Ci_2~4' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ007);
  _EQ007 = !F2 &  F3 &  Pi0 & !Pi1 &  Qi1
         #  Ci0 & !F2 &  F3 & !Pi0 &  Qi1
         #  Ci0 & !F2 &  F3 & !Pi1 &  Qi0
         #  Ci0 & !F1 & !F2 &  Qi0 &  Qi1
         #  Ci0 &  F3 &  F4 & !Pi0 & !Pi1
         #  F2 &  F3 &  F4 & !Pi1 & !Qi1
         # !F2 & !F3 &  F4 &  Pi1 &  Qi1
         #  Ci0 & !F2 &  F3 & !Pi0 & !Pi1;

-- Node name is '|plmt_c2i_2:18|~37~5' = '|plmt_c2i_2:18|Ci_2~5' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ008);
  _EQ008 = !F1 & !F2 & !F4 &  Pi1 &  Qi1
         # !F1 &  F2 & !F3 &  Pi1 & !Qi1
         #  Ci0 & !F3 &  Pi0 &  Pi1
         # !F2 &  F3 & !F4 &  Pi0
         # !F2 &  F3 & !F4 &  Pi1;

-- Node name is '|plmt_di:4|~39~1' = '|plmt_di:4|Di~1' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ009);
  _EQ009 =  Ci0 & !F1 & !F3 & !F4 & !Pi0 &  Pi1 &  Qi0 & !Qi1
         #  Ci0 & !F1 & !F3 & !F4 & !Pi0 &  Pi1 & !Qi0 &  Qi1
         # !Ci0 & !F1 & !F3 & !F4 &  Pi0 &  Pi1 &  Qi0 & !Qi1
         # !Ci0 & !F1 & !F3 & !F4 &  Pi0 &  Pi1 & !Qi0 &  Qi1
         #  Ci0 & !F1 & !F2 & !F4 &  Pi0 & !Pi1 &  Qi1
         #  Ci0 & !F1 &  F2 & !F4 &  Pi0 & !Pi1 & !Qi1
         #  Ci0 & !F2 & !F3 & !F4 &  Pi0 &  Pi1 & !Qi1
         # !Ci0 & !F1 & !F3 &  Pi0 & !Pi1 &  Qi0 &  Qi1;

-- Node name is '|plmt_di:4|~39~2' = '|plmt_di:4|Di~2' 
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ010);
  _EQ010 = !Ci0 & !F1 &  F2 & !F4 & !Pi0 &  Pi1 & !Qi1
         # !Ci0 & !F1 & !F2 & !F4 & !Pi0 &  Pi1 &  Qi1
         #  Ci0 &  F1 & !F3 & !F4 &  Pi0 &  Pi1
         #  Ci0 & !F4 & !Pi0 & !Pi1 &  Qi0 &  Qi1
         # !Ci0 &  F2 & !F4 & !Pi0 & !Pi1 &  Qi1
         # !Ci0 & !F4 &  Pi0 & !Pi1 & !Qi0 & !Qi1
         #  Ci0 & !F4 & !Pi0 & !Pi1 & !Qi0 & !Qi1
         # !Ci0 & !F2 & !F3 & !Pi0 & !Pi1 & !Qi1;

-- Node name is '|plmt_di:4|~39~3' = '|plmt_di:4|Di~3' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ011);
  _EQ011 =  Ci0 &  F2 &  Pi0 &  Pi1 &  Qi1
         # !F2 &  F3 &  F4 &  Pi1 & !Qi1
         # !Ci0 &  F3 & !F4 & !Pi0 &  Pi1
         # !Ci0 &  F1 & !F4 &  Pi0 & !Pi1
         #  F1 & !F3 & !F4 & !Pi0 & !Pi1
         #  F2 &  F4 &  Pi1 &  Qi1
         # !F1 &  F3 &  F4 &  Pi1
         # !F1 &  F2 &  F4 &  Qi1;

-- Node name is '|plmt_di:4|~39~4' = '|plmt_di:4|Di~4' 
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ012);
  _EQ012 =  F3 & !F4 &  Pi0 & !Pi1
         #  Ci0 &  F3 & !F4 & !Pi1
         # !F1 & !F3 &  F4 & !Pi1
         # !F3 &  F4 & !Pi1 & !Qi1
         # !F1 & !F2 &  F4 & !Qi1
         #  F2 &  F3 & !F4;

-- Node name is '|plmt_di:17|~39~1' = '|plmt_di:17|Di~1' 
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ013);
  _EQ013 =  Ci0 & !F2 & !F3 & !F4 &  Pi0 & !Qi0
         #  Ci0 & !F1 &  F2 & !F3 & !Pi0 & !Qi0
         #  Ci0 & !F1 & !F2 & !F3 & !Pi0 &  Qi0
         # !Ci0 & !F1 & !F2 & !F4 &  Pi0 &  Qi0
         # !Ci0 & !F1 &  F2 & !F4 &  Pi0 & !Qi0
         #  Ci0 &  F2 & !F3 &  Pi0 &  Qi0
         # !F2 &  F3 &  F4 &  Pi0 & !Qi0
         #  Ci0 &  F1 & !F3 & !F4 &  Pi0;

-- Node name is '|plmt_di:17|~39~2' = '|plmt_di:17|Di~2' 
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ014);
  _EQ014 =  Ci0 & !F2 &  F3 & !F4 & !Pi0
         # !Ci0 &  F2 & !F4 & !Pi0 &  Qi0
         # !Ci0 &  F1 & !F3 & !F4 & !Pi0
         # !Ci0 & !F2 & !F3 & !Pi0 & !Qi0
         #  F2 &  F4 &  Pi0 &  Qi0
         # !F1 &  F3 &  F4 &  Pi0
         # !F1 &  F2 &  F4 &  Qi0
         # !Ci0 &  F3 & !F4 &  Pi0;

-- Node name is '|plmt_di:17|~39~3' = '|plmt_di:17|Di~3' 
-- Equation name is '_LC010', type is buried 
-- synthesized logic cell 
_LC010   = LCELL( _EQ015);
  _EQ015 = !Ci0 &  F2 &  F3 & !F4
         # !F1 & !F3 &  F4 & !Pi0
         # !F3 &  F4 & !Pi0 & !Qi0
         # !F1 & !F2 &  F4 & !Qi0;



Project Information                       d:\maxplus2\max2lib\lab2\plmt_sm.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 2,351K
