Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Wed Dec  3 03:45:01 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt e155_project_fpga_impl_1.twr e155_project_fpga_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 99.68%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 1 Start or End Points      |           Type           
-------------------------------------------------------------------
to_light                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         1
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          25.686 ns |         38.932 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_shifter1/led_num_261__i9/D           |    7.990 ns 
led_shifter1/led_num_261__i8/D           |    8.267 ns 
led_shifter1/led_num_261__i7/D           |    8.544 ns 
led_shifter1/single_led/state_i3/D       |    9.321 ns 
led_shifter1/led_num_261__i6/D           |    9.376 ns 
led_shifter1/single_led/state_i2/D       |    9.400 ns 
{led_shifter1/single_led/rgb_shift_i12/SR   led_shifter1/single_led/rgb_shift_i13/SR}              
                                         |    9.518 ns 
{led_shifter1/single_led/rgb_shift_i11/SR   led_shifter1/single_led/rgb_shift_i10/SR}              
                                         |    9.518 ns 
{led_shifter1/single_led/rgb_shift_i15/SR   led_shifter1/single_led/rgb_shift_i14/SR}              
                                         |    9.518 ns 
led_shifter1/led_num_261__i5/D           |    9.653 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : led_shifter1/state_i2/Q  (SLICE_R12C9C)
Path End         : led_shifter1/led_num_261__i9/D  (SLICE_R12C12B)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 12
Delay Ratio      : 56.8% (route), 43.2% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.990 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY               5.499                  5.499  62      
led_shifter1/state_i2/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
led_shifter1/state_i2/CK->led_shifter1/state_i2/Q
                                          SLICE_R12C9C       CLK_TO_Q1_DELAY         1.388                  6.887  7       
led_shifter1/state[1]                                        NET DELAY               2.141                  9.028  7       
led_shifter1/i1577_2_lut_3_lut/B->led_shifter1/i1577_2_lut_3_lut/Z
                                          SLICE_R11C9C       A0_TO_F0_DELAY          0.449                  9.477  2       
led_shifter1/inc_num                                         NET DELAY               3.080                 12.557  2       
led_shifter1/led_num_261_add_4_1/B1->led_shifter1/led_num_261_add_4_1/CO1
                                          SLICE_R12C11A      B1_TO_COUT1_DELAY       0.357                 12.914  2       
led_shifter1/n1183                                           NET DELAY               0.000                 12.914  2       
led_shifter1/led_num_261_add_4_3/CI0->led_shifter1/led_num_261_add_4_3/CO0
                                          SLICE_R12C11B      CIN0_TO_COUT0_DELAY     0.277                 13.191  2       
led_shifter1/n2391                                           NET DELAY               0.000                 13.191  2       
led_shifter1/led_num_261_add_4_3/CI1->led_shifter1/led_num_261_add_4_3/CO1
                                          SLICE_R12C11B      CIN1_TO_COUT1_DELAY     0.277                 13.468  2       
led_shifter1/n1185                                           NET DELAY               0.000                 13.468  2       
led_shifter1/led_num_261_add_4_5/CI0->led_shifter1/led_num_261_add_4_5/CO0
                                          SLICE_R12C11C      CIN0_TO_COUT0_DELAY     0.277                 13.745  2       
led_shifter1/n2394                                           NET DELAY               0.000                 13.745  2       
led_shifter1/led_num_261_add_4_5/CI1->led_shifter1/led_num_261_add_4_5/CO1
                                          SLICE_R12C11C      CIN1_TO_COUT1_DELAY     0.277                 14.022  2       
led_shifter1/n1187                                           NET DELAY               0.000                 14.022  2       
led_shifter1/led_num_261_add_4_7/CI0->led_shifter1/led_num_261_add_4_7/CO0
                                          SLICE_R12C11D      CIN0_TO_COUT0_DELAY     0.277                 14.299  2       
led_shifter1/n2397                                           NET DELAY               0.000                 14.299  2       
led_shifter1/led_num_261_add_4_7/CI1->led_shifter1/led_num_261_add_4_7/CO1
                                          SLICE_R12C11D      CIN1_TO_COUT1_DELAY     0.277                 14.576  2       
led_shifter1/n1189                                           NET DELAY               0.555                 15.131  2       
led_shifter1/led_num_261_add_4_9/CI0->led_shifter1/led_num_261_add_4_9/CO0
                                          SLICE_R12C12A      CIN0_TO_COUT0_DELAY     0.277                 15.408  2       
led_shifter1/n2400                                           NET DELAY               0.000                 15.408  2       
led_shifter1/led_num_261_add_4_9/CI1->led_shifter1/led_num_261_add_4_9/CO1
                                          SLICE_R12C12A      CIN1_TO_COUT1_DELAY     0.277                 15.685  2       
led_shifter1/n1191                                           NET DELAY               0.661                 16.346  2       
led_shifter1/led_num_261_add_4_11/D0->led_shifter1/led_num_261_add_4_11/S0
                                          SLICE_R12C12B      D0_TO_F0_DELAY          0.476                 16.822  1       
led_shifter1/led_num_9__N_1[9]                               NET DELAY               0.000                 16.822  1       
led_shifter1/led_num_261__i9/D                               ENDPOINT                0.000                 16.822  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY               4.177                 25.010  62      
led_shifter1/led_num_261__i9/CK                              CLOCK PIN               0.000                 25.010  1       
                                                             Uncertainty          -(0.000)                 25.010  
                                                             Setup time           -(0.198)                 24.812  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              24.812  
Arrival Time                                                                                            -(16.821)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.990  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/state_i2/Q  (SLICE_R12C9C)
Path End         : led_shifter1/led_num_261__i8/D  (SLICE_R12C12A)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 11
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.267 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY               5.499                  5.499  62      
led_shifter1/state_i2/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
led_shifter1/state_i2/CK->led_shifter1/state_i2/Q
                                          SLICE_R12C9C       CLK_TO_Q1_DELAY         1.388                  6.887  7       
led_shifter1/state[1]                                        NET DELAY               2.141                  9.028  7       
led_shifter1/i1577_2_lut_3_lut/B->led_shifter1/i1577_2_lut_3_lut/Z
                                          SLICE_R11C9C       A0_TO_F0_DELAY          0.449                  9.477  2       
led_shifter1/inc_num                                         NET DELAY               3.080                 12.557  2       
led_shifter1/led_num_261_add_4_1/B1->led_shifter1/led_num_261_add_4_1/CO1
                                          SLICE_R12C11A      B1_TO_COUT1_DELAY       0.357                 12.914  2       
led_shifter1/n1183                                           NET DELAY               0.000                 12.914  2       
led_shifter1/led_num_261_add_4_3/CI0->led_shifter1/led_num_261_add_4_3/CO0
                                          SLICE_R12C11B      CIN0_TO_COUT0_DELAY     0.277                 13.191  2       
led_shifter1/n2391                                           NET DELAY               0.000                 13.191  2       
led_shifter1/led_num_261_add_4_3/CI1->led_shifter1/led_num_261_add_4_3/CO1
                                          SLICE_R12C11B      CIN1_TO_COUT1_DELAY     0.277                 13.468  2       
led_shifter1/n1185                                           NET DELAY               0.000                 13.468  2       
led_shifter1/led_num_261_add_4_5/CI0->led_shifter1/led_num_261_add_4_5/CO0
                                          SLICE_R12C11C      CIN0_TO_COUT0_DELAY     0.277                 13.745  2       
led_shifter1/n2394                                           NET DELAY               0.000                 13.745  2       
led_shifter1/led_num_261_add_4_5/CI1->led_shifter1/led_num_261_add_4_5/CO1
                                          SLICE_R12C11C      CIN1_TO_COUT1_DELAY     0.277                 14.022  2       
led_shifter1/n1187                                           NET DELAY               0.000                 14.022  2       
led_shifter1/led_num_261_add_4_7/CI0->led_shifter1/led_num_261_add_4_7/CO0
                                          SLICE_R12C11D      CIN0_TO_COUT0_DELAY     0.277                 14.299  2       
led_shifter1/n2397                                           NET DELAY               0.000                 14.299  2       
led_shifter1/led_num_261_add_4_7/CI1->led_shifter1/led_num_261_add_4_7/CO1
                                          SLICE_R12C11D      CIN1_TO_COUT1_DELAY     0.277                 14.576  2       
led_shifter1/n1189                                           NET DELAY               0.555                 15.131  2       
led_shifter1/led_num_261_add_4_9/CI0->led_shifter1/led_num_261_add_4_9/CO0
                                          SLICE_R12C12A      CIN0_TO_COUT0_DELAY     0.277                 15.408  2       
led_shifter1/n2400                                           NET DELAY               0.661                 16.069  2       
led_shifter1/led_num_261_add_4_9/D1->led_shifter1/led_num_261_add_4_9/S1
                                          SLICE_R12C12A      D1_TO_F1_DELAY          0.476                 16.545  1       
led_shifter1/led_num_9__N_1[8]                               NET DELAY               0.000                 16.545  1       
led_shifter1/led_num_261__i8/D                               ENDPOINT                0.000                 16.545  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY               4.177                 25.010  62      
{led_shifter1/led_num_261__i7/CK   led_shifter1/led_num_261__i8/CK}
                                                             CLOCK PIN               0.000                 25.010  1       
                                                             Uncertainty          -(0.000)                 25.010  
                                                             Setup time           -(0.198)                 24.812  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              24.812  
Arrival Time                                                                                            -(16.544)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        8.267  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/state_i2/Q  (SLICE_R12C9C)
Path End         : led_shifter1/led_num_261__i7/D  (SLICE_R12C12A)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 10
Delay Ratio      : 59.8% (route), 40.2% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.544 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY               5.499                  5.499  62      
led_shifter1/state_i2/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
led_shifter1/state_i2/CK->led_shifter1/state_i2/Q
                                          SLICE_R12C9C       CLK_TO_Q1_DELAY         1.388                  6.887  7       
led_shifter1/state[1]                                        NET DELAY               2.141                  9.028  7       
led_shifter1/i1577_2_lut_3_lut/B->led_shifter1/i1577_2_lut_3_lut/Z
                                          SLICE_R11C9C       A0_TO_F0_DELAY          0.449                  9.477  2       
led_shifter1/inc_num                                         NET DELAY               3.080                 12.557  2       
led_shifter1/led_num_261_add_4_1/B1->led_shifter1/led_num_261_add_4_1/CO1
                                          SLICE_R12C11A      B1_TO_COUT1_DELAY       0.357                 12.914  2       
led_shifter1/n1183                                           NET DELAY               0.000                 12.914  2       
led_shifter1/led_num_261_add_4_3/CI0->led_shifter1/led_num_261_add_4_3/CO0
                                          SLICE_R12C11B      CIN0_TO_COUT0_DELAY     0.277                 13.191  2       
led_shifter1/n2391                                           NET DELAY               0.000                 13.191  2       
led_shifter1/led_num_261_add_4_3/CI1->led_shifter1/led_num_261_add_4_3/CO1
                                          SLICE_R12C11B      CIN1_TO_COUT1_DELAY     0.277                 13.468  2       
led_shifter1/n1185                                           NET DELAY               0.000                 13.468  2       
led_shifter1/led_num_261_add_4_5/CI0->led_shifter1/led_num_261_add_4_5/CO0
                                          SLICE_R12C11C      CIN0_TO_COUT0_DELAY     0.277                 13.745  2       
led_shifter1/n2394                                           NET DELAY               0.000                 13.745  2       
led_shifter1/led_num_261_add_4_5/CI1->led_shifter1/led_num_261_add_4_5/CO1
                                          SLICE_R12C11C      CIN1_TO_COUT1_DELAY     0.277                 14.022  2       
led_shifter1/n1187                                           NET DELAY               0.000                 14.022  2       
led_shifter1/led_num_261_add_4_7/CI0->led_shifter1/led_num_261_add_4_7/CO0
                                          SLICE_R12C11D      CIN0_TO_COUT0_DELAY     0.277                 14.299  2       
led_shifter1/n2397                                           NET DELAY               0.000                 14.299  2       
led_shifter1/led_num_261_add_4_7/CI1->led_shifter1/led_num_261_add_4_7/CO1
                                          SLICE_R12C11D      CIN1_TO_COUT1_DELAY     0.277                 14.576  2       
led_shifter1/n1189                                           NET DELAY               1.216                 15.792  2       
led_shifter1/led_num_261_add_4_9/D0->led_shifter1/led_num_261_add_4_9/S0
                                          SLICE_R12C12A      D0_TO_F0_DELAY          0.476                 16.268  1       
led_shifter1/led_num_9__N_1[7]                               NET DELAY               0.000                 16.268  1       
led_shifter1/led_num_261__i7/D                               ENDPOINT                0.000                 16.268  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY               4.177                 25.010  62      
{led_shifter1/led_num_261__i7/CK   led_shifter1/led_num_261__i8/CK}
                                                             CLOCK PIN               0.000                 25.010  1       
                                                             Uncertainty          -(0.000)                 25.010  
                                                             Setup time           -(0.198)                 24.812  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              24.812  
Arrival Time                                                                                            -(16.267)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        8.544  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/single_led/rgb_count__i6/Q  (SLICE_R14C7D)
Path End         : led_shifter1/single_led/state_i3/D  (SLICE_R11C8D)
Source Clock     : clk (F)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 70.8% (route), 29.2% (logic)
Clock Skew       : 1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.321 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY           4.177                  4.177  62      
{led_shifter1/single_led/rgb_count__i5/CK   led_shifter1/single_led/rgb_count__i6/CK}
                                                             CLOCK PIN           0.000                  4.177  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/single_led/rgb_count__i6/CK->led_shifter1/single_led/rgb_count__i6/Q
                                          SLICE_R14C7D       CLK_TO_Q1_DELAY     1.388                  5.565  2       
led_shifter1/single_led/rgb_count[6]                         NET DELAY           2.141                  7.706  2       
led_shifter1/single_led/i6_4_lut/C->led_shifter1/single_led/i6_4_lut/Z
                                          SLICE_R14C8C       A0_TO_F0_DELAY      0.449                  8.155  1       
led_shifter1/single_led/n15                                  NET DELAY           2.168                 10.323  1       
led_shifter1/single_led/i2_4_lut/B->led_shifter1/single_led/i2_4_lut/Z
                                          SLICE_R13C8B       D0_TO_F0_DELAY      0.449                 10.772  3       
led_shifter1/single_led/n21                                  NET DELAY           2.168                 12.940  3       
led_shifter1/single_led/mux_157_Mux_2_i1_4_lut/B->led_shifter1/single_led/mux_157_Mux_2_i1_4_lut/Z
                                          SLICE_R12C8C       D0_TO_F0_DELAY      0.476                 13.416  1       
led_shifter1/single_led/n1                                   NET DELAY           0.304                 13.720  1       
led_shifter1/single_led/mux_157_Mux_2_i7_4_lut/A->led_shifter1/single_led/mux_157_Mux_2_i7_4_lut/Z
                                          SLICE_R12C8C       C1_TO_F1_DELAY      0.449                 14.169  1       
led_shifter1/single_led/n245[2]                              NET DELAY           2.168                 16.337  1       
led_shifter1/single_led/i525_4_lut/A->led_shifter1/single_led/i525_4_lut/Z
                                          SLICE_R11C8D       D1_TO_F1_DELAY      0.476                 16.813  1       
led_shifter1/single_led/nextstate[2]                         NET DELAY           0.000                 16.813  1       
led_shifter1/single_led/state_i3/D                           ENDPOINT            0.000                 16.813  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY           5.499                 26.332  62      
{led_shifter1/single_led/state_i2/CK   led_shifter1/single_led/state_i3/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(16.812)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.321  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/state_i2/Q  (SLICE_R12C9C)
Path End         : led_shifter1/led_num_261__i6/D  (SLICE_R12C11D)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 9
Delay Ratio      : 59.2% (route), 40.8% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.376 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY               5.499                  5.499  62      
led_shifter1/state_i2/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
led_shifter1/state_i2/CK->led_shifter1/state_i2/Q
                                          SLICE_R12C9C       CLK_TO_Q1_DELAY         1.388                  6.887  7       
led_shifter1/state[1]                                        NET DELAY               2.141                  9.028  7       
led_shifter1/i1577_2_lut_3_lut/B->led_shifter1/i1577_2_lut_3_lut/Z
                                          SLICE_R11C9C       A0_TO_F0_DELAY          0.449                  9.477  2       
led_shifter1/inc_num                                         NET DELAY               3.080                 12.557  2       
led_shifter1/led_num_261_add_4_1/B1->led_shifter1/led_num_261_add_4_1/CO1
                                          SLICE_R12C11A      B1_TO_COUT1_DELAY       0.357                 12.914  2       
led_shifter1/n1183                                           NET DELAY               0.000                 12.914  2       
led_shifter1/led_num_261_add_4_3/CI0->led_shifter1/led_num_261_add_4_3/CO0
                                          SLICE_R12C11B      CIN0_TO_COUT0_DELAY     0.277                 13.191  2       
led_shifter1/n2391                                           NET DELAY               0.000                 13.191  2       
led_shifter1/led_num_261_add_4_3/CI1->led_shifter1/led_num_261_add_4_3/CO1
                                          SLICE_R12C11B      CIN1_TO_COUT1_DELAY     0.277                 13.468  2       
led_shifter1/n1185                                           NET DELAY               0.000                 13.468  2       
led_shifter1/led_num_261_add_4_5/CI0->led_shifter1/led_num_261_add_4_5/CO0
                                          SLICE_R12C11C      CIN0_TO_COUT0_DELAY     0.277                 13.745  2       
led_shifter1/n2394                                           NET DELAY               0.000                 13.745  2       
led_shifter1/led_num_261_add_4_5/CI1->led_shifter1/led_num_261_add_4_5/CO1
                                          SLICE_R12C11C      CIN1_TO_COUT1_DELAY     0.277                 14.022  2       
led_shifter1/n1187                                           NET DELAY               0.000                 14.022  2       
led_shifter1/led_num_261_add_4_7/CI0->led_shifter1/led_num_261_add_4_7/CO0
                                          SLICE_R12C11D      CIN0_TO_COUT0_DELAY     0.277                 14.299  2       
led_shifter1/n2397                                           NET DELAY               0.661                 14.960  2       
led_shifter1/led_num_261_add_4_7/D1->led_shifter1/led_num_261_add_4_7/S1
                                          SLICE_R12C11D      D1_TO_F1_DELAY          0.476                 15.436  1       
led_shifter1/led_num_9__N_1[6]                               NET DELAY               0.000                 15.436  1       
led_shifter1/led_num_261__i6/D                               ENDPOINT                0.000                 15.436  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY               4.177                 25.010  62      
{led_shifter1/led_num_261__i5/CK   led_shifter1/led_num_261__i6/CK}
                                                             CLOCK PIN               0.000                 25.010  1       
                                                             Uncertainty          -(0.000)                 25.010  
                                                             Setup time           -(0.198)                 24.812  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              24.812  
Arrival Time                                                                                            -(15.435)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.376  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/single_led/rgb_count__i6/Q  (SLICE_R14C7D)
Path End         : led_shifter1/single_led/state_i2/D  (SLICE_R11C8D)
Source Clock     : clk (F)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 66.6% (route), 33.4% (logic)
Clock Skew       : 1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.400 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY           4.177                  4.177  62      
{led_shifter1/single_led/rgb_count__i5/CK   led_shifter1/single_led/rgb_count__i6/CK}
                                                             CLOCK PIN           0.000                  4.177  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/single_led/rgb_count__i6/CK->led_shifter1/single_led/rgb_count__i6/Q
                                          SLICE_R14C7D       CLK_TO_Q1_DELAY     1.388                  5.565  2       
led_shifter1/single_led/rgb_count[6]                         NET DELAY           2.141                  7.706  2       
led_shifter1/single_led/i6_4_lut/C->led_shifter1/single_led/i6_4_lut/Z
                                          SLICE_R14C8C       A0_TO_F0_DELAY      0.449                  8.155  1       
led_shifter1/single_led/n15                                  NET DELAY           2.168                 10.323  1       
led_shifter1/single_led/i2_4_lut/B->led_shifter1/single_led/i2_4_lut/Z
                                          SLICE_R13C8B       D0_TO_F0_DELAY      0.476                 10.799  3       
led_shifter1/single_led/n21                                  NET DELAY           0.304                 11.103  3       
led_shifter1/single_led/mux_157_Mux_1_i1_4_lut/B->led_shifter1/single_led/mux_157_Mux_1_i1_4_lut/Z
                                          SLICE_R13C8B       C1_TO_F1_DELAY      0.476                 11.579  1       
led_shifter1/single_led/n1_adj_456                           NET DELAY           0.304                 11.883  1       
led_shifter1/single_led/mux_157_Mux_1_i3_4_lut/A->led_shifter1/single_led/mux_157_Mux_1_i3_4_lut/Z
                                          SLICE_R13C8C       C0_TO_F0_DELAY      0.476                 12.359  1       
led_shifter1/single_led/n3                                   NET DELAY           0.304                 12.663  1       
led_shifter1/single_led/mux_157_Mux_1_i7_4_lut/A->led_shifter1/single_led/mux_157_Mux_1_i7_4_lut/Z
                                          SLICE_R13C8C       C1_TO_F1_DELAY      0.449                 13.112  1       
led_shifter1/single_led/n245[1]                              NET DELAY           3.146                 16.258  1       
led_shifter1/single_led/i523_4_lut/A->led_shifter1/single_led/i523_4_lut/Z
                                          SLICE_R11C8D       A0_TO_F0_DELAY      0.476                 16.734  1       
led_shifter1/single_led/nextstate[1]                         NET DELAY           0.000                 16.734  1       
led_shifter1/single_led/state_i2/D                           ENDPOINT            0.000                 16.734  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY           5.499                 26.332  62      
{led_shifter1/single_led/state_i2/CK   led_shifter1/single_led/state_i3/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(16.733)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.400  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/single_led/state_i2/Q  (SLICE_R11C8D)
Path End         : {led_shifter1/single_led/rgb_shift_i12/SR   led_shifter1/single_led/rgb_shift_i13/SR}  (SLICE_R14C9C)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.518 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY           5.499                  5.499  62      
{led_shifter1/single_led/state_i2/CK   led_shifter1/single_led/state_i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/single_led/state_i2/CK->led_shifter1/single_led/state_i2/Q
                                          SLICE_R11C8D       CLK_TO_Q0_DELAY     1.388                  6.887  18      
led_shifter1/single_led/state[1]                             NET DELAY           3.265                 10.152  18      
led_shifter1/single_led/i1586_2_lut_3_lut_4_lut/B->led_shifter1/single_led/i1586_2_lut_3_lut_4_lut/Z
                                          SLICE_R13C8D       B0_TO_F0_DELAY      0.449                 10.601  17      
led_shifter1/single_led/n611                                 NET DELAY           4.362                 14.963  17      
{led_shifter1/single_led/rgb_shift_i12/SR   led_shifter1/single_led/rgb_shift_i13/SR}
                                                             ENDPOINT            0.000                 14.963  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY           4.177                 25.010  62      
{led_shifter1/single_led/rgb_shift_i12/CK   led_shifter1/single_led/rgb_shift_i13/CK}
                                                             CLOCK PIN           0.000                 25.010  1       
                                                             Uncertainty      -(0.000)                 25.010  
                                                             Setup time       -(0.529)                 24.481  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          24.481  
Arrival Time                                                                                        -(14.962)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.518  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/single_led/state_i2/Q  (SLICE_R11C8D)
Path End         : {led_shifter1/single_led/rgb_shift_i11/SR   led_shifter1/single_led/rgb_shift_i10/SR}  (SLICE_R14C9B)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.518 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY           5.499                  5.499  62      
{led_shifter1/single_led/state_i2/CK   led_shifter1/single_led/state_i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/single_led/state_i2/CK->led_shifter1/single_led/state_i2/Q
                                          SLICE_R11C8D       CLK_TO_Q0_DELAY     1.388                  6.887  18      
led_shifter1/single_led/state[1]                             NET DELAY           3.265                 10.152  18      
led_shifter1/single_led/i1586_2_lut_3_lut_4_lut/B->led_shifter1/single_led/i1586_2_lut_3_lut_4_lut/Z
                                          SLICE_R13C8D       B0_TO_F0_DELAY      0.449                 10.601  17      
led_shifter1/single_led/n611                                 NET DELAY           4.362                 14.963  17      
{led_shifter1/single_led/rgb_shift_i11/SR   led_shifter1/single_led/rgb_shift_i10/SR}
                                                             ENDPOINT            0.000                 14.963  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY           4.177                 25.010  62      
{led_shifter1/single_led/rgb_shift_i11/CK   led_shifter1/single_led/rgb_shift_i10/CK}
                                                             CLOCK PIN           0.000                 25.010  1       
                                                             Uncertainty      -(0.000)                 25.010  
                                                             Setup time       -(0.529)                 24.481  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          24.481  
Arrival Time                                                                                        -(14.962)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.518  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/single_led/state_i2/Q  (SLICE_R11C8D)
Path End         : {led_shifter1/single_led/rgb_shift_i15/SR   led_shifter1/single_led/rgb_shift_i14/SR}  (SLICE_R14C9D)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.518 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY           5.499                  5.499  62      
{led_shifter1/single_led/state_i2/CK   led_shifter1/single_led/state_i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/single_led/state_i2/CK->led_shifter1/single_led/state_i2/Q
                                          SLICE_R11C8D       CLK_TO_Q0_DELAY     1.388                  6.887  18      
led_shifter1/single_led/state[1]                             NET DELAY           3.265                 10.152  18      
led_shifter1/single_led/i1586_2_lut_3_lut_4_lut/B->led_shifter1/single_led/i1586_2_lut_3_lut_4_lut/Z
                                          SLICE_R13C8D       B0_TO_F0_DELAY      0.449                 10.601  17      
led_shifter1/single_led/n611                                 NET DELAY           4.362                 14.963  17      
{led_shifter1/single_led/rgb_shift_i15/SR   led_shifter1/single_led/rgb_shift_i14/SR}
                                                             ENDPOINT            0.000                 14.963  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY           4.177                 25.010  62      
{led_shifter1/single_led/rgb_shift_i15/CK   led_shifter1/single_led/rgb_shift_i14/CK}
                                                             CLOCK PIN           0.000                 25.010  1       
                                                             Uncertainty      -(0.000)                 25.010  
                                                             Setup time       -(0.529)                 24.481  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          24.481  
Arrival Time                                                                                        -(14.962)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.518  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/state_i2/Q  (SLICE_R12C9C)
Path End         : led_shifter1/led_num_261__i5/D  (SLICE_R12C11D)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 8
Delay Ratio      : 60.9% (route), 39.1% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.653 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY               5.499                  5.499  62      
led_shifter1/state_i2/CK                                     CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
led_shifter1/state_i2/CK->led_shifter1/state_i2/Q
                                          SLICE_R12C9C       CLK_TO_Q1_DELAY         1.388                  6.887  7       
led_shifter1/state[1]                                        NET DELAY               2.141                  9.028  7       
led_shifter1/i1577_2_lut_3_lut/B->led_shifter1/i1577_2_lut_3_lut/Z
                                          SLICE_R11C9C       A0_TO_F0_DELAY          0.449                  9.477  2       
led_shifter1/inc_num                                         NET DELAY               3.080                 12.557  2       
led_shifter1/led_num_261_add_4_1/B1->led_shifter1/led_num_261_add_4_1/CO1
                                          SLICE_R12C11A      B1_TO_COUT1_DELAY       0.357                 12.914  2       
led_shifter1/n1183                                           NET DELAY               0.000                 12.914  2       
led_shifter1/led_num_261_add_4_3/CI0->led_shifter1/led_num_261_add_4_3/CO0
                                          SLICE_R12C11B      CIN0_TO_COUT0_DELAY     0.277                 13.191  2       
led_shifter1/n2391                                           NET DELAY               0.000                 13.191  2       
led_shifter1/led_num_261_add_4_3/CI1->led_shifter1/led_num_261_add_4_3/CO1
                                          SLICE_R12C11B      CIN1_TO_COUT1_DELAY     0.277                 13.468  2       
led_shifter1/n1185                                           NET DELAY               0.000                 13.468  2       
led_shifter1/led_num_261_add_4_5/CI0->led_shifter1/led_num_261_add_4_5/CO0
                                          SLICE_R12C11C      CIN0_TO_COUT0_DELAY     0.277                 13.745  2       
led_shifter1/n2394                                           NET DELAY               0.000                 13.745  2       
led_shifter1/led_num_261_add_4_5/CI1->led_shifter1/led_num_261_add_4_5/CO1
                                          SLICE_R12C11C      CIN1_TO_COUT1_DELAY     0.277                 14.022  2       
led_shifter1/n1187                                           NET DELAY               0.661                 14.683  2       
led_shifter1/led_num_261_add_4_7/D0->led_shifter1/led_num_261_add_4_7/S0
                                          SLICE_R12C11D      D0_TO_F0_DELAY          0.476                 15.159  1       
led_shifter1/led_num_9__N_1[5]                               NET DELAY               0.000                 15.159  1       
led_shifter1/led_num_261__i5/D                               ENDPOINT                0.000                 15.159  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  62      
led_shifter1/single_led/counter_high/clk                     NET DELAY               4.177                 25.010  62      
{led_shifter1/led_num_261__i5/CK   led_shifter1/led_num_261__i6/CK}
                                                             CLOCK PIN               0.000                 25.010  1       
                                                             Uncertainty          -(0.000)                 25.010  
                                                             Setup time           -(0.198)                 24.812  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              24.812  
Arrival Time                                                                                            -(15.158)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.653  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_shifter1/single_led/rgb_shift_i10/D  |    1.743 ns 
led_shifter1/single_led/rgb_shift_i15/D  |    1.743 ns 
led_shifter1/single_led/rgb_shift_i14/D  |    1.743 ns 
led_shifter1/single_led/rgb_shift_i23/D  |    1.743 ns 
led_shifter1/single_led/rgb_shift_i22/D  |    1.743 ns 
led_shifter1/single_led/rgb_shift_i9/D   |    1.743 ns 
led_shifter1/single_led/rgb_shift_i8/D   |    1.743 ns 
led_shifter1/single_led/rgb_shift_i7/D   |    1.743 ns 
led_shifter1/single_led/rgb_shift_i6/D   |    1.743 ns 
led_shifter1/single_led/rgb_shift_i5/D   |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : led_shifter1/single_led/rgb_shift_i9/Q  (SLICE_R13C9C)
Path End         : led_shifter1/single_led/rgb_shift_i10/D  (SLICE_R14C9B)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i9/CK   led_shifter1/single_led/rgb_shift_i8/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/single_led/rgb_shift_i9/CK->led_shifter1/single_led/rgb_shift_i9/Q
                                          SLICE_R13C9C       CLK_TO_Q0_DELAY  0.779                  3.122  1       
led_shifter1/single_led/rgb_shift[9]                         NET DELAY        0.712                  3.834  1       
led_shifter1.single_led.SLICE_49/D1->led_shifter1.single_led.SLICE_49/F1
                                          SLICE_R14C9B       D1_TO_F1_DELAY   0.252                  4.086  1       
led_shifter1.single_led.rgb_shift[9].sig_007.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_shifter1/single_led/rgb_shift_i10/D                      ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i11/CK   led_shifter1/single_led/rgb_shift_i10/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/single_led/rgb_shift_i14/Q  (SLICE_R14C9D)
Path End         : led_shifter1/single_led/rgb_shift_i15/D  (SLICE_R14C9D)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i15/CK   led_shifter1/single_led/rgb_shift_i14/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/single_led/rgb_shift_i14/CK->led_shifter1/single_led/rgb_shift_i14/Q
                                          SLICE_R14C9D       CLK_TO_Q1_DELAY  0.779                  3.122  1       
led_shifter1/single_led/rgb_shift[14]                        NET DELAY        0.712                  3.834  1       
led_shifter1.single_led.SLICE_47/D0->led_shifter1.single_led.SLICE_47/F0
                                          SLICE_R14C9D       D0_TO_F0_DELAY   0.252                  4.086  1       
led_shifter1.single_led.rgb_shift[14].sig_004.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_shifter1/single_led/rgb_shift_i15/D                      ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i15/CK   led_shifter1/single_led/rgb_shift_i14/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/single_led/rgb_shift_i13/Q  (SLICE_R14C9C)
Path End         : led_shifter1/single_led/rgb_shift_i14/D  (SLICE_R14C9D)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i12/CK   led_shifter1/single_led/rgb_shift_i13/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/single_led/rgb_shift_i13/CK->led_shifter1/single_led/rgb_shift_i13/Q
                                          SLICE_R14C9C       CLK_TO_Q1_DELAY  0.779                  3.122  1       
led_shifter1/single_led/rgb_shift[13]                        NET DELAY        0.712                  3.834  1       
led_shifter1.single_led.SLICE_47/D1->led_shifter1.single_led.SLICE_47/F1
                                          SLICE_R14C9D       D1_TO_F1_DELAY   0.252                  4.086  1       
led_shifter1.single_led.rgb_shift[13].sig_005.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_shifter1/single_led/rgb_shift_i14/D                      ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i15/CK   led_shifter1/single_led/rgb_shift_i14/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/single_led/rgb_shift_i22/Q  (SLICE_R15C8B)
Path End         : led_shifter1/single_led/rgb_shift_i23/D  (SLICE_R15C8B)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i23/CK   led_shifter1/single_led/rgb_shift_i22/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/single_led/rgb_shift_i22/CK->led_shifter1/single_led/rgb_shift_i22/Q
                                          SLICE_R15C8B       CLK_TO_Q1_DELAY  0.779                  3.122  1       
led_shifter1/single_led/rgb_shift[22]                        NET DELAY        0.712                  3.834  1       
led_shifter1.single_led.SLICE_46/D0->led_shifter1.single_led.SLICE_46/F0
                                          SLICE_R15C8B       D0_TO_F0_DELAY   0.252                  4.086  1       
led_shifter1.single_led.rgb_shift[22].sig_003.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_shifter1/single_led/rgb_shift_i23/D                      ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i23/CK   led_shifter1/single_led/rgb_shift_i22/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/single_led/rgb_shift_i21/Q  (SLICE_R15C8A)
Path End         : led_shifter1/single_led/rgb_shift_i22/D  (SLICE_R15C8B)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i20/CK   led_shifter1/single_led/rgb_shift_i21/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/single_led/rgb_shift_i21/CK->led_shifter1/single_led/rgb_shift_i21/Q
                                          SLICE_R15C8A       CLK_TO_Q1_DELAY  0.779                  3.122  1       
led_shifter1/single_led/rgb_shift[21]                        NET DELAY        0.712                  3.834  1       
led_shifter1.single_led.SLICE_46/D1->led_shifter1.single_led.SLICE_46/F1
                                          SLICE_R15C8B       D1_TO_F1_DELAY   0.252                  4.086  1       
led_shifter1.single_led.rgb_shift[21].sig_019.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_shifter1/single_led/rgb_shift_i22/D                      ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i23/CK   led_shifter1/single_led/rgb_shift_i22/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/single_led/rgb_shift_i8/Q  (SLICE_R13C9C)
Path End         : led_shifter1/single_led/rgb_shift_i9/D  (SLICE_R13C9C)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i9/CK   led_shifter1/single_led/rgb_shift_i8/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/single_led/rgb_shift_i8/CK->led_shifter1/single_led/rgb_shift_i8/Q
                                          SLICE_R13C9C       CLK_TO_Q1_DELAY  0.779                  3.122  1       
led_shifter1/single_led/rgb_shift[8]                         NET DELAY        0.712                  3.834  1       
led_shifter1.single_led.SLICE_45/D0->led_shifter1.single_led.SLICE_45/F0
                                          SLICE_R13C9C       D0_TO_F0_DELAY   0.252                  4.086  1       
led_shifter1.single_led.rgb_shift[8].sig_002.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_shifter1/single_led/rgb_shift_i9/D                       ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i9/CK   led_shifter1/single_led/rgb_shift_i8/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/single_led/rgb_shift_i7/Q  (SLICE_R13C9D)
Path End         : led_shifter1/single_led/rgb_shift_i8/D  (SLICE_R13C9C)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i7/CK   led_shifter1/single_led/rgb_shift_i6/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/single_led/rgb_shift_i7/CK->led_shifter1/single_led/rgb_shift_i7/Q
                                          SLICE_R13C9D       CLK_TO_Q0_DELAY  0.779                  3.122  1       
led_shifter1/single_led/rgb_shift[7]                         NET DELAY        0.712                  3.834  1       
led_shifter1.single_led.SLICE_45/D1->led_shifter1.single_led.SLICE_45/F1
                                          SLICE_R13C9C       D1_TO_F1_DELAY   0.252                  4.086  1       
led_shifter1.single_led.rgb_shift[7].sig_008.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_shifter1/single_led/rgb_shift_i8/D                       ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i9/CK   led_shifter1/single_led/rgb_shift_i8/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/single_led/rgb_shift_i6/Q  (SLICE_R13C9D)
Path End         : led_shifter1/single_led/rgb_shift_i7/D  (SLICE_R13C9D)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i7/CK   led_shifter1/single_led/rgb_shift_i6/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/single_led/rgb_shift_i6/CK->led_shifter1/single_led/rgb_shift_i6/Q
                                          SLICE_R13C9D       CLK_TO_Q1_DELAY  0.779                  3.122  1       
led_shifter1/single_led/rgb_shift[6]                         NET DELAY        0.712                  3.834  1       
led_shifter1.single_led.SLICE_44/D0->led_shifter1.single_led.SLICE_44/F0
                                          SLICE_R13C9D       D0_TO_F0_DELAY   0.252                  4.086  1       
led_shifter1.single_led.rgb_shift[6].sig_001.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_shifter1/single_led/rgb_shift_i7/D                       ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i7/CK   led_shifter1/single_led/rgb_shift_i6/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/single_led/rgb_shift_i5/Q  (SLICE_R13C9B)
Path End         : led_shifter1/single_led/rgb_shift_i6/D  (SLICE_R13C9D)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i5/CK   led_shifter1/single_led/rgb_shift_i4/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/single_led/rgb_shift_i5/CK->led_shifter1/single_led/rgb_shift_i5/Q
                                          SLICE_R13C9B       CLK_TO_Q0_DELAY  0.779                  3.122  1       
led_shifter1/single_led/rgb_shift[5]                         NET DELAY        0.712                  3.834  1       
led_shifter1.single_led.SLICE_44/D1->led_shifter1.single_led.SLICE_44/F1
                                          SLICE_R13C9D       D1_TO_F1_DELAY   0.252                  4.086  1       
led_shifter1.single_led.rgb_shift[5].sig_009.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_shifter1/single_led/rgb_shift_i6/D                       ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i7/CK   led_shifter1/single_led/rgb_shift_i6/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/single_led/rgb_shift_i4/Q  (SLICE_R13C9B)
Path End         : led_shifter1/single_led/rgb_shift_i5/D  (SLICE_R13C9B)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i5/CK   led_shifter1/single_led/rgb_shift_i4/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/single_led/rgb_shift_i4/CK->led_shifter1/single_led/rgb_shift_i4/Q
                                          SLICE_R13C9B       CLK_TO_Q1_DELAY  0.779                  3.122  1       
led_shifter1/single_led/rgb_shift[4]                         NET DELAY        0.712                  3.834  1       
led_shifter1.single_led.SLICE_43/D0->led_shifter1.single_led.SLICE_43/F0
                                          SLICE_R13C9B       D0_TO_F0_DELAY   0.252                  4.086  1       
led_shifter1.single_led.rgb_shift[4].sig_000.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_shifter1/single_led/rgb_shift_i5/D                       ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_shifter1/single_led/counter_high/clk                     NET DELAY        2.343                  2.343  63      
{led_shifter1/single_led/rgb_shift_i5/CK   led_shifter1/single_led/rgb_shift_i4/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



