<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHUBv3_MLC_DatalogFusion_GUI: ADC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript">var page_layout=1;</script>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="side-nav" class="ui-resizable side-nav-resizable"><!-- do not remove this div, it is closed by doxygen! -->
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SHUBv3_MLC_DatalogFusion_GUI<span id="projectnumber">&#160;0.2.6</span>
   </div>
   <div id="projectbrief">ISCA Lab, HMU</div>
  </td>
 </tr>
   <tr><td colspan="2">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td></tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('structADC__TypeDef.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">ADC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group__CMSIS__Device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32wl55xx.html">Stm32wl55xx</a> &raquo; <a class="el" href="group__Peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Analog to Digital Converter.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab3c49a96815fcbee63d95e1e74f20e75" id="r_ab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6566f8cfbd1d8aa7e8db046aa35e77db" id="r_a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a" id="r_ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a12ab903dcfa91c96beb2e36562eed6" id="r_a7a12ab903dcfa91c96beb2e36562eed6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a></td></tr>
<tr class="separator:a7a12ab903dcfa91c96beb2e36562eed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad587bd6f59142b90c879b7c8aaf1bb8c" id="r_ad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a></td></tr>
<tr class="separator:ad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad969d65fa03d3b7940bbc4250b773893" id="r_ad969d65fa03d3b7940bbc4250b773893"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad969d65fa03d3b7940bbc4250b773893">SMPR</a></td></tr>
<tr class="separator:ad969d65fa03d3b7940bbc4250b773893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ac04e673b5b8320d53f7b0947db902" id="r_ac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:ac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9b972a304c0e08ca27cbe57627c496" id="r_a4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:a4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8634248df172cd37d156a9d4df976a74" id="r_a8634248df172cd37d156a9d4df976a74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8634248df172cd37d156a9d4df976a74">TR1</a></td></tr>
<tr class="separator:a8634248df172cd37d156a9d4df976a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b9c5387e26932298f220236bd69dee" id="r_a29b9c5387e26932298f220236bd69dee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29b9c5387e26932298f220236bd69dee">TR2</a></td></tr>
<tr class="separator:a29b9c5387e26932298f220236bd69dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ffde5fc9674bafc8a44e80cf36953a3" id="r_a0ffde5fc9674bafc8a44e80cf36953a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ffde5fc9674bafc8a44e80cf36953a3">CHSELR</a></td></tr>
<tr class="separator:a0ffde5fc9674bafc8a44e80cf36953a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ffbe3e7e1def1ea3ed3d7e87f74d39" id="r_af3ffbe3e7e1def1ea3ed3d7e87f74d39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3ffbe3e7e1def1ea3ed3d7e87f74d39">TR3</a></td></tr>
<tr class="separator:af3ffbe3e7e1def1ea3ed3d7e87f74d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a306d53debbd9976b95c1c90aff9b2a" id="r_a5a306d53debbd9976b95c1c90aff9b2a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a306d53debbd9976b95c1c90aff9b2a">RESERVED3</a> [4]</td></tr>
<tr class="separator:a5a306d53debbd9976b95c1c90aff9b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df0d8dfcd1ec958659ffe21eb64fa94" id="r_a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5cd16d95b750a62beb4a696925cbee4" id="r_ad5cd16d95b750a62beb4a696925cbee4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad5cd16d95b750a62beb4a696925cbee4">RESERVED4</a> [23]</td></tr>
<tr class="separator:ad5cd16d95b750a62beb4a696925cbee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee443a628cc2914005393b723b836c2a" id="r_aee443a628cc2914005393b723b836c2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee443a628cc2914005393b723b836c2a">AWD2CR</a></td></tr>
<tr class="separator:aee443a628cc2914005393b723b836c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06ef5ee40897c98320733b78b837768" id="r_ab06ef5ee40897c98320733b78b837768"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab06ef5ee40897c98320733b78b837768">AWD3CR</a></td></tr>
<tr class="separator:ab06ef5ee40897c98320733b78b837768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a483243a2e8c2c0cd24ae76385a9eb318" id="r_a483243a2e8c2c0cd24ae76385a9eb318"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a483243a2e8c2c0cd24ae76385a9eb318">RESERVED5</a> [3]</td></tr>
<tr class="separator:a483243a2e8c2c0cd24ae76385a9eb318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab52af14ef01c38de4adde4332a217421" id="r_ab52af14ef01c38de4adde4332a217421"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab52af14ef01c38de4adde4332a217421">CALFACT</a></td></tr>
<tr class="separator:ab52af14ef01c38de4adde4332a217421"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Analog to Digital Converter. </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00232">232</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aee443a628cc2914005393b723b836c2a" name="aee443a628cc2914005393b723b836c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee443a628cc2914005393b723b836c2a">&#9670;&#160;</a></span>AWD2CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWD2CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 2 configuration register, Address offset: 0xA0 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00249">249</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ab06ef5ee40897c98320733b78b837768" name="ab06ef5ee40897c98320733b78b837768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06ef5ee40897c98320733b78b837768">&#9670;&#160;</a></span>AWD3CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWD3CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 3 configuration register, Address offset: 0xA4 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00250">250</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ab52af14ef01c38de4adde4332a217421" name="ab52af14ef01c38de4adde4332a217421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab52af14ef01c38de4adde4332a217421">&#9670;&#160;</a></span>CALFACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALFACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Calibration factor register, Address offset: 0xB4 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00252">252</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a7a12ab903dcfa91c96beb2e36562eed6" name="a7a12ab903dcfa91c96beb2e36562eed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a12ab903dcfa91c96beb2e36562eed6">&#9670;&#160;</a></span>CFGR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC configuration register 1, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00237">237</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ad587bd6f59142b90c879b7c8aaf1bb8c" name="ad587bd6f59142b90c879b7c8aaf1bb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad587bd6f59142b90c879b7c8aaf1bb8c">&#9670;&#160;</a></span>CFGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC configuration register 2, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00238">238</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a0ffde5fc9674bafc8a44e80cf36953a3" name="a0ffde5fc9674bafc8a44e80cf36953a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ffde5fc9674bafc8a44e80cf36953a3">&#9670;&#160;</a></span>CHSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00244">244</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC control register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00236">236</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular data register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00247">247</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a6566f8cfbd1d8aa7e8db046aa35e77db" name="a6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC interrupt enable register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00235">235</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ab3c49a96815fcbee63d95e1e74f20e75" name="ab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC interrupt and status register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00234">234</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ac4ac04e673b5b8320d53f7b0947db902" name="ac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00240">240</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a4c9b972a304c0e08ca27cbe57627c496" name="a4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00241">241</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a5a306d53debbd9976b95c1c90aff9b2a" name="a5a306d53debbd9976b95c1c90aff9b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a306d53debbd9976b95c1c90aff9b2a">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x30 - 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00246">246</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ad5cd16d95b750a62beb4a696925cbee4" name="ad5cd16d95b750a62beb4a696925cbee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5cd16d95b750a62beb4a696925cbee4">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[23]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x44 - 0x9C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00248">248</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a483243a2e8c2c0cd24ae76385a9eb318" name="a483243a2e8c2c0cd24ae76385a9eb318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a483243a2e8c2c0cd24ae76385a9eb318">&#9670;&#160;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0xA8 - 0xB0 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00251">251</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ad969d65fa03d3b7940bbc4250b773893" name="ad969d65fa03d3b7940bbc4250b773893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad969d65fa03d3b7940bbc4250b773893">&#9670;&#160;</a></span>SMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC sampling time register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00239">239</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a8634248df172cd37d156a9d4df976a74" name="a8634248df172cd37d156a9d4df976a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8634248df172cd37d156a9d4df976a74">&#9670;&#160;</a></span>TR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 1 threshold register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00242">242</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a29b9c5387e26932298f220236bd69dee" name="a29b9c5387e26932298f220236bd69dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b9c5387e26932298f220236bd69dee">&#9670;&#160;</a></span>TR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 2 threshold register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00243">243</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="af3ffbe3e7e1def1ea3ed3d7e87f74d39" name="af3ffbe3e7e1def1ea3ed3d7e87f74d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ffbe3e7e1def1ea3ed3d7e87f74d39">&#9670;&#160;</a></span>TR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 3 threshold register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00245">245</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Drivers/CMSIS/Device/ST/STM32WLxx/Include/<a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structADC__TypeDef.html">ADC_TypeDef</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
