Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Mar 20 10:48:21 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file comb_SA_timing_summary_routed.rpt -pb comb_SA_timing_summary_routed.pb -rpx comb_SA_timing_summary_routed.rpx -warn_on_violation
| Design       : comb_SA
| Device       : 7a15t-csg325
| Speed File   : -3  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.522        0.000                      0                   18        0.133        0.000                      0                   18        2.000        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.522        0.000                      0                   18        0.133        0.000                      0                   18        2.000        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 A_0_0/r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            A_0_0/r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.532ns (42.128%)  route 0.731ns (57.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.290    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.304     3.670    A_0_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  A_0_0/r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.313     3.983 r  A_0_0/r_reg/Q
                         net (fo=6, routed)           0.315     4.298    A_0_0/r_0_0
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.219     4.517 r  A_0_0/r_i_1__0/O
                         net (fo=1, routed)           0.416     4.932    A_0_0/r_i_1__0_n_0
    SLICE_X1Y5           FDRE                                         r  A_0_0/r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.657     5.657 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     7.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.202     8.352    A_0_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  A_0_0/r_reg/C
                         clock pessimism              0.318     8.670    
                         clock uncertainty           -0.035     8.634    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)       -0.180     8.454    A_0_0/r_reg
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 A_0_0/r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            B_0_1/r_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.524ns (44.558%)  route 0.652ns (55.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.290    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.304     3.670    A_0_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  A_0_0/r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.313     3.983 f  A_0_0/r_reg/Q
                         net (fo=6, routed)           0.315     4.298    A_0_0/r_0_0
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.211     4.509 r  A_0_0/r_i_2/O
                         net (fo=3, routed)           0.337     4.846    B_0_1/r0
    SLICE_X0Y4           FDRE                                         r  B_0_1/r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.657     5.657 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     7.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.202     8.352    B_0_1/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  B_0_1/r_reg/C
                         clock pessimism              0.292     8.644    
                         clock uncertainty           -0.035     8.608    
    SLICE_X0Y4           FDRE (Setup_fdre_C_CE)      -0.150     8.458    B_0_1/r_reg
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 A_0_0/r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            B_0_2/r_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.524ns (44.558%)  route 0.652ns (55.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.290    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.304     3.670    A_0_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  A_0_0/r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.313     3.983 f  A_0_0/r_reg/Q
                         net (fo=6, routed)           0.315     4.298    A_0_0/r_0_0
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.211     4.509 r  A_0_0/r_i_2/O
                         net (fo=3, routed)           0.337     4.846    B_0_2/r0
    SLICE_X0Y4           FDRE                                         r  B_0_2/r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.657     5.657 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     7.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.202     8.352    B_0_2/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  B_0_2/r_reg/C
                         clock pessimism              0.292     8.644    
                         clock uncertainty           -0.035     8.608    
    SLICE_X0Y4           FDRE (Setup_fdre_C_CE)      -0.150     8.458    B_0_2/r_reg
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 A_0_0/r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            B_0_3/r_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.524ns (44.558%)  route 0.652ns (55.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.290    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.304     3.670    A_0_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  A_0_0/r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.313     3.983 f  A_0_0/r_reg/Q
                         net (fo=6, routed)           0.315     4.298    A_0_0/r_0_0
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.211     4.509 r  A_0_0/r_i_2/O
                         net (fo=3, routed)           0.337     4.846    B_0_3/r0
    SLICE_X0Y4           FDRE                                         r  B_0_3/r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.657     5.657 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     7.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.202     8.352    B_0_3/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  B_0_3/r_reg/C
                         clock pessimism              0.292     8.644    
                         clock uncertainty           -0.035     8.608    
    SLICE_X0Y4           FDRE (Setup_fdre_C_CE)      -0.150     8.458    B_0_3/r_reg
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 A_0_0/r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_in_1_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.524ns (45.530%)  route 0.627ns (54.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.290    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.304     3.670    A_0_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  A_0_0/r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.313     3.983 r  A_0_0/r_reg/Q
                         net (fo=6, routed)           0.627     4.609    B_0_2/r_0_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I1_O)        0.211     4.820 r  B_0_2/data_in_1_2_i_1/O
                         net (fo=1, routed)           0.000     4.820    data_out_0_2
    SLICE_X1Y4           FDRE                                         r  data_in_1_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.657     5.657 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     7.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.202     8.352    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  data_in_1_2_reg/C
                         clock pessimism              0.292     8.644    
                         clock uncertainty           -0.035     8.608    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.030     8.638    data_in_1_2_reg
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 A_0_0/r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_in_1_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.524ns (45.570%)  route 0.626ns (54.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.290    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.304     3.670    A_0_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  A_0_0/r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.313     3.983 r  A_0_0/r_reg/Q
                         net (fo=6, routed)           0.626     4.608    B_0_3/r_0_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I1_O)        0.211     4.819 r  B_0_3/data_in_1_3_i_1/O
                         net (fo=1, routed)           0.000     4.819    data_out_0_3
    SLICE_X1Y4           FDRE                                         r  data_in_1_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.657     5.657 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     7.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.202     8.352    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  data_in_1_3_reg/C
                         clock pessimism              0.292     8.644    
                         clock uncertainty           -0.035     8.608    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.032     8.640    data_in_1_3_reg
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 data_in_2_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            B_2_3/r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.442ns (38.555%)  route 0.704ns (61.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.290    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.304     3.670    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  data_in_2_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.341     4.011 r  data_in_2_3_reg/Q
                         net (fo=2, routed)           0.704     4.715    A_2_2/data_in_2_3
    SLICE_X0Y6           LUT5 (Prop_lut5_I0_O)        0.101     4.816 r  A_2_2/r_i_1__5/O
                         net (fo=1, routed)           0.000     4.816    B_2_3/data_in_2_3_reg
    SLICE_X0Y6           FDRE                                         r  B_2_3/r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.657     5.657 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     7.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.202     8.352    B_2_3/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  B_2_3/r_reg/C
                         clock pessimism              0.292     8.644    
                         clock uncertainty           -0.035     8.608    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.047     8.655    B_2_3/r_reg
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 A_1_1/r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_in_2_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.438ns (41.062%)  route 0.629ns (58.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.290    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.304     3.670    A_1_1/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  A_1_1/r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.341     4.011 r  A_1_1/r_reg/Q
                         net (fo=6, routed)           0.629     4.639    B_1_2/r_1_1
    SLICE_X1Y4           LUT5 (Prop_lut5_I1_O)        0.097     4.736 r  B_1_2/data_in_2_2_i_1/O
                         net (fo=1, routed)           0.000     4.736    data_out_1_2
    SLICE_X1Y4           FDRE                                         r  data_in_2_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.657     5.657 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     7.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.202     8.352    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  data_in_2_2_reg/C
                         clock pessimism              0.292     8.644    
                         clock uncertainty           -0.035     8.608    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.032     8.640    data_in_2_2_reg
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 data_in_1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            A_1_1/r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.438ns (41.717%)  route 0.612ns (58.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.290    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.304     3.670    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  data_in_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.341     4.011 r  data_in_1_1_reg/Q
                         net (fo=5, routed)           0.612     4.622    A_1_1/data_in_1_1
    SLICE_X1Y5           LUT3 (Prop_lut3_I1_O)        0.097     4.719 r  A_1_1/r_i_1__1/O
                         net (fo=1, routed)           0.000     4.719    A_1_1/r_i_1__1_n_0
    SLICE_X1Y5           FDRE                                         r  A_1_1/r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.657     5.657 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     7.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.202     8.352    A_1_1/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  A_1_1/r_reg/C
                         clock pessimism              0.292     8.644    
                         clock uncertainty           -0.035     8.608    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.030     8.638    A_1_1/r_reg
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 data_in_1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            B_1_3/r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.438ns (41.767%)  route 0.611ns (58.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.788     0.788 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.290    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.304     3.670    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  data_in_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.341     4.011 r  data_in_1_1_reg/Q
                         net (fo=5, routed)           0.611     4.621    A_1_1/data_in_1_1
    SLICE_X1Y5           LUT5 (Prop_lut5_I2_O)        0.097     4.718 r  A_1_1/r_i_1__3/O
                         net (fo=1, routed)           0.000     4.718    B_1_3/data_in_1_3_reg
    SLICE_X1Y5           FDRE                                         r  B_1_3/r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    P15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.657     5.657 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     7.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.202     8.352    B_1_3/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  B_1_3/r_reg/C
                         clock pessimism              0.292     8.644    
                         clock uncertainty           -0.035     8.608    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.032     8.640    B_1_3/r_reg
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  3.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 B_0_3/r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_in_1_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.423    B_0_3/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  B_0_3/r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  B_0_3/r_reg/Q
                         net (fo=1, routed)           0.052     1.615    B_0_3/r_reg_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.045     1.660 r  B_0_3/data_in_1_3_i_1/O
                         net (fo=1, routed)           0.000     1.660    data_out_0_3
    SLICE_X1Y4           FDRE                                         r  data_in_1_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     1.940    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  data_in_1_3_reg/C
                         clock pessimism             -0.504     1.436    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.092     1.528    data_in_1_3_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 start_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            B_2_3/r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (63.060%)  route 0.111ns (36.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.423    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  start_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  start_row_reg[2]/Q
                         net (fo=4, routed)           0.111     1.674    A_2_2/Q[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.048     1.722 r  A_2_2/r_i_1__5/O
                         net (fo=1, routed)           0.000     1.722    B_2_3/data_in_2_3_reg
    SLICE_X0Y6           FDRE                                         r  B_2_3/r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     1.940    B_2_3/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  B_2_3/r_reg/C
                         clock pessimism             -0.504     1.436    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.541    B_2_3/r_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 start_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            finish_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.295%)  route 0.134ns (48.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.423    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  start_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  start_row_reg[2]/Q
                         net (fo=4, routed)           0.134     1.698    start_in_2_2
    SLICE_X0Y7           FDRE                                         r  finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     1.939    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  finish_reg/C
                         clock pessimism             -0.501     1.438    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.070     1.508    finish_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 start_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            A_2_2/r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.425%)  route 0.117ns (38.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.423    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  start_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.564 f  start_row_reg[2]/Q
                         net (fo=4, routed)           0.117     1.680    A_2_2/Q[0]
    SLICE_X0Y6           LUT3 (Prop_lut3_I0_O)        0.045     1.725 r  A_2_2/r_i_1__4/O
                         net (fo=1, routed)           0.000     1.725    A_2_2/r_i_1__4_n_0
    SLICE_X0Y6           FDRE                                         r  A_2_2/r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     1.940    A_2_2/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  A_2_2/r_reg/C
                         clock pessimism             -0.504     1.436    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.092     1.528    A_2_2/r_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 data_in_1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            B_1_2/r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.290%)  route 0.147ns (43.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.423    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  data_in_1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  data_in_1_2_reg/Q
                         net (fo=2, routed)           0.147     1.710    A_1_1/data_in_1_2
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.048     1.758 r  A_1_1/r_i_1__2/O
                         net (fo=1, routed)           0.000     1.758    B_1_2/data_in_1_2_reg
    SLICE_X1Y5           FDRE                                         r  B_1_2/r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     1.940    B_1_2/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  B_1_2/r_reg/C
                         clock pessimism             -0.501     1.439    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.107     1.546    B_1_2/r_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 A_1_1/r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_in_2_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.503%)  route 0.132ns (41.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.423    A_1_1/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  A_1_1/r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  A_1_1/r_reg/Q
                         net (fo=6, routed)           0.132     1.696    B_1_3/r_1_1
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.045     1.741 r  B_1_3/data_in_2_3_i_1/O
                         net (fo=1, routed)           0.000     1.741    data_out_1_3
    SLICE_X0Y5           FDRE                                         r  data_in_2_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     1.940    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  data_in_2_3_reg/C
                         clock pessimism             -0.504     1.436    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.091     1.527    data_in_2_3_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 B_0_2/r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_in_1_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.815%)  route 0.136ns (42.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.423    B_0_2/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  B_0_2/r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  B_0_2/r_reg/Q
                         net (fo=1, routed)           0.136     1.699    B_0_2/r_reg_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.045     1.744 r  B_0_2/data_in_1_2_i_1/O
                         net (fo=1, routed)           0.000     1.744    data_out_0_2
    SLICE_X1Y4           FDRE                                         r  data_in_1_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     1.940    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  data_in_1_2_reg/C
                         clock pessimism             -0.504     1.436    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.091     1.527    data_in_1_2_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 start_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            start_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.361%)  route 0.170ns (54.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.423    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  start_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  start_tmp_reg[2]/Q
                         net (fo=1, routed)           0.170     1.733    start_tmp[2]
    SLICE_X1Y6           FDRE                                         r  start_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     1.940    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  start_row_reg[2]/C
                         clock pessimism             -0.517     1.423    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.070     1.493    start_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 B_1_2/r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_in_2_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.796%)  route 0.146ns (39.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.423    B_1_2/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  B_1_2/r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.128     1.551 r  B_1_2/r_reg/Q
                         net (fo=2, routed)           0.146     1.697    B_1_2/data_in_2_2_reg
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.099     1.796 r  B_1_2/data_in_2_2_i_1/O
                         net (fo=1, routed)           0.000     1.796    data_out_1_2
    SLICE_X1Y4           FDRE                                         r  data_in_2_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     1.940    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  data_in_2_2_reg/C
                         clock pessimism             -0.501     1.439    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.092     1.531    data_in_2_2_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 data_in_1_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            B_1_3/r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.729%)  route 0.196ns (51.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.423    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  data_in_1_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  data_in_1_3_reg/Q
                         net (fo=2, routed)           0.196     1.759    A_1_1/data_in_1_3
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.045     1.804 r  A_1_1/r_i_1__3/O
                         net (fo=1, routed)           0.000     1.804    B_1_3/data_in_1_3_reg
    SLICE_X1Y5           FDRE                                         r  B_1_3/r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     1.940    B_1_3/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  B_1_3/r_reg/C
                         clock pessimism             -0.501     1.439    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.092     1.531    B_1_3/r_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y5     A_0_0/r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y5     A_1_1/r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y6     A_2_2/r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y4     B_0_1/r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y4     B_0_2/r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y4     B_0_3/r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y5     B_1_2/r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y5     B_1_3/r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y6     B_2_3/r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y5     A_0_0/r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y5     A_1_1/r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y6     A_2_2/r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y4     B_0_1/r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y4     B_0_2/r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y4     B_0_3/r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y5     B_1_2/r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y5     B_1_3/r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y6     B_2_3/r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y4     data_in_1_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y5     A_0_0/r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y5     A_1_1/r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y6     A_2_2/r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y4     B_0_1/r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y4     B_0_2/r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y4     B_0_3/r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y5     B_1_2/r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y5     B_1_3/r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y6     B_2_3/r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y4     data_in_1_1_reg/C



