============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 28 2023  05:45:48 pm
  Module:                 soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (17321 ps) Setup Check with Pin chip_cd_count_reg[23]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2537                  
             Slack:=   17321                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_cd_inc_add_23_19/g427/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    1937    (-,-) 
  chip_cd_inc_add_23_19/g412/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    2127    (-,-) 
  chip_cd_inc_add_23_19/g390/z (u)     in_0->z F     unmapped_complex2      2  8.0     0   166    2293    (-,-) 
  chip_cd_inc_add_23_19/g376/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2415    (-,-) 
  chip_cd_inc_add_23_19/g377/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2537    (-,-) 
  chip_cd_count_reg[23]/d      -       -       R     unmapped_d_flop        1    -     -     0    2537    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (17321 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[23]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2537                  
             Slack:=   17321                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g427/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    1937    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g412/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    2127    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g390/z (u)     in_0->z F     unmapped_complex2      2  8.0     0   166    2293    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g376/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2415    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g377/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2537    (-,-) 
  chip_backlight_seconds_clk_count_reg[23]/d      -       -       R     unmapped_d_flop        1    -     -     0    2537    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (17384 ps) Setup Check with Pin chip_cd_count_reg[15]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2474                  
             Slack:=   17384                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g440/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    1685    (-,-) 
  chip_cd_inc_add_23_19/g177/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1875    (-,-) 
  chip_cd_inc_add_23_19/g253/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    2064    (-,-) 
  chip_cd_inc_add_23_19/g174/z (u)     in_0->z F     unmapped_complex2      2  8.0     0   166    2230    (-,-) 
  chip_cd_inc_add_23_19/g379/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    2352    (-,-) 
  chip_cd_inc_add_23_19/g380/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2474    (-,-) 
  chip_cd_count_reg[15]/d      -       -       R     unmapped_d_flop        1    -     -     0    2474    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (17384 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[15]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2474                  
             Slack:=   17384                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g440/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    1685    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g177/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1875    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g253/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    2064    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g174/z (u)     in_0->z F     unmapped_complex2      2  8.0     0   166    2230    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g379/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    2352    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g380/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2474    (-,-) 
  chip_backlight_seconds_clk_count_reg[15]/d      -       -       R     unmapped_d_flop        1    -     -     0    2474    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (17487 ps) Setup Check with Pin chip_cd_count_reg[22]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2371                  
             Slack:=   17487                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_cd_inc_add_23_19/g427/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    1937    (-,-) 
  chip_cd_inc_add_23_19/g412/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    2127    (-,-) 
  chip_cd_inc_add_23_19/g388/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2249    (-,-) 
  chip_cd_inc_add_23_19/g389/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2371    (-,-) 
  chip_cd_count_reg[22]/d      -       -       R     unmapped_d_flop        1    -     -     0    2371    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (17487 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[22]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2371                  
             Slack:=   17487                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g427/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    1937    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g412/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    2127    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g388/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2249    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g389/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2371    (-,-) 
  chip_backlight_seconds_clk_count_reg[22]/d      -       -       R     unmapped_d_flop        1    -     -     0    2371    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (17550 ps) Setup Check with Pin chip_cd_count_reg[14]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2308                  
             Slack:=   17550                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g440/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    1685    (-,-) 
  chip_cd_inc_add_23_19/g177/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1875    (-,-) 
  chip_cd_inc_add_23_19/g253/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    2064    (-,-) 
  chip_cd_inc_add_23_19/g385/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    2186    (-,-) 
  chip_cd_inc_add_23_19/g386/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2308    (-,-) 
  chip_cd_count_reg[14]/d      -       -       R     unmapped_d_flop        1    -     -     0    2308    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (17550 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[14]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2308                  
             Slack:=   17550                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g440/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    1685    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g177/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1875    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g253/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    2064    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g385/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    2186    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g386/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2308    (-,-) 
  chip_backlight_seconds_clk_count_reg[14]/d      -       -       R     unmapped_d_flop        1    -     -     0    2308    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (17574 ps) Setup Check with Pin chip_cd_count_reg[11]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2285                  
             Slack:=   17574                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g435/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1685    (-,-) 
  chip_cd_inc_add_23_19/g203/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1875    (-,-) 
  chip_cd_inc_add_23_19/g178/z (u)     in_0->z F     unmapped_complex2      2  8.0     0   166    2041    (-,-) 
  chip_cd_inc_add_23_19/g382/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    2163    (-,-) 
  chip_cd_inc_add_23_19/g383/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2285    (-,-) 
  chip_cd_count_reg[11]/d      -       -       R     unmapped_d_flop        1    -     -     0    2285    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (17574 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[11]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2285                  
             Slack:=   17574                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g435/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1685    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g203/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1875    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g178/z (u)     in_0->z F     unmapped_complex2      2  8.0     0   166    2041    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g382/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    2163    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g383/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2285    (-,-) 
  chip_backlight_seconds_clk_count_reg[11]/d      -       -       R     unmapped_d_flop        1    -     -     0    2285    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (17677 ps) Setup Check with Pin chip_cd_count_reg[20]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2182                  
             Slack:=   17677                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_cd_inc_add_23_19/g427/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    1937    (-,-) 
  chip_cd_inc_add_23_19/g401/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2060    (-,-) 
  chip_cd_inc_add_23_19/g402/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2182    (-,-) 
  chip_cd_count_reg[20]/d      -       -       R     unmapped_d_flop        1    -     -     0    2182    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (17677 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[20]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2182                  
             Slack:=   17677                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g427/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    1937    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g401/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2060    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g402/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2182    (-,-) 
  chip_backlight_seconds_clk_count_reg[20]/d      -       -       R     unmapped_d_flop        1    -     -     0    2182    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (17700 ps) Setup Check with Pin chip_cd_count_reg[25]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2158                  
             Slack:=   17700                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_cd_inc_add_23_19/g419/z (u)     in_0->z F     unmapped_or2           2  8.0     0   166    1914    (-,-) 
  chip_cd_inc_add_23_19/g414/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2036    (-,-) 
  chip_cd_inc_add_23_19/g415/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2158    (-,-) 
  chip_cd_count_reg[25]/d      -       -       R     unmapped_d_flop        1    -     -     0    2158    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (17700 ps) Setup Check with Pin chip_cd_count_reg[24]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2158                  
             Slack:=   17700                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_cd_inc_add_23_19/g421/z (u)     in_1->z F     unmapped_or2           2  8.0     0   166    1914    (-,-) 
  chip_cd_inc_add_23_19/g417/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2036    (-,-) 
  chip_cd_inc_add_23_19/g418/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2158    (-,-) 
  chip_cd_count_reg[24]/d      -       -       R     unmapped_d_flop        1    -     -     0    2158    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (17700 ps) Setup Check with Pin chip_cd_count_reg[21]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2158                  
             Slack:=   17700                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_cd_inc_add_23_19/g425/z (u)     in_0->z F     unmapped_or2           2  8.0     0   166    1914    (-,-) 
  chip_cd_inc_add_23_19/g410/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2036    (-,-) 
  chip_cd_inc_add_23_19/g411/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2158    (-,-) 
  chip_cd_count_reg[21]/d      -       -       R     unmapped_d_flop        1    -     -     0    2158    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (17700 ps) Setup Check with Pin chip_cd_count_reg[19]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2158                  
             Slack:=   17700                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_cd_inc_add_23_19/g431/z (u)     in_0->z F     unmapped_or2           2  8.0     0   166    1914    (-,-) 
  chip_cd_inc_add_23_19/g398/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2036    (-,-) 
  chip_cd_inc_add_23_19/g399/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2158    (-,-) 
  chip_cd_count_reg[19]/d      -       -       R     unmapped_d_flop        1    -     -     0    2158    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (17700 ps) Setup Check with Pin chip_cd_count_reg[18]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2158                  
             Slack:=   17700                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_cd_inc_add_23_19/g420/z (u)     in_1->z F     unmapped_or2           2  8.0     0   166    1914    (-,-) 
  chip_cd_inc_add_23_19/g392/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2036    (-,-) 
  chip_cd_inc_add_23_19/g393/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2158    (-,-) 
  chip_cd_count_reg[18]/d      -       -       R     unmapped_d_flop        1    -     -     0    2158    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (17700 ps) Setup Check with Pin chip_cd_count_reg[17]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2158                  
             Slack:=   17700                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_cd_inc_add_23_19/g426/z (u)     in_0->z F     unmapped_complex2      2  8.0     0   166    1914    (-,-) 
  chip_cd_inc_add_23_19/g404/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2036    (-,-) 
  chip_cd_inc_add_23_19/g405/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2158    (-,-) 
  chip_cd_count_reg[17]/d      -       -       R     unmapped_d_flop        1    -     -     0    2158    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (17700 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[25]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2158                  
             Slack:=   17700                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g419/z (u)     in_0->z F     unmapped_or2           2  8.0     0   166    1914    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g414/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2036    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g415/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2158    (-,-) 
  chip_backlight_seconds_clk_count_reg[25]/d      -       -       R     unmapped_d_flop        1    -     -     0    2158    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (17700 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[24]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2158                  
             Slack:=   17700                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g421/z (u)     in_1->z F     unmapped_or2           2  8.0     0   166    1914    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g417/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2036    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g418/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2158    (-,-) 
  chip_backlight_seconds_clk_count_reg[24]/d      -       -       R     unmapped_d_flop        1    -     -     0    2158    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (17700 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[21]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2158                  
             Slack:=   17700                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g425/z (u)     in_0->z F     unmapped_or2           2  8.0     0   166    1914    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g410/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2036    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g411/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2158    (-,-) 
  chip_backlight_seconds_clk_count_reg[21]/d      -       -       R     unmapped_d_flop        1    -     -     0    2158    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (17700 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[19]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2158                  
             Slack:=   17700                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g431/z (u)     in_0->z F     unmapped_or2           2  8.0     0   166    1914    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g398/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2036    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g399/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2158    (-,-) 
  chip_backlight_seconds_clk_count_reg[19]/d      -       -       R     unmapped_d_flop        1    -     -     0    2158    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (17700 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[18]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2158                  
             Slack:=   17700                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g420/z (u)     in_1->z F     unmapped_or2           2  8.0     0   166    1914    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g392/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2036    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g393/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2158    (-,-) 
  chip_backlight_seconds_clk_count_reg[18]/d      -       -       R     unmapped_d_flop        1    -     -     0    2158    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (17700 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[17]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2158                  
             Slack:=   17700                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g426/z (u)     in_0->z F     unmapped_complex2      2  8.0     0   166    1914    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g404/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    2036    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g405/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2158    (-,-) 
  chip_backlight_seconds_clk_count_reg[17]/d      -       -       R     unmapped_d_flop        1    -     -     0    2158    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (17740 ps) Setup Check with Pin chip_cd_count_reg[13]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2119                  
             Slack:=   17740                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g440/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    1685    (-,-) 
  chip_cd_inc_add_23_19/g177/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1875    (-,-) 
  chip_cd_inc_add_23_19/g395/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    1997    (-,-) 
  chip_cd_inc_add_23_19/g396/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2119    (-,-) 
  chip_cd_count_reg[13]/d      -       -       R     unmapped_d_flop        1    -     -     0    2119    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (17740 ps) Setup Check with Pin chip_cd_count_reg[10]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2119                  
             Slack:=   17740                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g435/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1685    (-,-) 
  chip_cd_inc_add_23_19/g203/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1875    (-,-) 
  chip_cd_inc_add_23_19/g407/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    1997    (-,-) 
  chip_cd_inc_add_23_19/g408/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2119    (-,-) 
  chip_cd_count_reg[10]/d      -       -       R     unmapped_d_flop        1    -     -     0    2119    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (17740 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[13]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2119                  
             Slack:=   17740                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g440/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    1685    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g177/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1875    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g395/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    1997    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g396/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2119    (-,-) 
  chip_backlight_seconds_clk_count_reg[13]/d      -       -       R     unmapped_d_flop        1    -     -     0    2119    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (17740 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[10]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    2119                  
             Slack:=   17740                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g435/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1685    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g203/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1875    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g407/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    1997    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g408/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    2119    (-,-) 
  chip_backlight_seconds_clk_count_reg[10]/d      -       -       R     unmapped_d_flop        1    -     -     0    2119    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (17866 ps) Setup Check with Pin chip_cd_count_reg[16]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1992                  
             Slack:=   17866                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_cd_inc_add_23_19/g433/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    1870    (-,-) 
  chip_cd_inc_add_23_19/g434/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1992    (-,-) 
  chip_cd_count_reg[16]/d      -       -       R     unmapped_d_flop        1    -     -     0    1992    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (17866 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[16]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1992                  
             Slack:=   17866                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g436/z (u)     in_1->z F     unmapped_or2           9 36.0     0   252    1748    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g433/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    1870    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g434/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1992    (-,-) 
  chip_backlight_seconds_clk_count_reg[16]/d      -       -       R     unmapped_d_flop        1    -     -     0    1992    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (17929 ps) Setup Check with Pin chip_cd_count_reg[12]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1930                  
             Slack:=   17929                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g440/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    1685    (-,-) 
  chip_cd_inc_add_23_19/g429/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    1807    (-,-) 
  chip_cd_inc_add_23_19/g430/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1930    (-,-) 
  chip_cd_count_reg[12]/d      -       -       R     unmapped_d_flop        1    -     -     0    1930    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (17929 ps) Setup Check with Pin chip_cd_count_reg[9]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1930                  
             Slack:=   17929                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g435/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1685    (-,-) 
  chip_cd_inc_add_23_19/g423/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    1807    (-,-) 
  chip_cd_inc_add_23_19/g424/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1930    (-,-) 
  chip_cd_count_reg[9]/d       -       -       R     unmapped_d_flop        1    -     -     0    1930    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (17929 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[12]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1930                  
             Slack:=   17929                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g440/z (u)     in_1->z F     unmapped_or2           3 12.0     0   189    1685    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g429/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    1807    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g430/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1930    (-,-) 
  chip_backlight_seconds_clk_count_reg[12]/d      -       -       R     unmapped_d_flop        1    -     -     0    1930    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (17929 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[9]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1930                  
             Slack:=   17929                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g435/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1685    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g423/z (u)     in_0->z F     unmapped_or2           1  4.0     0   122    1807    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g424/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1930    (-,-) 
  chip_backlight_seconds_clk_count_reg[9]/d       -       -       R     unmapped_d_flop        1    -     -     0    1930    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (18118 ps) Setup Check with Pin chip_cd_count_reg[8]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1740                  
             Slack:=   18118                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_cd_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_cd_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_cd_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_cd_inc_add_23_19/g438/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    1618    (-,-) 
  chip_cd_inc_add_23_19/g439/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1740    (-,-) 
  chip_cd_count_reg[8]/d       -       -       R     unmapped_d_flop        1    -     -     0    1740    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (18118 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[8]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1740                  
             Slack:=   18118                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g459/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g458/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1150    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g451/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1272    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g444/z (u)     in_0->z F     unmapped_complex2      5 20.0     0   224    1496    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g438/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    1618    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g439/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1740    (-,-) 
  chip_backlight_seconds_clk_count_reg[8]/d       -       -       R     unmapped_d_flop        1    -     -     0    1740    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (18164 ps) Setup Check with Pin chip_cd_count_reg[7]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1695                  
             Slack:=   18164                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g461/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1095    (-,-) 
  chip_cd_inc_add_23_19/g452/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1284    (-,-) 
  chip_cd_inc_add_23_19/g450/z (u)     in_0->z F     unmapped_complex2      2  8.0     0   166    1450    (-,-) 
  chip_cd_inc_add_23_19/g442/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    1572    (-,-) 
  chip_cd_inc_add_23_19/g443/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1695    (-,-) 
  chip_cd_count_reg[7]/d       -       -       R     unmapped_d_flop        1    -     -     0    1695    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (18164 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[7]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1695                  
             Slack:=   18164                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g461/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1095    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g452/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1284    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g450/z (u)     in_0->z F     unmapped_complex2      2  8.0     0   166    1450    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g442/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    1572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g443/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1695    (-,-) 
  chip_backlight_seconds_clk_count_reg[7]/d       -       -       R     unmapped_d_flop        1    -     -     0    1695    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (18330 ps) Setup Check with Pin chip_cd_count_reg[6]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1529                  
             Slack:=   18330                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g461/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1095    (-,-) 
  chip_cd_inc_add_23_19/g452/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1284    (-,-) 
  chip_cd_inc_add_23_19/g448/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    1406    (-,-) 
  chip_cd_inc_add_23_19/g449/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1529    (-,-) 
  chip_cd_count_reg[6]/d       -       -       R     unmapped_d_flop        1    -     -     0    1529    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (18330 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[6]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1529                  
             Slack:=   18330                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g461/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1095    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g452/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1284    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g448/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    1406    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g449/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1529    (-,-) 
  chip_backlight_seconds_clk_count_reg[6]/d       -       -       R     unmapped_d_flop        1    -     -     0    1529    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (18337 ps) Setup Check with Pin chip_fsm_next_state_reg[1]/clk->d
          Group: C2C
     Startpoint: (R) chip_fsm_state_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) chip_fsm_next_state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      75                  
     Required Time:=   19925                  
      Launch Clock:-       0                  
         Data Path:-    1587                  
             Slack:=   18337                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_fsm_state_reg[2]/clk    -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_fsm_state_reg[2]/q      (u)     clk->q  F     unmapped_d_flop       11 44.0     0   399     399    (-,-) 
  chip_fsm_g594/z              (u)     in_1->z F     unmapped_complex2      4 16.0     0   211     610    (-,-) 
  chip_fsm_g810/z              (u)     in_1->z F     unmapped_or2           1  4.0     0   122     732    (-,-) 
  chip_fsm_g787/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     854    (-,-) 
  chip_fsm_g776/z              (u)     in_1->z R     unmapped_nand2         1  4.0     0   122     976    (-,-) 
  chip_fsm_g772/z              (u)     in_1->z F     unmapped_complex2      1  4.0     0   122    1099    (-,-) 
  chip_fsm_g769/z              (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1221    (-,-) 
  chip_fsm_g767/z              (u)     in_0->z R     unmapped_complex2      1  4.0     0   122    1343    (-,-) 
  chip_fsm_g766/z              (u)     in_1->z R     unmapped_or2           1  4.0     0   122    1465    (-,-) 
  chip_fsm_g764/z              (u)     in_0->z R     unmapped_complex2      1  4.0     0   122    1587    (-,-) 
  chip_fsm_next_state_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0    1587    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (18460 ps) Setup Check with Pin chip_fsm_next_state_reg[0]/clk->d
          Group: C2C
     Startpoint: (R) chip_fsm_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) chip_fsm_next_state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      75                  
     Required Time:=   19925                  
      Launch Clock:-       0                  
         Data Path:-    1465                  
             Slack:=   18460                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_fsm_state_reg[1]/clk    -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_fsm_state_reg[1]/q      (u)     clk->q  R     unmapped_d_flop       11 44.0     0   399     399    (-,-) 
  chip_fsm_g821/z              (u)     in_1->z F     unmapped_complex2      4 16.0     0   211     610    (-,-) 
  chip_fsm_g803/z              (u)     in_1->z F     unmapped_complex2      1  4.0     0   122     732    (-,-) 
  chip_fsm_g798/z              (u)     in_0->z F     unmapped_or2           1  4.0     0   122     854    (-,-) 
  chip_fsm_g779/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     976    (-,-) 
  chip_fsm_g771/z              (u)     in_0->z R     unmapped_nand2         1  4.0     0   122    1099    (-,-) 
  chip_fsm_g770/z              (u)     in_1->z R     unmapped_or2           1  4.0     0   122    1221    (-,-) 
  chip_fsm_g768/z              (u)     in_1->z R     unmapped_or2           1  4.0     0   122    1343    (-,-) 
  chip_fsm_g765/z              (u)     in_0->z R     unmapped_complex2      1  4.0     0   122    1465    (-,-) 
  chip_fsm_next_state_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0    1465    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (18476 ps) Setup Check with Pin chip_cd_clk_seconds_reg/clk->sena
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[9]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_clk_seconds_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     204                  
     Required Time:=   19796                  
      Launch Clock:-       0                  
         Data Path:-    1320                  
             Slack:=   18476                  

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[9]/clk     -       -       R     (arrival)             68     -     0     0       0    (-,-) 
  chip_cd_count_reg[9]/q       (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1896/z                      (u)     in_1->z F     unmapped_complex2      1   4.0     0   122     483    (-,-) 
  g1868/z                      (u)     in_1->z F     unmapped_or2           1   4.0     0   122     605    (-,-) 
  g1856/z                      (u)     in_1->z F     unmapped_or2           1   4.0     0   122     727    (-,-) 
  g1849/z                      (u)     in_1->z F     unmapped_or2           1   4.0     0   122     850    (-,-) 
  g1846/z                      (u)     in_1->z F     unmapped_or2           1   4.0     0   122     972    (-,-) 
  g1926/z                      (u)     in_0->z R     unmapped_nor2         27 216.0     0   348    1320    (-,-) 
  chip_cd_clk_seconds_reg/sena -       -       R     unmapped_d_flop       27     -     -     0    1320    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (18476 ps) Setup Check with Pin chip_backlight_seconds_clk_clk_seconds_reg/clk->sena
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[9]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_clk_seconds_reg/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     204                  
     Required Time:=   19796                  
      Launch Clock:-       0                  
         Data Path:-    1320                  
             Slack:=   18476                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[9]/clk     -       -       R     (arrival)             68     -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[9]/q       (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1904/z                                         (u)     in_1->z F     unmapped_complex2      1   4.0     0   122     483    (-,-) 
  g1875/z                                         (u)     in_1->z F     unmapped_or2           1   4.0     0   122     605    (-,-) 
  g1857/z                                         (u)     in_1->z F     unmapped_or2           1   4.0     0   122     727    (-,-) 
  g1850/z                                         (u)     in_1->z F     unmapped_or2           1   4.0     0   122     850    (-,-) 
  g1848/z                                         (u)     in_1->z F     unmapped_or2           1   4.0     0   122     972    (-,-) 
  g1927/z                                         (u)     in_0->z R     unmapped_nor2         27 216.0     0   348    1320    (-,-) 
  chip_backlight_seconds_clk_clk_seconds_reg/sena -       -       R     unmapped_d_flop       27     -     -     0    1320    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (18519 ps) Setup Check with Pin chip_cd_count_reg[5]/clk->d
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1339                  
             Slack:=   18519                  

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_cd_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_cd_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_cd_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_cd_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_cd_inc_add_23_19/g461/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1095    (-,-) 
  chip_cd_inc_add_23_19/g454/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    1217    (-,-) 
  chip_cd_inc_add_23_19/g455/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1339    (-,-) 
  chip_cd_count_reg[5]/d       -       -       R     unmapped_d_flop        1    -     -     0    1339    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (18519 ps) Setup Check with Pin chip_backlight_seconds_clk_count_reg[5]/clk->d
          Group: C2C
     Startpoint: (R) chip_backlight_seconds_clk_count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) chip_backlight_seconds_clk_count_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1339                  
             Slack:=   18519                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  chip_backlight_seconds_clk_count_reg[0]/clk     -       -       R     (arrival)             68    -     0     0       0    (-,-) 
  chip_backlight_seconds_clk_count_reg[0]/q       (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g488/z (u)     in_1->z F     unmapped_nand2         4 16.0     0   211     572    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g482/z (u)     in_0->z F     unmapped_complex2      1  4.0     0   122     694    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g467/z (u)     in_0->z F     unmapped_complex2      4 16.0     0   211     905    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g461/z (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1095    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g454/z (u)     in_1->z F     unmapped_or2           1  4.0     0   122    1217    (-,-) 
  chip_backlight_seconds_clk_inc_add_23_19/g455/z (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1339    (-,-) 
  chip_backlight_seconds_clk_count_reg[5]/d       -       -       R     unmapped_d_flop        1    -     -     0    1339    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (18538 ps) Setup Check with Pin chip_cd_count_reg[25]/clk->srl
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[9]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[25]/srl
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1320                  
             Slack:=   18538                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[9]/clk  -       -       R     (arrival)             68     -     0     0       0    (-,-) 
  chip_cd_count_reg[9]/q    (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1896/z                   (u)     in_1->z F     unmapped_complex2      1   4.0     0   122     483    (-,-) 
  g1868/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     605    (-,-) 
  g1856/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     727    (-,-) 
  g1849/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     850    (-,-) 
  g1846/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     972    (-,-) 
  g1926/z                   (u)     in_0->z R     unmapped_nor2         27 216.0     0   348    1320    (-,-) 
  chip_cd_count_reg[25]/srl -       -       R     unmapped_d_flop       27     -     -     0    1320    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (18538 ps) Setup Check with Pin chip_cd_count_reg[24]/clk->srl
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[9]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[24]/srl
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1320                  
             Slack:=   18538                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[9]/clk  -       -       R     (arrival)             68     -     0     0       0    (-,-) 
  chip_cd_count_reg[9]/q    (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1896/z                   (u)     in_1->z F     unmapped_complex2      1   4.0     0   122     483    (-,-) 
  g1868/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     605    (-,-) 
  g1856/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     727    (-,-) 
  g1849/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     850    (-,-) 
  g1846/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     972    (-,-) 
  g1926/z                   (u)     in_0->z R     unmapped_nor2         27 216.0     0   348    1320    (-,-) 
  chip_cd_count_reg[24]/srl -       -       R     unmapped_d_flop       27     -     -     0    1320    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (18538 ps) Setup Check with Pin chip_cd_count_reg[23]/clk->srl
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[9]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[23]/srl
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1320                  
             Slack:=   18538                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[9]/clk  -       -       R     (arrival)             68     -     0     0       0    (-,-) 
  chip_cd_count_reg[9]/q    (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1896/z                   (u)     in_1->z F     unmapped_complex2      1   4.0     0   122     483    (-,-) 
  g1868/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     605    (-,-) 
  g1856/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     727    (-,-) 
  g1849/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     850    (-,-) 
  g1846/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     972    (-,-) 
  g1926/z                   (u)     in_0->z R     unmapped_nor2         27 216.0     0   348    1320    (-,-) 
  chip_cd_count_reg[23]/srl -       -       R     unmapped_d_flop       27     -     -     0    1320    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (18538 ps) Setup Check with Pin chip_cd_count_reg[22]/clk->srl
          Group: C2C
     Startpoint: (R) chip_cd_count_reg[9]/clk
          Clock: (R) clk
       Endpoint: (R) chip_cd_count_reg[22]/srl
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     142                  
     Required Time:=   19858                  
      Launch Clock:-       0                  
         Data Path:-    1320                  
             Slack:=   18538                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  chip_cd_count_reg[9]/clk  -       -       R     (arrival)             68     -     0     0       0    (-,-) 
  chip_cd_count_reg[9]/q    (u)     clk->q  F     unmapped_d_flop        5  20.0     0   361     361    (-,-) 
  g1896/z                   (u)     in_1->z F     unmapped_complex2      1   4.0     0   122     483    (-,-) 
  g1868/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     605    (-,-) 
  g1856/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     727    (-,-) 
  g1849/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     850    (-,-) 
  g1846/z                   (u)     in_1->z F     unmapped_or2           1   4.0     0   122     972    (-,-) 
  g1926/z                   (u)     in_0->z R     unmapped_nor2         27 216.0     0   348    1320    (-,-) 
  chip_cd_count_reg[22]/srl -       -       R     unmapped_d_flop       27     -     -     0    1320    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

