# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do breg_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# 
# vcom -93 -work work {C:/Users/Mateus Luiz/Documents/OAC/oac-trab/trab-5/breg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity breg
# -- Compiling architecture breg_architecture of breg
# 
# vcom -93 -work work {C:/Users/Mateus Luiz/Documents/OAC/oac-trab/trab-5/breg_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity breg_vhd_tst
# -- Compiling architecture breg_arch of breg_vhd_tst
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  breg_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps breg_tb 
# ** Error: (vsim-3170) Could not find 'C:/Users/Mateus Luiz/Documents/OAC/oac-trab/trab-5/simulation/modelsim/rtl_work.breg_tb'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./breg_run_msim_rtl_vhdl.do PAUSED at line 12
