5 12 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd mem4.1.vcd -o mem4.1.cdd -v mem4.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" mem4.1.v 8 30 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 107000a 1 0 1 0 2 17 0 3 0 1 0 0
1 mem 2 11 30f000a 1 1 7 0 2 0 24 19 0 ffffff 0 0 0 ffffff 480080 0
1 i 3 12 107000a 1 0 31 0 32 49 0 ffffffff 0 f 7 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" mem4.1.v 0 19 1
2 2 15 50009 1 0 21004 0 0 2 16 0 0
2 3 15 10001 0 1 1410 0 0 2 1 a
2 4 15 10009 1 37 16 2 3
2 5 16 10003 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 6 18 280028 1 0 1008 0 0 32 48 2 0
2 7 18 290029 1 0 1008 0 0 32 48 2 0
2 8 18 28002d 1 4a 1008 6 7 2 18 0 3 0 0 0 0 mem
2 9 18 260026 1 0 1008 0 0 32 48 7 0
2 10 18 250027 1 23 1004 0 9 3 18 0 7 0 0 0 0 mem
2 11 18 22002d 1 58 8 8 10
2 12 18 190019 1 0 1008 0 0 32 48 2 0
2 13 18 1a001a 1 0 1008 0 0 32 48 1 0
2 14 18 19001e 1 49 1008 12 13 2 18 0 3 0 0 0 0 mem
2 15 18 170017 1 0 1008 0 0 32 48 6 0
2 16 18 160018 1 23 1004 0 15 3 18 0 7 0 0 0 0 mem
2 17 18 13001e 1 58 8 14 16
2 18 18 e000e 1 0 1008 0 0 32 48 1 0
2 19 18 c000c 1 0 1008 0 0 32 48 2 0
2 20 18 b000f 1 24 1208 18 19 2 18 0 3 0 0 0 0 mem
2 21 18 90009 1 0 1008 0 0 32 48 2 0
2 22 18 8000a 1 23 1004 0 21 3 18 0 7 0 0 0 0 mem
2 23 18 5000f 1 58 8 20 22
2 24 18 5001e 1 8 1208 17 23 2 18 0 3 2 0 1 0
2 25 18 5002d 1 8 1208 11 24 2 18 0 3 2 0 1 0
2 26 18 10001 0 1 1410 0 0 2 1 a
2 27 18 1002d 1 37 1a 25 26
4 27 0 0 0
4 5 0 27 0
4 4 11 5 5
3 1 main.$u0.$u1 "main.$u0.$u1" mem4.1.v 0 0 1
2 28 16 80008 1 0 1004 0 0 32 48 0 0
2 29 16 60006 0 1 1410 0 0 32 33 i
2 30 16 60008 1 37 16 28 29
2 31 16 d000d 1 0 1008 0 0 32 48 8 0
2 32 16 b000b 9 1 100c 0 0 32 33 i
2 33 16 b000d 9 d 128e 31 32 1 50 0 1 1 1 0 0
2 34 17 130013 8 1 101c 0 0 32 33 i
2 35 17 e000e 8 1 141c 0 0 32 33 i
2 36 17 a000f 0 23 1410 0 35 3 18 0 7 0 0 0 0 mem
2 37 17 a0013 8 37 3e 34 36
2 38 16 140014 1 0 1008 0 0 32 48 1 0
2 39 16 120012 8 1 101c 0 0 32 33 i
2 40 16 120014 8 6 1298 38 39 32 50 0 ffffffff fffffffe 1 6 1
2 41 16 100010 0 1 1410 0 0 32 33 i
2 42 16 100014 8 37 3a 40 41
4 42 6 33 33
4 37 0 42 42
4 33 0 37 0
4 30 11 33 33
3 1 main.$u2 "main.$u2" mem4.1.v 0 28 1
