#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ceba325c00 .scope module, "dev_tb" "dev_tb" 2 4;
 .timescale -9 -12;
v000002ceba3aae00_0 .var "a", 31 0;
v000002ceba3a9640_0 .var "b", 31 0;
v000002ceba3aa0e0_0 .var "clk", 0 0;
v000002ceba3aa400_0 .net "rdy", 0 0, v000002ceba3aad60_0;  1 drivers
v000002ceba3a9b40_0 .var "rst", 0 0;
v000002ceba3a90a0_0 .var "start", 0 0;
v000002ceba3a9780_0 .net "y", 31 0, v000002ceba3a98c0_0;  1 drivers
E_000002ceba3487a0 .event posedge, v000002ceba3aad60_0;
S_000002ceba325d90 .scope module, "uut" "dev" 2 14, 3 3 0, S_000002ceba325c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "x_bi";
    .port_info 3 /INPUT 32 "y_bi";
    .port_info 4 /INPUT 1 "start_i";
    .port_info 5 /OUTPUT 32 "y_bo";
    .port_info 6 /OUTPUT 1 "rdy_o";
P_000002ceba344ba0 .param/l "CALC_B" 1 3 56, +C4<00000000000000000000000000000110>;
P_000002ceba344bd8 .param/l "CALC_MULT_S1" 1 3 53, +C4<00000000000000000000000000000011>;
P_000002ceba344c10 .param/l "CALC_MULT_S1_START" 1 3 52, +C4<00000000000000000000000000000010>;
P_000002ceba344c48 .param/l "CALC_MULT_S2" 1 3 55, +C4<00000000000000000000000000000101>;
P_000002ceba344c80 .param/l "CALC_MULT_S2_START" 1 3 54, +C4<00000000000000000000000000000100>;
P_000002ceba344cb8 .param/l "CALC_MULT_S3" 1 3 59, +C4<00000000000000000000000000001001>;
P_000002ceba344cf0 .param/l "CALC_S" 1 3 58, +C4<00000000000000000000000000001000>;
P_000002ceba344d28 .param/l "CMP_B" 1 3 57, +C4<00000000000000000000000000000111>;
P_000002ceba344d60 .param/l "CMP_S" 1 3 51, +C4<00000000000000000000000000000001>;
P_000002ceba344d98 .param/l "FINISH" 1 3 61, +C4<00000000000000000000000000001011>;
P_000002ceba344dd0 .param/l "FINISH_START" 1 3 60, +C4<00000000000000000000000000001010>;
P_000002ceba344e08 .param/l "IDLE" 1 3 50, +C4<00000000000000000000000000000000>;
P_000002ceba344e40 .param/l "N" 1 3 48, +C4<00000000000000000000000000100000>;
L_000002ceba740088 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ceba3a8450_0 .net/2u *"_ivl_0", 15 0, L_000002ceba740088;  1 drivers
v000002ceba3a8a90_0 .var/s "a1_op1", 31 0;
v000002ceba3a8590_0 .var/s "a1_op2", 31 0;
v000002ceba3a8630_0 .net/s "a1_res", 31 0, L_000002ceba3aab80;  1 drivers
v000002ceba3a8770_0 .var/s "a2_op1", 31 0;
v000002ceba3a8810_0 .var/s "a2_op2", 31 0;
v000002ceba3a8bd0_0 .net/s "a2_res", 31 0, L_000002ceba3aa040;  1 drivers
v000002ceba3a8c70_0 .var "b_r", 31 0;
v000002ceba3a89f0_0 .net "clk_i", 0 0, v000002ceba3aa0e0_0;  1 drivers
v000002ceba3a9820_0 .net "m1_busy", 0 0, v000002ceba3a84f0_0;  1 drivers
v000002ceba3a9dc0_0 .var "m1_op1", 31 0;
v000002ceba3aac20_0 .var "m1_op2", 31 0;
v000002ceba3a9fa0_0 .net "m1_res", 31 0, L_000002ceba3a9a00;  1 drivers
v000002ceba3aaae0_0 .net "m1_res16", 15 0, v000002ceba3a81d0_0;  1 drivers
v000002ceba3a93c0_0 .var "m1_start", 0 0;
v000002ceba3aad60_0 .var "rdy_o", 0 0;
v000002ceba3a9960_0 .net "rst_i", 0 0, v000002ceba3a9b40_0;  1 drivers
v000002ceba3aa900_0 .var/s "s_r", 31 0;
v000002ceba3a9500_0 .net "start_i", 0 0, v000002ceba3a90a0_0;  1 drivers
v000002ceba3a95a0_0 .var "state_r", 3 0;
v000002ceba3aaf40_0 .net "x_bi", 31 0, v000002ceba3a9640_0;  1 drivers
v000002ceba3a91e0_0 .var "x_r", 31 0;
v000002ceba3a96e0_0 .var "y1", 31 0;
v000002ceba3aa180_0 .net "y_bi", 31 0, v000002ceba3aae00_0;  1 drivers
v000002ceba3a98c0_0 .var "y_bo", 31 0;
v000002ceba3a9be0_0 .var "y_r", 31 0;
L_000002ceba3a9a00 .concat [ 16 16 0 0], v000002ceba3a81d0_0, L_000002ceba740088;
L_000002ceba3aa360 .part v000002ceba3a9dc0_0, 0, 8;
L_000002ceba3aa4a0 .part v000002ceba3aac20_0, 0, 8;
S_000002ceba344e80 .scope module, "a1" "adder" 3 19, 4 1 0, S_000002ceba325d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_bi";
    .port_info 1 /INPUT 32 "b_bi";
    .port_info 2 /OUTPUT 32 "c_bo";
v000002ceba324920_0 .net "a_bi", 31 0, v000002ceba3a8a90_0;  1 drivers
v000002ceba3f6e60_0 .net "b_bi", 31 0, v000002ceba3a8590_0;  1 drivers
v000002ceba325f20_0 .net "c_bo", 31 0, L_000002ceba3aab80;  alias, 1 drivers
L_000002ceba3aab80 .arith/sum 32, v000002ceba3a8a90_0, v000002ceba3a8590_0;
S_000002ceba32dc50 .scope module, "a2" "adder" 3 25, 4 1 0, S_000002ceba325d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_bi";
    .port_info 1 /INPUT 32 "b_bi";
    .port_info 2 /OUTPUT 32 "c_bo";
v000002ceba325fc0_0 .net "a_bi", 31 0, v000002ceba3a8770_0;  1 drivers
v000002ceba32dde0_0 .net "b_bi", 31 0, v000002ceba3a8810_0;  1 drivers
v000002ceba32de80_0 .net "c_bo", 31 0, L_000002ceba3aa040;  alias, 1 drivers
L_000002ceba3aa040 .arith/sum 32, v000002ceba3a8770_0, v000002ceba3a8810_0;
S_000002ceba32df20 .scope module, "m1" "mult" 3 36, 5 1 0, S_000002ceba325d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 8 "a_bi";
    .port_info 3 /INPUT 8 "b_bi";
    .port_info 4 /INPUT 1 "start_i";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /OUTPUT 16 "y_bo";
P_000002ceba3f66b0 .param/l "END" 1 5 15, C4<10>;
P_000002ceba3f66e8 .param/l "IDLE" 1 5 13, C4<00>;
P_000002ceba3f6720 .param/l "WORK" 1 5 14, C4<01>;
L_000002ceba336f40 .functor AND 8, v000002ceba3a8270_0, L_000002ceba3aa2c0, C4<11111111>, C4<11111111>;
v000002ceba3f6760_0 .net *"_ivl_1", 0 0, L_000002ceba3aa220;  1 drivers
v000002ceba3f6800_0 .net *"_ivl_2", 7 0, L_000002ceba3aa2c0;  1 drivers
v000002ceba3a8950_0 .net *"_ivl_6", 15 0, L_000002ceba3a9aa0;  1 drivers
L_000002ceba7400d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002ceba3a8ef0_0 .net *"_ivl_9", 7 0, L_000002ceba7400d0;  1 drivers
v000002ceba3a8270_0 .var "a", 7 0;
v000002ceba3a8db0_0 .net "a_bi", 7 0, L_000002ceba3aa360;  1 drivers
v000002ceba3a8f90_0 .var "b", 7 0;
v000002ceba3a8090_0 .net "b_bi", 7 0, L_000002ceba3aa4a0;  1 drivers
v000002ceba3a84f0_0 .var "busy_o", 0 0;
v000002ceba3a83b0_0 .net "clk_i", 0 0, v000002ceba3aa0e0_0;  alias, 1 drivers
v000002ceba3a8e50_0 .var "ctr", 2 0;
v000002ceba3a8d10_0 .var "part_res", 15 0;
v000002ceba3a88b0_0 .net "part_sum", 7 0, L_000002ceba336f40;  1 drivers
v000002ceba3a8310_0 .net "rst_i", 0 0, v000002ceba3a9b40_0;  alias, 1 drivers
v000002ceba3a8b30_0 .net "shifted_part_sum", 15 0, L_000002ceba3a9c80;  1 drivers
v000002ceba3a8130_0 .net "start_i", 0 0, v000002ceba3a93c0_0;  1 drivers
v000002ceba3a86d0_0 .var "state", 1 0;
v000002ceba3a81d0_0 .var "y_bo", 15 0;
E_000002ceba348be0 .event posedge, v000002ceba3a83b0_0;
L_000002ceba3aa220 .part/v v000002ceba3a8f90_0, v000002ceba3a8e50_0, 1;
LS_000002ceba3aa2c0_0_0 .concat [ 1 1 1 1], L_000002ceba3aa220, L_000002ceba3aa220, L_000002ceba3aa220, L_000002ceba3aa220;
LS_000002ceba3aa2c0_0_4 .concat [ 1 1 1 1], L_000002ceba3aa220, L_000002ceba3aa220, L_000002ceba3aa220, L_000002ceba3aa220;
L_000002ceba3aa2c0 .concat [ 4 4 0 0], LS_000002ceba3aa2c0_0_0, LS_000002ceba3aa2c0_0_4;
L_000002ceba3a9aa0 .concat [ 8 8 0 0], L_000002ceba336f40, L_000002ceba7400d0;
L_000002ceba3a9c80 .shift/l 16, L_000002ceba3a9aa0, v000002ceba3a8e50_0;
    .scope S_000002ceba32df20;
T_0 ;
    %wait E_000002ceba348be0;
    %load/vec4 v000002ceba3a8310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002ceba3a8e50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002ceba3a8d10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002ceba3a81d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ceba3a84f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ceba3a86d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002ceba3a86d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ceba3a86d0_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v000002ceba3a8130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002ceba3a86d0_0, 0;
    %load/vec4 v000002ceba3a8db0_0;
    %assign/vec4 v000002ceba3a8270_0, 0;
    %load/vec4 v000002ceba3a8090_0;
    %assign/vec4 v000002ceba3a8f90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002ceba3a8e50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002ceba3a8d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ceba3a84f0_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v000002ceba3a8e50_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002ceba3a86d0_0, 0;
T_0.9 ;
    %load/vec4 v000002ceba3a8d10_0;
    %load/vec4 v000002ceba3a8b30_0;
    %add;
    %assign/vec4 v000002ceba3a8d10_0, 0;
    %load/vec4 v000002ceba3a8e50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002ceba3a8e50_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v000002ceba3a8d10_0;
    %assign/vec4 v000002ceba3a81d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ceba3a84f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ceba3a86d0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002ceba325d90;
T_1 ;
    %wait E_000002ceba348be0;
    %load/vec4 v000002ceba3a9960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ceba3a91e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ceba3a9dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ceba3aac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ceba3a93c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ceba3a8a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ceba3a8590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ceba3a8770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ceba3a8810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ceba3a98c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ceba3a9be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ceba3aad60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ceba3aa900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ceba3a96e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002ceba3a95a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %jmp T_1.14;
T_1.2 ;
    %load/vec4 v000002ceba3a9500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %load/vec4 v000002ceba3aaf40_0;
    %assign/vec4 v000002ceba3a91e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ceba3a9be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ceba3aad60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ceba3a8c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ceba3aa900_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v000002ceba3a8a90_0, 0;
    %pushi/vec4 4294967294, 0, 32;
    %assign/vec4 v000002ceba3a8590_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
T_1.15 ;
    %jmp T_1.14;
T_1.3 ;
    %load/vec4 v000002ceba3a8630_0;
    %assign/vec4 v000002ceba3aa900_0, 0;
    %load/vec4 v000002ceba3a8630_0;
    %cmpi/s 4294967293, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.17, 5;
    %load/vec4 v000002ceba3a9be0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002ceba3a9be0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002ceba3a9dc0_0, 0;
    %load/vec4 v000002ceba3a9be0_0;
    %assign/vec4 v000002ceba3aac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ceba3a93c0_0, 0;
    %load/vec4 v000002ceba3a9be0_0;
    %assign/vec4 v000002ceba3a8a90_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002ceba3a8590_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v000002ceba3a9be0_0;
    %assign/vec4 v000002ceba3a96e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ceba3a93c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
T_1.18 ;
    %jmp T_1.14;
T_1.4 ;
    %load/vec4 v000002ceba3a9820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.19, 4;
    %load/vec4 v000002ceba3a96e0_0;
    %assign/vec4 v000002ceba3a9dc0_0, 0;
    %load/vec4 v000002ceba3aa180_0;
    %assign/vec4 v000002ceba3aac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ceba3a93c0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
T_1.19 ;
    %jmp T_1.14;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ceba3a93c0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
    %jmp T_1.14;
T_1.6 ;
    %load/vec4 v000002ceba3a9820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.21, 4;
    %load/vec4 v000002ceba3a9fa0_0;
    %assign/vec4 v000002ceba3a98c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ceba3aad60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
T_1.21 ;
    %jmp T_1.14;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ceba3a93c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
    %jmp T_1.14;
T_1.8 ;
    %load/vec4 v000002ceba3a9820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.23, 4;
    %load/vec4 v000002ceba3a9fa0_0;
    %assign/vec4 v000002ceba3a9dc0_0, 0;
    %load/vec4 v000002ceba3a8630_0;
    %assign/vec4 v000002ceba3aac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ceba3a93c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
T_1.23 ;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ceba3a93c0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
    %jmp T_1.14;
T_1.10 ;
    %load/vec4 v000002ceba3a9820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.25, 4;
    %load/vec4 v000002ceba3a9fa0_0;
    %assign/vec4 v000002ceba3a8a90_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002ceba3a8590_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
T_1.25 ;
    %jmp T_1.14;
T_1.11 ;
    %load/vec4 v000002ceba3a8630_0;
    %load/vec4 v000002ceba3aa900_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000002ceba3a8c70_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
    %jmp T_1.14;
T_1.12 ;
    %load/vec4 v000002ceba3a8c70_0;
    %load/vec4 v000002ceba3a91e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.27, 5;
    %load/vec4 v000002ceba3a91e0_0;
    %assign/vec4 v000002ceba3a8a90_0, 0;
    %load/vec4 v000002ceba3a8c70_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %assign/vec4 v000002ceba3a8590_0, 0;
    %load/vec4 v000002ceba3a9be0_0;
    %assign/vec4 v000002ceba3a8770_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002ceba3a8810_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
    %jmp T_1.28;
T_1.27 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
T_1.28 ;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v000002ceba3a8c70_0;
    %load/vec4 v000002ceba3a91e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.29, 5;
    %load/vec4 v000002ceba3a8630_0;
    %assign/vec4 v000002ceba3a91e0_0, 0;
    %load/vec4 v000002ceba3a8bd0_0;
    %assign/vec4 v000002ceba3a9be0_0, 0;
T_1.29 ;
    %load/vec4 v000002ceba3aa900_0;
    %assign/vec4 v000002ceba3a8a90_0, 0;
    %pushi/vec4 4294967293, 0, 32;
    %assign/vec4 v000002ceba3a8590_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ceba3a95a0_0, 0;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002ceba325c00;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v000002ceba3aa0e0_0;
    %inv;
    %store/vec4 v000002ceba3aa0e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002ceba325c00;
T_3 ;
    %vpi_call 2 30 "$dumpfile", "time.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002ceba325c00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ceba3aa0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ceba3a9b40_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002ceba3aae00_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000002ceba3a9640_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ceba3a90a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ceba3a9b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ceba3a90a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ceba3a90a0_0, 0, 1;
    %wait E_000002ceba3487a0;
    %delay 1000000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "dev_tb.v";
    "./dev.v";
    "./adder.v";
    "./mult.v";
