; SMT-LIBv2 description generated by Yosys 0.50+7 (git sha1 b0b53a22b, clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-stbv
; yosys-smt2-module unoptimized
(define-fun |unoptimized_is| ((state (_ BitVec 65))) Bool (= ((_ extract 0 0) state) #b1))
(define-fun |unoptimized#0| ((state (_ BitVec 65))) (_ BitVec 32) ((_ extract 32 1) state)) ; \A
(define-fun |unoptimized#1| ((state (_ BitVec 65))) (_ BitVec 32) ((_ extract 64 33) state)) ; \B
(define-fun |unoptimized#2| ((state (_ BitVec 65))) (_ BitVec 33) (bvadd (concat #b0 (|unoptimized#0| state)) (concat #b0 (|unoptimized#1| state)))) ; $add$verilog_examples/even_more_basic/unoptimized.v:5$2_Y
; yosys-smt2-output Z 33
(define-fun |unoptimized_n Z| ((state (_ BitVec 65))) (_ BitVec 33) (|unoptimized#2| state))
; yosys-smt2-input B 32
; yosys-smt2-witness {"offset": 0, "path": ["\\B"], "smtname": "B", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |unoptimized_n B| ((state (_ BitVec 65))) (_ BitVec 32) (|unoptimized#1| state))
; yosys-smt2-input A 32
; yosys-smt2-witness {"offset": 0, "path": ["\\A"], "smtname": "A", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |unoptimized_n A| ((state (_ BitVec 65))) (_ BitVec 32) (|unoptimized#0| state))
(define-fun |unoptimized_a| ((state (_ BitVec 65))) Bool true)
(define-fun |unoptimized_u| ((state (_ BitVec 65))) Bool true)
(define-fun |unoptimized_i| ((state (_ BitVec 65))) Bool true)
(define-fun |unoptimized_h| ((state (_ BitVec 65))) Bool true)
(define-fun |unoptimized_t| ((state (_ BitVec 65)) (next_state (_ BitVec 65))) Bool true) ; end of module unoptimized
; yosys-smt2-module optimized
(define-fun |optimized_is| ((state (_ BitVec 65))) Bool (= ((_ extract 0 0) state) #b1))
(define-fun |optimized#0| ((state (_ BitVec 65))) (_ BitVec 32) ((_ extract 32 1) state)) ; \B
(define-fun |optimized#1| ((state (_ BitVec 65))) (_ BitVec 32) ((_ extract 64 33) state)) ; \A
(define-fun |optimized#2| ((state (_ BitVec 65))) (_ BitVec 33) (bvadd (concat #b0 (|optimized#0| state)) (concat #b0 (|optimized#1| state)))) ; $add$verilog_examples/even_more_basic/optimized.v:5$1_Y
; yosys-smt2-output Z 33
(define-fun |optimized_n Z| ((state (_ BitVec 65))) (_ BitVec 33) (|optimized#2| state))
; yosys-smt2-input B 32
; yosys-smt2-witness {"offset": 0, "path": ["\\B"], "smtname": "B", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |optimized_n B| ((state (_ BitVec 65))) (_ BitVec 32) (|optimized#0| state))
; yosys-smt2-input A 32
; yosys-smt2-witness {"offset": 0, "path": ["\\A"], "smtname": "A", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |optimized_n A| ((state (_ BitVec 65))) (_ BitVec 32) (|optimized#1| state))
(define-fun |optimized_a| ((state (_ BitVec 65))) Bool true)
(define-fun |optimized_u| ((state (_ BitVec 65))) Bool true)
(define-fun |optimized_i| ((state (_ BitVec 65))) Bool true)
(define-fun |optimized_h| ((state (_ BitVec 65))) Bool true)
(define-fun |optimized_t| ((state (_ BitVec 65)) (next_state (_ BitVec 65))) Bool true) ; end of module optimized
; yosys-smt2-module miter
(define-fun |miter_is| ((state (_ BitVec 261))) Bool (= ((_ extract 0 0) state) #b1))
; yosys-smt2-cell optimized gold
; yosys-smt2-witness {"path": ["\\gold"], "smtname": "gold", "type": "cell"}
(define-fun |miter#0| ((state (_ BitVec 261))) (_ BitVec 33) ((_ extract 33 1) state)) ; \gold_Z
(define-fun |miter_h gold| ((state (_ BitVec 261))) (_ BitVec 65) ((_ extract 98 34) state))
; yosys-smt2-cell unoptimized gate
; yosys-smt2-witness {"path": ["\\gate"], "smtname": "gate", "type": "cell"}
(define-fun |miter#1| ((state (_ BitVec 261))) (_ BitVec 33) ((_ extract 131 99) state)) ; \gate_Z
(define-fun |miter_h gate| ((state (_ BitVec 261))) (_ BitVec 65) ((_ extract 196 132) state))
(define-fun |miter#2| ((state (_ BitVec 261))) Bool (= (|miter#0| state) (|miter#1| state))) ; $auto$miter.cc:242:create_miter_equiv$4
(define-fun |miter#3| ((state (_ BitVec 261))) (_ BitVec 1) (bvnot (ite (|miter#2| state) #b1 #b0))) ; \trigger
; yosys-smt2-output trigger 1
(define-fun |miter_n trigger| ((state (_ BitVec 261))) Bool (= ((_ extract 0 0) (|miter#3| state)) #b1))
(define-fun |miter#4| ((state (_ BitVec 261))) (_ BitVec 32) ((_ extract 228 197) state)) ; \in_A
; yosys-smt2-input in_A 32
; yosys-smt2-witness {"offset": 0, "path": ["\\in_A"], "smtname": "in_A", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |miter_n in_A| ((state (_ BitVec 261))) (_ BitVec 32) (|miter#4| state))
(define-fun |miter#5| ((state (_ BitVec 261))) (_ BitVec 32) ((_ extract 260 229) state)) ; \in_B
; yosys-smt2-input in_B 32
; yosys-smt2-witness {"offset": 0, "path": ["\\in_B"], "smtname": "in_B", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |miter_n in_B| ((state (_ BitVec 261))) (_ BitVec 32) (|miter#5| state))
(define-fun |miter_a| ((state (_ BitVec 261))) Bool (and
  (|optimized_a| (|miter_h gold| state))
  (|unoptimized_a| (|miter_h gate| state))
))
(define-fun |miter_u| ((state (_ BitVec 261))) Bool (and
  (|optimized_u| (|miter_h gold| state))
  (|unoptimized_u| (|miter_h gate| state))
))
(define-fun |miter_i| ((state (_ BitVec 261))) Bool (and
  (|optimized_i| (|miter_h gold| state))
  (|unoptimized_i| (|miter_h gate| state))
))
(define-fun |miter_h| ((state (_ BitVec 261))) Bool (and
  (= (|miter_is| state) (|optimized_is| (|miter_h gold| state)))
  (= (|miter#4| state) (|optimized_n A| (|miter_h gold| state))) ; optimized.A
  (= (|miter#5| state) (|optimized_n B| (|miter_h gold| state))) ; optimized.B
  (= (|miter#0| state) (|optimized_n Z| (|miter_h gold| state))) ; optimized.Z
  (= (|miter_is| state) (|unoptimized_is| (|miter_h gate| state)))
  (= (|miter#4| state) (|unoptimized_n A| (|miter_h gate| state))) ; unoptimized.A
  (= (|miter#5| state) (|unoptimized_n B| (|miter_h gate| state))) ; unoptimized.B
  (= (|miter#1| state) (|unoptimized_n Z| (|miter_h gate| state))) ; unoptimized.Z
  (|optimized_h| (|miter_h gold| state))
  (|unoptimized_h| (|miter_h gate| state))
))
(define-fun |miter_t| ((state (_ BitVec 261)) (next_state (_ BitVec 261))) Bool (and
  (|optimized_t| (|miter_h gold| state) (|miter_h gold| next_state))
  (|unoptimized_t| (|miter_h gate| state) (|miter_h gate| next_state))
)) ; end of module miter
; end of yosys output

(declare-const state (_ BitVec 261))
(assert (|miter_h| state))
(assert (not (|miter#2| state)))
(check-sat)
