(pcb /Users/iwasaki/hack/nixie/stepup_circuit_nixie/nixie_power.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 101841 -80935 177017 -126845)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:CP_Radial_D8.0mm_P3.80mm
      (place C1 123190 -100330 front 270 (PN CP))
      (place C4 164084 -109728 front 270 (PN CP))
    )
    (component Capacitors_THT:C_Axial_L5.1mm_D3.1mm_P10.00mm_Horizontal
      (place C2 129540 -115570 front 270 (PN C))
      (place C3 156972 -114808 front 270 (PN C))
    )
    (component Diodes_THT:D_5W_P5.08mm_Vertical_KathodeUp
      (place D1 134620 -92710 front 0 (PN D))
    )
    (component "Connectors_Terminal_Blocks:TerminalBlock_Altech_AK300-2_P5.00mm"
      (place J1 120396 -88900 back 180 (PN Screw_Terminal_01x02))
      (place J2 165608 -88900 back 180 (PN Screw_Terminal_01x02))
    )
    (component Inductors_THT:L_Axial_L9.5mm_D4.0mm_P12.70mm_Horizontal_Fastron_SMCC
      (place L1 157988 -92456 front 180 (PN L))
    )
    (component "TO_SOT_Packages_THT:TO-92_Molded_Narrow"
      (place Q1 135890 -101600 front 90 (PN 2N7000))
      (place Q2 136652 -112776 front 90 (PN BC547))
    )
    (component Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
      (place R1 115316 -98552 front 270 (PN R))
      (place R2 115316 -121412 front 270 (PN R))
      (place R3 130048 -105664 front 270 (PN R))
      (place R4 156464 -101092 front 270 (PN R))
      (place R5 156972 -108204 front 270 (PN R))
      (place R6 162560 -100076 front 270 (PN R))
    )
    (component Potentiometers:Potentiometer_Alps_RK09K_Horizontal
      (place RV1 115316 -107696 front 180 (PN POT))
    )
    (component "Housings_DIP:DIP-8_W7.62mm"
      (place U1 142748 -102108 front 0 (PN LM555))
    )
  )
  (library
    (image Capacitors_THT:CP_Radial_D8.0mm_P3.80mm
      (outline (path signal 100  5900 0  5704.23 -1236.07  5136.07 -2351.14  4251.14 -3236.07
            3136.07 -3804.23  1900 -4000  663.932 -3804.23  -451.141 -3236.07
            -1336.07 -2351.14  -1904.23 -1236.07  -2100 0  -1904.23 1236.07
            -1336.07 2351.14  -451.141 3236.07  663.932 3804.23  1900 4000
            3136.07 3804.23  4251.14 3236.07  5136.07 2351.14  5704.23 1236.07))
      (outline (path signal 120  5990 0  5789.82 -1263.88  5208.88 -2404.04  4304.04 -3308.88
            3163.88 -3889.82  1900 -4090  636.12 -3889.82  -504.042 -3308.88
            -1408.88 -2404.04  -1989.82 -1263.88  -2190 0  -1989.82 1263.88
            -1408.88 2404.04  -504.042 3308.88  636.12 3889.82  1900 4090
            3163.88 3889.82  4304.04 3308.88  5208.88 2404.04  5789.82 1263.88))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1900 4050  1900 -4050))
      (outline (path signal 120  1940 4050  1940 -4050))
      (outline (path signal 120  1980 4050  1980 -4050))
      (outline (path signal 120  2020 4049  2020 -4049))
      (outline (path signal 120  2060 4047  2060 -4047))
      (outline (path signal 120  2100 4046  2100 -4046))
      (outline (path signal 120  2140 4043  2140 -4043))
      (outline (path signal 120  2180 4041  2180 -4041))
      (outline (path signal 120  2220 4038  2220 -4038))
      (outline (path signal 120  2260 4035  2260 -4035))
      (outline (path signal 120  2300 4031  2300 -4031))
      (outline (path signal 120  2340 4027  2340 -4027))
      (outline (path signal 120  2380 4022  2380 -4022))
      (outline (path signal 120  2420 4017  2420 -4017))
      (outline (path signal 120  2460 4012  2460 -4012))
      (outline (path signal 120  2500 4006  2500 -4006))
      (outline (path signal 120  2540 4000  2540 -4000))
      (outline (path signal 120  2580 3994  2580 -3994))
      (outline (path signal 120  2621 3987  2621 -3987))
      (outline (path signal 120  2661 3979  2661 -3979))
      (outline (path signal 120  2701 3971  2701 -3971))
      (outline (path signal 120  2741 3963  2741 -3963))
      (outline (path signal 120  2781 3955  2781 -3955))
      (outline (path signal 120  2821 3946  2821 980))
      (outline (path signal 120  2821 -980  2821 -3946))
      (outline (path signal 120  2861 3936  2861 980))
      (outline (path signal 120  2861 -980  2861 -3936))
      (outline (path signal 120  2901 3926  2901 980))
      (outline (path signal 120  2901 -980  2901 -3926))
      (outline (path signal 120  2941 3916  2941 980))
      (outline (path signal 120  2941 -980  2941 -3916))
      (outline (path signal 120  2981 3905  2981 980))
      (outline (path signal 120  2981 -980  2981 -3905))
      (outline (path signal 120  3021 3894  3021 980))
      (outline (path signal 120  3021 -980  3021 -3894))
      (outline (path signal 120  3061 3883  3061 980))
      (outline (path signal 120  3061 -980  3061 -3883))
      (outline (path signal 120  3101 3870  3101 980))
      (outline (path signal 120  3101 -980  3101 -3870))
      (outline (path signal 120  3141 3858  3141 980))
      (outline (path signal 120  3141 -980  3141 -3858))
      (outline (path signal 120  3181 3845  3181 980))
      (outline (path signal 120  3181 -980  3181 -3845))
      (outline (path signal 120  3221 3832  3221 980))
      (outline (path signal 120  3221 -980  3221 -3832))
      (outline (path signal 120  3261 3818  3261 980))
      (outline (path signal 120  3261 -980  3261 -3818))
      (outline (path signal 120  3301 3803  3301 980))
      (outline (path signal 120  3301 -980  3301 -3803))
      (outline (path signal 120  3341 3789  3341 980))
      (outline (path signal 120  3341 -980  3341 -3789))
      (outline (path signal 120  3381 3773  3381 980))
      (outline (path signal 120  3381 -980  3381 -3773))
      (outline (path signal 120  3421 3758  3421 980))
      (outline (path signal 120  3421 -980  3421 -3758))
      (outline (path signal 120  3461 3741  3461 980))
      (outline (path signal 120  3461 -980  3461 -3741))
      (outline (path signal 120  3501 3725  3501 980))
      (outline (path signal 120  3501 -980  3501 -3725))
      (outline (path signal 120  3541 3707  3541 980))
      (outline (path signal 120  3541 -980  3541 -3707))
      (outline (path signal 120  3581 3690  3581 980))
      (outline (path signal 120  3581 -980  3581 -3690))
      (outline (path signal 120  3621 3671  3621 980))
      (outline (path signal 120  3621 -980  3621 -3671))
      (outline (path signal 120  3661 3652  3661 980))
      (outline (path signal 120  3661 -980  3661 -3652))
      (outline (path signal 120  3701 3633  3701 980))
      (outline (path signal 120  3701 -980  3701 -3633))
      (outline (path signal 120  3741 3613  3741 980))
      (outline (path signal 120  3741 -980  3741 -3613))
      (outline (path signal 120  3781 3593  3781 980))
      (outline (path signal 120  3781 -980  3781 -3593))
      (outline (path signal 120  3821 3572  3821 980))
      (outline (path signal 120  3821 -980  3821 -3572))
      (outline (path signal 120  3861 3550  3861 980))
      (outline (path signal 120  3861 -980  3861 -3550))
      (outline (path signal 120  3901 3528  3901 980))
      (outline (path signal 120  3901 -980  3901 -3528))
      (outline (path signal 120  3941 3505  3941 980))
      (outline (path signal 120  3941 -980  3941 -3505))
      (outline (path signal 120  3981 3482  3981 980))
      (outline (path signal 120  3981 -980  3981 -3482))
      (outline (path signal 120  4021 3458  4021 980))
      (outline (path signal 120  4021 -980  4021 -3458))
      (outline (path signal 120  4061 3434  4061 980))
      (outline (path signal 120  4061 -980  4061 -3434))
      (outline (path signal 120  4101 3408  4101 980))
      (outline (path signal 120  4101 -980  4101 -3408))
      (outline (path signal 120  4141 3383  4141 980))
      (outline (path signal 120  4141 -980  4141 -3383))
      (outline (path signal 120  4181 3356  4181 980))
      (outline (path signal 120  4181 -980  4181 -3356))
      (outline (path signal 120  4221 3329  4221 980))
      (outline (path signal 120  4221 -980  4221 -3329))
      (outline (path signal 120  4261 3301  4261 980))
      (outline (path signal 120  4261 -980  4261 -3301))
      (outline (path signal 120  4301 3272  4301 980))
      (outline (path signal 120  4301 -980  4301 -3272))
      (outline (path signal 120  4341 3243  4341 980))
      (outline (path signal 120  4341 -980  4341 -3243))
      (outline (path signal 120  4381 3213  4381 980))
      (outline (path signal 120  4381 -980  4381 -3213))
      (outline (path signal 120  4421 3182  4421 980))
      (outline (path signal 120  4421 -980  4421 -3182))
      (outline (path signal 120  4461 3150  4461 980))
      (outline (path signal 120  4461 -980  4461 -3150))
      (outline (path signal 120  4501 3118  4501 980))
      (outline (path signal 120  4501 -980  4501 -3118))
      (outline (path signal 120  4541 3084  4541 980))
      (outline (path signal 120  4541 -980  4541 -3084))
      (outline (path signal 120  4581 3050  4581 980))
      (outline (path signal 120  4581 -980  4581 -3050))
      (outline (path signal 120  4621 3015  4621 980))
      (outline (path signal 120  4621 -980  4621 -3015))
      (outline (path signal 120  4661 2979  4661 980))
      (outline (path signal 120  4661 -980  4661 -2979))
      (outline (path signal 120  4701 2942  4701 980))
      (outline (path signal 120  4701 -980  4701 -2942))
      (outline (path signal 120  4741 2904  4741 980))
      (outline (path signal 120  4741 -980  4741 -2904))
      (outline (path signal 120  4781 2865  4781 -2865))
      (outline (path signal 120  4821 2824  4821 -2824))
      (outline (path signal 120  4861 2783  4861 -2783))
      (outline (path signal 120  4901 2740  4901 -2740))
      (outline (path signal 120  4941 2697  4941 -2697))
      (outline (path signal 120  4981 2652  4981 -2652))
      (outline (path signal 120  5021 2605  5021 -2605))
      (outline (path signal 120  5061 2557  5061 -2557))
      (outline (path signal 120  5101 2508  5101 -2508))
      (outline (path signal 120  5141 2457  5141 -2457))
      (outline (path signal 120  5181 2404  5181 -2404))
      (outline (path signal 120  5221 2349  5221 -2349))
      (outline (path signal 120  5261 2293  5261 -2293))
      (outline (path signal 120  5301 2234  5301 -2234))
      (outline (path signal 120  5341 2173  5341 -2173))
      (outline (path signal 120  5381 2109  5381 -2109))
      (outline (path signal 120  5421 2043  5421 -2043))
      (outline (path signal 120  5461 1974  5461 -1974))
      (outline (path signal 120  5501 1902  5501 -1902))
      (outline (path signal 120  5541 1826  5541 -1826))
      (outline (path signal 120  5581 1745  5581 -1745))
      (outline (path signal 120  5621 1660  5621 -1660))
      (outline (path signal 120  5661 1570  5661 -1570))
      (outline (path signal 120  5701 1473  5701 -1473))
      (outline (path signal 120  5741 1369  5741 -1369))
      (outline (path signal 120  5781 1254  5781 -1254))
      (outline (path signal 120  5821 1127  5821 -1127))
      (outline (path signal 120  5861 983  5861 -983))
      (outline (path signal 120  5901 814  5901 -814))
      (outline (path signal 120  5941 598  5941 -598))
      (outline (path signal 120  5981 246  5981 -246))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -2450 4350  -2450 -4350))
      (outline (path signal 50  -2450 -4350  6250 -4350))
      (outline (path signal 50  6250 -4350  6250 4350))
      (outline (path signal 50  6250 4350  -2450 4350))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 3800 0)
    )
    (image Capacitors_THT:C_Axial_L5.1mm_D3.1mm_P10.00mm_Horizontal
      (outline (path signal 100  2450 1550  2450 -1550))
      (outline (path signal 100  2450 -1550  7550 -1550))
      (outline (path signal 100  7550 -1550  7550 1550))
      (outline (path signal 100  7550 1550  2450 1550))
      (outline (path signal 100  0 0  2450 0))
      (outline (path signal 100  10000 0  7550 0))
      (outline (path signal 120  2390 1610  2390 -1610))
      (outline (path signal 120  2390 -1610  7610 -1610))
      (outline (path signal 120  7610 -1610  7610 1610))
      (outline (path signal 120  7610 1610  2390 1610))
      (outline (path signal 120  980 0  2390 0))
      (outline (path signal 120  9020 0  7610 0))
      (outline (path signal 50  -1050 1900  -1050 -1900))
      (outline (path signal 50  -1050 -1900  11050 -1900))
      (outline (path signal 50  11050 -1900  11050 1900))
      (outline (path signal 50  11050 1900  -1050 1900))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10000 0)
    )
    (image Diodes_THT:D_5W_P5.08mm_Vertical_KathodeUp
      (outline (path signal 100  0 0  5080 0))
      (outline (path signal 120  2114.9 0  3380 0))
      (outline (path signal 120  1947.33 889  1947.33 -889))
      (outline (path signal 120  1947.33 0  3132.67 889))
      (outline (path signal 120  3132.67 889  3132.67 -889))
      (outline (path signal 120  3132.67 -889  1947.33 0))
      (outline (path signal 50  -1750 2400  -1750 -2400))
      (outline (path signal 50  -1750 -2400  7250 -2400))
      (outline (path signal 50  7250 -2400  7250 2400))
      (outline (path signal 50  7250 2400  -1750 2400))
      (outline (path signal 100  6930 0  6839.45 -571.681  6576.68 -1087.4  6167.4 -1496.68
            5651.68 -1759.45  5080 -1850  4508.32 -1759.45  3992.6 -1496.68
            3583.32 -1087.4  3320.55 -571.681  3230 0  3320.55 571.681  3583.32 1087.4
            3992.6 1496.68  4508.32 1759.45  5080 1850  5651.68 1759.45
            6167.4 1496.68  6576.68 1087.4  6839.45 571.681))
      (outline (path signal 120  7194.9 0  7091.39 -653.54  6790.99 -1243.11  6323.11 -1710.99
            5733.54 -2011.39  5080 -2114.9  4426.46 -2011.39  3836.89 -1710.99
            3369.01 -1243.11  3068.61 -653.54  2965.1 0  3068.61 653.54
            3369.01 1243.11  3836.89 1710.99  4426.46 2011.39  5080 2114.9
            5733.54 2011.39  6323.11 1710.99  6790.99 1243.11  7091.39 653.54))
      (pin Rect[A]Pad_2800x2800_um 1 0 0)
      (pin Oval[A]Pad_2800x2800_um 2 5080 0)
    )
    (image "Connectors_Terminal_Blocks:TerminalBlock_Altech_AK300-2_P5.00mm"
      (outline (path signal 120  -2650 6300  -2650 -6300))
      (outline (path signal 120  -2650 -6300  7700 -6300))
      (outline (path signal 120  7700 -6300  7700 -5350))
      (outline (path signal 120  7700 -5350  8200 -5600))
      (outline (path signal 120  8200 -5600  8200 -3700))
      (outline (path signal 120  8200 -3700  8200 -3650))
      (outline (path signal 120  8200 -3650  7700 -3900))
      (outline (path signal 120  7700 -3900  7700 1500))
      (outline (path signal 120  7700 1500  8200 1200))
      (outline (path signal 120  8200 1200  8200 6300))
      (outline (path signal 120  8200 6300  -2650 6300))
      (outline (path signal 100  -1260 -2540  1280 -2540))
      (outline (path signal 100  1280 -2540  1280 250))
      (outline (path signal 100  -1260 250  1280 250))
      (outline (path signal 100  -1260 -2540  -1260 250))
      (outline (path signal 100  3740 -2540  6280 -2540))
      (outline (path signal 100  6280 -2540  6280 250))
      (outline (path signal 100  3740 250  6280 250))
      (outline (path signal 100  3740 -2540  3740 250))
      (outline (path signal 100  7610 6220  7610 3170))
      (outline (path signal 100  7610 6220  -2580 6220))
      (outline (path signal 100  7610 6220  8110 6220))
      (outline (path signal 100  8110 6220  8110 1400))
      (outline (path signal 100  8110 1400  7610 1650))
      (outline (path signal 100  8110 -5460  7610 -5210))
      (outline (path signal 100  7610 -5210  7610 -6220))
      (outline (path signal 100  8110 -3810  7610 -4060))
      (outline (path signal 100  7610 -4060  7610 -5210))
      (outline (path signal 100  8110 -3810  8110 -5460))
      (outline (path signal 100  2980 -6220  2980 -4320))
      (outline (path signal 100  7050 250  7050 -4320))
      (outline (path signal 100  2980 -6220  7050 -6220))
      (outline (path signal 100  7050 -6220  7610 -6220))
      (outline (path signal 100  2040 -6220  2040 -4320))
      (outline (path signal 100  2040 -6220  2980 -6220))
      (outline (path signal 100  -2020 250  -2020 -4320))
      (outline (path signal 100  -2580 -6220  -2020 -6220))
      (outline (path signal 100  -2020 -6220  2040 -6220))
      (outline (path signal 100  2980 -4320  7050 -4320))
      (outline (path signal 100  2980 -4320  2980 250))
      (outline (path signal 100  7050 -4320  7050 -6220))
      (outline (path signal 100  2040 -4320  -2020 -4320))
      (outline (path signal 100  2040 -4320  2040 250))
      (outline (path signal 100  -2020 -4320  -2020 -6220))
      (outline (path signal 100  6670 -3680  6670 -510))
      (outline (path signal 100  6670 -3680  3360 -3680))
      (outline (path signal 100  3360 -3680  3360 -510))
      (outline (path signal 100  1660 -3680  1660 -510))
      (outline (path signal 100  1660 -3680  -1640 -3680))
      (outline (path signal 100  -1640 -3680  -1640 -510))
      (outline (path signal 100  -1640 -510  -1260 -510))
      (outline (path signal 100  1660 -510  1280 -510))
      (outline (path signal 100  3360 -510  3740 -510))
      (outline (path signal 100  6670 -510  6280 -510))
      (outline (path signal 100  -2580 -6220  -2580 640))
      (outline (path signal 100  -2580 640  -2580 3170))
      (outline (path signal 100  7610 1650  7610 640))
      (outline (path signal 100  7610 640  7610 -4060))
      (outline (path signal 100  -2580 3170  7610 3170))
      (outline (path signal 100  -2580 3170  -2580 6220))
      (outline (path signal 100  7610 3170  7610 1650))
      (outline (path signal 100  2980 3430  2980 5970))
      (outline (path signal 100  2980 5970  7050 5970))
      (outline (path signal 100  7050 5970  7050 3430))
      (outline (path signal 100  7050 3430  2980 3430))
      (outline (path signal 100  2040 3430  2040 5970))
      (outline (path signal 100  2040 3430  -2020 3430))
      (outline (path signal 100  -2020 3430  -2020 5970))
      (outline (path signal 100  2040 5970  -2020 5970))
      (outline (path signal 100  3390 4450  6440 5080))
      (outline (path signal 100  3520 4320  6560 4950))
      (outline (path signal 100  -1620 4450  1440 5080))
      (outline (path signal 100  -1490 4320  1560 4950))
      (outline (path signal 100  -2020 250  -1640 250))
      (outline (path signal 100  2040 250  1660 250))
      (outline (path signal 100  1660 250  -1640 250))
      (outline (path signal 100  -2580 640  -1640 640))
      (outline (path signal 100  -1640 640  1660 640))
      (outline (path signal 100  1660 640  3360 640))
      (outline (path signal 100  7610 640  6670 640))
      (outline (path signal 100  6670 640  3360 640))
      (outline (path signal 100  7050 250  6670 250))
      (outline (path signal 100  2980 250  3360 250))
      (outline (path signal 100  3360 250  6670 250))
      (outline (path signal 50  -2830 6470  8360 6470))
      (outline (path signal 50  -2830 6470  -2830 -6470))
      (outline (path signal 50  8360 -6470  8360 6470))
      (outline (path signal 50  8360 -6470  -2830 -6470))
      (pin Rect[A]Pad_1980x3960_um 1 0 0)
      (pin Oval[A]Pad_1980x3960_um 2 5000 0)
    )
    (image Inductors_THT:L_Axial_L9.5mm_D4.0mm_P12.70mm_Horizontal_Fastron_SMCC
      (outline (path signal 100  1600 2000  1600 -2000))
      (outline (path signal 100  1600 -2000  11100 -2000))
      (outline (path signal 100  11100 -2000  11100 2000))
      (outline (path signal 100  11100 2000  1600 2000))
      (outline (path signal 100  0 0  1600 0))
      (outline (path signal 100  12700 0  11100 0))
      (outline (path signal 120  1540 2060  1540 -2060))
      (outline (path signal 120  1540 -2060  11160 -2060))
      (outline (path signal 120  11160 -2060  11160 2060))
      (outline (path signal 120  11160 2060  1540 2060))
      (outline (path signal 120  1180 0  1540 0))
      (outline (path signal 120  11520 0  11160 0))
      (outline (path signal 50  -1250 2350  -1250 -2350))
      (outline (path signal 50  -1250 -2350  13950 -2350))
      (outline (path signal 50  13950 -2350  13950 2350))
      (outline (path signal 50  13950 2350  -1250 2350))
      (pin Round[A]Pad_2000_um 1 0 0)
      (pin Oval[A]Pad_2000x2000_um 2 12700 0)
    )
    (image "TO_SOT_Packages_THT:TO-92_Molded_Narrow"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Round[A]Pad_1000_um (rotate 90) 2 1270 1270)
      (pin Round[A]Pad_1000_um (rotate 90) 3 2540 0)
      (pin Rect[A]Pad_1000x1000_um (rotate 90) 1 0 0)
    )
    (image Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
      (outline (path signal 100  800 0  760.845 -247.214  647.214 -470.228  470.228 -647.214
            247.214 -760.845  0 -800  -247.214 -760.845  -470.228 -647.214
            -647.214 -470.228  -760.845 -247.214  -800 0  -760.845 247.214
            -647.214 470.228  -470.228 647.214  -247.214 760.845  0 800
            247.214 760.845  470.228 647.214  647.214 470.228  760.845 247.214))
      (outline (path signal 120  860 0  817.909 -265.755  695.755 -505.495  505.495 -695.755
            265.755 -817.909  0 -860  -265.755 -817.909  -505.495 -695.755
            -695.755 -505.495  -817.909 -265.755  -860 0  -817.909 265.755
            -695.755 505.495  -505.495 695.755  -265.755 817.909  0 860
            265.755 817.909  505.495 695.755  695.755 505.495  817.909 265.755))
      (outline (path signal 100  0 0  1900 0))
      (outline (path signal 120  860 0  900 0))
      (outline (path signal 50  -1150 1150  -1150 -1150))
      (outline (path signal 50  -1150 -1150  2950 -1150))
      (outline (path signal 50  2950 -1150  2950 1150))
      (outline (path signal 50  2950 1150  -1150 1150))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 1900 0)
    )
    (image Potentiometers:Potentiometer_Alps_RK09K_Horizontal
      (outline (path signal 100  10750 2500  10590.9 1495.69  10129.3 589.698  9410.3 -129.305
            8504.31 -590.934  7500 -750  6495.69 -590.934  5589.7 -129.305
            4870.69 589.698  4409.07 1495.69  4250 2500  4409.07 3504.3
            4870.69 4410.3  5589.7 5129.31  6495.69 5590.93  7500 5750  8504.31 5590.93
            9410.3 5129.31  10129.3 4410.3  10590.9 3504.3))
      (outline (path signal 100  10500 2500  10353.2 1572.95  9927.05 736.644  9263.36 72.949
            8427.05 -353.17  7500 -500  6572.95 -353.17  5736.64 72.949
            5072.95 736.644  4646.83 1572.95  4500 2500  4646.83 3427.05
            5072.95 4263.36  5736.64 4927.05  6572.95 5353.17  7500 5500
            8427.05 5353.17  9263.36 4927.05  9927.05 4263.36  10353.2 3427.05))
      (outline (path signal 100  1000 7400  1000 -2400))
      (outline (path signal 100  1000 -2400  13000 -2400))
      (outline (path signal 100  13000 -2400  13000 7400))
      (outline (path signal 100  13000 7400  1000 7400))
      (outline (path signal 120  940 7461  4806 7461))
      (outline (path signal 120  9195 7461  13060 7461))
      (outline (path signal 120  940 -2460  4806 -2460))
      (outline (path signal 120  9195 -2460  13060 -2460))
      (outline (path signal 120  940 7461  940 5825))
      (outline (path signal 120  940 4175  940 3325))
      (outline (path signal 120  940 1675  940 825))
      (outline (path signal 120  940 -825  940 -2460))
      (outline (path signal 120  13060 7461  13060 -2460))
      (outline (path signal 50  -1150 9150  -1150 -4150))
      (outline (path signal 50  -1150 -4150  13250 -4150))
      (outline (path signal 50  13250 -4150  13250 9150))
      (outline (path signal 50  13250 9150  -1150 9150))
      (pin Round[A]Pad_1800_um 3 0 5000)
      (pin Round[A]Pad_1800_um 2 0 2500)
      (pin Round[A]Pad_1800_um 1 0 0)
      (pin Round[A]Pad_4000_um 0 7000 6900)
      (pin Round[A]Pad_4000_um 0@1 7000 -1900)
    )
    (image "Housings_DIP:DIP-8_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (padstack Round[A]Pad_1000_um
      (shape (circle F.Cu 1000))
      (shape (circle B.Cu 1000))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1980x3960_um
      (shape (path F.Cu 1980  0 -990  0 990))
      (shape (path B.Cu 1980  0 -990  0 990))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x2000_um
      (shape (path F.Cu 2000  0 0  0 0))
      (shape (path B.Cu 2000  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2800x2800_um
      (shape (path F.Cu 2800  0 0  0 0))
      (shape (path B.Cu 2800  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2800x2800_um
      (shape (rect F.Cu -1400 -1400 1400 1400))
      (shape (rect B.Cu -1400 -1400 1400 1400))
      (attach off)
    )
    (padstack Rect[A]Pad_1000x1000_um
      (shape (rect F.Cu -500 -500 500 500))
      (shape (rect B.Cu -500 -500 500 500))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1980x3960_um
      (shape (rect F.Cu -990 -1980 990 1980))
      (shape (rect B.Cu -990 -1980 990 1980))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 D1-1 J1-2 R1-1)
    )
    (net "Net-(C1-Pad2)"
      (pins C1-2 C2-2 C3-2 C4-2 J1-1 J2-2 Q1-1 Q2-3 R2-2 U1-1)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 R3-2)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 R5-2 U1-2 U1-6)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 J2-1 L1-1 R4-1 R6-1 U1-4 U1-8)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 L1-2 Q1-3 R3-1)
    )
    (net "Net-(Q1-Pad2)"
      (pins Q1-2 U1-3)
    )
    (net "Net-(Q2-Pad2)"
      (pins Q2-2 RV1-2)
    )
    (net "Net-(Q2-Pad1)"
      (pins Q2-1 R6-2 U1-5)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 RV1-1)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 RV1-3)
    )
    (net "Net-(R4-Pad2)"
      (pins R4-2 R5-1 U1-7)
    )
    (class kicad_default "" "Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C2-Pad1)"
      "Net-(C3-Pad1)" "Net-(C4-Pad1)" "Net-(D1-Pad2)" "Net-(Q1-Pad2)" "Net-(Q2-Pad1)"
      "Net-(Q2-Pad2)" "Net-(R1-Pad2)" "Net-(R2-Pad1)" "Net-(R4-Pad2)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
