From 14afa5b4b2e39e6d9a62de829a74e15696f15966 Mon Sep 17 00:00:00 2001
From: thanhbui <thanh.bui.fz@renesas.com>
Date: Tue, 28 Jul 2020 11:02:59 +0700
Subject: [PATCH 446/504] ARM: dts: r8a7742: add description for tmu1, tmu2 and
 tmu3

Signed-off-by: thanhbui <thanh.bui.fz@renesas.com>
---
 arch/arm/boot/dts/r8a7742.dtsi | 46 ++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 46 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7742.dtsi b/arch/arm/boot/dts/r8a7742.dtsi
index b61022f..982ad91 100644
--- a/arch/arm/boot/dts/r8a7742.dtsi
+++ b/arch/arm/boot/dts/r8a7742.dtsi
@@ -510,6 +510,52 @@
 		status = "disabled";
 	};
 
+	tmu1: timer@fff60000 {
+		compatible = "renesas,tmu-r8a7742", "renesas,tmu";
+		reg = <0 0xfff60000 0 0x30>;
+		interrupts = <0 128 IRQ_TYPE_LEVEL_HIGH>,
+				<0 129 IRQ_TYPE_LEVEL_HIGH>,
+				<0 130 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&mstp1_clks R8A7742_CLK_TMU1>;
+		clock-names = "fck";
+		power-domains = <&sysc R8A7742_PD_ALWAYS_ON>;
+
+		#renesas,channels = <3>;
+
+		status = "disabled";
+	};
+
+	tmu2: timer@fff70000 {
+		compatible = "renesas,tmu-r8a7742", "renesas,tmu";
+		reg = <0 0xfff70000 0 0x30>;
+		interrupts = <0 303 IRQ_TYPE_LEVEL_HIGH>,
+				<0 304 IRQ_TYPE_LEVEL_HIGH>,
+				<0 305 IRQ_TYPE_LEVEL_HIGH>,
+				<0 306 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&mstp1_clks R8A7742_CLK_TMU2>;
+		clock-names = "fck";
+		power-domains = <&sysc R8A7742_PD_ALWAYS_ON>;
+
+		#renesas,channels = <3>;
+
+		status = "disabled";
+	};
+
+	tmu3: timer@fff80000 {
+		compatible = "renesas,tmu-r8a7742", "renesas,tmu";
+		reg = <0 0xfff80000 0 0x30>;
+		interrupts = <0 131 IRQ_TYPE_LEVEL_HIGH>,
+				<0 132 IRQ_TYPE_LEVEL_HIGH>,
+				<0 133 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&mstp1_clks R8A7742_CLK_TMU3>;
+		clock-names = "fck";
+		power-domains = <&sysc R8A7742_PD_ALWAYS_ON>;
+
+		#renesas,channels = <3>;
+
+		status = "disabled";
+	};
+
 	pfc: pfc@e6060000 {
 		compatible = "renesas,pfc-r8a7742";
 		reg = <0 0xe6060000 0 0x250>;
-- 
2.7.4

