/*----------------------------------------------------------------------------*
 * Copyright Statement:                                                       *
 *                                                                            *
 *   This software/firmware and related documentation ("MediaTek Software")   *
 * are protected under international and related jurisdictions'copyright laws *
 * as unpublished works. The information contained herein is confidential and *
 * proprietary to MediaTek Inc. Without the prior written permission of       *
 * MediaTek Inc., any reproduction, modification, use or disclosure of        *
 * MediaTek Software, and information contained herein, in whole or in part,  *
 * shall be strictly prohibited.                                              *
 * MediaTek Inc. Copyright (C) 2010. All rights reserved.                     *
 *                                                                            *
 *   BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND     *
 * AGREES TO THE FOLLOWING:                                                   *
 *                                                                            *
 *   1)Any and all intellectual property rights (including without            *
 * limitation, patent, copyright, and trade secrets) in and to this           *
 * Software/firmware and related documentation ("MediaTek Software") shall    *
 * remain the exclusive property of MediaTek Inc. Any and all intellectual    *
 * property rights (including without limitation, patent, copyright, and      *
 * trade secrets) in and to any modifications and derivatives to MediaTek     *
 * Software, whoever made, shall also remain the exclusive property of        *
 * MediaTek Inc.  Nothing herein shall be construed as any transfer of any    *
 * title to any intellectual property right in MediaTek Software to Receiver. *
 *                                                                            *
 *   2)This MediaTek Software Receiver received from MediaTek Inc. and/or its *
 * representatives is provided to Receiver on an "AS IS" basis only.          *
 * MediaTek Inc. expressly disclaims all warranties, expressed or implied,    *
 * including but not limited to any implied warranties of merchantability,    *
 * non-infringement and fitness for a particular purpose and any warranties   *
 * arising out of course of performance, course of dealing or usage of trade. *
 * MediaTek Inc. does not provide any warranty whatsoever with respect to the *
 * software of any third party which may be used by, incorporated in, or      *
 * supplied with the MediaTek Software, and Receiver agrees to look only to   *
 * such third parties for any warranty claim relating thereto.  Receiver      *
 * expressly acknowledges that it is Receiver's sole responsibility to obtain *
 * from any third party all proper licenses contained in or delivered with    *
 * MediaTek Software.  MediaTek is not responsible for any MediaTek Software  *
 * releases made to Receiver's specifications or to conform to a particular   *
 * standard or open forum.                                                    *
 *                                                                            *
 *   3)Receiver further acknowledge that Receiver may, either presently       *
 * and/or in the future, instruct MediaTek Inc. to assist it in the           *
 * development and the implementation, in accordance with Receiver's designs, *
 * of certain softwares relating to Receiver's product(s) (the "Services").   *
 * Except as may be otherwise agreed to in writing, no warranties of any      *
 * kind, whether express or implied, are given by MediaTek Inc. with respect  *
 * to the Services provided, and the Services are provided on an "AS IS"      *
 * basis. Receiver further acknowledges that the Services may contain errors  *
 * that testing is important and it is solely responsible for fully testing   *
 * the Services and/or derivatives thereof before they are used, sublicensed  *
 * or distributed. Should there be any third party action brought against     *
 * MediaTek Inc. arising out of or relating to the Services, Receiver agree   *
 * to fully indemnify and hold MediaTek Inc. harmless.  If the parties        *
 * mutually agree to enter into or continue a business relationship or other  *
 * arrangement, the terms and conditions set forth herein shall remain        *
 * effective and, unless explicitly stated otherwise, shall prevail in the    *
 * event of a conflict in the terms in any agreements entered into between    *
 * the parties.                                                               *
 *                                                                            *
 *   4)Receiver's sole and exclusive remedy and MediaTek Inc.'s entire and    *
 * cumulative liability with respect to MediaTek Software released hereunder  *
 * will be, at MediaTek Inc.'s sole discretion, to replace or revise the      *
 * MediaTek Software at issue.                                                *
 *                                                                            *
 *   5)The transaction contemplated hereunder shall be construed in           *
 * accordance with the laws of Singapore, excluding its conflict of laws      *
 * principles.  Any disputes, controversies or claims arising thereof and     *
 * related thereto shall be settled via arbitration in Singapore, under the   *
 * then current rules of the International Chamber of Commerce (ICC).  The    *
 * arbitration shall be conducted in English. The awards of the arbitration   *
 * shall be final and binding upon both parties and shall be entered and      *
 * enforceable in any court of competent jurisdiction.                        *
 *---------------------------------------------------------------------------*/

//-----------------------------------------------------------------------------
// Include files
//-----------------------------------------------------------------------------
#include "dramc_common.h"
#include "x_hal_io.h"
#include "dramc_pi_api.h"
#include "dramc_actiming.h"
#if FOR_DV_SIMULATION_USED
#include "./sv_to_c_lib/sv_to_c_api.h"
#endif
//-----------------------------------------------------------------------------
// Global variables
//-----------------------------------------------------------------------------
U8 tRFCab_OptIdx;

//-------------------------------------------------------------------------
/** u1GetACTimingIdx()
 *  Retrieve internal ACTimingTbl's index according to dram type, freqGroup, Read DBI status
 *  @param p                Pointer of context created by DramcCtxCreate.
 *  @retval u1TimingIdx     Return ACTimingTbl entry's index
 */
//-------------------------------------------------------------------------

static U8 u1GetACTimingIdx(DRAMC_CTX_T *p)
{
    U8 u1TimingIdx = 0xff, u1TmpIdx;
    U8 u1TmpDramType = p->dram_type;

    mcSHOW_DBG_MSG2(("DramType: %d, freqGroup: %d, DivMode:%d, cbt_mode:%d\n", u1TmpDramType, p->freqGroup, vGet_Div_Mode(p), vGet_Dram_CBT_Mode(p)));
    // LP4/LP4P/LP4X use same table
    if(u1TmpDramType== TYPE_LPDDR4X || u1TmpDramType == TYPE_LPDDR4P)
        u1TmpDramType = TYPE_LPDDR4;

#if __LP5_COMBO__
    if(is_lp5_family(p))
    {
        //mcSHOW_DBG_MSG(("DBI_R: %d, ECC_R: %d, ECC_W: %d\n", p->DBI_R_onoff[p->dram_fsp], p->ECC_R_onoff, p->ECC_W_onoff));

        for(u1TmpIdx = 0; u1TmpIdx < AC_TIMING_NUMBER_LP5_SA; u1TmpIdx++)
        {
            if((ACTimingTbl_LP5_SA[u1TmpIdx].dramType == u1TmpDramType) &&
                /* p->frequency may not be in ACTimingTable, use p->freqGroup */
                (ACTimingTbl_LP5_SA[u1TmpIdx].freq == p->freqGroup) &&
                (ACTimingTbl_LP5_SA[u1TmpIdx].CKRMode == p->CKR) &&
                (ACTimingTbl_LP5_SA[u1TmpIdx].readDBI == p->DBI_R_onoff[p->dram_fsp]) &&
                (ACTimingTbl_LP5_SA[u1TmpIdx].DivMode == vGet_Div_Mode(p)) && // Darren for LP4 1:4 and 1:8 mode
                (ACTimingTbl_LP5_SA[u1TmpIdx].cbtMode == vGet_Dram_CBT_Mode(p)) && //LP4 byte/mixed mode dram both use byte mode ACTiming
                (ACTimingTbl_LP5_SA[u1TmpIdx].readECCLink == p->ECC_R_onoff) &&
                (ACTimingTbl_LP5_SA[u1TmpIdx].writeECCLink== p->ECC_W_onoff)
               )
            {
                u1TimingIdx = u1TmpIdx;
                mcSHOW_DBG_MSG(("match AC timing %d\n", u1TimingIdx));
                //mcFPRINTF((fp_A60501, "match AC timing %d\n", u1TimingIdx));
                break;
            }
        }
    }else
#endif
    {
        for(u1TmpIdx = 0; u1TmpIdx < AC_TIMING_NUMBER_LP4; u1TmpIdx++)
        {
            if((ACTimingTbl_LP4_SA[u1TmpIdx].dramType == u1TmpDramType) &&
                /* p->frequency may not be in ACTimingTable, use p->freqGroup */
                (ACTimingTbl_LP4_SA[u1TmpIdx].freq == p->freqGroup) &&
                (ACTimingTbl_LP4_SA[u1TmpIdx].readDBI == p->DBI_R_onoff[p->dram_fsp]) &&
                (ACTimingTbl_LP4_SA[u1TmpIdx].DivMode == vGet_Div_Mode(p)) && // Darren for LP4 1:4 and 1:8 mode
                (ACTimingTbl_LP4_SA[u1TmpIdx].cbtMode == vGet_Dram_CBT_Mode(p)) //LP4 byte/mixed mode dram both use byte mode ACTiming
               )
            {
                u1TimingIdx = u1TmpIdx;
                 mcSHOW_DBG_MSG(("match AC timing %d\n", u1TimingIdx));
                //mcFPRINTF((fp_A60501, "match AC timing %d\n", u1TimingIdx));
                break;
            }
        }
    }
    return u1TimingIdx;
}

static void u1GetOptimizeTimingIdx(DRAMC_CTX_T *p)
{
    U8 u1TmpIdx;

    tRFCab_OptIdx = 0xff;

#if __LP5_COMBO__
    if(is_lp5_family(p))
    {
        //mcSHOW_DBG_MSG(("DBI_R: %d, ECC_R: %d, ECC_W: %d\n", p->DBI_R_onoff[p->dram_fsp], p->ECC_R_onoff, p->ECC_W_onoff));

        for(u1TmpIdx = 0; u1TmpIdx < AC_TIMING_NUMBER_LP5_SA/2; u1TmpIdx++)
        {
            if( (tRFCab_Opt_LP5[u1TmpIdx].freq == p->freqGroup) &&
                (tRFCab_Opt_LP5[u1TmpIdx].CKRMode == p->CKR) &&
                (tRFCab_Opt_LP5[u1TmpIdx].DivMode == vGet_Div_Mode(p))
               )
            {
                tRFCab_OptIdx = u1TmpIdx;
                break;
            }
        }
    }else
#endif
    {
        for(u1TmpIdx = 0; u1TmpIdx < AC_TIMING_NUMBER_LP4/2; u1TmpIdx++)
        {
            if( (tRFCab_Opt_LP4[u1TmpIdx].freq == p->freqGroup) &&
                (tRFCab_Opt_LP4[u1TmpIdx].DivMode == vGet_Div_Mode(p))
               )
            {
                tRFCab_OptIdx = u1TmpIdx;
                break;
            }
        }
    }
    mcSHOW_DBG_MSG2(("match optimize timing %d\n", tRFCab_OptIdx));
}


U8 u1GetACTimingIdx_lp5(DRAMC_CTX_T *p, int dramc_dram_ratio, int CKR_ratio, int frequency)
{
    U8 u1TimingIdx = 0xff, u1TmpIdx;
    U8 u1LP5DivMode = 0xff;
    U8 u1TmpDramType = p->dram_type;
    //U8 u1TmpDramType = TbaConfig.dram_type;
    //mcSHOW_DBG_MSG(("match dramc_type %d\n", p->dram_type));
    //mcSHOW_DBG_MSG(("match dramc_type %d\n", u1TmpDramType));
    mcSHOW_DBG_MSG(("dramc_dram_ratio: %d\n", dramc_dram_ratio));
    //mcSHOW_DBG_MSG(("match dramc_type %d\n", &DramCtx_LPDDR4.dram_type));
    
    // LP4/LP4P/LP4X use same table
    if(u1TmpDramType== TYPE_LPDDR4X || u1TmpDramType == TYPE_LPDDR4P)
        u1TmpDramType = TYPE_LPDDR4;
    if(u1TmpDramType== 5 )
        u1TmpDramType = TYPE_LPDDR5;

    if(dramc_dram_ratio == 8)
        u1LP5DivMode = DIV16_MODE;
    if(dramc_dram_ratio == 4 && CKR_ratio == 2)
        u1LP5DivMode = DIV8_CKR2_MODE;
    if(dramc_dram_ratio == 4 && CKR_ratio == 4)
        u1LP5DivMode = DIV8_CKR4_MODE;
    if(dramc_dram_ratio == 2)
        u1LP5DivMode = DIV4_MODE;

    if(frequency == 4100)
       frequency = 4266;

    //mcSHOW_DBG_MSG(("match dramc_type %d\n", u1TmpDramType));
    //mcSHOW_DBG_MSG(("match dramc_type %d\n", vGet_Div_Mode(p)));
    //mcSHOW_DBG_MSG(("match dramc_type %d\n", vGet_Dram_CBT_Mode(p)));
#if FOR_DV_SIMULATION_USED
    mcSHOW_DBG_MSG(("LP5_DBI_RD: %d\n", lp5_dvfs_init_item.LP5_DBI_RD));
    mcSHOW_DBG_MSG(("LP5_DVFSC : %d\n", lp5_dvfs_init_item.LP5_DVFSC));
    mcSHOW_DBG_MSG(("LP5_NT_ODT: %d\n", lp5_dvfs_init_item.LP5_NT_ODT));
    mcSHOW_DBG_MSG(("LP5_RECC  : %d\n", lp5_dvfs_init_item.LP5_RECC));
    mcSHOW_DBG_MSG(("LP5_WECC  : %d\n", lp5_dvfs_init_item.LP5_WECC));
    mcSHOW_DBG_MSG(("LP45_TYPE : %d\n", TbaEnvConfig.LP45_TYPE));
#endif
    mcSHOW_DBG_MSG(("LP5_DivMode: %d\n", u1LP5DivMode));

    mcSHOW_DBG_MSG(("freq_index: %d\n", frequency));
    for(u1TmpIdx = 0; u1TmpIdx < AC_TIMING_NUMBER_LP5; u1TmpIdx++)
    {
        if((ACTimingTbl_LP5[u1TmpIdx].dramType == u1TmpDramType) &&
            /* p->frequency may not be in ACTimingTable, use p->freqGroup */
            (ACTimingTbl_LP5[u1TmpIdx].freq == frequency/2) &&
#if FOR_DV_SIMULATION_USED
            (ACTimingTbl_LP5[u1TmpIdx].readDBI == lp5_dvfs_init_item.LP5_DBI_RD) &&
            (ACTimingTbl_LP5[u1TmpIdx].DVFSC   == lp5_dvfs_init_item.LP5_DVFSC) &&
            (ACTimingTbl_LP5[u1TmpIdx].NTODT   == lp5_dvfs_init_item.LP5_NT_ODT) &&
            (ACTimingTbl_LP5[u1TmpIdx].readECCLink  == lp5_dvfs_init_item.LP5_RECC) &&
            (ACTimingTbl_LP5[u1TmpIdx].writeECCLink == lp5_dvfs_init_item.LP5_WECC) &&
            (ACTimingTbl_LP5[u1TmpIdx].cbtMode == TbaEnvConfig.LP45_TYPE) && //LP4 byte/mixed mode dram both use byte mode ACTiming
#endif
            (ACTimingTbl_LP5[u1TmpIdx].DivMode == u1LP5DivMode) // Darren for LP4 1:4 and 1:8 mode
           )
        {
            u1TimingIdx = u1TmpIdx;
            mcSHOW_DBG_MSG(("match AC timing %d\n", u1TimingIdx));
            //mcFPRINTF((fp_A60501, "match AC timing %d\n", u1TimingIdx));
            break;
        }
    }

    return u1TimingIdx;
}
#if 1
#if __LP5_COMBO__
DRAM_STATUS_T DdrUpdateACTimingReg_LP5(DRAMC_CTX_T *p, const ACTime_T_LP5 *ACTbl)
{
    ACTime_T_LP5 ACTblFinal;
    U8 backup_rank = p->rank;
    DRAM_ODT_MODE_T r2w_odt_onoff = p->odt_onoff; //Variable used in step 1 (decide to use odt on or off ACTiming)
    // ACTiming regs that have ODT on/off values -> declare variables to save the wanted value
    // -> Used to retrieve correct SHU_ACTIM2_TR2W value and write into final register field
#ifdef XRTR2R_PERFORM_ENHANCE_DQSG_RX_DLY
    U8 u1RANKINCTL = 0;
#endif
    U8 RODT_TRACKING_SAVEING_MCK = 0, u1ROOT = 0, u1TXRANKINCTL = 0, u1TXDLY = 0, u1DATLAT_DSEL = 0; //Used to store tmp ACTiming values

#if SAMSUNG_LP4_NWR_WORKAROUND
    U8 u1TWTR = 0, u1TWTR_05T = 0, u1TWTR_TMP = 0;
#endif
    // ACTiming regs that aren't currently in ACTime_T struct
    U8 u1TREFBW = 0; //REFBW_FR (tREFBW) for LP3, REFBW_FR=0 & TREFBWIG=1 (by CF)
    U8 u1TFAW_05T=0, u1TRRD_05T=0;
    U16 u2XRTWTW = 0, u2XTRTRT = 0, u2XRTW2R = 0, u2XRTR2W = 0, u2TFAW = 0;
    U16 u2TRTW=0, u2TRTW_05T=0, u2TMRR2W=0, u2TRRD=0;

#if XRTRTR_NEW_CROSS_RK_MODE
    U16 u2PHSINCTL = 0;
#endif

#if __IPMv2_TO_BE_PORTING__
#if ENABLE_CLK_SINGLE_END
    U8 u1HWSET_VRCG_OP = 0;
#endif
#endif

    U32 u4RankINCTL_ROOT;

    if(ACTbl == NULL)
        return DRAM_FAIL;
    ACTblFinal = *ACTbl;

    mcSHOW_DBG_MSG2(("AC Timing table index: %d\n", ACTblFinal.index));

    // ----Step 1: Perform ACTiming table adjustments according to different usage/scenarios--------------------------
#if ENABLE_TX_WDQS
    r2w_odt_onoff = ODT_ON;
#else
    r2w_odt_onoff = p->odt_onoff;
#endif

    // ACTimings that have different values for odt on/off, retrieve the correct one and store in local variable
    if (r2w_odt_onoff == ODT_ON) //odt_on
    {
        u2TRTW = ACTblFinal.tr2w_odt_on;
        u2TRTW_05T = ACTblFinal.tr2w_odt_on_05T;
    }
    else //odt_off
    {
        u2TRTW = ACTblFinal.tr2w_odt_off;
        u2TRTW_05T = ACTblFinal.tr2w_odt_off_05T;
    }

    // Override the above tRTW & tRTW_05T selection for Hynix LPDDR4P dram (always use odt_on's value for tRTW)
    if ((p->dram_type == TYPE_LPDDR4P) && (p->vendor_id == VENDOR_HYNIX)) //!SUPPORT_HYNIX_RX_DQS_WEAK_PULL (temp solution, need to discuss with SY)
    {
        u2TRTW = ACTblFinal.tr2w_odt_on;
        u2TRTW_05T = ACTblFinal.tr2w_odt_on_05T;
    }

    //Lowpower Mode
    if (r2w_odt_onoff == ODT_ON) //odt_on
    {
        u2XRTW2R = ACTblFinal.xrtw2r_odt_on_wck;
        u2XRTR2W = ACTblFinal.xrtr2w_odt_on_wck;
        u2XRTWTW = ACTblFinal.xrtw2w_odt_on_wck;
    }
    else
    {
        u2XRTW2R = ACTblFinal.xrtw2r_odt_off_wck;
        u2XRTR2W = ACTblFinal.xrtr2w_odt_off_wck;
        u2XRTWTW = ACTblFinal.xrtw2w_odt_off_wck;
    }
    u2XTRTRT = ACTblFinal.xrtr2r_wck;

    //Heff Mode
#if LP5_CAS_HIGH_EFF_MODE_ENABLE
    if (p->frequency >= LP5_CAS_HIGH_EFF_MODE_THRESHOLD)
    {
        if (r2w_odt_onoff == ODT_ON) //odt_on
        {
            u2XRTR2W = ACTblFinal.xrtr2w_odt_on;

            #if ((ENABLE_SAMSUNG_OLD_DRAM_WA) && (fcFOR_CHIP_ID == fcIPMv2))
            if ((p->vendor_id == VENDOR_SAMSUNG) && (p->pDramInfo_SA->MR49_Samsung_Dram_Check == 0) && in_samsung_bad_partnumber_list())
            {
                 u2XTRTRT = ACTblFinal.xrtr2r_wck; //Samsung need to enlarge xrt timing to avoid stress fail
                 u2XRTW2R = ACTblFinal.xrtw2r_odt_on_wck;
            }
            else
            #endif
            {
                u2XTRTRT = ACTblFinal.xrtr2r_odt_on;
                #if ENABLE_BGOTF_EN_LP5
                if (p->frequency>=1866)
                    u2XRTW2R = ACTblFinal.xrtw2r_odt_on_otf_on;
                else
                #endif
                    u2XRTW2R = ACTblFinal.xrtw2r_odt_on_otf_off; //if OTF is on, need to check corresponding xrtw2r timing
            }
		
 
            u2XRTWTW = ACTblFinal.xrtw2w_odt_on;
        }
        else
        {
            u2XRTW2R = ACTblFinal.xrtw2r_odt_off_otf_off; //if OTF is on, need to check corresponding xrtw2r timing
            u2XRTR2W = ACTblFinal.xrtr2w_odt_off;
            u2XTRTRT = ACTblFinal.xrtr2r_odt_off;
            u2XRTWTW = ACTblFinal.xrtw2w_odt_off;
        }
    }
#endif

    //Lowfreq Mode
#if ENABLE_SINGLE_END_LP5
    if (p->frequency <= ENABLE_SINGLE_END_THRESHOLD)
    {
        if (r2w_odt_onoff == ODT_ON) //odt_on
        {
            u2XRTW2R = ACTblFinal.xrtw2r_odt_on_otf_off; //if OTF is on, need to check corresponding xrtw2r timing
            u2XRTR2W = ACTblFinal.xrtr2w_odt_on;
            u2XTRTRT = ACTblFinal.xrtr2r_odt_on;
            u2XRTWTW = ACTblFinal.xrtw2w_odt_on;
        }
        else
        {
            u2XRTW2R = ACTblFinal.xrtw2r_odt_off_otf_off; //if OTF is on, need to check corresponding xrtw2r timing
            u2XRTR2W = ACTblFinal.xrtr2w_odt_off;
            u2XTRTRT = ACTblFinal.xrtr2r_odt_off;
            u2XRTWTW = ACTblFinal.xrtw2w_odt_off;
        }
    }
#endif

#if ENABLE_RODT_TRACKING_SAVE_MCK
    // for rodt tracking save 1 MCK and rodt tracking enable or not(RODTENSTB_TRACK_EN)
    u1ODT_ON = p->odt_onoff;
    u1RODT_TRACK = ENABLE_RODT_TRACKING;
    u1ROEN = u1WDQS_ON | u1ODT_ON;
    u1ModeSel = u1RODT_TRACK & u1ROEN;

    // when WDQS on and RODT Track define open and un-term, RODT_TRACKING_SAVEING_MCK = 1 for the future setting
    // Maybe "Save 1 MCK" will be set after Vins_on project, but Bian_co & Vins_on can not.(different with performance team)
    //if (u1RODT_TRACK && (u1ROEN==1))
    //    RODT_TRACKING_SAVEING_MCK = 1;
#endif

#if (ENABLE_RODT_TRACKING || defined(XRTR2W_PERFORM_ENHANCE_RODTEN))
	/* yr: same code
    // set to 0, let TRTW & XRTR2W setting values are the smae with DV-sim's value that DE provided
    if (r2w_odt_onoff == ODT_ON) RODT_TRACKING_SAVEING_MCK = 0; //RODT_TRACKING eanble can save r2w 1 MCK
    else RODT_TRACKING_SAVEING_MCK = 0;
	*/
    RODT_TRACKING_SAVEING_MCK = 0;
#endif

    // Update values that are used by RODT_TRACKING_SAVEING_MCK
    u2TRTW = u2TRTW - RODT_TRACKING_SAVEING_MCK;
    u2XRTR2W = u2XRTR2W - RODT_TRACKING_SAVEING_MCK;

#if SAMSUNG_LP4_NWR_WORKAROUND
    // If nWR is fixed to 30 for all freqs, tWTR@800Mhz should add 2tCK gap, allowing sufficient Samsung DRAM internal IO precharge time
    if ((p->pDramInfo_SA->MR5_Vender_ID == VENDOR_SAMSUNG) && (p->frequency == 800)) //LP4X, Samsung, DDR1600
    {
        u1TWTR_TMP = (ACTblFinal.twtr * 4 - ACTblFinal.twtr_05T * 2) + 2; //Convert TWTR to tCK, and add 2tCK
        if ((u1TWTR_TMP % 4) == 0) //TWTR can be transferred to TWTR directly
        {
            u1TWTR = u1TWTR_TMP >> 2;
            u1TWTR_05T = 0;
        }
        else //Can't be transfered to TWTR directly
        {
            u1TWTR = (u1TWTR_TMP + 2) >> 2; //Add 2 tCK and set TWTR value (Then minus 2tCK using 05T)
            u1TWTR_05T = 1;  //05T means minus 2tCK
        }

        ACTblFinal.twtr = u1TWTR;
        ACTblFinal.twtr_05T = u1TWTR_05T;
    }
#endif

#if TX_OE_EXTEND
    u2XRTWTW += 1;
    u2XRTW2R += 1;
#endif

#if __IPMv2_TO_BE_PORTING__ 
#if ENABLE_CLK_SINGLE_END
    if (p->frequency <= LP5_SINGLE_END_FREQ)
        ACTblFinal.hwset_vrcg_op = (ACTblFinal.hwset_vrcg_op|8);
#endif
#endif
    // ----Step 2: Perform register writes for entries in ACTblFinal struct & ACTiming excel file (all actiming adjustments should be done in Step 1)-------

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM1, P_Fld(ACTblFinal.tras, SHU_ACTIM1_TRAS)
                                                | P_Fld(ACTblFinal.trp, SHU_ACTIM1_TRP)
                                                | P_Fld(ACTblFinal.trpab, SHU_ACTIM1_TRPAB)
                                                | P_Fld(ACTblFinal.tmrwckel, SHU_ACTIM1_TMRWCKEL) //RWCKEL
                                                | P_Fld(ACTblFinal.trc, SHU_ACTIM1_TRC));

    mcSHOW_DBG_MSG(("tras: %d,  trp: %d,  trpab: %d, tmrwckel: %d, trc: %d\n", ACTblFinal.tras, ACTblFinal.trp, ACTblFinal.trpab, ACTblFinal.tmrwckel, ACTblFinal.trc));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM3, P_Fld(ACTblFinal.twtr_l, SHU_ACTIM3_TWTR_L)
                                                | P_Fld(tRFCab_Opt_LP5[tRFCab_OptIdx].trfc_12gb, SHU_ACTIM3_TRFC)
                                                | P_Fld(ACTblFinal.tr2mrr, SHU_ACTIM3_TR2MRR)
                                                | P_Fld(tRFCab_Opt_LP5[tRFCab_OptIdx].trfcpb_12gb, SHU_ACTIM3_TRFCPB));
	mcSHOW_DBG_MSG(("twtr_l: %d, trfc: %d, tr2mrr: %d, trfcpb: %d\n", ACTblFinal.twtr_l, tRFCab_Opt_LP5[tRFCab_OptIdx].trfc_12gb, ACTblFinal.tr2mrr, tRFCab_Opt_LP5[tRFCab_OptIdx].trfcpb_12gb));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM2, P_Fld(ACTblFinal.txp, SHU_ACTIM2_TXP)
                                                | P_Fld(ACTblFinal.tmrri, SHU_ACTIM2_TMRRI)
                                                | P_Fld(ACTblFinal.tfaw, SHU_ACTIM2_TFAW)
                                                | P_Fld(u2TRTW, SHU_ACTIM2_TR2W) // Value has odt_on/off difference, use local variable u1TRTW
                                                | P_Fld(ACTblFinal.trtp, SHU_ACTIM2_TRTP));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM0, P_Fld(ACTblFinal.twtr, SHU_ACTIM0_TWTR)
                                                | P_Fld(ACTblFinal.trcd, SHU_ACTIM0_TRCD)
                                                | P_Fld(ACTblFinal.twr, SHU_ACTIM0_TWR)
                                                | P_Fld(ACTblFinal.trrd, SHU_ACTIM0_TRRD)
                                                | P_Fld(ACTblFinal.ckelckcnt, SHU_ACTIM0_CKELCKCNT));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM5, P_Fld(ACTblFinal.trtpd, SHU_ACTIM5_TR2PD)
                                                | P_Fld(ACTblFinal.tpbr2pbr, SHU_ACTIM5_TPBR2PBR)
                                                | P_Fld(ACTblFinal.twtpd, SHU_ACTIM5_TWTPD)
                                                | P_Fld(ACTblFinal.tpbr2act, SHU_ACTIM5_TPBR2ACT));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM6, P_Fld(ACTblFinal.tr2mrw, SHU_ACTIM6_TR2MRW)
                                                | P_Fld(ACTblFinal.tw2mrw, SHU_ACTIM6_TW2MRW)
                                                | P_Fld(ACTblFinal.tmrd, SHU_ACTIM6_TMRD)
                                                | P_Fld(ACTblFinal.zqlat2, SHU_ACTIM6_TZQLAT2)
                                                | P_Fld(ACTblFinal.tmrw, SHU_ACTIM6_TMRW));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM4, P_Fld(ACTblFinal.tmrr2mrw, SHU_ACTIM4_TMRR2MRW)
                                                | P_Fld(ACTblFinal.tmrr2w, SHU_ACTIM4_TMRR2W)
                                                | P_Fld(ACTblFinal.tzqcs, SHU_ACTIM4_TZQCS)
                                                | P_Fld(tRFCab_Opt_LP5[tRFCab_OptIdx].txrefcnt_12gb, SHU_ACTIM4_TXREFCNT));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_LP5_CMD, P_Fld(ACTblFinal.lp5_cmd1to2en, SHU_LP5_CMD_LP5_CMD1TO2EN)
                                                | P_Fld(ACTblFinal.tcsh, SHU_LP5_CMD_TCSH));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM_XRT, P_Fld(u2XRTWTW, SHU_ACTIM_XRT_XRTW2W)
                                                | P_Fld(u2XRTW2R, SHU_ACTIM_XRT_XRTW2R)
                                                | P_Fld(u2XRTR2W, SHU_ACTIM_XRT_XRTR2W)
                                                | P_Fld(u2XTRTRT, SHU_ACTIM_XRT_XRTR2R));

    vIO32WriteFldAlign_All(DRAMC_REG_SHU_HWSET_VRCG, ACTblFinal.vrcgdis_prdcnt, SHU_HWSET_VRCG_VRCGDIS_PRDCNT);

    // AC timing 0.5T
    vIO32WriteFldMulti_All(DRAMC_REG_SHU_AC_TIME_05T, P_Fld(ACTblFinal.twtr_05T, SHU_AC_TIME_05T_TWTR_M05T)
                                                    | P_Fld(ACTblFinal.twtr_l_05T, SHU_AC_TIME_05T_BGTWTR_M05T)
                                                    | P_Fld(u2TRTW_05T, SHU_AC_TIME_05T_TR2W_05T) // Value has odt_on/off difference, use local variable u1TRTW
                                                    | P_Fld(ACTblFinal.twtpd_05T, SHU_AC_TIME_05T_TWTPD_M05T)
                                                    | P_Fld(ACTblFinal.tfaw_05T, SHU_AC_TIME_05T_TFAW_05T)
                                                    | P_Fld(ACTblFinal.trrd_05T, SHU_AC_TIME_05T_TRRD_05T)
                                                    | P_Fld(ACTblFinal.twr_05T, SHU_AC_TIME_05T_TWR_M05T)
                                                    | P_Fld(ACTblFinal.tras_05T, SHU_AC_TIME_05T_TRAS_05T)
                                                    | P_Fld(ACTblFinal.trpab_05T, SHU_AC_TIME_05T_TRPAB_05T)
                                                    | P_Fld(ACTblFinal.trp_05T, SHU_AC_TIME_05T_TRP_05T)
                                                    | P_Fld(ACTblFinal.trcd_05T, SHU_AC_TIME_05T_TRCD_05T)
                                                    | P_Fld(ACTblFinal.trtp_05T, SHU_AC_TIME_05T_TRTP_05T)
                                                    | P_Fld(ACTblFinal.txp_05T, SHU_AC_TIME_05T_TXP_05T)
                                                    | P_Fld(tRFCab_Opt_LP5[tRFCab_OptIdx].trfc_12gb_05T, SHU_AC_TIME_05T_TRFC_05T)
                                                    | P_Fld(tRFCab_Opt_LP5[tRFCab_OptIdx].trfcpb_12gb_05T, SHU_AC_TIME_05T_TRFCPB_05T)
                                                    | P_Fld(ACTblFinal.tpbr2pbr_05T, SHU_AC_TIME_05T_TPBR2PBR_05T)
                                                    | P_Fld(ACTblFinal.tpbr2act_05T, SHU_AC_TIME_05T_TPBR2ACT_05T)
                                                    | P_Fld(ACTblFinal.tr2mrw_05T, SHU_AC_TIME_05T_TR2MRW_05T)
                                                    | P_Fld(ACTblFinal.tw2mrw_05T, SHU_AC_TIME_05T_TW2MRW_05T)
                                                    | P_Fld(ACTblFinal.tmrr2mrw_05T, SHU_AC_TIME_05T_TMRR2MRW_05T)
                                                    | P_Fld(ACTblFinal.tmrw_05T, SHU_AC_TIME_05T_TMRW_05T)
                                                    | P_Fld(ACTblFinal.tmrd_05T, SHU_AC_TIME_05T_TMRD_05T)
                                                    | P_Fld(ACTblFinal.tmrwckel_05T, SHU_AC_TIME_05T_TMRWCKEL_05T)
                                                    | P_Fld(ACTblFinal.tmrri_05T, SHU_AC_TIME_05T_TMRRI_05T)
                                                    | P_Fld(ACTblFinal.trc_05T, SHU_AC_TIME_05T_TRC_05T)
                                                    | P_Fld(ACTblFinal.trtpd_05T, SHU_AC_TIME_05T_TR2PD_05T));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM8, P_Fld(ACTblFinal.trfmpb, SHU_ACTIM8_TRFMPB)
                                                | P_Fld(ACTblFinal.trfmpb_05T, SHU_ACTIM8_TRFMPB_05T)
                                                | P_Fld(ACTblFinal.nwr, SHU_ACTIM8_NWR)
                                                | P_Fld(ACTblFinal.nrbtp, SHU_ACTIM8_NRBTP));

    {
        vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM7, P_Fld(ACTblFinal.tcsh_cscal, SHU_ACTIM7_TCSH_CSCAL)
                                                           | P_Fld(ACTblFinal.tcacsh, SHU_ACTIM7_TCACSH)
                                                           | P_Fld(ACTblFinal.twtrap, SHU_ACTIM7_TWTRAP)
                                                           | P_Fld(ACTblFinal.twtrap_05T, SHU_ACTIM7_TWTRAP_05T)
                                                           | P_Fld(ACTblFinal.twtrap_l_05T, SHU_ACTIM7_TWTRAP_L_05T)
                                                           | P_Fld(ACTblFinal.twtrap_l, SHU_ACTIM7_TWTRAP_L)
                                                           //| P_Fld(ACTblFinal.tmdy, SHU_ACTIM7_TDMY) //set @TX_PATH_auto_gen_and_set
                                                           | P_Fld(ACTblFinal.nwr_05T, SHU_ACTIM7_NWR_05T)
                                                           | P_Fld(ACTblFinal.nrbtp_05T, SHU_ACTIM7_NRBTP_05T));
    }
    {
        vIO32WriteFldMulti_All(DRAMC_REG_SHU_CKECTRL, P_Fld(ACTblFinal.ckeprd, SHU_CKECTRL_TCKEPRD)
			                                            | P_Fld(ACTblFinal.tpde, SHU_CKECTRL_TPDE)
                                                        | P_Fld(ACTblFinal.tpdx, SHU_CKECTRL_TPDX)
                                                        | P_Fld(ACTblFinal.tpde_05T, SHU_CKECTRL_TPDE_05T)
                                                        | P_Fld(ACTblFinal.tpdx_05T, SHU_CKECTRL_TPDX_05T));
        vIO32WriteFldMulti_All(DRAMC_REG_SHU_WCKCTRL, P_Fld(ACTblFinal.wckrdoff, SHU_WCKCTRL_WCKRDOFF)
                                                        | P_Fld(ACTblFinal.wckrdoff_05T, SHU_WCKCTRL_WCKRDOFF_05T)
                                                        | P_Fld(ACTblFinal.wckwroff, SHU_WCKCTRL_WCKWROFF)
                                                        | P_Fld(ACTblFinal.wckwroff_05T, SHU_WCKCTRL_WCKWROFF_05T));
    }

#if AC_TIMING_DERATE_ENABLE
    {
        vIO32WriteFldMulti_All(DRAMC_REG_SHU_AC_DERATING0, P_Fld(ACTblFinal.trcd_derate, SHU_AC_DERATING0_TRCD_DERATE)
                                                        | P_Fld(ACTblFinal.trrd_derate, SHU_AC_DERATING0_TRRD_DERATE));
        vIO32WriteFldMulti_All(DRAMC_REG_SHU_AC_DERATING1, P_Fld(ACTblFinal.trc_derate, SHU_AC_DERATING1_TRC_DERATE)
                                                        | P_Fld(ACTblFinal.tras_derate, SHU_AC_DERATING1_TRAS_DERATE)
                                                        | P_Fld(ACTblFinal.trp_derate, SHU_AC_DERATING1_TRP_DERATE)
                                                        | P_Fld(ACTblFinal.trpab_derate, SHU_AC_DERATING1_TRPAB_DERATE));
        vIO32WriteFldMulti_All(DRAMC_REG_SHU_AC_DERATING_05T, P_Fld(ACTblFinal.trrd_derate_05T, SHU_AC_DERATING_05T_TRRD_05T_DERATE)
                                                        | P_Fld(ACTblFinal.tras_derate_05T, SHU_AC_DERATING_05T_TRAS_05T_DERATE)
                                                        | P_Fld(ACTblFinal.trpab_derate_05T, SHU_AC_DERATING_05T_TRPAB_05T_DERATE)
                                                        | P_Fld(ACTblFinal.trp_derate_05T, SHU_AC_DERATING_05T_TRP_05T_DERATE)
                                                        | P_Fld(ACTblFinal.trcd_derate_05T, SHU_AC_DERATING_05T_TRCD_05T_DERATE)
                                                        | P_Fld(ACTblFinal.trc_derate_05T, SHU_AC_DERATING_05T_TRC_05T_DERATE));
        vIO32WriteFldAlign_All(DRAMC_REG_REFCTRL3, 0xa000, REFCTRL3_REF_DERATING_EN);
        vIO32WriteFldAlign_All(DRAMC_REG_SHU_AC_DERATING0, 0x1, SHU_AC_DERATING0_ACDERATEEN); //enable derating for AC timing
    }
#endif

    vIO32WriteFldAlign_All(DRAMC_REG_SHU_ACTIMING_CONF, u1TREFBW, SHU_ACTIMING_CONF_REFBW_FR);

    // ----Step 3: Perform register writes/calculation for other regs (That aren't in ACTblFinal struct)------------------------------------------------
#ifdef XRTR2R_PERFORM_ENHANCE_DQSG_RX_DLY
    //Wei-Jen: Ininital setting values are the same, RANKINCTL_RXDLY = RANKINCTL = RANKINCTL_ROOT1
    //XRTR2R setting will be updated in RxdqsGatingPostProcess
    u1RANKINCTL = u4IO32ReadFldAlign(DDRPHY_REG_MISC_SHU_RANKCTL, MISC_SHU_RANKCTL_RANKINCTL);
    vIO32WriteFldAlign_All(DDRPHY_REG_MISC_SHU_RANKCTL, u1RANKINCTL, MISC_SHU_RANKCTL_RANKINCTL_RXDLY);
#endif

    return DRAM_OK;
}
#endif
 
DRAM_STATUS_T DdrUpdateACTimingReg_LP4(DRAMC_CTX_T *p, const ACTime_T_LP4 *ACTbl)
{
    ACTime_T_LP4 ACTblFinal;
    U8 backup_rank = p->rank;
    DRAM_ODT_MODE_T r2w_odt_onoff = p->odt_onoff; //Variable used in step 1 (decide to use odt on or off ACTiming)
    // ACTiming regs that have ODT on/off values -> declare variables to save the wanted value
    // -> Used to retrieve correct SHU_ACTIM2_TR2W value and write into final register field
#ifdef XRTR2R_PERFORM_ENHANCE_DQSG_RX_DLY
    U8 u1RANKINCTL = 0;
#endif
    U8 RODT_TRACKING_SAVEING_MCK = 0, u1TXRANKINCTL = 0, u1TXDLY = 0, u1DATLAT_DSEL = 0; //Used to store tmp ACTiming values

#if SAMSUNG_LP4_NWR_WORKAROUND
    U8 u1TWTR = 0, u1TWTR_05T = 0, u1TWTR_TMP = 0;
#endif
    // ACTiming regs that aren't currently in ACTime_T struct
    U8 u1TREFBW = 0; //REFBW_FR (tREFBW) for LP3, REFBW_FR=0 & TREFBWIG=1 (by CF)
    U8 u1TFAW_05T=0, u1TRRD_05T=0;
    U16 u2XRTWTW = 0, u2XTRTRT = 0, u2XRTW2R = 0, u2XRTR2W = 0, u2TFAW = 0;
    U16 u2TRTW=0, u2TRTW_05T=0, u2TMRR2W=0, u2TRRD=0;

#if XRTRTR_NEW_CROSS_RK_MODE
    U16 u2PHSINCTL = 0;
#endif

    U32 u4RankINCTL_ROOT;

    if(ACTbl == NULL)
        return DRAM_FAIL;
    ACTblFinal = *ACTbl;

    // ----Step 1: Perform ACTiming table adjustments according to different usage/scenarios--------------------------
#if ENABLE_TX_WDQS
    r2w_odt_onoff = ODT_ON;
#else
    r2w_odt_onoff = p->odt_onoff;
#endif

    // ACTimings that have different values for odt on/off, retrieve the correct one and store in local variable
    if (r2w_odt_onoff == ODT_ON) //odt_on
    {
        u2TRTW = ACTblFinal.trtw_odt_on;
        u2TRTW_05T = ACTblFinal.trtw_odt_on_05T;
        u2XRTW2R = ACTblFinal.xrtw2r_odt_on;
        u2XRTR2W = ACTblFinal.xrtr2w_odt_on;
    }
    else //odt_off
    {
        u2TRTW = ACTblFinal.trtw_odt_off;
        u2TRTW_05T = ACTblFinal.trtw_odt_off_05T;
        u2XRTW2R = ACTblFinal.xrtw2r_odt_off;
        u2XRTR2W = ACTblFinal.xrtr2w_odt_off;
    }

    // Override the above tRTW & tRTW_05T selection for Hynix LPDDR4P dram (always use odt_on's value for tRTW)
    if ((p->dram_type == TYPE_LPDDR4P) && (p->vendor_id== VENDOR_HYNIX)) //!SUPPORT_HYNIX_RX_DQS_WEAK_PULL (temp solution, need to discuss with SY)
    {
        u2TRTW = ACTblFinal.trtw_odt_on;
        u2TRTW_05T = ACTblFinal.trtw_odt_on_05T;
    }

    u2TFAW = ACTblFinal.tfaw_4266;
    u1TFAW_05T = ACTblFinal.tfaw_4266_05T;
    u2TRRD = ACTblFinal.trrd_4266;
    u1TRRD_05T = ACTblFinal.trrd_4266_05T;
#if XRTRTR_NEW_CROSS_RK_MODE
    u2XTRTRT = ACTblFinal.xrtr2r_new_mode;
#else
    u2XTRTRT = ACTblFinal.xrtr2r_old_mode;
#endif

#if XRTWTW_NEW_CROSS_RK_MODE
    u2XRTWTW = ACTblFinal.xrtw2w_new_mode;
#else
    u2XRTWTW = ACTblFinal.xrtw2w_old_mode;
#endif

    if (r2w_odt_onoff == ODT_ON)
        u2TMRR2W = ACTblFinal.tmrr2w_odt_on;
    else
        u2TMRR2W = ACTblFinal.tmrr2w_odt_off;


#if ENABLE_RODT_TRACKING_SAVE_MCK
    // for rodt tracking save 1 MCK and rodt tracking enable or not(RODTENSTB_TRACK_EN)
    u1ODT_ON = p->odt_onoff;
    u1RODT_TRACK = ENABLE_RODT_TRACKING;
    u1ROEN = u1WDQS_ON | u1ODT_ON;
    u1ModeSel = u1RODT_TRACK & u1ROEN;

    // when WDQS on and RODT Track define open and un-term, RODT_TRACKING_SAVEING_MCK = 1 for the future setting
    // Maybe "Save 1 MCK" will be set after Vins_on project, but Bian_co & Vins_on can not.(different with performance team)
    //if (u1RODT_TRACK && (u1ROEN==1))
    //    RODT_TRACKING_SAVEING_MCK = 1;
#endif

#if (ENABLE_RODT_TRACKING || defined(XRTR2W_PERFORM_ENHANCE_RODTEN))
	/* yr: same code
    // set to 0, let TRTW & XRTR2W setting values are the smae with DV-sim's value that DE provided
    if (r2w_odt_onoff == ODT_ON) RODT_TRACKING_SAVEING_MCK = 0; //RODT_TRACKING eanble can save r2w 1 MCK
    else RODT_TRACKING_SAVEING_MCK = 0;
	*/
    RODT_TRACKING_SAVEING_MCK = 0;
#endif

    // Update values that are used by RODT_TRACKING_SAVEING_MCK
    u2TRTW = u2TRTW - RODT_TRACKING_SAVEING_MCK;
    u2XRTR2W = u2XRTR2W - RODT_TRACKING_SAVEING_MCK;

#if SAMSUNG_LP4_NWR_WORKAROUND
    // If nWR is fixed to 30 for all freqs, tWTR@800Mhz should add 2tCK gap, allowing sufficient Samsung DRAM internal IO precharge time
    if ((p->vendor_id== VENDOR_SAMSUNG) && (p->frequency == 800)) //LP4X, Samsung, DDR1600
    {
        u1TWTR_TMP = (ACTblFinal.twtr * 4 - ACTblFinal.twtr_05T * 2) + 2; //Convert TWTR to tCK, and add 2tCK
        if ((u1TWTR_TMP % 4) == 0) //TWTR can be transferred to TWTR directly
        {
            u1TWTR = u1TWTR_TMP >> 2;
            u1TWTR_05T = 0;
        }
        else //Can't be transfered to TWTR directly
        {
            u1TWTR = (u1TWTR_TMP + 2) >> 2; //Add 2 tCK and set TWTR value (Then minus 2tCK using 05T)
            u1TWTR_05T = 1;  //05T means minus 2tCK
        }

        ACTblFinal.twtr = u1TWTR;
        ACTblFinal.twtr_05T = u1TWTR_05T;
    }
#endif

#if TX_OE_EXTEND
    u2XRTWTW += 1;
    u2XRTW2R += 1;
#endif

    // ----Step 2: Perform register writes for entries in ACTblFinal struct & ACTiming excel file (all actiming adjustments should be done in Step 1)-------

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM1, P_Fld(ACTblFinal.tras, SHU_ACTIM1_TRAS)
                                                | P_Fld(ACTblFinal.trp, SHU_ACTIM1_TRP)
                                                | P_Fld(ACTblFinal.trpab, SHU_ACTIM1_TRPAB)
                                                | P_Fld(ACTblFinal.tmrwckel, SHU_ACTIM1_TMRWCKEL)
                                                | P_Fld(ACTblFinal.trc, SHU_ACTIM1_TRC));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM3, P_Fld(tRFCab_Opt_LP4[tRFCab_OptIdx].trfc_12gb, SHU_ACTIM3_TRFC)
                                                | P_Fld(ACTblFinal.tr2mrr, SHU_ACTIM3_TR2MRR)
                                                | P_Fld(tRFCab_Opt_LP4[tRFCab_OptIdx].trfcpb_12gb, SHU_ACTIM3_TRFCPB));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM2, P_Fld(ACTblFinal.txp, SHU_ACTIM2_TXP)
                                                | P_Fld(ACTblFinal.tmrri, SHU_ACTIM2_TMRRI)
                                                | P_Fld(u2TFAW, SHU_ACTIM2_TFAW)
                                                | P_Fld(u2TRTW, SHU_ACTIM2_TR2W) // Value has odt_on/off difference, use local variable u1TRTW
                                                | P_Fld(ACTblFinal.trtp, SHU_ACTIM2_TRTP));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM0, P_Fld(ACTblFinal.trcd, SHU_ACTIM0_TRCD)
                                                | P_Fld(ACTblFinal.twr, SHU_ACTIM0_TWR)
                                                | P_Fld(u2TRRD, SHU_ACTIM0_TRRD)
                                                | P_Fld(ACTblFinal.ckelckcnt, SHU_ACTIM0_CKELCKCNT));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM5, P_Fld(ACTblFinal.tpbr2pbr, SHU_ACTIM5_TPBR2PBR)
                                                | P_Fld(ACTblFinal.twtpd, SHU_ACTIM5_TWTPD)
                                                | P_Fld(ACTblFinal.tpbr2act, SHU_ACTIM5_TPBR2ACT));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM6, P_Fld(ACTblFinal.tr2mrw, SHU_ACTIM6_TR2MRW)
                                                | P_Fld(ACTblFinal.tw2mrw, SHU_ACTIM6_TW2MRW)
                                                | P_Fld(ACTblFinal.tmrd, SHU_ACTIM6_TMRD)
                                                | P_Fld(ACTblFinal.zqlat2, SHU_ACTIM6_TZQLAT2)
                                                | P_Fld(ACTblFinal.tmrw, SHU_ACTIM6_TMRW));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM4, P_Fld(ACTblFinal.tmrr2mrw, SHU_ACTIM4_TMRR2MRW)
                                                | P_Fld(u2TMRR2W, SHU_ACTIM4_TMRR2W)
                                                | P_Fld(ACTblFinal.tzqcs, SHU_ACTIM4_TZQCS)
                                                | P_Fld(tRFCab_Opt_LP4[tRFCab_OptIdx].txrefcnt_12gb, SHU_ACTIM4_TXREFCNT));

    vIO32WriteFldAlign_All(DRAMC_REG_SHU_CKECTRL, ACTblFinal.ckeprd, SHU_CKECTRL_TCKEPRD);

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM_XRT, P_Fld(u2XRTWTW, SHU_ACTIM_XRT_XRTW2W)
                                                | P_Fld(u2XRTW2R, SHU_ACTIM_XRT_XRTW2R)
                                                | P_Fld(u2XRTR2W, SHU_ACTIM_XRT_XRTR2W)
                                                | P_Fld(u2XTRTRT, SHU_ACTIM_XRT_XRTR2R));

    vIO32WriteFldAlign_All(DRAMC_REG_SHU_HWSET_VRCG, ACTblFinal.vrcgdis_prdcnt, SHU_HWSET_VRCG_VRCGDIS_PRDCNT);

    // AC timing 0.5T
    vIO32WriteFldMulti_All(DRAMC_REG_SHU_AC_TIME_05T, P_Fld(ACTblFinal.twtr_05T, SHU_AC_TIME_05T_TWTR_M05T)
                                                    | P_Fld(u2TRTW_05T, SHU_AC_TIME_05T_TR2W_05T) // Value has odt_on/off difference, use local variable u1TRTW
                                                    | P_Fld(ACTblFinal.twtpd_05T, SHU_AC_TIME_05T_TWTPD_M05T)
                                                    | P_Fld(u1TFAW_05T, SHU_AC_TIME_05T_TFAW_05T)
                                                    | P_Fld(u1TRRD_05T, SHU_AC_TIME_05T_TRRD_05T)
                                                    | P_Fld(ACTblFinal.twr_05T, SHU_AC_TIME_05T_TWR_M05T)
                                                    | P_Fld(ACTblFinal.tras_05T, SHU_AC_TIME_05T_TRAS_05T)
                                                    | P_Fld(ACTblFinal.trpab_05T, SHU_AC_TIME_05T_TRPAB_05T)
                                                    | P_Fld(ACTblFinal.trp_05T, SHU_AC_TIME_05T_TRP_05T)
                                                    | P_Fld(ACTblFinal.trcd_05T, SHU_AC_TIME_05T_TRCD_05T)
                                                    | P_Fld(ACTblFinal.trtp_05T, SHU_AC_TIME_05T_TRTP_05T)
                                                    | P_Fld(ACTblFinal.txp_05T, SHU_AC_TIME_05T_TXP_05T)
                                                    | P_Fld(tRFCab_Opt_LP4[tRFCab_OptIdx].trfc_12gb_05T, SHU_AC_TIME_05T_TRFC_05T)
                                                    | P_Fld(tRFCab_Opt_LP4[tRFCab_OptIdx].trfcpb_12gb_05T, SHU_AC_TIME_05T_TRFCPB_05T)
                                                    | P_Fld(ACTblFinal.tpbr2pbr_05T, SHU_AC_TIME_05T_TPBR2PBR_05T)
                                                    | P_Fld(ACTblFinal.tpbr2act_05T, SHU_AC_TIME_05T_TPBR2ACT_05T)
                                                    | P_Fld(ACTblFinal.tr2mrw_05T, SHU_AC_TIME_05T_TR2MRW_05T)
                                                    | P_Fld(ACTblFinal.tw2mrw_05T, SHU_AC_TIME_05T_TW2MRW_05T)
                                                    | P_Fld(ACTblFinal.tmrr2mrw_05T, SHU_AC_TIME_05T_TMRR2MRW_05T)
                                                    | P_Fld(ACTblFinal.tmrw_05T, SHU_AC_TIME_05T_TMRW_05T)
                                                    | P_Fld(ACTblFinal.tmrd_05T, SHU_AC_TIME_05T_TMRD_05T)
                                                    | P_Fld(ACTblFinal.tmrwckel_05T, SHU_AC_TIME_05T_TMRWCKEL_05T)
                                                    | P_Fld(ACTblFinal.tmrri_05T, SHU_AC_TIME_05T_TMRRI_05T)
                                                    | P_Fld(ACTblFinal.trc_05T, SHU_AC_TIME_05T_TRC_05T));

    vIO32WriteFldMulti_All(DRAMC_REG_SHU_ACTIM8, P_Fld(ACTblFinal.trfmpb, SHU_ACTIM8_TRFMPB)
                                                | P_Fld(ACTblFinal.trfmpb_05T, SHU_ACTIM8_TRFMPB_05T));



    vIO32WriteFldAlign_All(DRAMC_REG_SHU_ACTIM0, ACTblFinal.twtr, SHU_ACTIM0_TWTR);
    vIO32WriteFldMulti_All(DRAMC_REG_SHU_CKECTRL, P_Fld(ACTblFinal.tpde, SHU_CKECTRL_TPDE)
                                                    | P_Fld(ACTblFinal.tpdx, SHU_CKECTRL_TPDX)
                                                    | P_Fld(ACTblFinal.tpde_05T, SHU_CKECTRL_TPDE_05T)
                                                    | P_Fld(ACTblFinal.tpdx_05T, SHU_CKECTRL_TPDX_05T));
    vIO32WriteFldAlign_All(DRAMC_REG_SHU_ACTIM5, ACTblFinal.trtpd, SHU_ACTIM5_TR2PD);
    vIO32WriteFldAlign_All(DRAMC_REG_SHU_AC_TIME_05T, ACTblFinal.trtpd_05T, SHU_AC_TIME_05T_TR2PD_05T);


#if AC_TIMING_DERATE_ENABLE
    vIO32WriteFldMulti_All(DRAMC_REG_SHU_AC_DERATING0, P_Fld(ACTblFinal.trcd_derate, SHU_AC_DERATING0_TRCD_DERATE)
                                                    | P_Fld(ACTblFinal.trrd_derate, SHU_AC_DERATING0_TRRD_DERATE));
    vIO32WriteFldMulti_All(DRAMC_REG_SHU_AC_DERATING1, P_Fld(ACTblFinal.trc_derate, SHU_AC_DERATING1_TRC_DERATE)
                                                    | P_Fld(ACTblFinal.tras_derate, SHU_AC_DERATING1_TRAS_DERATE)
                                                    | P_Fld(ACTblFinal.trp_derate, SHU_AC_DERATING1_TRP_DERATE)
                                                    | P_Fld(ACTblFinal.trpab_derate, SHU_AC_DERATING1_TRPAB_DERATE));
    vIO32WriteFldMulti_All(DRAMC_REG_SHU_AC_DERATING_05T, P_Fld(ACTblFinal.trrd_derate_05T, SHU_AC_DERATING_05T_TRRD_05T_DERATE)
                                                    | P_Fld(ACTblFinal.tras_derate_05T, SHU_AC_DERATING_05T_TRAS_05T_DERATE)
                                                    | P_Fld(ACTblFinal.trpab_derate_05T, SHU_AC_DERATING_05T_TRPAB_05T_DERATE)
                                                    | P_Fld(ACTblFinal.trp_derate_05T, SHU_AC_DERATING_05T_TRP_05T_DERATE)
                                                    | P_Fld(ACTblFinal.trcd_derate_05T, SHU_AC_DERATING_05T_TRCD_05T_DERATE)
                                                    | P_Fld(ACTblFinal.trc_derate_05T, SHU_AC_DERATING_05T_TRC_05T_DERATE));
    vIO32WriteFldAlign_All(DRAMC_REG_REFCTRL3, 0xc0, REFCTRL3_REF_DERATING_EN);
    vIO32WriteFldAlign_All(DRAMC_REG_SHU_AC_DERATING0, 0x1, SHU_AC_DERATING0_ACDERATEEN); //enable derating for AC timing
#endif
/*
    vIO32WriteFldAlign_All(DRAMC_REG_SHU_ACTIMING_CONF, u1TREFBW, SHU_ACTIMING_CONF_REFBW_FR);

    // ----Step 3: Perform register writes/calculation for other regs (That aren't in ACTblFinal struct)------------------------------------------------
#ifdef XRTR2R_PERFORM_ENHANCE_DQSG_RX_DLY
    //Wei-Jen: Ininital setting values are the same, RANKINCTL_RXDLY = RANKINCTL = RANKINCTL_ROOT1
    //XRTR2R setting will be updated in RxdqsGatingPostProcess
    u1RANKINCTL = u4IO32ReadFldAlign(DDRPHY_REG_MISC_SHU_RANKCTL, MISC_SHU_RANKCTL_RANKINCTL);
    vIO32WriteFldAlign_All(DDRPHY_REG_MISC_SHU_RANKCTL, u1RANKINCTL, MISC_SHU_RANKCTL_RANKINCTL_RXDLY);
#endif
*/

    return DRAM_OK;
}
#endif

DRAM_STATUS_T DdrUpdateACTiming(DRAMC_CTX_T *p)
{
    U8 u1TimingIdx = 0;

    mcSHOW_DBG_MSG3(("[UpdateACTiming SA]\n"));

    //Retrieve ACTimingTable's corresponding index
    u1TimingIdx = u1GetACTimingIdx(p);
    u1GetOptimizeTimingIdx(p);

    if (u1TimingIdx == 0xff || tRFCab_OptIdx == 0xff)
    {
        mcSHOW_ERR_MSG(("Error, no match AC timing, not apply table  u1TimingIdx = 0x%x tRFCab_OptIdx = 0x%x\n", u1TimingIdx, tRFCab_OptIdx));
        return DRAM_FAIL;
    }

	//Set ACTiming registers
#if (__LP5_COMBO__ == TRUE)
    if (TRUE == is_lp5_family(p))
    {
        DdrUpdateACTimingReg_LP5(p, &ACTimingTbl_LP5_SA[u1TimingIdx]);
    }
    else
#endif
    {
        DdrUpdateACTimingReg_LP4(p, &ACTimingTbl_LP4_SA[u1TimingIdx]);
    }

    return DRAM_OK;
}

void vDramcACTimingOptimize(DRAMC_CTX_T *p)
{
    const optimizeACTime *tRFCab_Opt;
    U8 u1TRFC, u1TRFCpb, u1TXREFCNT, u1ExecuteOptimize = ENABLE;
    U8 u1TRFC_05T, u1TRFCpb_05T;

    mcSHOW_DBG_MSG(("p->density = 0x%x frequency:%d DIVMODE:%d CKR:%d\n", p->density, p->frequency, vGet_Div_Mode(p), p->CKR));
#if __LP5_COMBO__
    if(is_lp5_family(p))
    {
        tRFCab_Opt = &tRFCab_Opt_LP5[tRFCab_OptIdx];
    }
    else
#endif
    {
        tRFCab_Opt = &tRFCab_Opt_LP4[tRFCab_OptIdx];
    }

    switch(p->density)
    {
        case 0x0: //2Gb
            u1TRFC = tRFCab_Opt->trfc_2gb;
            u1TRFCpb = tRFCab_Opt->trfcpb_2gb;
            u1TXREFCNT = tRFCab_Opt->txrefcnt_2gb;
            u1TRFC_05T = tRFCab_Opt->trfc_2gb_05T;
            u1TRFCpb_05T = tRFCab_Opt->trfcpb_2gb_05T;
            break;
        case 0x1: //3Gb
        case 0x2: //4Gb
            u1TRFC = tRFCab_Opt->trfc_3gb;
            u1TRFCpb = tRFCab_Opt->trfcpb_3gb;
            u1TXREFCNT = tRFCab_Opt->txrefcnt_3gb;
            u1TRFC_05T = tRFCab_Opt->trfc_3gb_05T;
            u1TRFCpb_05T = tRFCab_Opt->trfcpb_3gb_05T;
            break;
        case 0x3: //6Gb
        case 0x4: //8Gb
            u1TRFC = tRFCab_Opt->trfc_6gb;
            u1TRFCpb = tRFCab_Opt->trfcpb_6gb;
            u1TXREFCNT = tRFCab_Opt->txrefcnt_6gb;
            u1TRFC_05T = tRFCab_Opt->trfc_6gb_05T;
            u1TRFCpb_05T = tRFCab_Opt->trfcpb_6gb_05T;
            break;
        case 0x5: //12Gb
        case 0x6: //16Gb
            u1TRFC = tRFCab_Opt->trfc_12gb;
            u1TRFCpb = tRFCab_Opt->trfcpb_12gb;
            u1TXREFCNT = tRFCab_Opt->txrefcnt_12gb;
            u1TRFC_05T = tRFCab_Opt->trfc_12gb_05T;
            u1TRFCpb_05T = tRFCab_Opt->trfcpb_12gb_05T;
            break;
        case 0x7: //24Gb
        case 0x8: //32Gb
            u1ExecuteOptimize = DISABLE;
            mcSHOW_ERR_MSG(("Need Update tRFCab_Opt table for 24GB and 32GB\n")); //spec aren't ready yet.
            break;
        default:
            u1ExecuteOptimize = DISABLE;
            mcSHOW_ERR_MSG(("MR8 density err!\n"));
    }

    /* Only execute ACTimingOptimize(write to regs) when corresponding values have been found */
    if (u1ExecuteOptimize == ENABLE)
    {
        vIO32WriteFldAlign_All(DRAMC_REG_SHU_ACTIM3, u1TRFC, SHU_ACTIM3_TRFC);
        vIO32WriteFldAlign_All(DRAMC_REG_SHU_AC_TIME_05T, u1TRFC_05T, SHU_AC_TIME_05T_TRFC_05T);
        vIO32WriteFldAlign_All(DRAMC_REG_SHU_ACTIM4, u1TXREFCNT, SHU_ACTIM4_TXREFCNT);
        vIO32WriteFldAlign_All(DRAMC_REG_SHU_ACTIM3, u1TRFCpb, SHU_ACTIM3_TRFCPB);
        vIO32WriteFldAlign_All(DRAMC_REG_SHU_AC_TIME_05T, u1TRFCpb_05T, SHU_AC_TIME_05T_TRFCPB_05T);

        mcSHOW_DBG_MSG2(("Density (MR8 OP[5:2]) %u, TRFC %u, TRFC_05T %u, TXREFCNT %u, TRFCpb %u, TRFCpb_05T %u\n", p->density, u1TRFC, u1TRFC_05T, u1TXREFCNT, u1TRFCpb, u1TRFCpb_05T));
    }

    return;
}

void vDramcACTimingEnlargeForWCKDiff(DRAMC_CTX_T * p)
{
    U16 u2XRTWTW = 0, u2XTRTRT = 0, u2XRTW2R = 0, u2XRTR2W = 0;
    U8 r2w_odt_onoff, u1EnlargeTiming_base, u1EnlargeTiming_PI, u1EnlargeTiming_MCKUI;
    U8 u1ChIdx, u1ChBk, u1RkIdx, u1RkBk, u1ByteIdx;
    U8 WLEV_PI[RANK_MAX], WLEV_DLY[RANK_MAX]; //WCK PI RANK DIFF
    U8 WLEV_MCK[DQS_NUMBER], WLEV_UI[DQS_NUMBER]; //WCK MCKUI BYTE DIFF

    mcSHOW_DBG_MSG3(("[vDramcACTimingEnlargeForWCKDiff]\n"));
    u1ChBk = vGetPHY2ChannelMapping(p);
    u1RkBk = u1GetRank(p);
    u1EnlargeTiming_base = u4IO32ReadFldAlign(DRAMC_REG_ADDR(DRAMC_REG_SHU_TX_RANKCTL), SHU_TX_RANKCTL_WCK_APHY_OE_CHANGE_PI_SPEC);

    for (u1ChIdx = CHANNEL_A; u1ChIdx < p->support_channel_num; u1ChIdx++)
    {
        vSetPHY2ChannelMapping(p, u1ChIdx);

        u1EnlargeTiming_PI = 0;
        u1EnlargeTiming_MCKUI = 0;
        u2XRTWTW = u4IO32ReadFldAlign(DRAMC_REG_ADDR(DRAMC_REG_SHU_ACTIM_XRT), SHU_ACTIM_XRT_XRTW2W);
        u2XRTW2R = u4IO32ReadFldAlign(DRAMC_REG_ADDR(DRAMC_REG_SHU_ACTIM_XRT), SHU_ACTIM_XRT_XRTW2R);
        u2XRTR2W = u4IO32ReadFldAlign(DRAMC_REG_ADDR(DRAMC_REG_SHU_ACTIM_XRT), SHU_ACTIM_XRT_XRTR2W);
        u2XTRTRT = u4IO32ReadFldAlign(DRAMC_REG_ADDR(DRAMC_REG_SHU_ACTIM_XRT), SHU_ACTIM_XRT_XRTR2R);

        #if WLEV_PI_RANK_DIFF
        //WCK PI RANK DIFF
        for (u1RkIdx = RANK_0; u1RkIdx < p->support_rank_num; u1RkIdx++)
        {
            vSetRank(p, u1RkIdx);
            WLEV_PI[u1RkIdx] = u4IO32ReadFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_DQ0), SHU_R0_B0_DQ0_ARPI_PBYTE_B0);
            WLEV_DLY[u1RkIdx] = u4IO32ReadFldAlign(DRAMC_REG_ADDR(DDRPHY_REG_SHU_R0_B0_TXDLY3), SHU_R0_B0_TXDLY3_TX_ARWCK_DLY_B0);
        }
        vSetRank(p, u1RkBk);
        if ((WLEV_PI[RANK_0] != WLEV_PI[RANK_1])||(WLEV_DLY[RANK_0] != WLEV_DLY[RANK_1]))
        {
            u1EnlargeTiming_PI = u1EnlargeTiming_base +3;
        }
        #endif

        #if WLEV_MCK_BYTE_DIFF
        //WCK MCKUI BYTE DIFF
        for (u1RkIdx = RANK_0; u1RkIdx < p->support_rank_num; u1RkIdx++)
        {
            vSetRank(p, u1RkIdx);
            WLEV_MCK[BYTE_0] = u4IO32ReadFldAlign(DRAMC_REG_ADDR(DRAMC_REG_SHURK_WCK_WR_MCK), SHURK_WCK_WR_MCK_WCK_WR_B0_MCK);
            WLEV_MCK[BYTE_1] = u4IO32ReadFldAlign(DRAMC_REG_ADDR(DRAMC_REG_SHURK_WCK_WR_MCK), SHURK_WCK_WR_MCK_WCK_WR_B1_MCK);
            WLEV_UI[BYTE_0] = u4IO32ReadFldAlign(DRAMC_REG_ADDR(DRAMC_REG_SHURK_WCK_WR_UI), SHURK_WCK_WR_UI_WCK_WR_B0_UI);
            WLEV_UI[BYTE_1] = u4IO32ReadFldAlign(DRAMC_REG_ADDR(DRAMC_REG_SHURK_WCK_WR_UI), SHURK_WCK_WR_UI_WCK_WR_B1_UI);
            if ((WLEV_MCK[BYTE_0] != WLEV_MCK[BYTE_1])||(WLEV_UI[BYTE_0] != WLEV_UI[BYTE_1]))
            {
                u1EnlargeTiming_MCKUI=1;
            }
        }
        vSetRank(p, u1RkBk);
        #endif

        mcSHOW_DBG_MSG3((" Channel%d: u1EnlargeTiming_base = %d, u1EnlargeTiming_PI = %d, u1EnlargeTiming_MCKUI = %d\n", u1ChIdx, u1EnlargeTiming_base, u1EnlargeTiming_PI, u1EnlargeTiming_MCKUI));
        mcSHOW_DBG_MSG4((" [Before] u2XRTWTW = %d, u2XRTW2R = %d, u2XRTR2W = %d, u2XTRTRT = %d\n", u2XRTWTW, u2XRTW2R, u2XRTR2W, u2XTRTRT));

        //update AC timing
        u2XRTWTW = u2XRTWTW + u1EnlargeTiming_PI + u1EnlargeTiming_MCKUI;
        u2XRTW2R = u2XRTW2R + u1EnlargeTiming_PI + u1EnlargeTiming_MCKUI;
        u2XRTR2W = u2XRTR2W + u1EnlargeTiming_PI + u1EnlargeTiming_MCKUI;
        u2XTRTRT = u2XTRTRT + u1EnlargeTiming_PI + u1EnlargeTiming_MCKUI;
        mcSHOW_DBG_MSG4((" [After] u2XRTWTW = %d, u2XRTW2R = %d, u2XRTR2W = %d, u2XTRTRT = %d\n", u2XRTWTW, u2XRTW2R, u2XRTR2W, u2XTRTRT));

        vIO32WriteFldMulti(DRAMC_REG_ADDR(DRAMC_REG_SHU_ACTIM_XRT), P_Fld(u2XRTWTW, SHU_ACTIM_XRT_XRTW2W)
                                                    | P_Fld(u2XRTW2R, SHU_ACTIM_XRT_XRTW2R)
                                                    | P_Fld(u2XRTR2W, SHU_ACTIM_XRT_XRTR2W)
                                                    | P_Fld(u2XTRTRT, SHU_ACTIM_XRT_XRTR2R));
    }
    vSetPHY2ChannelMapping(p, u1ChBk);

    return;
}

const ACTime_T_LP4 ACTimingTbl_LP4_SA[AC_TIMING_NUMBER_LP4] = {
    //----------LPDDR4---------------------------
#if SUPPORT_LP4_DDR4266_ACTIM
    //LP4_DDR4266 ACTiming---------------------------------
#if (ENABLE_READ_DBI == 1)
//LPDDR4 4X_4266_Div 8_DBI1.csv Read 1
{
	.dramType = TYPE_LPDDR4, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1,
	.readLat = 40,	.writeLat =  18,	.DivMode =  DIV8_MODE,

	.tras = 15,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 1,
	.trpab = 11,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 1,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 16,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 9,	.tmrwckel_05T = 0,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 5,	.trrd_05T = 1,
	.trrd_4266 = 4,	.trrd_4266_05T = 0,
	.tfaw = 14,	.tfaw_05T = 1,
	.tfaw_4266 = 9,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 7,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 9,	.trtw_odt_on_05T = 0,
	.tzqcs = 46,
	.xrtw2w_new_mode = 5,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 8,
	.xrtr2w_odt_off = 8,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 7,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 54,
	.hwset_mr2_op = 63,
	.hwset_mr13_op = 216,
	.hwset_vrcg_op = 208,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 28,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 1,
	.trrd_derate = 6,	.trrd_derate_05T = 1,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 11,
	.tmrr2w_odt_on = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.zqlat2 = 16,
	.trfmpb = 81,	.trfmpb_05T = 1,
},
//LPDDR4 4X_4266_BT_Div 8_DBI1.csv Read 1
{
	.dramType = TYPE_LPDDR4, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1,
	.readLat = 44,	.writeLat =  18,	.DivMode =  DIV8_MODE,

	.tras = 15,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 1,
	.trpab = 11,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 1,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 17,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 9,	.tmrwckel_05T = 0,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 5,	.trrd_05T = 1,
	.trrd_4266 = 4,	.trrd_4266_05T = 0,
	.tfaw = 14,	.tfaw_05T = 1,
	.tfaw_4266 = 9,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 8,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 10,	.trtw_odt_on_05T = 0,
	.tzqcs = 46,
	.xrtw2w_new_mode = 5,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 9,
	.xrtr2w_odt_off = 9,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 7,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 54,
	.hwset_mr2_op = 63,
	.hwset_mr13_op = 216,
	.hwset_vrcg_op = 208,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 28,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 1,
	.trrd_derate = 6,	.trrd_derate_05T = 1,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 12,
	.tmrr2w_odt_on = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.zqlat2 = 16,
	.trfmpb = 81,	.trfmpb_05T = 1,
},
#else  //ENABLE_READ_DBI == 0)
//LPDDR4 4X_4266_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 36,	.writeLat =  18,	.DivMode =  DIV8_MODE,

	.tras = 15,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 1,
	.trpab = 11,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 1,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 16,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 9,	.tmrwckel_05T = 0,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 5,	.trrd_05T = 1,
	.trrd_4266 = 4,	.trrd_4266_05T = 0,
	.tfaw = 14,	.tfaw_05T = 1,
	.tfaw_4266 = 9,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 6,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 8,	.trtw_odt_on_05T = 0,
	.tzqcs = 46,
	.xrtw2w_new_mode = 5,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 7,
	.xrtr2w_odt_off = 7,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 7,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 54,
	.hwset_mr2_op = 63,
	.hwset_mr13_op = 216,
	.hwset_vrcg_op = 208,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 28,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 1,
	.trrd_derate = 6,	.trrd_derate_05T = 1,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 10,
	.tmrr2w_odt_on = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.zqlat2 = 16,
	.trfmpb = 81,	.trfmpb_05T = 1,
},
//LPDDR4 4X_4266_BT_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 40,	.writeLat =  18,	.DivMode =  DIV8_MODE,

	.tras = 15,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 1,
	.trpab = 11,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 1,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 17,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 9,	.tmrwckel_05T = 0,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 5,	.trrd_05T = 1,
	.trrd_4266 = 4,	.trrd_4266_05T = 0,
	.tfaw = 14,	.tfaw_05T = 1,
	.tfaw_4266 = 9,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 7,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 9,	.trtw_odt_on_05T = 0,
	.tzqcs = 46,
	.xrtw2w_new_mode = 5,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 8,
	.xrtr2w_odt_off = 8,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 7,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 54,
	.hwset_mr2_op = 63,
	.hwset_mr13_op = 216,
	.hwset_vrcg_op = 208,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 28,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 1,
	.trrd_derate = 6,	.trrd_derate_05T = 1,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 11,
	.tmrr2w_odt_on = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.zqlat2 = 16,
	.trfmpb = 81,	.trfmpb_05T = 1,
},
#endif
#endif
#if SUPPORT_LP4_DDR3733_ACTIM
    //LP4_DDR3733 ACTiming---------------------------------
#if (ENABLE_READ_DBI == 1)
//LPDDR4 4X_3733_Div 8_DBI1.csv Read 1
{
	.dramType = TYPE_LPDDR4, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1,
	.readLat = 36,	.writeLat =  16,	.DivMode =  DIV8_MODE,

	.tras = 12,	.tras_05T = 1,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 1,
	.trc = 20,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 14,	.twr_05T = 1,
	.twtr = 8,	.twtr_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 1,
	.tr2mrw = 16,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 12,	.tmrri_05T = 0,
	.trrd = 5,	.trrd_05T = 0,
	.trrd_4266 = 3,	.trrd_4266_05T = 1,
	.tfaw = 12,	.tfaw_05T = 0,
	.tfaw_4266 = 7,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 6,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 9,	.trtw_odt_on_05T = 0,
	.tzqcs = 40,
	.xrtw2w_new_mode = 5,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 8,
	.xrtr2w_odt_off = 8,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 7,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 47,
	.hwset_mr2_op = 54,
	.hwset_mr13_op = 216,
	.hwset_vrcg_op = 208,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 23,	.trc_derate_05T = 1,
	.tras_derate = 13,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 1,
	.trp_derate = 9,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 10,
	.tmrr2w_odt_on = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.zqlat2 = 14,
	.trfmpb = 69,	.trfmpb_05T = 0,
},
//LPDDR4 4X_3733_BT_Div 8_DBI1.csv Read 1
{
	.dramType = TYPE_LPDDR4, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1,
	.readLat = 40,	.writeLat =  16,	.DivMode =  DIV8_MODE,

	.tras = 12,	.tras_05T = 1,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 1,
	.trc = 20,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 1,
	.tr2mrw = 17,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 12,	.tmrri_05T = 0,
	.trrd = 5,	.trrd_05T = 0,
	.trrd_4266 = 3,	.trrd_4266_05T = 1,
	.tfaw = 12,	.tfaw_05T = 0,
	.tfaw_4266 = 7,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 7,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 10,	.trtw_odt_on_05T = 0,
	.tzqcs = 40,
	.xrtw2w_new_mode = 5,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 9,
	.xrtr2w_odt_off = 9,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 7,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 47,
	.hwset_mr2_op = 54,
	.hwset_mr13_op = 216,
	.hwset_vrcg_op = 208,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 23,	.trc_derate_05T = 1,
	.tras_derate = 13,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 1,
	.trp_derate = 9,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 11,
	.tmrr2w_odt_on = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.zqlat2 = 14,
	.trfmpb = 69,	.trfmpb_05T = 0,
},
#else  //ENABLE_READ_DBI == 0)
//LPDDR4 4X_3733_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 32,	.writeLat =  16,	.DivMode =  DIV8_MODE,

	.tras = 12,	.tras_05T = 1,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 1,
	.trc = 20,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 14,	.twr_05T = 1,
	.twtr = 8,	.twtr_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 1,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 12,	.tmrri_05T = 0,
	.trrd = 5,	.trrd_05T = 0,
	.trrd_4266 = 3,	.trrd_4266_05T = 1,
	.tfaw = 12,	.tfaw_05T = 0,
	.tfaw_4266 = 7,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 5,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 8,	.trtw_odt_on_05T = 0,
	.tzqcs = 40,
	.xrtw2w_new_mode = 5,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 7,
	.xrtr2w_odt_off = 7,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 7,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 47,
	.hwset_mr2_op = 54,
	.hwset_mr13_op = 216,
	.hwset_vrcg_op = 208,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 23,	.trc_derate_05T = 1,
	.tras_derate = 13,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 1,
	.trp_derate = 9,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 9,
	.tmrr2w_odt_on = 11,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.zqlat2 = 14,
	.trfmpb = 69,	.trfmpb_05T = 0,
},
//LPDDR4 4X_3733_BT_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 36,	.writeLat =  16,	.DivMode =  DIV8_MODE,

	.tras = 12,	.tras_05T = 1,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 1,
	.trc = 20,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 1,
	.tr2mrw = 16,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 12,	.tmrri_05T = 0,
	.trrd = 5,	.trrd_05T = 0,
	.trrd_4266 = 3,	.trrd_4266_05T = 1,
	.tfaw = 12,	.tfaw_05T = 0,
	.tfaw_4266 = 7,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 6,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 9,	.trtw_odt_on_05T = 0,
	.tzqcs = 40,
	.xrtw2w_new_mode = 5,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 8,
	.xrtr2w_odt_off = 8,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 7,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 47,
	.hwset_mr2_op = 54,
	.hwset_mr13_op = 216,
	.hwset_vrcg_op = 208,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 23,	.trc_derate_05T = 1,
	.tras_derate = 13,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 1,
	.trp_derate = 9,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 10,
	.tmrr2w_odt_on = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.zqlat2 = 14,
	.trfmpb = 69,	.trfmpb_05T = 0,
},
#endif
#endif
#if SUPPORT_LP4_DDR3200_ACTIM
    //LP4_DDR3200 ACTiming---------------------------------
#if (ENABLE_READ_DBI == 1)
//LPDDR4 4X_3200_Div 8_DBI1.csv Read 1
{
	.dramType = TYPE_LPDDR4, .freq = 1600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1,
	.readLat = 32,	.writeLat =  14,	.DivMode =  DIV8_MODE,

	.tras = 9,	.tras_05T = 1,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 1,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 13,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 1,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 10,	.tmrri_05T = 1,
	.trrd = 4,	.trrd_05T = 0,
	.trrd_4266 = 3,	.trrd_4266_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tfaw_4266 = 5,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 5,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 7,	.trtw_odt_on_05T = 0,
	.tzqcs = 34,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 6,
	.xrtr2w_odt_off = 6,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 7,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 40,
	.hwset_mr2_op = 45,
	.hwset_mr13_op = 216,
	.hwset_vrcg_op = 208,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 19,	.trc_derate_05T = 0,
	.tras_derate = 10,	.tras_derate_05T = 1,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 9,
	.tmrr2w_odt_on = 11,
	.ckeprd = 2,
	.ckelckcnt = 2,
	.zqlat2 = 12,
	.trfmpb = 56,	.trfmpb_05T = 0,
},
//LPDDR4 4X_3200_BT_Div 8_DBI1.csv Read 1
{
	.dramType = TYPE_LPDDR4, .freq = 1600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1,
	.readLat = 36,	.writeLat =  14,	.DivMode =  DIV8_MODE,

	.tras = 9,	.tras_05T = 1,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 1,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 13,	.twr_05T = 1,
	.twtr = 8,	.twtr_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 1,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 10,	.tmrri_05T = 1,
	.trrd = 4,	.trrd_05T = 0,
	.trrd_4266 = 3,	.trrd_4266_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tfaw_4266 = 5,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 6,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 8,	.trtw_odt_on_05T = 0,
	.tzqcs = 34,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 7,
	.xrtr2w_odt_off = 7,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 7,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 40,
	.hwset_mr2_op = 45,
	.hwset_mr13_op = 216,
	.hwset_vrcg_op = 208,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 19,	.trc_derate_05T = 0,
	.tras_derate = 10,	.tras_derate_05T = 1,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 15,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 10,
	.tmrr2w_odt_on = 12,
	.ckeprd = 2,
	.ckelckcnt = 2,
	.zqlat2 = 12,
	.trfmpb = 56,	.trfmpb_05T = 0,
},
#else  //ENABLE_READ_DBI == 0)
//LPDDR4 4X_3200_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 1600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 28,	.writeLat =  14,	.DivMode =  DIV8_MODE,

	.tras = 9,	.tras_05T = 1,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 1,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 13,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 1,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 10,	.tmrri_05T = 1,
	.trrd = 4,	.trrd_05T = 0,
	.trrd_4266 = 3,	.trrd_4266_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tfaw_4266 = 5,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 4,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 6,	.trtw_odt_on_05T = 0,
	.tzqcs = 34,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 5,
	.xrtr2w_odt_off = 5,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 7,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 40,
	.hwset_mr2_op = 45,
	.hwset_mr13_op = 216,
	.hwset_vrcg_op = 208,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 19,	.trc_derate_05T = 0,
	.tras_derate = 10,	.tras_derate_05T = 1,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 8,
	.tmrr2w_odt_on = 10,
	.ckeprd = 2,
	.ckelckcnt = 2,
	.zqlat2 = 12,
	.trfmpb = 56,	.trfmpb_05T = 0,
},
//LPDDR4 4X_3200_BT_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 1600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 32,	.writeLat =  14,	.DivMode =  DIV8_MODE,

	.tras = 9,	.tras_05T = 1,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 1,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 13,	.twr_05T = 1,
	.twtr = 8,	.twtr_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 1,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 10,	.tmrri_05T = 1,
	.trrd = 4,	.trrd_05T = 0,
	.trrd_4266 = 3,	.trrd_4266_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tfaw_4266 = 5,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 5,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 7,	.trtw_odt_on_05T = 0,
	.tzqcs = 34,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 6,
	.xrtr2w_odt_off = 6,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 7,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 40,
	.hwset_mr2_op = 45,
	.hwset_mr13_op = 216,
	.hwset_vrcg_op = 208,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 19,	.trc_derate_05T = 0,
	.tras_derate = 10,	.tras_derate_05T = 1,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 15,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 9,
	.tmrr2w_odt_on = 11,
	.ckeprd = 2,
	.ckelckcnt = 2,
	.zqlat2 = 12,
	.trfmpb = 56,	.trfmpb_05T = 0,
},
#endif
#endif
#if SUPPORT_LP4_DDR2667_ACTIM
    //LP4_DDR2667 ACTiming---------------------------------
//LPDDR4 4X_2667_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 1333, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 24,	.writeLat =  12,	.DivMode =  DIV8_MODE,

	.tras = 7,	.tras_05T = 0,
	.trp = 6,	.trp_05T = 0,
	.trpab = 7,	.trpab_05T = 0,
	.trc = 12,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 1,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 11,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.tpbr2pbr = 23,	.tpbr2pbr_05T = 1,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 6,	.tmrwckel_05T = 1,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 1,
	.trrd_4266 = 3,	.trrd_4266_05T = 0,
	.tfaw = 6,	.tfaw_05T = 1,
	.tfaw_4266 = 3,	.tfaw_4266_05T = 1,
	.trtw_odt_off = 3,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 6,	.trtw_odt_on_05T = 0,
	.tzqcs = 29,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 5,
	.xrtr2w_odt_off = 5,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 34,
	.hwset_mr2_op = 36,
	.hwset_mr13_op = 216,
	.hwset_vrcg_op = 208,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 7,	.tras_derate_05T = 1,
	.trpab_derate = 7,	.trpab_derate_05T = 1,
	.trp_derate = 6,	.trp_derate_05T = 1,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.trtpd = 10,	.trtpd_05T = 1,
	.twtpd = 13,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 6,
	.tmrr2w_odt_on = 8,
	.ckeprd = 2,
	.ckelckcnt = 2,
	.zqlat2 = 11,
	.trfmpb = 43,	.trfmpb_05T = 1,
},
//LPDDR4 4X_2667_BT_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 1333, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 26,	.writeLat =  12,	.DivMode =  DIV8_MODE,

	.tras = 7,	.tras_05T = 0,
	.trp = 6,	.trp_05T = 0,
	.trpab = 7,	.trpab_05T = 0,
	.trc = 12,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 1,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 12,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.tpbr2pbr = 23,	.tpbr2pbr_05T = 1,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 6,	.tmrwckel_05T = 1,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 1,
	.trrd_4266 = 3,	.trrd_4266_05T = 0,
	.tfaw = 6,	.tfaw_05T = 1,
	.tfaw_4266 = 3,	.tfaw_4266_05T = 1,
	.trtw_odt_off = 4,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 6,	.trtw_odt_on_05T = 0,
	.tzqcs = 29,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 5,
	.xrtr2w_odt_off = 5,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 34,
	.hwset_mr2_op = 36,
	.hwset_mr13_op = 216,
	.hwset_vrcg_op = 208,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 7,	.tras_derate_05T = 1,
	.trpab_derate = 7,	.trpab_derate_05T = 1,
	.trp_derate = 6,	.trp_derate_05T = 1,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 13,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 7,
	.tmrr2w_odt_on = 9,
	.ckeprd = 2,
	.ckelckcnt = 2,
	.zqlat2 = 11,
	.trfmpb = 43,	.trfmpb_05T = 1,
},
#endif
#if SUPPORT_LP4_DDR2400_ACTIM
    //LP4_DDR2400 ACTiming---------------------------------
//LPDDR4 4X_2400_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 1200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 24,	.writeLat =  12,	.DivMode =  DIV8_MODE,
	.tras = 5,	.tras_05T = 1,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 10,	.trc_05T = 1,
	.txp = 0,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 10,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 6,	.tmrwckel_05T = 0,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 1,
	.trrd_4266 = 2,	.trrd_4266_05T = 1,
	.tfaw = 5,	.tfaw_05T = 1,
	.tfaw_4266 = 2,	.tfaw_4266_05T = 1,
	.trtw_odt_off = 3,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 6,	.trtw_odt_on_05T = 0,
	.tzqcs = 26,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 2,
	.xrtw2r_odt_off = 2,
	.xrtr2w_odt_on = 5,
	.xrtr2w_odt_off = 5,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 31,
	.hwset_mr2_op = 36,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 12,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 1,
	.trp_derate = 5,	.trp_derate_05T = 1,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.trtpd = 10,	.trtpd_05T = 1,
	.twtpd = 12,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 6,
	.tmrr2w_odt_on = 8,
	.ckeprd = 2,
	.ckelckcnt = 2,
	.zqlat2 = 10,
	.trfmpb = 37,	.trfmpb_05T = 1,
},
//LPDDR4 4X_2400_BT_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 1200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 26,	.writeLat =  12,	.DivMode =  DIV8_MODE,
	.tras = 5,	.tras_05T = 1,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 10,	.trc_05T = 1,
	.txp = 0,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 11,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 6,	.tmrwckel_05T = 0,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 1,
	.trrd_4266 = 2,	.trrd_4266_05T = 1,
	.tfaw = 5,	.tfaw_05T = 1,
	.tfaw_4266 = 2,	.tfaw_4266_05T = 1,
	.trtw_odt_off = 4,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 6,	.trtw_odt_on_05T = 0,
	.tzqcs = 26,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 1,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 5,
	.xrtr2w_odt_off = 5,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 31,
	.hwset_mr2_op = 36,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 12,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 1,
	.trp_derate = 5,	.trp_derate_05T = 1,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 13,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 7,
	.tmrr2w_odt_on = 9,
	.ckeprd = 2,
	.ckelckcnt = 2,
	.zqlat2 = 10,
	.trfmpb = 37,	.trfmpb_05T = 1,
},
#endif
#if SUPPORT_LP4_DDR2133_ACTIM
    //LP4_DDR2133 ACTiming---------------------------------
//LPDDR4 4X_2133_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 1066, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 20,	.writeLat =  10,	.DivMode =  DIV8_MODE,

	.tras = 4,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 1,
	.trpab = 5,	.trpab_05T = 1,
	.trc = 8,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 9,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 1,
	.tpbr2pbr = 17,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 10,	.tr2mrw_05T = 0,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 4,	.tmrd_05T = 1,
	.tmrwckel = 5,	.tmrwckel_05T = 1,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.trrd_4266 = 2,	.trrd_4266_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tfaw_4266 = 1,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 3,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 5,	.trtw_odt_on_05T = 0,
	.tzqcs = 22,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 2,
	.xrtw2r_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 27,
	.hwset_mr2_op = 27,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 5,	.trcd_derate_05T = 1,
	.trc_derate = 10,	.trc_derate_05T = 0,
	.tras_derate = 4,	.tras_derate_05T = 1,
	.trpab_derate = 6,	.trpab_derate_05T = 0,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 1,
	.trtpd = 9,	.trtpd_05T = 1,
	.twtpd = 11,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 5,
	.tmrr2w_odt_on = 7,
	.ckeprd = 1,
	.ckelckcnt = 2,
	.zqlat2 = 8,
	.trfmpb = 31,	.trfmpb_05T = 0,
},
//LPDDR4 4X_2133_BT_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 1066, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 22,	.writeLat =  10,	.DivMode =  DIV8_MODE,

	.tras = 4,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 1,
	.trpab = 5,	.trpab_05T = 1,
	.trc = 8,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 10,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.tpbr2pbr = 17,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 4,	.tmrd_05T = 1,
	.tmrwckel = 5,	.tmrwckel_05T = 1,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.trrd_4266 = 2,	.trrd_4266_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tfaw_4266 = 1,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 3,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 5,	.trtw_odt_on_05T = 0,
	.tzqcs = 22,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 2,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 4,
	.xrtr2w_odt_off = 4,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 27,
	.hwset_mr2_op = 27,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 5,	.trcd_derate_05T = 1,
	.trc_derate = 10,	.trc_derate_05T = 0,
	.tras_derate = 4,	.tras_derate_05T = 1,
	.trpab_derate = 6,	.trpab_derate_05T = 0,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 1,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 11,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 6,
	.tmrr2w_odt_on = 8,
	.ckeprd = 1,
	.ckelckcnt = 2,
	.zqlat2 = 8,
	.trfmpb = 31,	.trfmpb_05T = 0,
},
#endif
#if SUPPORT_LP4_DDR1866_ACTIM
    //LP4_DDR1866 ACTiming---------------------------------
//LPDDR4 4X_1866_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 933, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 20,	.writeLat =  10,	.DivMode =  DIV8_MODE,

	.tras = 2,	.tras_05T = 1,
	.trp = 4,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 1,
	.trc = 6,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 4,	.trcd_05T = 1,
	.twr = 9,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 1,
	.tpbr2pbr = 14,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 10,	.tr2mrw_05T = 0,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 4,	.tmrd_05T = 0,
	.tmrwckel = 5,	.tmrwckel_05T = 0,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 6,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 1,
	.trrd_4266 = 2,	.trrd_4266_05T = 0,
	.tfaw = 2,	.tfaw_05T = 1,
	.tfaw_4266 = 0,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 3,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 5,	.trtw_odt_on_05T = 0,
	.tzqcs = 19,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 2,
	.xrtw2r_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 24,
	.hwset_mr2_op = 27,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 5,	.trcd_derate_05T = 0,
	.trc_derate = 8,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.trtpd = 9,	.trtpd_05T = 1,
	.twtpd = 10,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 5,
	.tmrr2w_odt_on = 7,
	.ckeprd = 1,
	.ckelckcnt = 2,
	.zqlat2 = 7,
	.trfmpb = 24,	.trfmpb_05T = 1,
},
//LPDDR4 4X_1866_BT_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 933, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 22,	.writeLat =  10,	.DivMode =  DIV8_MODE,

	.tras = 2,	.tras_05T = 1,
	.trp = 4,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 1,
	.trc = 6,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 4,	.trcd_05T = 1,
	.twr = 9,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.tpbr2pbr = 14,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 4,	.tmrd_05T = 0,
	.tmrwckel = 5,	.tmrwckel_05T = 0,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 6,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 1,
	.trrd_4266 = 2,	.trrd_4266_05T = 0,
	.tfaw = 2,	.tfaw_05T = 1,
	.tfaw_4266 = 0,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 3,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 5,	.trtw_odt_on_05T = 0,
	.tzqcs = 19,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 2,
	.xrtw2r_odt_off = 1,
	.xrtr2w_odt_on = 4,
	.xrtr2w_odt_off = 4,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 24,
	.hwset_mr2_op = 27,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 5,	.trcd_derate_05T = 0,
	.trc_derate = 8,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 11,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 6,
	.tmrr2w_odt_on = 8,
	.ckeprd = 1,
	.ckelckcnt = 2,
	.zqlat2 = 7,
	.trfmpb = 24,	.trfmpb_05T = 1,
},
#endif
#if SUPPORT_LP4_DDR1600_ACTIM
    //LP4_DDR1600 ACTiming---------------------------------
//LPDDR4 4X_1600_Div 4_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 14,	.writeLat =  8,	.DivMode =  DIV4_MODE,

	.tras = 10,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 16,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 9,	.tmrwckel_05T = 0,
	.tpde = 3,	.tpde_05T = 0,
	.tpdx = 3,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.trrd_4266 = 3,	.trrd_4266_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tfaw_4266 = 5,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 7,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 9,	.trtw_odt_on_05T = 0,
	.tzqcs = 34,
	.xrtw2w_new_mode = 9,
	.xrtw2w_old_mode = 10,
	.xrtw2r_odt_on = 7,
	.xrtw2r_odt_off = 6,
	.xrtr2w_odt_on = 10,
	.xrtr2w_odt_off = 10,
	.xrtr2r_new_mode = 6,
	.xrtr2r_old_mode = 9,
	.tr2mrr = 8,
	.vrcgdis_prdcnt = 40,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 19,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 10,
	.tmrr2w_odt_on = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.zqlat2 = 12,
	.trfmpb = 56,	.trfmpb_05T = 0,
},
//LPDDR4 4X_1600_BT_Div 4_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 16,	.writeLat =  8,	.DivMode =  DIV4_MODE,

	.tras = 10,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 17,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 9,	.tmrwckel_05T = 0,
	.tpde = 3,	.tpde_05T = 0,
	.tpdx = 3,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.trrd_4266 = 3,	.trrd_4266_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tfaw_4266 = 5,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 8,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 10,	.trtw_odt_on_05T = 0,
	.tzqcs = 34,
	.xrtw2w_new_mode = 9,
	.xrtw2w_old_mode = 10,
	.xrtw2r_odt_on = 6,
	.xrtw2r_odt_off = 5,
	.xrtr2w_odt_on = 11,
	.xrtr2w_odt_off = 11,
	.xrtr2r_new_mode = 6,
	.xrtr2r_old_mode = 10,
	.tr2mrr = 8,
	.vrcgdis_prdcnt = 40,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 19,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 11,
	.tmrr2w_odt_on = 13,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.zqlat2 = 12,
	.trfmpb = 56,	.trfmpb_05T = 0,
},
//LPDDR4 4X_1600_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 14,	.writeLat =  8,	.DivMode =  DIV8_MODE,

	.tras = 1,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 1,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 8,	.twr_05T = 1,
	.twtr = 4,	.twtr_05T = 1,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 8,	.tr2mrw_05T = 1,
	.tw2mrw = 6,	.tw2mrw_05T = 1,
	.tmrr2mrw = 7,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 3,	.tmrd_05T = 1,
	.tmrwckel = 4,	.tmrwckel_05T = 1,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 5,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.trrd_4266 = 1,	.trrd_4266_05T = 1,
	.tfaw = 1,	.tfaw_05T = 0,
	.tfaw_4266 = 0,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 1,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 3,	.trtw_odt_on_05T = 0,
	.tzqcs = 16,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 3,
	.xrtw2r_odt_off = 3,
	.xrtr2w_odt_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 20,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 1,
	.tras_derate = 1,	.tras_derate_05T = 1,
	.trpab_derate = 4,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 1,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.trtpd = 7,	.trtpd_05T = 1,
	.twtpd = 9,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 3,
	.tmrr2w_odt_on = 5,
	.ckeprd = 1,
	.ckelckcnt = 2,
	.zqlat2 = 6,
	.trfmpb = 18,	.trfmpb_05T = 0,
},
//LPDDR4 4X_1600_BT_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 16,	.writeLat =  8,	.DivMode =  DIV8_MODE,

	.tras = 1,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 1,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 8,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 0,
	.tw2mrw = 6,	.tw2mrw_05T = 1,
	.tmrr2mrw = 7,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 3,	.tmrd_05T = 1,
	.tmrwckel = 4,	.tmrwckel_05T = 1,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 5,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.trrd_4266 = 1,	.trrd_4266_05T = 1,
	.tfaw = 1,	.tfaw_05T = 0,
	.tfaw_4266 = 0,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 2,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 3,	.trtw_odt_on_05T = 0,
	.tzqcs = 16,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 3,
	.xrtw2r_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 20,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 1,
	.tras_derate = 1,	.tras_derate_05T = 1,
	.trpab_derate = 4,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 1,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.trtpd = 8,	.trtpd_05T = 0,
	.twtpd = 9,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 4,
	.tmrr2w_odt_on = 6,
	.ckeprd = 1,
	.ckelckcnt = 2,
	.zqlat2 = 6,
	.trfmpb = 18,	.trfmpb_05T = 0,
},
#endif
#if SUPPORT_LP4_DDR1333_ACTIM
    //LP4_DDR1333 ACTiming---------------------------------
//LPDDR4 4X_1333_Div 4_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 666, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 14,	.writeLat =  8,	.DivMode =  DIV4_MODE,

	.tras = 7,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 12,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 0,
	.twr = 15,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.tpbr2pbr = 23,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 3,	.tpde_05T = 0,
	.tpdx = 3,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.trrd_4266 = 3,	.trrd_4266_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tfaw_4266 = 3,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 7,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 9,	.trtw_odt_on_05T = 0,
	.tzqcs = 28,
	.xrtw2w_new_mode = 9,
	.xrtw2w_old_mode = 10,
	.xrtw2r_odt_on = 7,
	.xrtw2r_odt_off = 6,
	.xrtr2w_odt_on = 10,
	.xrtr2w_odt_off = 10,
	.xrtr2r_new_mode = 6,
	.xrtr2r_old_mode = 9,
	.tr2mrr = 8,
	.vrcgdis_prdcnt = 34,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 15,	.trc_derate_05T = 0,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 10,
	.tmrr2w_odt_on = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.zqlat2 = 10,
	.trfmpb = 44,	.trfmpb_05T = 0,
},
//LPDDR4 4X_1333_BT_Div 4_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 666, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 16,	.writeLat =  8,	.DivMode =  DIV4_MODE,

	.tras = 7,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 12,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 0,
	.twr = 16,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.tpbr2pbr = 23,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 3,	.tpde_05T = 0,
	.tpdx = 3,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.trrd_4266 = 3,	.trrd_4266_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tfaw_4266 = 3,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 8,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 10,	.trtw_odt_on_05T = 0,
	.tzqcs = 28,
	.xrtw2w_new_mode = 9,
	.xrtw2w_old_mode = 10,
	.xrtw2r_odt_on = 6,
	.xrtw2r_odt_off = 5,
	.xrtr2w_odt_on = 11,
	.xrtr2w_odt_off = 11,
	.xrtr2r_new_mode = 6,
	.xrtr2r_old_mode = 10,
	.tr2mrr = 8,
	.vrcgdis_prdcnt = 34,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 15,	.trc_derate_05T = 0,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 11,
	.tmrr2w_odt_on = 13,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.zqlat2 = 10,
	.trfmpb = 44,	.trfmpb_05T = 0,
},
//LPDDR4 4X_1333_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 666, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 14,	.writeLat =  8,	.DivMode =  DIV8_MODE,

	.tras = 0,	.tras_05T = 0,
	.trp = 2,	.trp_05T = 1,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 2,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 7,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 1,
	.tpbr2pbr = 8,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 8,	.tr2mrw_05T = 1,
	.tw2mrw = 6,	.tw2mrw_05T = 1,
	.tmrr2mrw = 7,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 4,	.tmrwckel_05T = 0,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 4,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.trrd_4266 = 1,	.trrd_4266_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tfaw_4266 = 0,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 1,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 3,	.trtw_odt_on_05T = 0,
	.tzqcs = 13,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 3,
	.xrtw2r_odt_off = 3,
	.xrtr2w_odt_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 17,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 3,	.trcd_derate_05T = 1,
	.trc_derate = 3,	.trc_derate_05T = 1,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.trtpd = 7,	.trtpd_05T = 1,
	.twtpd = 8,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 3,
	.tmrr2w_odt_on = 5,
	.ckeprd = 1,
	.ckelckcnt = 2,
	.zqlat2 = 5,
	.trfmpb = 12,	.trfmpb_05T = 0,
},
//LPDDR4 4X_1333_BT_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 666, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 16,	.writeLat =  8,	.DivMode =  DIV8_MODE,

	.tras = 0,	.tras_05T = 0,
	.trp = 2,	.trp_05T = 1,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 2,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 7,	.twr_05T = 1,
	.twtr = 4,	.twtr_05T = 1,
	.tpbr2pbr = 8,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 0,
	.tw2mrw = 6,	.tw2mrw_05T = 1,
	.tmrr2mrw = 7,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 4,	.tmrwckel_05T = 0,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 4,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.trrd_4266 = 1,	.trrd_4266_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tfaw_4266 = 0,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 2,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 4,	.trtw_odt_on_05T = 0,
	.tzqcs = 13,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 3,
	.xrtw2r_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 17,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 3,	.trcd_derate_05T = 1,
	.trc_derate = 3,	.trc_derate_05T = 1,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.trtpd = 8,	.trtpd_05T = 0,
	.twtpd = 9,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 4,
	.tmrr2w_odt_on = 6,
	.ckeprd = 1,
	.ckelckcnt = 2,
	.zqlat2 = 5,
	.trfmpb = 12,	.trfmpb_05T = 0,
},
#endif
#if SUPPORT_LP4_DDR1200_ACTIM
    //LP4_DDR1200 ACTiming---------------------------------
//LPDDR4 4X_1200_Div 4_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 14,	.writeLat =  8,	.DivMode =  DIV4_MODE,

	.tras = 6,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 11,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 0,
	.twr = 14,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.tpbr2pbr = 21,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 3,	.tpde_05T = 0,
	.tpdx = 3,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.trrd_4266 = 3,	.trrd_4266_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tfaw_4266 = 3,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 7,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 9,	.trtw_odt_on_05T = 0,
	.tzqcs = 26,
	.xrtw2w_new_mode = 9,
	.xrtw2w_old_mode = 10,
	.xrtw2r_odt_on = 7,
	.xrtw2r_odt_off = 6,
	.xrtr2w_odt_on = 10,
	.xrtr2w_odt_off = 10,
	.xrtr2r_new_mode = 6,
	.xrtr2r_old_mode = 9,
	.tr2mrr = 8,
	.vrcgdis_prdcnt = 31,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 13,	.trc_derate_05T = 0,
	.tras_derate = 7,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 0,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 10,
	.tmrr2w_odt_on = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
},
//LPDDR4 4X_1200_BT_Div 4_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 16,	.writeLat =  8,	.DivMode =  DIV4_MODE,

	.tras = 6,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 11,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 0,
	.twr = 15,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.tpbr2pbr = 21,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 3,	.tpde_05T = 0,
	.tpdx = 3,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.trrd_4266 = 3,	.trrd_4266_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tfaw_4266 = 3,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 8,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 10,	.trtw_odt_on_05T = 0,
	.tzqcs = 26,
	.xrtw2w_new_mode = 9,
	.xrtw2w_old_mode = 10,
	.xrtw2r_odt_on = 6,
	.xrtw2r_odt_off = 5,
	.xrtr2w_odt_on = 11,
	.xrtr2w_odt_off = 11,
	.xrtr2r_new_mode = 6,
	.xrtr2r_old_mode = 10,
	.tr2mrr = 8,
	.vrcgdis_prdcnt = 31,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 13,	.trc_derate_05T = 0,
	.tras_derate = 7,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 0,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 11,
	.tmrr2w_odt_on = 13,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
},
//LPDDR4 4X_1200_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 14,	.writeLat =  8,	.DivMode =  DIV8_MODE,

	.tras = 0,	.tras_05T = 0,
	.trp = 2,	.trp_05T = 1,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 1,	.trc_05T = 1,
	.txp = 0,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 7,	.twr_05T = 1,
	.twtr = 4,	.twtr_05T = 1,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 8,	.tr2mrw_05T = 1,
	.tw2mrw = 6,	.tw2mrw_05T = 1,
	.tmrr2mrw = 7,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 4,	.tmrwckel_05T = 0,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 4,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.trrd_4266 = 1,	.trrd_4266_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tfaw_4266 = 0,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 1,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 3,	.trtw_odt_on_05T = 0,
	.tzqcs = 12,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 3,
	.xrtw2r_odt_off = 3,
	.xrtr2w_odt_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 16,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 1,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 1,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.trtpd = 7,	.trtpd_05T = 1,
	.twtpd = 8,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 3,
	.tmrr2w_odt_on = 5,
	.ckeprd = 1,
	.ckelckcnt = 2,
	.zqlat2 = 5,
	.trfmpb = 9,	.trfmpb_05T = 0,
},
//LPDDR4 4X_1200_BT_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 16,	.writeLat =  8,	.DivMode =  DIV8_MODE,

	.tras = 0,	.tras_05T = 0,
	.trp = 2,	.trp_05T = 1,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 1,	.trc_05T = 1,
	.txp = 0,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 7,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 1,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 0,
	.tw2mrw = 6,	.tw2mrw_05T = 1,
	.tmrr2mrw = 7,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 4,	.tmrwckel_05T = 0,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 4,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.trrd_4266 = 1,	.trrd_4266_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tfaw_4266 = 0,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 2,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 4,	.trtw_odt_on_05T = 0,
	.tzqcs = 12,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 3,
	.xrtw2r_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 16,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 1,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 1,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.trtpd = 8,	.trtpd_05T = 0,
	.twtpd = 9,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 4,
	.tmrr2w_odt_on = 6,
	.ckeprd = 1,
	.ckelckcnt = 2,
	.zqlat2 = 5,
	.trfmpb = 9,	.trfmpb_05T = 0,
},
#endif
#if SUPPORT_LP4_DDR800_ACTIM
    //LP4_DDR800 ACTiming---------------------------------
//LPDDR4 4X_800_Div 4_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 14,	.writeLat =  8,	.DivMode =  DIV4_MODE,

	.tras = 2,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 3,	.tpde_05T = 0,
	.tpdx = 3,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.trrd_4266 = 2,	.trrd_4266_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tfaw_4266 = 0,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 6,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 9,	.trtw_odt_on_05T = 0,
	.tzqcs = 16,
	.xrtw2w_new_mode = 9,
	.xrtw2w_old_mode = 10,
	.xrtw2r_odt_on = 7,
	.xrtw2r_odt_off = 5,
	.xrtr2w_odt_on = 9,
	.xrtr2w_odt_off = 9,
	.xrtr2r_new_mode = 5,
	.xrtr2r_old_mode = 8,
	.tr2mrr = 8,
	.vrcgdis_prdcnt = 20,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 6,	.trc_derate_05T = 0,
	.tras_derate = 2,	.tras_derate_05T = 0,
	.trpab_derate = 4,	.trpab_derate_05T = 0,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 15,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 10,
	.tmrr2w_odt_on = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.zqlat2 = 6,
	.trfmpb = 18,	.trfmpb_05T = 0,
},
//LPDDR4 4X_800_BT_Div 4_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 16,	.writeLat =  8,	.DivMode =  DIV4_MODE,

	.tras = 2,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 3,	.tpde_05T = 0,
	.tpdx = 3,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.trrd_4266 = 2,	.trrd_4266_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tfaw_4266 = 0,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 7,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 10,	.trtw_odt_on_05T = 0,
	.tzqcs = 16,
	.xrtw2w_new_mode = 9,
	.xrtw2w_old_mode = 10,
	.xrtw2r_odt_on = 6,
	.xrtw2r_odt_off = 4,
	.xrtr2w_odt_on = 10,
	.xrtr2w_odt_off = 10,
	.xrtr2r_new_mode = 5,
	.xrtr2r_old_mode = 9,
	.tr2mrr = 8,
	.vrcgdis_prdcnt = 20,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 6,	.trc_derate_05T = 0,
	.tras_derate = 2,	.tras_derate_05T = 0,
	.trpab_derate = 4,	.trpab_derate_05T = 0,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 15,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 11,
	.tmrr2w_odt_on = 13,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.zqlat2 = 6,
	.trfmpb = 18,	.trfmpb_05T = 0,
},
//LPDDR4 4X_800_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 14,	.writeLat =  8,	.DivMode =  DIV8_MODE,

	.tras = 0,	.tras_05T = 0,
	.trp = 1,	.trp_05T = 1,
	.trpab = 2,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 6,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 1,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 8,	.tr2mrw_05T = 0,
	.tw2mrw = 6,	.tw2mrw_05T = 1,
	.tmrr2mrw = 7,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 4,	.tmrwckel_05T = 0,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 3,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.trrd_4266 = 1,	.trrd_4266_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tfaw_4266 = 0,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 1,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 3,	.trtw_odt_on_05T = 0,
	.tzqcs = 7,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 3,
	.xrtw2r_odt_off = 2,
	.xrtr2w_odt_on = 2,
	.xrtr2w_odt_off = 2,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 10,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 2,	.trpab_derate_05T = 0,
	.trp_derate = 1,	.trp_derate_05T = 1,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.trtpd = 7,	.trtpd_05T = 1,
	.twtpd = 7,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 3,
	.tmrr2w_odt_on = 5,
	.ckeprd = 1,
	.ckelckcnt = 2,
	.zqlat2 = 3,
	.trfmpb = 0,	.trfmpb_05T = 0,
},
//LPDDR4 4X_800_BT_Div 8_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 16,	.writeLat =  8,	.DivMode =  DIV8_MODE,
	.tras = 0,	.tras_05T = 0,
	.trp = 1,	.trp_05T = 1,
	.trpab = 2,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 6,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 1,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 8,	.tr2mrw_05T = 1,
	.tw2mrw = 6,	.tw2mrw_05T = 1,
	.tmrr2mrw = 7,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 4,	.tmrwckel_05T = 0,
	.tpde = 1,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 1,
	.tmrri = 3,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.trrd_4266 = 1,	.trrd_4266_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tfaw_4266 = 0,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 2,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 3,	.trtw_odt_on_05T = 0,
	.tzqcs = 7,
	.xrtw2w_new_mode = 4,
	.xrtw2w_old_mode = 6,
	.xrtw2r_odt_on = 3,
	.xrtw2r_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2r_new_mode = 3,
	.xrtr2r_old_mode = 6,
	.tr2mrr = 4,
	.vrcgdis_prdcnt = 10,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 2,	.trpab_derate_05T = 0,
	.trp_derate = 1,	.trp_derate_05T = 1,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.trtpd = 8,	.trtpd_05T = 0,
	.twtpd = 7,	.twtpd_05T = 1,
	.tmrr2w_odt_off = 4,
	.tmrr2w_odt_on = 6,
	.ckeprd = 1,
	.ckelckcnt = 2,
	.zqlat2 = 3,
	.trfmpb = 0,	.trfmpb_05T = 0,
},
#endif
#if SUPPORT_LP4_DDR400_ACTIM
    //LP4_DDR400 ACTiming---------------------------------
//LPDDR4 4X_400_Div 4_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0,
	.readLat = 14,	.writeLat =  8,	.DivMode =  DIV4_MODE,

	.tras = 0,	.tras_05T = 0,
	.trp = 1,	.trp_05T = 0,
	.trpab = 2,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 3,	.tpde_05T = 0,
	.tpdx = 3,	.tpdx_05T = 0,
	.tmrri = 5,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.trrd_4266 = 2,	.trrd_4266_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tfaw_4266 = 0,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 6,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 8,	.trtw_odt_on_05T = 0,
	.tzqcs = 7,
	.xrtw2w_new_mode = 10,
	.xrtw2w_old_mode = 10,
	.xrtw2r_odt_on = 8,
	.xrtw2r_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2w_odt_off = 9,
	.xrtr2r_new_mode = 5,
	.xrtr2r_old_mode = 8,
	.tr2mrr = 8,
	.vrcgdis_prdcnt = 10,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 2,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 9,
	.tmrr2w_odt_on = 11,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.zqlat2 = 4,
	.trfmpb = 0,	.trfmpb_05T = 0,
},
//LPDDR4 4X_400_BT_Div 4_DBI0.csv Read 0
{
	.dramType = TYPE_LPDDR4, .freq = 200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0,
	.readLat = 16,	.writeLat =  8,	.DivMode =  DIV4_MODE,

	.tras = 0,	.tras_05T = 0,
	.trp = 1,	.trp_05T = 0,
	.trpab = 2,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 3,	.tpde_05T = 0,
	.tpdx = 3,	.tpdx_05T = 0,
	.tmrri = 5,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.trrd_4266 = 2,	.trrd_4266_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tfaw_4266 = 0,	.tfaw_4266_05T = 0,
	.trtw_odt_off = 7,	.trtw_odt_off_05T = 0,
	.trtw_odt_on = 9,	.trtw_odt_on_05T = 0,
	.tzqcs = 7,
	.xrtw2w_new_mode = 10,
	.xrtw2w_old_mode = 10,
	.xrtw2r_odt_on = 7,
	.xrtw2r_odt_off = 7,
	.xrtr2w_odt_on = 10,
	.xrtr2w_odt_off = 10,
	.xrtr2r_new_mode = 5,
	.xrtr2r_old_mode = 9,
	.tr2mrr = 8,
	.vrcgdis_prdcnt = 10,
	.hwset_mr2_op = 18,
	.hwset_mr13_op = 24,
	.hwset_vrcg_op = 16,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 2,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 0,
	.tmrr2w_odt_off = 10,
	.tmrr2w_odt_on = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.zqlat2 = 4,
	.trfmpb = 0,	.trfmpb_05T = 0,
},
#endif
};


#if (__LP5_COMBO__)
	const ACTime_T_LP5 ACTimingTbl_LP5_SA[AC_TIMING_NUMBER_LP5_SA] = {
	//----------LPDDR5---------------------------
	#if SUPPORT_LP5_DDR4800_ACTIM
	//LP5_DDR4800 ACTiming---------------------------------
	#if (ENABLE_WRITE_LECC == 1)
	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  7, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 1,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 17,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 19,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 1,
	.twtrap_l = 17,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 16,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 2,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 1,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 17,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 3,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 1,
	.twtrap_l = 17,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 16,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 4,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 1,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 17,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 5,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 13, .writeLat =  7, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 9,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 1,
	.twtpd = 19,	.twtpd_05T = 1,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 1,
	.twtrap_l = 17,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 16,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#else //ENABLE_WRITE_LECC == 0

	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 6,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  7, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 16,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 7,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 14,	.twr_05T = 1,
	.twtr = 3,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 18,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 1,
	.twtrap_l = 16,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 15,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 8,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 16,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 9,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 14,	.twr_05T = 1,
	.twtr = 3,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 1,
	.twtrap_l = 16,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 15,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 10,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 16,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 11,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 13, .writeLat =  7, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 14,	.twr_05T = 1,
	.twtr = 3,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 9,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 1,
	.twtpd = 18,	.twtpd_05T = 1,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 1,
	.twtrap_l = 16,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 15,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#endif //ENABLE_WRITE_LECC

	#endif// SUPPORT_LP5_DDR4800_ACTIM
	#if SUPPORT_LP5_DDR5500_ACTIM
	//LP5_DDR5500 ACTiming---------------------------------
	#if (ENABLE_WRITE_LECC == 1)
	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 12,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 18, .writeLat =  8, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 46,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 1,
	.twtrap_l = 20,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 19,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 13,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  8, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 46,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 19,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 14,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  8, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 46,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 1,
	.twtrap_l = 20,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 19,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 15,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  8, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 46,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 19,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 16,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  8, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 46,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 1,
	.twtrap_l = 20,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 19,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 17,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 15, .writeLat =  8, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 46,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 19,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#else //ENABLE_WRITE_LECC == 0

	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 18,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 18, .writeLat =  8, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 46,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 18,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 19,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  8, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 4,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 46,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 17,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 20,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  8, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 46,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 18,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 21,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  8, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 4,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 46,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 17,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 22,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  8, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 46,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 18,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 23,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 15, .writeLat =  8, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 4,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 46,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 17,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#endif //ENABLE_WRITE_LECC

	#endif// SUPPORT_LP5_DDR5500_ACTIM
	#if SUPPORT_LP5_DDR6000_ACTIM
	//LP5_DDR6000 ACTiming---------------------------------
	#if (ENABLE_WRITE_LECC == 1)
	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 24,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 52,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 25,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 52,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 20,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 26,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 52,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 27,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 52,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 20,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 28,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 52,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 29,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 16, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 52,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 20,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#else //ENABLE_WRITE_LECC == 0

	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 30,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 52,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 20,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 31,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 18,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 52,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 19,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 32,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 52,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 20,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 33,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 18,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 52,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 19,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 34,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 52,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 20,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 35,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 16, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 18,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 52,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 19,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#endif //ENABLE_WRITE_LECC

	#endif// SUPPORT_LP5_DDR6000_ACTIM
	#if SUPPORT_LP5_DDR6400_ACTIM
	//LP5_DDR6400 ACTiming---------------------------------
	#if (ENABLE_WRITE_LECC == 1)
	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 36,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 21, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 13,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 57,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 37,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 57,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 38,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 20, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 8,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 57,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 39,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 57,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 40,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 57,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 41,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 57,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#else //ENABLE_WRITE_LECC == 0

	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 42,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 21, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 13,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 17,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 57,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 20,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 43,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 57,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 20,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 44,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 20, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 8,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 57,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 20,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 45,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 57,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 20,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 46,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 57,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 20,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 47,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 57,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 20,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#endif //ENABLE_WRITE_LECC

	#endif// SUPPORT_LP5_DDR6400_ACTIM
	#if SUPPORT_LP5_DDR7500_ACTIM
	//LP5_DDR7500 ACTiming---------------------------------
	#if (ENABLE_WRITE_LECC == 1)
	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 48,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  11, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 25,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 1,
	.tfaw = 2,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 11,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 1,
	.zqlat2 = 15,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 49,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 23, .writeLat =  11, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 1,
	.tfaw = 2,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 1,
	.zqlat2 = 15,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 50,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  11, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 25,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 1,
	.tfaw = 2,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 10,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 1,
	.zqlat2 = 15,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 51,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  11, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 1,
	.tfaw = 2,	.tfaw_05T = 1,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 1,
	.zqlat2 = 15,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 52,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  11, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 25,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 1,
	.tfaw = 2,	.tfaw_05T = 1,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 1,
	.zqlat2 = 15,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 53,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 20, .writeLat =  11, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 1,
	.tfaw = 2,	.tfaw_05T = 1,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 1,
	.zqlat2 = 15,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#else //ENABLE_WRITE_LECC == 0

	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 54,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  11, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 1,
	.tfaw = 2,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 11,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 1,
	.zqlat2 = 15,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 55,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 23, .writeLat =  11, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 1,
	.tfaw = 2,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 1,
	.zqlat2 = 15,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 23,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 56,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  11, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 1,
	.tfaw = 2,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 10,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 1,
	.zqlat2 = 15,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 57,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  11, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 1,
	.tfaw = 2,	.tfaw_05T = 1,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 1,
	.zqlat2 = 15,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 23,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 58,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  11, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 1,
	.tfaw = 2,	.tfaw_05T = 1,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 1,
	.zqlat2 = 15,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 59,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 20, .writeLat =  11, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 1,
	.tfaw = 2,	.tfaw_05T = 1,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 1,
	.zqlat2 = 15,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 23,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#endif //ENABLE_WRITE_LECC

	#endif// SUPPORT_LP5_DDR7500_ACTIM
	#if SUPPORT_LP5_DDR8533_ACTIM
	//LP5_DDR8533 ACTiming---------------------------------
	#if (ENABLE_WRITE_LECC == 1)
	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 60,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 28, .writeLat =  12, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 13,
	.tr2mrr = 6,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 19,	.trtpd_05T = 1,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 61,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  12, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 13,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 62,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  12, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 11,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 63,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  12, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 64,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  12, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 65,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 23, .writeLat =  12, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#else //ENABLE_WRITE_LECC == 0

	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 66,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 28, .writeLat =  12, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 26,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 13,
	.tr2mrr = 6,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 19,	.trtpd_05T = 1,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 67,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  12, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 13,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 68,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  12, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 26,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 11,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 69,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  12, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 70,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  12, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 26,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 71,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 23, .writeLat =  12, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#endif //ENABLE_WRITE_LECC

	#endif// SUPPORT_LP5_DDR8533_ACTIM
	#if SUPPORT_LP5_DDR800_ACTIM
	//LP5_DDR800 ACTiming---------------------------------
	#if (ENABLE_DVFSC_LP5 == 1)
	//LPDDR5_DDR800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 72,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 4, .writeLat =  2, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 2,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 9,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 6,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 7,	.wckrdoff_05T = 0,
	.wckwroff = 5,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 0,	.trfmpb_05T = 0,
	.twtrap = 10,	.twtrap_05T = 0,
	.twtrap_l = 10,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 8,	.nwr_05T = 0,
	.nrbtp = 5,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 73,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 4, .writeLat =  2, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 2,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 9,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 6,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 7,	.wckrdoff_05T = 0,
	.wckwroff = 5,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 0,	.trfmpb_05T = 0,
	.twtrap = 10,	.twtrap_05T = 0,
	.twtrap_l = 10,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 8,	.nwr_05T = 0,
	.nrbtp = 5,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_DVFSC_LP5 == 0
	//LPDDR5_DDR800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 74,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 4, .writeLat =  2, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 2,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 8,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 6,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 7,	.wckrdoff_05T = 0,
	.wckwroff = 5,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 13,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 0,	.trfmpb_05T = 0,
	.twtrap = 10,	.twtrap_05T = 0,
	.twtrap_l = 10,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 8,	.nwr_05T = 0,
	.nrbtp = 5,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 75,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 4, .writeLat =  2, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 2,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 8,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 6,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 7,	.wckrdoff_05T = 0,
	.wckwroff = 5,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 13,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 0,	.trfmpb_05T = 0,
	.twtrap = 10,	.twtrap_05T = 0,
	.twtrap_l = 10,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 8,	.nwr_05T = 0,
	.nrbtp = 5,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_DVFSC_LP5

	#endif// SUPPORT_LP5_DDR800_ACTIM
	#if SUPPORT_LP5_DDR1200_ACTIM && LP5_DDR1200_CKR
	//LP5_DDR1200 ACTiming---------------------------------
	#if (ENABLE_DVFSC_LP5 == 1)
	//LPDDR5_DDR1200_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 76,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 6, .writeLat =  3, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 2,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 1,	.tras_derate_05T = 0,
	.trpab_derate = 4,	.trpab_derate_05T = 0,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 9,	.trfmpb_05T = 0,
	.twtrap = 13,	.twtrap_05T = 0,
	.twtrap_l = 13,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 14,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 77,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 6, .writeLat =  3, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 2,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 1,	.tras_derate_05T = 0,
	.trpab_derate = 4,	.trpab_derate_05T = 0,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 9,	.trfmpb_05T = 0,
	.twtrap = 13,	.twtrap_05T = 0,
	.twtrap_l = 13,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 13,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_DVFSC_LP5 == 0
	//LPDDR5_DDR1200_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 78,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 5, .writeLat =  3, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 2,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 11,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 1,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 1,	.tras_derate_05T = 0,
	.trpab_derate = 4,	.trpab_derate_05T = 0,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 9,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 0,
	.twtrap_l = 12,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 14,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 79,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 5, .writeLat =  3, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 2,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 11,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 1,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 1,	.tras_derate_05T = 0,
	.trpab_derate = 4,	.trpab_derate_05T = 0,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 9,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 0,
	.twtrap_l = 12,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 13,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_DVFSC_LP5

	#endif// SUPPORT_LP5_DDR1200_ACTIM
	#if SUPPORT_LP5_DDR1600_ACTIM && LP5_DDR1600_CKR
	//LP5_DDR1600 ACTiming---------------------------------
	#if (ENABLE_DVFSC_LP5 == 1)
	//LPDDR5_DDR1600_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 80,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 6, .writeLat =  3, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 14,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 18,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 0,
	.twtrap_l = 15,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 14,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 81,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 6, .writeLat =  3, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 14,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 18,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 0,
	.twtrap_l = 15,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 13,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_DVFSC_LP5 == 0
	//LPDDR5_DDR1600_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 82,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 5, .writeLat =  3, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 18,	.trfmpb_05T = 0,
	.twtrap = 14,	.twtrap_05T = 0,
	.twtrap_l = 14,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 14,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 83,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 5, .writeLat =  3, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 18,	.trfmpb_05T = 0,
	.twtrap = 13,	.twtrap_05T = 0,
	.twtrap_l = 13,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 13,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_DVFSC_LP5

	#endif// SUPPORT_LP5_DDR1600_ACTIM
	#if SUPPORT_LP5_DDR1866_ACTIM && LP5_DDR1866_CKR
	//LP5_DDR1866 ACTiming---------------------------------
	//LPDDR5_DDR1866_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 933, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 84,
	//BL (burst length) = 16, DRMC_Clock_Rate = 233.25
	.readLat = 7, .writeLat =  4, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 2,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 6,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 15,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 14,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 19,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 24,
	.lp5_cmd1to2en = 1,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 5,	.trcd_derate_05T = 0,
	.trc_derate = 8,	.trc_derate_05T = 0,
	.tras_derate = 5,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 0,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 25,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 17,	.nwr_05T = 0,
	.nrbtp = 10,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR1866_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 933, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 85,
	//BL (burst length) = 16, DRMC_Clock_Rate = 233.25
	.readLat = 6, .writeLat =  4, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 2,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 6,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 14,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 14,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 19,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 24,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 5,	.trcd_derate_05T = 0,
	.trc_derate = 8,	.trc_derate_05T = 0,
	.tras_derate = 5,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 0,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 25,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 0,
	.twtrap_l = 15,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 17,	.nwr_05T = 0,
	.nrbtp = 10,	.nrbtp_05T = 0,
	
	},

	#endif// SUPPORT_LP5_DDR1866_ACTIM
	#if SUPPORT_LP5_DDR2133_ACTIM && LP5_DDR2133_CKR
	//LP5_DDR2133 ACTiming---------------------------------
	//LPDDR5_DDR2133_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1066, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 86,
	//BL (burst length) = 16, DRMC_Clock_Rate = 266.625
	.readLat = 7, .writeLat =  4, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 4,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 8,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 16,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 17,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 22,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 27,
	.lp5_cmd1to2en = 1,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 10,	.trc_derate_05T = 0,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 31,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 12,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR2133_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1066, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 87,
	//BL (burst length) = 16, DRMC_Clock_Rate = 266.625
	.readLat = 6, .writeLat =  4, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 4,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 8,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 16,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 17,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 22,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 27,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 4,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 10,	.trc_derate_05T = 0,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 31,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 12,	.nrbtp_05T = 0,
	
	},

	#endif// SUPPORT_LP5_DDR2133_ACTIM
	#if SUPPORT_LP5_DDR2667_ACTIM && LP5_DDR2667_CKR
	//LP5_DDR2667 ACTiming---------------------------------
	//LPDDR5_DDR2667_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1333, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 88,
	//BL (burst length) = 16, DRMC_Clock_Rate = 333.375
	.readLat = 8, .writeLat =  4, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 7,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 13,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 12,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 9,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 1,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 34,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 0,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 11,
	.trfmpb = 44,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 32,	.nwr_05T = 0,
	.nrbtp = 15,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR2667_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1333, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 89,
	//BL (burst length) = 16, DRMC_Clock_Rate = 333.375
	.readLat = 8, .writeLat =  4, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 7,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 13,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 18,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 12,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 9,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 1,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 34,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 0,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 11,
	.trfmpb = 44,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 31,	.nwr_05T = 0,
	.nrbtp = 15,	.nrbtp_05T = 0,
	
	},

	#endif// SUPPORT_LP5_DDR2667_ACTIM
	#if SUPPORT_LP5_DDR3200_ACTIM && LP5_DDR3200_CKR
	//LP5_DDR3200 ACTiming---------------------------------
	//LPDDR5_DDR3200_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 90,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 10, .writeLat =  5, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 9,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 85,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 80,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 56,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 37,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR3200_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 91,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 9, .writeLat =  5, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 21,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 9,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 85,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 80,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 56,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 22,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},

	#endif// SUPPORT_LP5_DDR3200_ACTIM
	#if SUPPORT_LP5_DDR3733_ACTIM
	//LP5_DDR3733 ACTiming---------------------------------
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 92,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 13,
	.tr2mrr = 9,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 69,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 93,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 11, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 24,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 13,
	.tr2mrr = 8,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 21,	.trtpd_05T = 0,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 69,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 94,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 11, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 13,
	.tr2mrr = 8,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 21,	.trtpd_05T = 0,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 69,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 95,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 10, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 24,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 13,
	.tr2mrr = 7,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 20,	.trtpd_05T = 0,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 69,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI

	#endif// SUPPORT_LP5_DDR3733_ACTIM
	#if SUPPORT_LP5_DDR4266_ACTIM
	//LP5_DDR4266 ACTiming---------------------------------
	#if (ENABLE_WRITE_LECC == 1)
	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 96,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 15,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 31,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 97,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 29,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 15,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 30,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 98,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 31,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 99,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 29,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 30,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 100,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 31,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 101,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 29,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 14,
	.tr2mrr = 9,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 30,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#else //ENABLE_WRITE_LECC == 0

	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 102,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 15,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 103,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 15,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 28,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 104,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 105,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 28,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 106,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 107,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 14,
	.tr2mrr = 9,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 82,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 28,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#endif //ENABLE_WRITE_LECC

	#endif// SUPPORT_LP5_DDR4266_ACTIM
	#if SUPPORT_LP5_DDR4800_ACTIM
	//LP5_DDR4800 ACTiming---------------------------------
	#if (ENABLE_WRITE_LECC == 1)
	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 108,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 16, .writeLat =  7, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 26,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 16,
	.tr2mrr = 13,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 95,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 34,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 109,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 16,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 95,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 33,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 110,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 14,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 95,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 34,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 111,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 95,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 33,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 112,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 95,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 34,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 113,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 13, .writeLat =  7, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 95,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 33,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#else //ENABLE_WRITE_LECC == 0

	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 114,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 16, .writeLat =  7, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 26,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 16,
	.tr2mrr = 13,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 38,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 95,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 32,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 115,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 16,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 95,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 31,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 116,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 14,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 38,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 95,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 32,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 117,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 95,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 31,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 118,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 38,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 95,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 32,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 119,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 13, .writeLat =  7, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 95,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 31,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#endif //ENABLE_WRITE_LECC

	#endif// SUPPORT_LP5_DDR4800_ACTIM
	#if SUPPORT_LP5_DDR5500_ACTIM
	//LP5_DDR5500 ACTiming---------------------------------
	#if (ENABLE_WRITE_LECC == 1)
	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 120,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 18, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 38,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 13,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 17,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 14,
	.xrtr2w_odt_on = 16,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 21,
	.xrtr2w_odt_on_wck = 21,
	.xrtr2r_wck = 17,
	.tr2mrr = 15,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 45,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 111,	.trfmpb_05T = 0,
	.twtrap = 39,	.twtrap_05T = 0,
	.twtrap_l = 41,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 121,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 17,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 111,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 122,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 38,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 15,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 45,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 111,	.trfmpb_05T = 0,
	.twtrap = 39,	.twtrap_05T = 0,
	.twtrap_l = 41,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 123,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 111,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 124,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 38,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 45,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 111,	.trfmpb_05T = 0,
	.twtrap = 39,	.twtrap_05T = 0,
	.twtrap_l = 41,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 125,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 15, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 27,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 15,
	.tr2mrr = 12,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 111,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#else //ENABLE_WRITE_LECC == 0

	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 126,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 18, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 13,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 17,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 14,
	.xrtr2w_odt_on = 16,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 21,
	.xrtr2w_odt_on_wck = 21,
	.xrtr2r_wck = 17,
	.tr2mrr = 15,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 111,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 127,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 17,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 111,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 35,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 128,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 15,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 111,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 129,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 111,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 35,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 130,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 111,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 131,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 15, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 27,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 15,
	.tr2mrr = 12,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 111,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 35,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#endif //ENABLE_WRITE_LECC

	#endif// SUPPORT_LP5_DDR5500_ACTIM
	#if SUPPORT_LP5_DDR6400_ACTIM
	//LP5_DDR6400 ACTiming---------------------------------
	#if (ENABLE_WRITE_LECC == 1)
	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 132,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 21, .writeLat =  9, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 33,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 28,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 15,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 19,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 27,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 16,
	.xrtr2w_odt_on = 18,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 23,
	.xrtr2w_odt_on_wck = 23,
	.xrtr2r_wck = 19,
	.tr2mrr = 18,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 32,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 31,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 132,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 133,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 42,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 31,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 26,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 13,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 17,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 25,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 14,
	.xrtr2w_odt_on = 16,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 21,
	.xrtr2w_odt_on_wck = 21,
	.xrtr2r_wck = 18,
	.tr2mrr = 16,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 30,	.trtpd_05T = 0,
	.twtpd = 49,	.twtpd_05T = 0,
	.tmrr2w = 29,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 132,	.trfmpb_05T = 0,
	.twtrap = 43,	.twtrap_05T = 0,
	.twtrap_l = 45,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 134,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 20, .writeLat =  9, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 32,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 27,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 14,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 18,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 26,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 15,
	.xrtr2w_odt_on = 17,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 22,
	.xrtr2w_odt_on_wck = 22,
	.xrtr2r_wck = 16,
	.tr2mrr = 17,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 31,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 30,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 132,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 135,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 42,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 49,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 132,	.trfmpb_05T = 0,
	.twtrap = 43,	.twtrap_05T = 0,
	.twtrap_l = 45,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 136,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 132,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .index = 137,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 42,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 16,
	.tr2mrr = 14,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 49,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 132,	.trfmpb_05T = 0,
	.twtrap = 43,	.twtrap_05T = 0,
	.twtrap_l = 45,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#else //ENABLE_WRITE_LECC == 0

	#if (ENABLE_READ_LECC == 1)
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 138,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 21, .writeLat =  9, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 33,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 28,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 15,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 19,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 27,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 16,
	.xrtr2w_odt_on = 18,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 23,
	.xrtr2w_odt_on_wck = 23,
	.xrtr2r_wck = 19,
	.tr2mrr = 18,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 32,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 31,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 132,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 139,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 31,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 26,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 13,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 17,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 25,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 14,
	.xrtr2w_odt_on = 16,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 21,
	.xrtr2w_odt_on_wck = 21,
	.xrtr2r_wck = 18,
	.tr2mrr = 16,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 30,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 29,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 132,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 40,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_LECC == 0
	#if (ENABLE_READ_DBI == 1)
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 140,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 20, .writeLat =  9, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 32,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 27,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 14,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 18,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 26,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 15,
	.xrtr2w_odt_on = 17,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 22,
	.xrtr2w_odt_on_wck = 22,
	.xrtr2r_wck = 16,
	.tr2mrr = 17,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 31,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 30,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 132,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 141,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 132,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 40,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_READ_DBI == 0
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 142,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 132,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 143,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 16,
	.tr2mrr = 14,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 132,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 40,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_READ_DBI
	#endif //ENABLE_READ_LECC
	#endif //ENABLE_WRITE_LECC

	#endif// SUPPORT_LP5_DDR6400_ACTIM
	#if SUPPORT_LP5_DDR1200_ACTIM
	//LP5_DDR1200 ACTiming---------------------------------
	#if (ENABLE_DVFSC_LP5 == 1)
	//LPDDR5_DDR1200_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 144,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 1,
	.trc = 1,	.trc_05T = 1,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 11,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 1,
	.twtr_l = 6,	.twtr_l_05T = 1,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 5,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 5,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 2,
	.tcacsh = 2,
	.tcsh = 2,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 5,
	.trfmpb = 10,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 0,
	.twtrap_l = 12,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 14,	.nwr_05T = 1,
	.nrbtp = 6,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 145,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 1,
	.trc = 1,	.trc_05T = 1,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 11,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 6,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 5,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 5,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 2,
	.tcacsh = 2,
	.tcsh = 2,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 5,
	.trfmpb = 10,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 0,
	.twtrap_l = 12,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 14,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 1,
	
	},
	#else //ENABLE_DVFSC_LP5 == 0
	//LPDDR5_DDR1200_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 146,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 10, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 1,
	.trc = 1,	.trc_05T = 1,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 10,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 1,
	.twtr_l = 5,	.twtr_l_05T = 1,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 5,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 5,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 0,
	.trtpd = 9,	.trtpd_05T = 0,
	.twtpd = 13,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 2,
	.tcacsh = 2,
	.tcsh = 2,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 5,
	.trfmpb = 10,	.trfmpb_05T = 0,
	.twtrap = 11,	.twtrap_05T = 0,
	.twtrap_l = 11,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 13,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 147,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 10, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 1,
	.trc = 1,	.trc_05T = 1,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 10,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 0,
	.twtr_l = 5,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 5,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 5,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 0,
	.trtpd = 9,	.trtpd_05T = 0,
	.twtpd = 13,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 2,
	.tcacsh = 2,
	.tcsh = 2,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 5,
	.trfmpb = 10,	.trfmpb_05T = 0,
	.twtrap = 11,	.twtrap_05T = 0,
	.twtrap_l = 11,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 12,	.nwr_05T = 1,
	.nrbtp = 6,	.nrbtp_05T = 1,
	
	},
	#endif //ENABLE_DVFSC_LP5

	#endif// SUPPORT_LP5_DDR1200_ACTIM
	#if SUPPORT_LP5_DDR1600_ACTIM
	//LP5_DDR1600 ACTiming---------------------------------
	#if (ENABLE_DVFSC_LP5 == 1)
	//LPDDR5_DDR1600_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 148,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 0,	.tras_05T = 1,
	.trp = 4,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 1,
	.trc = 4,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 1,
	.tmrwckel = 5,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 6,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 1,
	.tmrr2w = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 2,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 6,
	.trfmpb = 19,	.trfmpb_05T = 0,
	.twtrap = 14,	.twtrap_05T = 1,
	.twtrap_l = 14,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 14,	.nwr_05T = 1,
	.nrbtp = 8,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 149,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 0,	.tras_05T = 1,
	.trp = 4,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 1,
	.trc = 4,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 1,
	.tmrwckel = 5,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 6,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 2,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 6,
	.trfmpb = 19,	.trfmpb_05T = 0,
	.twtrap = 14,	.twtrap_05T = 0,
	.twtrap_l = 14,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 14,	.nwr_05T = 0,
	.nrbtp = 8,	.nrbtp_05T = 1,
	
	},
	#else //ENABLE_DVFSC_LP5 == 0
	//LPDDR5_DDR1600_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 150,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 10, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 0,	.tras_05T = 1,
	.trp = 4,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 1,
	.trc = 4,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 6,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 1,
	.tmrwckel = 5,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 6,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 0,
	.trtpd = 9,	.trtpd_05T = 0,
	.twtpd = 15,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 2,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 6,
	.trfmpb = 19,	.trfmpb_05T = 0,
	.twtrap = 13,	.twtrap_05T = 0,
	.twtrap_l = 13,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 13,	.nwr_05T = 0,
	.nrbtp = 8,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 151,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 10, .writeLat =  6, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 0,	.tras_05T = 1,
	.trp = 4,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 1,
	.trc = 4,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 11,	.twr_05T = 1,
	.twtr = 4,	.twtr_05T = 1,
	.twtr_l = 5,	.twtr_l_05T = 1,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 1,
	.tmrwckel = 5,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 6,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 0,
	.trtpd = 9,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 1,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 2,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 6,
	.trfmpb = 19,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 1,
	.twtrap_l = 12,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 12,	.nwr_05T = 1,
	.nrbtp = 8,	.nrbtp_05T = 1,
	
	},
	#endif //ENABLE_DVFSC_LP5

	#endif// SUPPORT_LP5_DDR1600_ACTIM
	#if SUPPORT_LP5_DDR1866_ACTIM && !LP5_DDR1866_CKR
	//LP5_DDR1866 ACTiming---------------------------------
	//LPDDR5_DDR1866_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 933, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 152,
	//BL (burst length) = 16, DRMC_Clock_Rate = 233.25
	.readLat = 14, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 2,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 1,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 6,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 1,
	.twr = 14,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 14,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 4,	.tmrd_05T = 0,
	.tmrwckel = 6,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 1,	.trrd_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 19,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 24,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 5,	.trcd_derate_05T = 0,
	.trc_derate = 7,	.trc_derate_05T = 1,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 1,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 7,
	.trfmpb = 25,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 0,
	.twtrap_l = 15,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 16,	.nwr_05T = 1,
	.nrbtp = 10,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR1866_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 933, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 153,
	//BL (burst length) = 16, DRMC_Clock_Rate = 233.25
	.readLat = 12, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 2,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 1,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 6,	.trc_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 1,
	.twr = 13,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 14,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 4,	.tmrd_05T = 0,
	.tmrwckel = 6,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 1,	.trrd_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 19,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 24,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 1,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 5,	.trcd_derate_05T = 0,
	.trc_derate = 7,	.trc_derate_05T = 1,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 1,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 7,
	.trfmpb = 25,	.trfmpb_05T = 0,
	.twtrap = 14,	.twtrap_05T = 1,
	.twtrap_l = 14,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 16,	.nwr_05T = 0,
	.nrbtp = 10,	.nrbtp_05T = 0,
	
	},

	#endif// SUPPORT_LP5_DDR1866_ACTIM
	#if SUPPORT_LP5_DDR2133_ACTIM && !LP5_DDR2133_CKR
	//LP5_DDR2133 ACTiming---------------------------------
	//LPDDR5_DDR2133_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1066, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 154,
	//BL (burst length) = 16, DRMC_Clock_Rate = 266.625
	.readLat = 14, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 3,	.tras_05T = 1,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 8,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 15,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 17,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 4,	.tmrd_05T = 1,
	.tmrwckel = 6,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 1,	.trrd_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 22,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 27,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 5,	.trcd_derate_05T = 1,
	.trc_derate = 9,	.trc_derate_05T = 1,
	.tras_derate = 5,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 1,
	.trp_derate = 5,	.trp_derate_05T = 1,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 1,
	.twtrap_l = 16,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 16,	.nwr_05T = 1,
	.nrbtp = 11,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR2133_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1066, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 155,
	//BL (burst length) = 16, DRMC_Clock_Rate = 266.625
	.readLat = 12, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 3,	.tras_05T = 1,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 8,	.trc_05T = 0,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 15,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 17,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 4,	.tmrd_05T = 1,
	.tmrwckel = 6,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 1,	.trrd_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 22,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 27,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 5,	.trcd_derate_05T = 1,
	.trc_derate = 9,	.trc_derate_05T = 1,
	.tras_derate = 5,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 1,
	.trp_derate = 5,	.trp_derate_05T = 1,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 16,	.nwr_05T = 0,
	.nrbtp = 11,	.nrbtp_05T = 1,
	
	},

	#endif// SUPPORT_LP5_DDR2133_ACTIM
	#if SUPPORT_LP5_DDR2400_ACTIM && !LP5_DDR2400_CKR
	//LP5_DDR2400 ACTiming---------------------------------
	//LPDDR5_DDR2400_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 156,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 17,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 19,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR2400_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 157,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 38,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 18,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	
	},

	#endif// SUPPORT_LP5_DDR2400_ACTIM
	#if SUPPORT_LP5_DDR2667_ACTIM && !LP5_DDR2667_CKR
	//LP5_DDR2667 ACTiming---------------------------------
	//LPDDR5_DDR2667_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1333, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 158,
	//BL (burst length) = 16, DRMC_Clock_Rate = 333.375
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 12,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 23,	.tpbr2pbr_05T = 1,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 34,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 0,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 44,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 19,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	
	},
	//LPDDR5_DDR2667_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1333, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 159,
	//BL (burst length) = 16, DRMC_Clock_Rate = 333.375
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 12,	.trc_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 23,	.tpbr2pbr_05T = 1,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 34,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 20,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 0,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 44,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 18,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 18,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	
	},

	#endif// SUPPORT_LP5_DDR2667_ACTIM
	#if SUPPORT_LP5_DDR3200_ACTIM && !LP5_DDR3200_CKR
	//LP5_DDR3200 ACTiming---------------------------------
	//LPDDR5_DDR3200_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 160,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 20, .writeLat =  10, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 9,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 1,
	.hwset_mr2_op = 85,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 80,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 24,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 57,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 22,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 22,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR3200_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 1600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 161,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  10, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 9,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 85,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 80,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 57,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},

	#endif// SUPPORT_LP5_DDR3200_ACTIM
	#if SUPPORT_LP5_DDR400_ACTIM
	//LP5_DDR400 ACTiming---------------------------------
	#if (ENABLE_DVFSC_LP5 == 1)
	//LPDDR5_DDR400_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 162,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 2,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 12,
	.tr2mrr = 1,
	.hwset_mr2_op = 0,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 4,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 0,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 15,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR400_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 163,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 2,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 12,
	.tr2mrr = 1,
	.hwset_mr2_op = 0,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 4,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 0,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 15,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_DVFSC_LP5 == 0
	//LPDDR5_DDR400_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 164,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 2,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 12,
	.tr2mrr = 1,
	.hwset_mr2_op = 0,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 4,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 0,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 14,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR400_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 165,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.tras = 0,	.tras_05T = 0,
	.trp = 2,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 12,
	.tr2mrr = 1,
	.hwset_mr2_op = 0,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 4,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 0,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 14,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_DVFSC_LP5

	#endif// SUPPORT_LP5_DDR400_ACTIM
	#if SUPPORT_LP5_DDR800_ACTIM
	//LP5_DDR800 ACTiming---------------------------------
	#if (ENABLE_DVFSC_LP5 == 1)
	//LPDDR5_DDR800_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 166,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 10, .writeLat =  4, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 17,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 16,
	.tr2mrr = 5,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 18,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 18,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 21,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR800_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 167,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 8, .writeLat =  4, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 17,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 14,
	.tr2mrr = 3,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 18,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 18,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 20,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_DVFSC_LP5 == 0
	//LPDDR5_DDR800_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 168,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 8, .writeLat =  4, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 16,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 14,
	.tr2mrr = 3,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 18,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 19,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR800_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 169,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 8, .writeLat =  4, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 15,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 14,
	.tr2mrr = 3,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 18,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 19,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_DVFSC_LP5

	#endif// SUPPORT_LP5_DDR800_ACTIM
	#if SUPPORT_LP5_DDR1600_ACTIM
	//LP5_DDR1600 ACTiming---------------------------------
	#if (ENABLE_DVFSC_LP5 == 1)
	//LPDDR5_DDR1600_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 170,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 12, .writeLat =  6, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 17,
	.tr2mrr = 7,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 20,	.trtpd_05T = 0,
	.twtpd = 33,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 56,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR1600_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .index = 171,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 12, .writeLat =  6, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 17,
	.tr2mrr = 7,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 20,	.trtpd_05T = 0,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 56,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 28,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	#else //ENABLE_DVFSC_LP5 == 0
	//LPDDR5_DDR1600_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 172,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 10, .writeLat =  6, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 15,
	.tr2mrr = 5,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 56,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	//LPDDR5_DDR1600_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, .writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .index = 173,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 10, .writeLat =  6, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 24,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 15,
	.tr2mrr = 5,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 56,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	
	},
	#endif //ENABLE_DVFSC_LP5

	#endif// SUPPORT_LP5_DDR1600_ACTIM
	};//ACTimingTbl_LP5
#endif//__LP5_COMBO__

const optimizeACTime tRFCab_Opt_LP4[AC_TIMING_NUMBER_LP4>>1] = {
    //----------LPDDR4---------------------------
#if SUPPORT_LP4_DDR4266_ACTIM
//LPDDR4 4X_4266_Div 8_DBI0.csv Read 0
{
	.freq = 2133, .DivMode =  DIV8_MODE,

	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 138,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 64,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 192,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 90,	.trfcpb_12gb_05T = 1,
	.txrefcnt_2gb = 74,
	.txrefcnt_3gb = 100,
	.txrefcnt_6gb = 154,
	.txrefcnt_12gb = 207,
},
#endif
#if SUPPORT_LP4_DDR3733_ACTIM
    //LP4_DDR3733 ACTiming---------------------------------
//LPDDR4 4X_3733_Div 8_DBI0.csv Read 0
{
	.freq = 1866, .DivMode =  DIV8_MODE,

	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 120,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 54,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 166,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 78,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 65,
	.txrefcnt_3gb = 88,
	.txrefcnt_6gb = 135,
	.txrefcnt_12gb = 181,
},
#endif
#if SUPPORT_LP4_DDR3200_ACTIM
    //LP4_DDR3200 ACTiming---------------------------------
//LPDDR4 4X_3200_Div 8_DBI0.csv Read 0
{
	.freq = 1600, .DivMode =  DIV8_MODE,

	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 141,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 65,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 55,
	.txrefcnt_3gb = 75,
	.txrefcnt_6gb = 115,
	.txrefcnt_12gb = 155,
},
#endif
#if SUPPORT_LP4_DDR2667_ACTIM
    //LP4_DDR2667 ACTiming---------------------------------
//LPDDR4 4X_2667_Div 8_DBI0.csv Read 0
{
	.freq = 1333, .DivMode =  DIV8_MODE,

	.trfc_2gb = 32,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 9,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 49,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 19,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 82,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 36,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 116,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 52,	.trfcpb_12gb_05T = 1,
	.txrefcnt_2gb = 46,
	.txrefcnt_3gb = 63,
	.txrefcnt_6gb = 96,
	.txrefcnt_12gb = 130,
},
#endif
#if SUPPORT_LP4_DDR2400_ACTIM
    //LP4_DDR2400 ACTiming---------------------------------
//LPDDR4 4X_2400_Div 8_DBI0.csv Read 0
{
	.freq = 1200, .DivMode =  DIV8_MODE,

	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 73,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 31,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 103,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 46,	.trfcpb_12gb_05T = 1,
	.txrefcnt_2gb = 42,
	.txrefcnt_3gb = 57,
	.txrefcnt_6gb = 87,
	.txrefcnt_12gb = 117,
},
#endif
#if SUPPORT_LP4_DDR2133_ACTIM
    //LP4_DDR2133 ACTiming---------------------------------
//LPDDR4 4X_2133_Div 8_DBI0.csv Read 0
{
	.freq = 1066, .DivMode =  DIV8_MODE,

	.trfc_2gb = 24,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 5,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 37,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 13,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 64,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 26,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 90,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 40,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 37,
	.txrefcnt_3gb = 50,
	.txrefcnt_6gb = 77,
	.txrefcnt_12gb = 104,
},
#endif
#if SUPPORT_LP4_DDR1866_ACTIM
    //LP4_DDR1866 ACTiming---------------------------------
//LPDDR4 4X_1866_Div 8_DBI0.csv Read 0
{
	.freq = 933, .DivMode =  DIV8_MODE,

	.trfc_2gb = 19,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 3,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 31,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 10,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 54,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 22,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 78,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 33,	.trfcpb_12gb_05T = 1,
	.txrefcnt_2gb = 33,
	.txrefcnt_3gb = 44,
	.txrefcnt_6gb = 68,
	.txrefcnt_12gb = 91,
},
#endif
#if SUPPORT_LP4_DDR1600_ACTIM
    //LP4_DDR1600 ACTiming---------------------------------
//LPDDR4 4X_1600_Div 4_DBI0.csv Read 0
{
	.freq = 800, .DivMode =  DIV4_MODE,

	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 141,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 65,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 55,
	.txrefcnt_3gb = 75,
	.txrefcnt_6gb = 115,
	.txrefcnt_12gb = 155,
},
//LPDDR4 4X_1600_Div 8_DBI0.csv Read 0
{
	.freq = 800, .DivMode =  DIV8_MODE,

	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 45,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 17,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 65,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 27,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 28,
	.txrefcnt_3gb = 38,
	.txrefcnt_6gb = 58,
	.txrefcnt_12gb = 78,
},
#endif
#if SUPPORT_LP4_DDR1333_ACTIM
    //LP4_DDR1333 ACTiming---------------------------------
//LPDDR4 4X_1333_Div 4_DBI0.csv Read 0
{
	.freq = 666, .DivMode =  DIV4_MODE,

	.trfc_2gb = 33,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 9,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 49,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 19,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 83,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 36,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 116,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 53,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 46,
	.txrefcnt_3gb = 63,
	.txrefcnt_6gb = 96,
	.txrefcnt_12gb = 130,
},
//LPDDR4 4X_1333_Div 8_DBI0.csv Read 0
{
	.freq = 666, .DivMode =  DIV8_MODE,

	.trfc_2gb = 11,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 19,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 4,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 36,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 12,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 52,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 21,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 23,
	.txrefcnt_3gb = 32,
	.txrefcnt_6gb = 48,
	.txrefcnt_12gb = 65,
},
#endif
#if SUPPORT_LP4_DDR1200_ACTIM
    //LP4_DDR1200 ACTiming---------------------------------
//LPDDR4 4X_1200_Div 4_DBI0.csv Read 0
{
	.freq = 600, .DivMode =  DIV4_MODE,

	.trfc_2gb = 29,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 8,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 44,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 17,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 74,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 32,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 104,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 47,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 42,
	.txrefcnt_3gb = 57,
	.txrefcnt_6gb = 87,
	.txrefcnt_12gb = 117,
},
//LPDDR4 4X_1200_Div 8_DBI0.csv Read 0
{
	.freq = 600, .DivMode =  DIV8_MODE,

	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 16,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 10,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 46,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 18,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 21,
	.txrefcnt_3gb = 29,
	.txrefcnt_6gb = 44,
	.txrefcnt_12gb = 59,
},
#endif
#if SUPPORT_LP4_DDR800_ACTIM
    //LP4_DDR800 ACTiming---------------------------------
//LPDDR4 4X_800_Div 4_DBI0.csv Read 0
{
	.freq = 400, .DivMode =  DIV4_MODE,

	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 45,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 17,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 65,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 27,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 28,
	.txrefcnt_3gb = 38,
	.txrefcnt_6gb = 58,
	.txrefcnt_12gb = 78,
},
//LPDDR4 4X_800_Div 8_DBI0.csv Read 0
{
	.freq = 400, .DivMode =  DIV8_MODE,

	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 17,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 3,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 27,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 8,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 14,
	.txrefcnt_3gb = 19,
	.txrefcnt_6gb = 29,
	.txrefcnt_12gb = 39,
},
#endif
#if SUPPORT_LP4_DDR400_ACTIM
    //LP4_DDR400 ACTiming---------------------------------
//LPDDR4 4X_400_Div 4_DBI0.csv Read 0
{
	.freq = 200, .DivMode =  DIV4_MODE,

	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 17,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 3,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 27,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 8,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 14,
	.txrefcnt_3gb = 19,
	.txrefcnt_6gb = 29,
	.txrefcnt_12gb = 39,
},
#endif
};

#if (__LP5_COMBO__)
	const optimizeACTime tRFCab_Opt_LP5[AC_TIMING_NUMBER_LP5_SA>>1] = {
	//----------LPDDR5---------------------------
	#if SUPPORT_LP5_DDR4800_ACTIM
	//LP5_DDR4800 ACTiming---------------------------------
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 2400, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txrefcnt_2gb = 42,
	.txrefcnt_3gb = 57,
	.txrefcnt_6gb = 66,
	.txrefcnt_12gb = 87,
	
	},

	#endif// SUPPORT_LP5_DDR4800_ACTIM
	#if SUPPORT_LP5_DDR5500_ACTIM
	//LP5_DDR5500 ACTiming---------------------------------
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 2750, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txrefcnt_2gb = 48,
	.txrefcnt_3gb = 65,
	.txrefcnt_6gb = 75,
	.txrefcnt_12gb = 99,
	
	},

	#endif// SUPPORT_LP5_DDR5500_ACTIM
	#if SUPPORT_LP5_DDR6000_ACTIM
	//LP5_DDR6000 ACTiming---------------------------------
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 3000, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 52,
	.txrefcnt_3gb = 71,
	.txrefcnt_6gb = 82,
	.txrefcnt_12gb = 108,
	
	},

	#endif// SUPPORT_LP5_DDR6000_ACTIM
	#if SUPPORT_LP5_DDR6400_ACTIM
	//LP5_DDR6400 ACTiming---------------------------------
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 3200, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 55,
	.txrefcnt_3gb = 75,
	.txrefcnt_6gb = 87,
	.txrefcnt_12gb = 115,
	
	},

	#endif// SUPPORT_LP5_DDR6400_ACTIM
	#if SUPPORT_LP5_DDR7500_ACTIM
	//LP5_DDR7500 ACTiming---------------------------------
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 3750, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 65,
	.txrefcnt_3gb = 88,
	.txrefcnt_6gb = 102,
	.txrefcnt_12gb = 135,
	
	},

	#endif// SUPPORT_LP5_DDR7500_ACTIM
	#if SUPPORT_LP5_DDR8533_ACTIM
	//LP5_DDR8533 ACTiming---------------------------------
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 4266, .DivMode = DIV16_MODE, .CKRMode = 4,
	
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 74,
	.txrefcnt_3gb = 100,
	.txrefcnt_6gb = 116,
	.txrefcnt_12gb = 154,
	
	},

	#endif// SUPPORT_LP5_DDR8533_ACTIM
	#if SUPPORT_LP5_DDR800_ACTIM
	//LP5_DDR800 ACTiming---------------------------------
	//LPDDR5_DDR800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 400, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 14,
	.txrefcnt_3gb = 19,
	.txrefcnt_6gb = 22,
	.txrefcnt_12gb = 29,
	
	},

	#endif// SUPPORT_LP5_DDR800_ACTIM
	#if SUPPORT_LP5_DDR1200_ACTIM && LP5_DDR1200_CKR
	//LP5_DDR1200 ACTiming---------------------------------
	//LPDDR5_DDR1200_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 600, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 17,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 8,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 32,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 11,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 21,
	.txrefcnt_3gb = 29,
	.txrefcnt_6gb = 33,
	.txrefcnt_12gb = 44,
	
	},

	#endif// SUPPORT_LP5_DDR1200_ACTIM
	#if SUPPORT_LP5_DDR1600_ACTIM && LP5_DDR1600_CKR
	//LP5_DDR1600 ACTiming---------------------------------
	//LPDDR5_DDR1600_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 800, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 28,
	.txrefcnt_3gb = 38,
	.txrefcnt_6gb = 44,
	.txrefcnt_12gb = 58,
	
	},

	#endif// SUPPORT_LP5_DDR1600_ACTIM
	#if SUPPORT_LP5_DDR1866_ACTIM && LP5_DDR1866_CKR
	//LP5_DDR1866 ACTiming---------------------------------
	//LPDDR5_DDR1866_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 933, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.trfc_2gb = 20,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 3,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 31,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 10,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 38,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 17,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 55,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 22,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 33,
	.txrefcnt_3gb = 44,
	.txrefcnt_6gb = 51,
	.txrefcnt_12gb = 68,
	
	},

	#endif// SUPPORT_LP5_DDR1866_ACTIM
	#if SUPPORT_LP5_DDR2133_ACTIM && LP5_DDR2133_CKR
	//LP5_DDR2133 ACTiming---------------------------------
	//LPDDR5_DDR2133_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 1066, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.trfc_2gb = 24,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 5,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 37,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 13,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 45,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 21,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 64,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 27,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 37,
	.txrefcnt_3gb = 50,
	.txrefcnt_6gb = 58,
	.txrefcnt_12gb = 77,
	
	},

	#endif// SUPPORT_LP5_DDR2133_ACTIM
	#if SUPPORT_LP5_DDR2667_ACTIM && LP5_DDR2667_CKR
	//LP5_DDR2667 ACTiming---------------------------------
	//LPDDR5_DDR2667_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 1333, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.trfc_2gb = 33,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 50,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 60,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 83,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 36,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 46,
	.txrefcnt_3gb = 63,
	.txrefcnt_6gb = 73,
	.txrefcnt_12gb = 96,
	
	},

	#endif// SUPPORT_LP5_DDR2667_ACTIM
	#if SUPPORT_LP5_DDR3200_ACTIM && LP5_DDR3200_CKR
	//LP5_DDR3200 ACTiming---------------------------------
	//LPDDR5_DDR3200_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 1600, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 55,
	.txrefcnt_3gb = 75,
	.txrefcnt_6gb = 87,
	.txrefcnt_12gb = 115,
	
	},

	#endif// SUPPORT_LP5_DDR3200_ACTIM
	#if SUPPORT_LP5_DDR3733_ACTIM
	//LP5_DDR3733 ACTiming---------------------------------
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 1866, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 65,
	.txrefcnt_3gb = 88,
	.txrefcnt_6gb = 102,
	.txrefcnt_12gb = 135,
	
	},

	#endif// SUPPORT_LP5_DDR3733_ACTIM
	#if SUPPORT_LP5_DDR4266_ACTIM
	//LP5_DDR4266 ACTiming---------------------------------
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 2133, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 74,
	.txrefcnt_3gb = 100,
	.txrefcnt_6gb = 116,
	.txrefcnt_12gb = 154,
	
	},

	#endif// SUPPORT_LP5_DDR4266_ACTIM
	#if SUPPORT_LP5_DDR4800_ACTIM
	//LP5_DDR4800 ACTiming---------------------------------
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 2400, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 83,
	.txrefcnt_3gb = 113,
	.txrefcnt_6gb = 131,
	.txrefcnt_12gb = 173,
	
	},

	#endif// SUPPORT_LP5_DDR4800_ACTIM
	#if SUPPORT_LP5_DDR5500_ACTIM
	//LP5_DDR5500 ACTiming---------------------------------
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 2750, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 95,
	.txrefcnt_3gb = 129,
	.txrefcnt_6gb = 150,
	.txrefcnt_12gb = 198,
	
	},

	#endif// SUPPORT_LP5_DDR5500_ACTIM
	#if SUPPORT_LP5_DDR6400_ACTIM
	//LP5_DDR6400 ACTiming---------------------------------
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 3200, .DivMode = DIV8_MODE, .CKRMode = 4,
	
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 110,
	.txrefcnt_3gb = 150,
	.txrefcnt_6gb = 174,
	.txrefcnt_12gb = 230,
	
	},

	#endif// SUPPORT_LP5_DDR6400_ACTIM
	#if SUPPORT_LP5_DDR1200_ACTIM && !LP5_DDR1200_CKR
	//LP5_DDR1200 ACTiming---------------------------------
	//LPDDR5_DDR1200_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 600, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = -1,
	.trfc_3gb = 16,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 7,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 31,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 10,	.trfcpb_12gb_05T = 1,
	.txrefcnt_2gb = 21,
	.txrefcnt_3gb = 29,
	.txrefcnt_6gb = 33,
	.txrefcnt_12gb = 44,
	
	},

	#endif// SUPPORT_LP5_DDR1200_ACTIM
	#if SUPPORT_LP5_DDR1600_ACTIM && !LP5_DDR1600_CKR
	//LP5_DDR1600 ACTiming---------------------------------
	//LPDDR5_DDR1600_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 800, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 28,
	.txrefcnt_3gb = 38,
	.txrefcnt_6gb = 44,
	.txrefcnt_12gb = 58,
	
	},

	#endif// SUPPORT_LP5_DDR1600_ACTIM
	#if SUPPORT_LP5_DDR1866_ACTIM && !LP5_DDR1866_CKR
	//LP5_DDR1866 ACTiming---------------------------------
	//LPDDR5_DDR1866_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 933, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.trfc_2gb = 19,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 3,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 31,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 10,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 38,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 17,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 54,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 22,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 33,
	.txrefcnt_3gb = 44,
	.txrefcnt_6gb = 51,
	.txrefcnt_12gb = 68,
	
	},

	#endif// SUPPORT_LP5_DDR1866_ACTIM
	#if SUPPORT_LP5_DDR2133_ACTIM && !LP5_DDR2133_CKR
	//LP5_DDR2133 ACTiming---------------------------------
	//LPDDR5_DDR2133_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 1066, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.trfc_2gb = 24,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 5,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 37,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 13,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 45,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 21,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 64,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 26,	.trfcpb_12gb_05T = 1,
	.txrefcnt_2gb = 37,
	.txrefcnt_3gb = 50,
	.txrefcnt_6gb = 58,
	.txrefcnt_12gb = 77,
	
	},

	#endif// SUPPORT_LP5_DDR2133_ACTIM
	#if SUPPORT_LP5_DDR2400_ACTIM && !LP5_DDR2400_CKR
	//LP5_DDR2400 ACTiming---------------------------------
	//LPDDR5_DDR2400_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 1200, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txrefcnt_2gb = 42,
	.txrefcnt_3gb = 57,
	.txrefcnt_6gb = 66,
	.txrefcnt_12gb = 87,
	
	},

	#endif// SUPPORT_LP5_DDR2400_ACTIM
	#if SUPPORT_LP5_DDR2667_ACTIM && !LP5_DDR2667_CKR
	//LP5_DDR2667 ACTiming---------------------------------
	//LPDDR5_DDR2667_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 1333, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.trfc_2gb = 32,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 9,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 49,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 19,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 59,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 29,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 82,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 36,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 46,
	.txrefcnt_3gb = 63,
	.txrefcnt_6gb = 73,
	.txrefcnt_12gb = 96,
	
	},

	#endif// SUPPORT_LP5_DDR2667_ACTIM
	#if SUPPORT_LP5_DDR3200_ACTIM && !LP5_DDR3200_CKR
	//LP5_DDR3200 ACTiming---------------------------------
	//LPDDR5_DDR3200_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 1600, .DivMode = DIV8_MODE, .CKRMode = 2,
	
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 55,
	.txrefcnt_3gb = 75,
	.txrefcnt_6gb = 87,
	.txrefcnt_12gb = 115,
	
	},

	#endif// SUPPORT_LP5_DDR3200_ACTIM
	#if SUPPORT_LP5_DDR400_ACTIM
	//LP5_DDR400 ACTiming---------------------------------
	//LPDDR5_DDR400_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 200, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 14,
	.txrefcnt_3gb = 19,
	.txrefcnt_6gb = 22,
	.txrefcnt_12gb = 29,
	
	},

	#endif// SUPPORT_LP5_DDR400_ACTIM
	#if SUPPORT_LP5_DDR800_ACTIM
	//LP5_DDR800 ACTiming---------------------------------
	//LPDDR5_DDR800_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 400, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 28,
	.txrefcnt_3gb = 38,
	.txrefcnt_6gb = 44,
	.txrefcnt_12gb = 58,
	
	},

	#endif// SUPPORT_LP5_DDR800_ACTIM
	#if SUPPORT_LP5_DDR1600_ACTIM
	//LP5_DDR1600 ACTiming---------------------------------
	//LPDDR5_DDR1600_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	{
	.freq = 800, .DivMode = DIV4_MODE, .CKRMode = 2,
	
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txrefcnt_2gb = 55,
	.txrefcnt_3gb = 75,
	.txrefcnt_6gb = 87,
	.txrefcnt_12gb = 115,
	
	},

	#endif// SUPPORT_LP5_DDR1600_ACTIM
	};//ACTimingTbl_LP5
#endif//__LP5_COMBO__


